
---------- Begin Simulation Statistics ----------
final_tick                               13761320291946                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 112081                       # Simulator instruction rate (inst/s)
host_mem_usage                               17208448                       # Number of bytes of host memory used
host_op_rate                                   191971                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3799.84                       # Real time elapsed on the host
host_tick_rate                               11123574                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   425887974                       # Number of instructions simulated
sim_ops                                     729459596                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042268                       # Number of seconds simulated
sim_ticks                                 42267753936                       # Number of ticks simulated
system.cpu0.committedInsts                         19                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      2997184                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          241                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      5994943                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          241                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu0.num_fp_insts                           20                       # number of float instructions
system.cpu0.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu0.num_int_insts                           2                       # number of integer instructions
system.cpu0.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu0.num_load_insts                          1                       # Number of load instructions
system.cpu0.num_mem_refs                            1                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                2                       # Number of branches fetched
system.cpu1.committedInsts                         12                       # Number of instructions committed
system.cpu1.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          124                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops           48                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1784522                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          226                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3556748                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          274                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 11                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   26                       # Number of integer alu accesses
system.cpu1.num_int_insts                          26                       # number of integer instructions
system.cpu1.num_int_register_reads                 69                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                37                       # number of times the integer registers were written
system.cpu1.num_load_insts                          1                       # Number of load instructions
system.cpu1.num_mem_refs                            3                       # number of memory refs
system.cpu1.num_store_insts                         2                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    1      3.70%      3.70% # Class of executed instruction
system.cpu1.op_class::IntAlu                       16     59.26%     62.96% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     62.96% # Class of executed instruction
system.cpu1.op_class::IntDiv                        7     25.93%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::MemRead                       1      3.70%     92.59% # Class of executed instruction
system.cpu1.op_class::MemWrite                      2      7.41%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        27                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         11                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       599214                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          804                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      1198383                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          804                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu2.num_fp_insts                           12                       # number of float instructions
system.cpu2.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   17                       # Number of integer alu accesses
system.cpu2.num_int_insts                          17                       # number of integer instructions
system.cpu2.num_int_register_reads                 26                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       13     52.00%     52.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      6     24.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  2      8.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     16.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests        40461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests        81750                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              32                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        32                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu3.num_int_insts                          29                       # number of integer instructions
system.cpu3.num_int_register_reads                 53                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu3.num_load_insts                          7                       # Number of load instructions
system.cpu3.num_mem_refs                            8                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       21     72.41%     72.41% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::MemRead                       7     24.14%     96.55% # Class of executed instruction
system.cpu3.op_class::MemWrite                      1      3.45%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        29                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      3007779                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        6038104                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2445765                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4971284                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          3047324                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         1442131                       # number of cc regfile writes
system.switch_cpus0.committedInsts           84817886                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             93244194                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.496502                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.496502                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        155804172                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        70293719                       # number of floating regfile writes
system.switch_cpus0.idleCycles                   8838                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         1837                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches          537920                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.877368                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            54703646                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          10433353                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       26456490                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     26211459                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          132                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     10449096                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts     93328951                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     44270293                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts          989                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    111364441                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        238418                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     21388162                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          2184                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     21663581                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          708                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         1819                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect           18                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        128445739                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count             93285974                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.534319                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         68631021                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.734939                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent              93286621                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       121318586                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       12021722                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.668225                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.668225                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     13555727     12.17%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu           14      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     26527174     23.82%     35.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     35.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     35.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     35.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       523509      0.47%     36.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     36.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     16054419     14.42%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14965253     13.44%     64.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite            8      0.00%     64.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     29305963     26.32%     90.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     10433363      9.37%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     111365430                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      100679876                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    191552406                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     80726787                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     80816802                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           12621833                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.113337                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         170742      1.35%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      2043517     16.19%     17.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     17.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     17.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     17.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     17.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     17.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      1702175     13.49%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2814168     22.30%     53.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite            0      0.00%     53.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      5168517     40.95%     94.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       722714      5.73%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      23307387                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    170722447                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12559187                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     12597562                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded          93328951                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        111365430                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        84705                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued          838                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined       144228                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    126921322                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.877437                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.991276                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    101728359     80.15%     80.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2691368      2.12%     82.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      2737067      2.16%     84.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      2253207      1.78%     86.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6022055      4.74%     90.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3828960      3.02%     93.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2927306      2.31%     96.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      2220549      1.75%     98.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      2512451      1.98%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    126921322                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.877376                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       892444                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       245619                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     26211459                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10449096                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       57524855                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               126930160                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         81289181                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        33043758                       # number of cc regfile writes
system.switch_cpus1.committedInsts           53772382                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             92653278                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.360508                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.360508                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  13751                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1258855                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        21488871                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.163521                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            36697309                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           7649054                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       69098510                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     33332384                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        44905                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      8615242                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    168395950                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     29048255                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3789811                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    147685908                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        169677                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      6209324                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1217317                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      6525516                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         3091                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       688587                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       570268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        154254053                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            145910990                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.655331                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        101087493                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.149538                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             146908444                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       211574280                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      118622719                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.423638                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.423638                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        62554      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112587433     74.33%     74.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       153734      0.10%     74.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       388502      0.26%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     30327411     20.02%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7956085      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151475719                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            2930986                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019350                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2574297     87.83%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        329530     11.24%     99.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        27159      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     154344151                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    433357312                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145910990                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    244141454                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         168395950                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        151475719                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     75742579                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       558479                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     80655672                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    126916409                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.193508                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.360407                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     94515947     74.47%     74.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      4967571      3.91%     78.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      3316255      2.61%     81.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2255924      1.78%     82.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3358089      2.65%     85.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4354674      3.43%     88.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      5262754      4.15%     93.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4755944      3.75%     96.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4129251      3.25%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    126916409                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.193378                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3147711                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1047839                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     33332384                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8615242                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       79564103                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               126930160                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     64                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         10184459                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes         9438722                       # number of cc regfile writes
system.switch_cpus2.committedInsts           37297649                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             65271340                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      3.403168                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.403168                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads         67515677                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        50991183                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 285617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts        26991                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         1775164                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.537048                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            18920975                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           3040104                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        9581353                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     15803261                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        26005                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      3261848                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts     68598057                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     15880871                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        85881                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts     68167611                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         22240                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      8357378                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles         52437                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      8395828                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          594                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         1000                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        25991                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers         67715261                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count             67729063                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.658956                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers         44621402                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.533593                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent              67956303                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads        50367822                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       11904744                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.293844                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.293844                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       236219      0.35%      0.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     17219558     25.23%     25.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         1024      0.00%     25.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     25.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     13870046     20.32%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        18485      0.03%     45.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     45.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     45.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          413      0.00%     45.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     45.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     45.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     45.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     45.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     45.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     45.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd      8034580     11.77%     57.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       838432      1.23%     58.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult      9083670     13.31%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1916731      2.81%     75.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       275550      0.40%     75.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     13993195     20.50%     95.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      2765589      4.05%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      68253492                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       54463919                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    108509489                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     53727716                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     56214721                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt             536101                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007855                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          16534      3.08%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd         8114      1.51%      4.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      4.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      4.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      4.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      4.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      4.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      4.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      4.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      4.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      4.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          2336      0.44%      5.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      5.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      5.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      5.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      5.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      5.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      5.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      5.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      5.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      5.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        42453      7.92%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv          239      0.04%     13.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       142692     26.62%     39.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     39.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     39.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     39.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     39.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     39.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     39.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     39.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     39.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     39.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     39.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     39.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     39.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     39.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         44817      8.36%     47.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        42956      8.01%     55.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       207298     38.67%     94.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        28662      5.35%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      14089455                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    155194533                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14001347                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     15710482                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded          68579262                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued         68253492                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        18795                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      3326589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        16394                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        17229                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      1979419                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    126644543                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.538937                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.708293                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    111815719     88.29%     88.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2338378      1.85%     90.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1778948      1.40%     91.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1440013      1.14%     92.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      1595767      1.26%     93.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1688108      1.33%     95.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1659993      1.31%     96.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1367323      1.08%     97.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      2960294      2.34%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    126644543                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.537725                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      1361099                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1442990                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     15803261                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3261848                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       22464578                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               126930160                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    615                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        259355707                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       245126890                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            478290682                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.507721                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.507721                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads            58187                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes           58239                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 698470                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      2281290                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        48989159                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.331832                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           144443810                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          39859846                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       13082923                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    112097887                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        26656                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     45137598                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    589983019                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    104583964                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6034910                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    549840146                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents            33                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents         6784                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1900210                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles         6826                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        46243                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1115815                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1165475                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        633727289                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            547002493                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.652252                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        413349655                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.309476                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             548960281                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       796817233                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      461880785                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.969587                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.969587                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1087581      0.20%      0.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    403181471     72.53%     72.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      4090887      0.74%     73.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv       223890      0.04%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    106632499     19.18%     92.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     40541940      7.29%     99.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead        58504      0.01%     99.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite        58292      0.01%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     555875064                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses         169155                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads       285982                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       116243                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes       120818                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           19470583                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035027                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       14324043     73.57%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       4196742     21.55%     95.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       897439      4.61%     99.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead        22795      0.12%     99.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        29564      0.15%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     574088911                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1258812473                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    546886250                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    701599354                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         589983019                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        555875064                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    111692259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1646062                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    144145801                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    126231690                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.403609                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.767685                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     24294169     19.25%     19.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      4018051      3.18%     22.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      5451272      4.32%     26.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8826596      6.99%     33.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     12306228      9.75%     43.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     14221141     11.27%     54.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     21673612     17.17%     71.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     19422576     15.39%     87.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     16018045     12.69%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    126231690                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.379377                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     19250717                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     11991994                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    112097887                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     45137598                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      254189076                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               126930160                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1893                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     23962926                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23962926                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     24905139                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24905139                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      2562128                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2562129                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      8470449                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8470450                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 143501473049                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 143501473049                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 143501473049                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 143501473049                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     26525054                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     26525055                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     33375588                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33375589                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.096593                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.096593                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.253792                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.253792                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 56008.705673                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56008.683813                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 16941.424599                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 16941.422598                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     48899470                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1489819                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    32.822423                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2997184                       # number of writebacks
system.cpu0.dcache.writebacks::total          2997184                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      2454481                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2454481                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      2454481                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2454481                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       107647                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       107647                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2997707                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2997707                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   9812347164                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9812347164                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 500797690677                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 500797690677                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.004058                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004058                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.089817                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.089817                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 91153.001607                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91153.001607                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 167060.253279                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 167060.253279                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2997184                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     13854985                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       13854985                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2238276                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2238277                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 129639019212                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 129639019212                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     16093261                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     16093262                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.139082                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.139082                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 57919.139200                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57919.113323                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      2229225                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2229225                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         9051                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9051                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   1607369022                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1607369022                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.000562                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000562                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 177590.213457                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 177590.213457                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     10107941                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10107941                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       323852                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       323852                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  13862453837                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13862453837                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     10431793                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10431793                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.031045                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.031045                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 42804.904206                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42804.904206                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       225256                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       225256                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        98596                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        98596                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   8204978142                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8204978142                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.009451                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.009451                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 83218.164449                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83218.164449                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       942213                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       942213                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      5908321                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      5908321                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      6850534                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      6850534                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.862461                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.862461                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data      2890060                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total      2890060                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data 490985343513                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 490985343513                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.421874                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.421874                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 169887.595245                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 169887.595245                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.922010                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           27902835                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2997696                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.308094                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052548000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.009072                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.912938                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000018                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999830                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999848                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          498                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        270002408                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       270002408                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           27                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      7397696                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7397723                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           27                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      7397696                       # number of overall hits
system.cpu0.icache.overall_hits::total        7397723                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      5477850                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5477850                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      5477850                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5477850                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           29                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      7397748                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7397777                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           29                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      7397748                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7397777                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.068966                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.068966                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 105343.269231                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 101441.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 105343.269231                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 101441.666667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      5151510                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5151510                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      5151510                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5151510                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 105132.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 105132.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 105132.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 105132.857143                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           27                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      7397696                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7397723                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      5477850                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5477850                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      7397748                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7397777                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 105343.269231                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 101441.666667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      5151510                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5151510                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 105132.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 105132.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           50.995812                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7397774                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         145054.392157                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    48.995812                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.095695                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.099601                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         59182267                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        59182267                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2899151                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      3902992                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       907751                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         98596                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        98596                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2899163                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          102                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      8992588                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            8992690                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    383672320                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           383675584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1813559                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              116067776                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       4811318                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000050                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.007077                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             4811077     99.99%     99.99% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 241      0.01%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         4811318                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      3992439564                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           9.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy          48951                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     2994697305                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          7.1                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1180272                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1180272                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1180272                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1180272                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1817435                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1817487                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1817435                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1817487                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      5118876                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 492858115866                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 492863234742                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      5118876                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 492858115866                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 492863234742                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      2997707                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2997759                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      2997707                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2997759                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.606275                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.606282                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.606275                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.606282                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 104466.857143                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 271183.352288                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 271178.409937                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 104466.857143                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 271183.352288                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 271178.409937                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1813559                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1813559                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1817435                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1817484                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1817435                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1817484                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      5102559                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 492252914007                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 492258016566                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      5102559                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 492252914007                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 492258016566                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.606275                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.606281                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.606275                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.606281                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 104133.857143                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 270850.354487                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 270845.859752                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 104133.857143                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 270850.354487                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 270845.859752                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1813559                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      2543001                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      2543001                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      2543001                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      2543001                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       454183                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       454183                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       454183                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       454183                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        44848                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        44848                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        53748                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        53748                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   7912148598                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   7912148598                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        98596                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        98596                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.545134                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.545134                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 147208.242130                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 147208.242130                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        53748                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        53748                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7894250514                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   7894250514                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.545134                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.545134                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 146875.242130                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 146875.242130                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1135424                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1135424                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      1763687                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      1763739                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      5118876                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 484945967268                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 484951086144                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2899111                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2899163                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.608354                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.608361                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 104466.857143                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 274961.468372                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 274956.264019                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1763687                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      1763736                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      5102559                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 484358663493                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 484363766052                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.608354                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.608360                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 104133.857143                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 274628.470637                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 274623.733967                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4093.368241                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           5994931                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1817655                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            3.298168                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     1.027784                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.002370                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.001145                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     0.052259                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4092.284683                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000251                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000013                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.999093                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.999357                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          355                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         3479                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          262                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        97736743                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       97736743                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052548666                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  42267743280                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31744.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31744.numOps                      0                       # Number of Ops committed
system.cpu0.thread31744.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     26855269                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26855270                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     26855269                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26855270                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2486107                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2486109                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2486110                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2486112                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 192570607629                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 192570607629                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 192570607629                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 192570607629                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     29341376                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     29341379                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     29341379                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     29341382                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.666667                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.084730                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.084730                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.666667                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.084731                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.084731                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 77458.696520                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77458.634207                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 77458.603050                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77458.540737                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1884                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   125.600000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1771597                       # number of writebacks
system.cpu1.dcache.writebacks::total          1771597                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       701080                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       701080                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       701080                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       701080                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1785027                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1785027                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1785029                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1785029                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 102507608115                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 102507608115                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 102507800922                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 102507800922                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.060837                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.060837                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.060837                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.060837                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 57426.362803                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 57426.362803                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 57426.406474                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57426.406474                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1771597                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     21943996                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21943997                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2257719                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2257719                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 189868875732                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 189868875732                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     24201715                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24201716                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.093288                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.093288                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 84097.655967                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84097.655967                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       701027                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       701027                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1556692                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1556692                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  99882479205                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  99882479205                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.064322                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064322                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 64163.289337                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64163.289337                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      4911273                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4911273                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            2                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       228388                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       228390                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   2701731897                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2701731897                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      5139661                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5139663                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044436                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044437                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 11829.570280                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11829.466689                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           53                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           53                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       228335                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       228335                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2625128910                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2625128910                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.044426                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044426                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11496.831016                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11496.831016                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       192807                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       192807                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 96403.500000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 96403.500000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.776569                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28649825                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1772109                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.167078                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052543671                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.001462                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.775107                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000003                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999561                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999564                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        236503165                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       236503165                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           13                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     22956116                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22956129                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           13                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     22956116                       # number of overall hits
system.cpu1.icache.overall_hits::total       22956129                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          115                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           117                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          115                       # number of overall misses
system.cpu1.icache.overall_misses::total          117                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     12637683                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     12637683                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     12637683                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     12637683                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           15                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     22956231                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22956246                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           15                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     22956231                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22956246                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.133333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.133333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 109892.895652                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 108014.384615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 109892.895652                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 108014.384615                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           35                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           35                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           80                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      8576415                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8576415                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      8576415                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8576415                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 107205.187500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 107205.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 107205.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 107205.187500                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           13                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     22956116                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22956129                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          115                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          117                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     12637683                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     12637683                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     22956231                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22956246                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 109892.895652                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 108014.384615                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           35                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           80                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      8576415                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8576415                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 107205.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 107205.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           80.292235                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22956211                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               82                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         279953.792683                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    78.292235                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.152915                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.156821                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           81                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.158203                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        183650050                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       183650050                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         15                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1556770                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1156991                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1407112                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        12956                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        12956                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        215421                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       215421                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1556774                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          164                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5341731                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5341895                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    226797184                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           226802432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       792506                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               50720384                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2577657                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000173                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.014513                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2577258     99.98%     99.98% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 351      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                  48      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2577657                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2364279354                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           5.6                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          79920                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1774649241                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          4.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       975690                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         975690                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       975690                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        975690                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           80                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       796421                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       796505                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           80                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       796421                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       796505                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      8520471                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  97428251223                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  97436771694                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      8520471                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  97428251223                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  97436771694                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           80                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1772111                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1772195                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           80                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1772111                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1772195                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.449419                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.449445                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.449419                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.449445                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 106505.887500                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 122332.599496                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 122330.395533                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 106505.887500                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 122332.599496                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 122330.395533                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       792506                       # number of writebacks
system.cpu1.l2cache.writebacks::total          792506                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       796421                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       796501                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           80                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       796421                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       796501                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      8493831                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  97163044362                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  97171538193                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      8493831                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  97163044362                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  97171538193                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.449419                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.449443                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.449419                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.449443                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 106172.887500                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 121999.601168                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 121998.011544                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 106172.887500                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 121999.601168                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 121998.011544                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               792506                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       978733                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       978733                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       978733                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       978733                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       792819                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       792819                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       792819                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       792819                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        12956                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        12956                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        12956                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        12956                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       110586                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       110586                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            2                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       104833                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       104835                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   1985319360                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   1985319360                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       215419                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       215421                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.486647                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.486652                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 18937.923745                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 18937.562455                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       104833                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       104833                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   1950409971                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1950409971                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.486647                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.486642                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18604.923745                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18604.923745                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       865104                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       865104                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       691588                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       691670                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8520471                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  95442931863                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  95451452334                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           80                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1556692                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1556774                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.444268                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.444297                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 106505.887500                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 138005.477051                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 138001.434693                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       691588                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       691668                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      8493831                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  95212634391                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  95221128222                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.444268                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.444296                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 106172.887500                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 137672.478977                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 137668.835658                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4079.350178                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3556699                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          796602                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.464838                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.406768                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.020650                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.023225                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.445093                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4078.454442                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000099                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000005                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000006                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000109                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.995716                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.995935                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          216                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1912                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1959                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        57703850                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       57703850                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052548666                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  42267743280                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31744.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31744.numOps                      0                       # Number of Ops committed
system.cpu1.thread31744.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     16633278                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16633278                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     16744315                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16744315                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1801896                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1801900                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      1849818                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1849822                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 281898197942                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 281898197942                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 281898197942                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 281898197942                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     18435174                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18435178                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     18594133                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18594137                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.097742                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.097742                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.099484                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.099484                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 156445.320896                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 156444.973607                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 152392.396410                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 152392.066881                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1393383                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       243523                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18296                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            414                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    76.157794                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   588.219807                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       597980                       # number of writebacks
system.cpu2.dcache.writebacks::total           597980                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1235994                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1235994                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1235994                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1235994                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       565902                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       565902                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       599558                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       599558                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  81974885711                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  81974885711                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  90870206819                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  90870206819                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.030697                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.030697                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.032244                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.032244                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 144857.034806                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 144857.034806                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 151561.995368                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 151561.995368                       # average overall mshr miss latency
system.cpu2.dcache.replacements                597980                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     14217650                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14217650                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1733748                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1733752                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 277421555745                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 277421555745                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     15951398                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     15951402                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.108689                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.108690                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 160012.617604                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 160012.248433                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1235991                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1235991                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       497757                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       497757                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  77521185549                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  77521185549                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.031205                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031205                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 155741.025338                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 155741.025338                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      2415628                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2415628                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        68148                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        68148                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   4476642197                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4476642197                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      2483776                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2483776                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.027437                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.027437                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 65690.001130                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 65690.001130                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        68145                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        68145                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   4453700162                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4453700162                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.027436                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.027436                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 65356.228072                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65356.228072                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       111037                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       111037                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        47922                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        47922                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       158959                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       158959                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.301474                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.301474                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        33656                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        33656                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   8895321108                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   8895321108                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.211728                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.211728                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 264301.197647                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 264301.197647                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.750093                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           17343876                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           598492                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            28.979295                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052540341                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.003933                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.746160                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000008                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999504                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999512                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        149351588                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       149351588                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           14                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      4483854                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4483868                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           14                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      4483854                       # number of overall hits
system.cpu2.icache.overall_hits::total        4483868                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          875                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           878                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          875                       # number of overall misses
system.cpu2.icache.overall_misses::total          878                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    210677778                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    210677778                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    210677778                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    210677778                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           17                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      4484729                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4484746                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           17                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      4484729                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4484746                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.176471                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000195                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000196                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.176471                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000195                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000196                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 240774.603429                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 239951.911162                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 240774.603429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 239951.911162                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          164                       # number of writebacks
system.cpu2.icache.writebacks::total              164                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          203                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          203                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          203                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          203                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          672                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          672                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          672                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          672                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    162771399                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    162771399                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    162771399                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    162771399                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000150                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000150                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000150                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000150                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 242219.343750                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 242219.343750                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 242219.343750                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 242219.343750                       # average overall mshr miss latency
system.cpu2.icache.replacements                   164                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           14                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      4483854                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4483868                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          875                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          878                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    210677778                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    210677778                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           17                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      4484729                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4484746                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.176471                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000195                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000196                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 240774.603429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 239951.911162                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          203                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          203                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          672                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          672                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    162771399                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    162771399                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000150                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000150                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 242219.343750                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 242219.343750                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          335.381637                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4484543                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              675                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          6643.767407                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.747829                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   332.633808                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005367                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.649675                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.655042                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         35878643                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        35878643                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         17                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         532090                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       260989                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       681487                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         1068                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         1068                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         67077                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        67077                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       532092                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         1514                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      1797102                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            1798616                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        53696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     76574208                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total            76627904                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       344332                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               22037248                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        944569                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000855                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.029235                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              943761     99.91%     99.91% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 808      0.09%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          944569                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy       797423774                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           1.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         671328                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      598245156                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       251026                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         251026                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       251026                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        251026                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          672                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       347464                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       348143                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          672                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       347464                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       348143                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    162299538                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  89417363126                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  89579662664                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    162299538                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  89417363126                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  89579662664                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          672                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       598490                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       599169                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          672                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       598490                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       599169                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.580568                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.581043                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.580568                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.581043                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 241517.169643                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 257342.812855                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 257307.091235                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 241517.169643                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 257342.812855                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 257307.091235                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       344332                       # number of writebacks
system.cpu2.l2cache.writebacks::total          344332                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          672                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       347464                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       348136                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          672                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       347464                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       348136                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    162075762                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  89301658280                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  89463734042                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    162075762                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  89301658280                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  89463734042                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.580568                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.581031                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.580568                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.581031                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 241184.169643                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 257009.814772                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 256979.266844                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 241184.169643                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 257009.814772                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 256979.266844                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               344332                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       188732                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       188732                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       188732                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       188732                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       409408                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       409408                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       409408                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       409408                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         1068                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         1068                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         1068                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         1068                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        49216                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        49216                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        17861                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        17861                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   4220120322                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   4220120322                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        67077                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        67077                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.266276                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.266276                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 236275.702480                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 236275.702480                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        17861                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        17861                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4214172609                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   4214172609                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.266276                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.266276                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 235942.702480                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 235942.702480                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       201810                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       201810                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          672                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       329603                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       330282                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    162299538                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  85197242804                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  85359542342                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          672                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       531413                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       532092                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.620239                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.620723                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 241517.169643                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 258484.427642                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 258444.427314                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          672                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       329603                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       330275                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    162075762                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  85087485671                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  85249561433                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.620239                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.620710                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 241184.169643                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 258151.429662                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 258116.906920                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4083.127179                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           1198375                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          348428                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.439376                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     4.450807                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.017926                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.743193                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     5.286175                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4072.629078                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.001087                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000181                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.001291                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.994294                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.996857                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          688                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         3031                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          291                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        19522460                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       19522460                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052548666                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  42267743280                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    117385298                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       117385302                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    130098200                       # number of overall hits
system.cpu3.dcache.overall_hits::total      130098204                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data          475                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           478                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data          550                       # number of overall misses
system.cpu3.dcache.overall_misses::total          554                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data     86225022                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     86225022                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data     86225022                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     86225022                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    117385773                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    117385780                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            8                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    130098750                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    130098758                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.428571                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 181526.362105                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 180387.075314                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 156772.767273                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 155640.833935                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data          222                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          222                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data          222                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          222                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data          253                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          253                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data          312                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          312                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data     52428519                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     52428519                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data     61072533                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     61072533                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 207227.347826                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 207227.347826                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 195745.298077                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 195745.298077                       # average overall mshr miss latency
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            3                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     80313848                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       80313851                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data          375                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          378                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     64922346                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     64922346                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     80314223                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     80314229                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.000005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 173126.256000                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 171752.238095                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data          221                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          221                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data          154                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          154                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     31161141                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     31161141                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 202345.071429                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 202345.071429                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            1                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     37071450                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      37071451                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data          100                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data     21302676                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     21302676                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     37071550                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     37071551                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 213026.760000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 213026.760000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data           99                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           99                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data     21267378                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     21267378                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data       214822                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       214822                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data     12712902                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total     12712902                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data           75                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           76                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.cpu3.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data     12712977                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total     12712978                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.000006                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.000006                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data           59                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           59                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data      8644014                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      8644014                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 146508.711864                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 146508.711864                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          304.587978                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          130098520                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              316                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         411704.177215                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052540008                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     4.000000                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   300.587978                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.007812                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.587086                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.594898                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          316                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          316                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1040790380                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1040790380                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           16                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     45321700                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        45321716                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           16                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     45321700                       # number of overall hits
system.cpu3.icache.overall_hits::total       45321716                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        44285                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         44287                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        44285                       # number of overall misses
system.cpu3.icache.overall_misses::total        44287                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    654275403                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    654275403                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    654275403                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    654275403                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     45365985                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     45366003                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     45365985                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     45366003                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.111111                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000976                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000976                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.111111                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000976                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000976                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14774.199006                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 14773.531804                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14774.199006                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 14773.531804                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        40461                       # number of writebacks
system.cpu3.icache.writebacks::total            40461                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3314                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3314                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3314                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3314                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        40971                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        40971                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        40971                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        40971                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    502784379                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    502784379                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    502784379                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    502784379                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000903                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000903                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000903                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000903                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 12271.713627                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12271.713627                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 12271.713627                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12271.713627                       # average overall mshr miss latency
system.cpu3.icache.replacements                 40461                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           16                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     45321700                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       45321716                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        44285                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        44287                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    654275403                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    654275403                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     45365985                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     45366003                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000976                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000976                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14774.199006                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 14773.531804                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3314                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3314                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        40971                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        40971                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    502784379                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    502784379                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 12271.713627                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12271.713627                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          499.340008                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           45362689                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            40973                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1107.136138                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.080408                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   499.259600                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000157                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.975116                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.975273                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        362968997                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       362968997                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp          41190                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean        40461                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq            99                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp           99                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq        41190                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       122407                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port          632                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             123039                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5211776                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port        20224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total             5232000                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                            0                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples         41289                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000073                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.008524                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0               41286     99.99%     99.99% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                   3      0.01%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total           41289                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy        54167778                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       40930029                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy         311688                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        39554                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data            2                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          39556                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        39554                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data            2                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         39556                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1417                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          310                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1733                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1417                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          310                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1733                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    326624049                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data     60848757                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    387472806                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    326624049                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data     60848757                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    387472806                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        40971                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data          312                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        41289                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        40971                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data          312                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        41289                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.034585                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.993590                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.041972                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.034585                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.993590                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.041972                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 230503.916020                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 196286.312903                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 223585.000577                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 230503.916020                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 196286.312903                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 223585.000577                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1417                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          310                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1727                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1417                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          310                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1727                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    326152188                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data     60745527                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    386897715                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    326152188                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data     60745527                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    386897715                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.034585                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.993590                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.041827                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.034585                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.993590                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.041827                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 230170.916020                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 195953.312903                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 224028.786914                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 230170.916020                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 195953.312903                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 224028.786914                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    0                       # number of replacements
system.cpu3.l2cache.WritebackClean_hits::.writebacks        40458                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        40458                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        40458                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        40458                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data           99                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total           99                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     21201444                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     21201444                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data           99                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total           99                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data       214156                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total       214156                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data           99                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total           99                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     21168477                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     21168477                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data       213823                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total       213823                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        39554                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data            2                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        39556                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1417                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          211                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         1634                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    326624049                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     39647313                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    366271362                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        40971                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data          213                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        41190                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.034585                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.990610                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.039670                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 230503.916020                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 187901.957346                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 224156.280294                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1417                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          211                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         1628                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    326152188                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     39577050                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    365729238                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.034585                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.990610                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.039524                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 230170.916020                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 187568.957346                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 224649.409091                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1650.282723                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             81747                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1733                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           47.170802                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     4.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst  1345.652430                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   298.630293                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000977                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.328528                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.072908                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.402901                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1733                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1732                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.423096                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         1309685                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        1309685                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052548666                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  42267743280                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             2787307                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       3005493                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1338618                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           1050716                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             176543                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            176543                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        2787325                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      5448280                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      2385284                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      1039812                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         3466                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 8876842                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    232370752                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    101681856                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     44266816                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       110912                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                378430336                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           2445703                       # Total snoops (count)
system.l3bus.snoopTraffic                    89279168                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            5476076                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  5476076    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              5476076                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           3030502984                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                7.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          1213753032                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.9                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           530476630                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           232464804                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.5                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy             1153502                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.data       435652                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         2650                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              438302                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.data       435652                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         2650                       # number of overall hits
system.l3cache.overall_hits::total             438302                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      1817435                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           80                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       360769                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          672                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       344814                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1417                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          310                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           2525566                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      1817435                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           80                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       360769                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          672                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       344814                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1417                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          310                       # number of overall misses
system.l3cache.overall_misses::total          2525566                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      4906755                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 484715976458                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      8173152                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  87768881112                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    159303182                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  87814292413                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    320409596                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data     59491448                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 660851434116                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      4906755                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 484715976458                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      8173152                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  87768881112                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    159303182                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  87814292413                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    320409596                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data     59491448                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 660851434116                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1817435                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           80                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       796421                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          672                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       347464                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1417                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          310                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         2963868                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1817435                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           80                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       796421                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          672                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       347464                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1417                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          310                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        2963868                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.452988                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.992373                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.852118                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.452988                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.992373                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.852118                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 100137.857143                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 266703.335447                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 102164.400000                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 243282.768508                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 237058.306548                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 254671.482054                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 226118.275229                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 191907.896774                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 261664.685902                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 100137.857143                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 266703.335447                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 102164.400000                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 243282.768508                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 237058.306548                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 254671.482054                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 226118.275229                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 191907.896774                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 261664.685902                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        1394987                       # number of writebacks
system.l3cache.writebacks::total              1394987                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      1817435                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       360769                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          672                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       344814                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1417                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          310                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      2525546                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      1817435                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           80                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       360769                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          672                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       344814                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1417                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          310                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      2525546                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      4580415                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 472611939278                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      7640352                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  85366186212                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    154827662                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  85517844493                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    310972376                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data     57426848                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 644031417636                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      4580415                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 472611939278                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      7640352                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  85366186212                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    154827662                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  85517844493                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    310972376                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data     57426848                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 644031417636                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.452988                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.992373                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.852111                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.452988                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.992373                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.852111                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 93477.857143                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 260043.379421                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 95504.400000                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 236622.842351                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 230398.306548                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 248011.520684                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 219458.275229                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 185247.896774                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 255006.805513                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 93477.857143                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 260043.379421                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 95504.400000                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 236622.842351                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 230398.306548                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 248011.520684                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 219458.275229                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 185247.896774                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 255006.805513                       # average overall mshr miss latency
system.l3cache.replacements                   2445703                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1610506                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1610506                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1610506                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1610506                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1338618                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1338618                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1338618                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1338618                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus1.data       104619                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          295                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           104914                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu1.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        53748                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          214                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        17566                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           99                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          71629                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   7677798256                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     42567387                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   4136091719                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     20770209                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  11877227571                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        53748                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       104833                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        17861                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data           99                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       176543                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.002041                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.983484                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.405731                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 142848.073528                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 198913.023364                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 235460.077365                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 209800.090909                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 165815.906560                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        53748                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          214                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        17566                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           99                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        71627                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7319836576                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     41142147                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4019102159                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     20110869                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  11400191751                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.002041                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.983484                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.405720                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 136188.073528                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 192253.023364                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 228800.077365                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 203140.090909                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 159160.536543                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       331033                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         2355                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       333388                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      1763687                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       360555                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          672                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       327248                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1417                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          211                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      2453937                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      4906755                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 477038178202                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8173152                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  87726313725                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    159303182                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  83678200694                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    320409596                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     38721239                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 648974206545                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      1763687                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           80                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       691588                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          672                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       329603                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1417                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          211                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      2787325                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.521344                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.992855                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.880391                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 100137.857143                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 270477.799180                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 102164.400000                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 243309.103257                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 237058.306548                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 255702.710770                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 226118.275229                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 183512.981043                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 264462.456267                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1763687                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       360555                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          672                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       327248                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1417                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          211                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      2453919                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      4580415                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 465292102702                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7640352                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  85325044065                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    154827662                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  81498742334                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    310972376                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     37315979                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 632631225885                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.521344                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.992855                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.880385                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 93477.857143                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 263817.844494                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 95504.400000                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 236649.177144                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 230398.306548                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 249042.751473                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 219458.275229                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 176852.981043                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 257804.445006                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64293.845872                       # Cycle average of tags in use
system.l3cache.tags.total_refs                3387426                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              2949124                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.148621                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719099111057                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64293.845872                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.981046                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.981046                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65119                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          653                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         6615                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        54481                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         3370                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.993637                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             97556996                       # Number of tag accesses
system.l3cache.tags.data_accesses            97556996                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1394987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   1817435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        80.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    360768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    344812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000071392322                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        87173                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        87174                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3049340                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1340832                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2525546                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1394987                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2525546                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1394987                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      14.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      79.33                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        15                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2525546                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1394987                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   61419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   78809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   90647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  102525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  114295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  122685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  133153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  141678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  153039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  163093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 172833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 175766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 170705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 161424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 146772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 128601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 110555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  84830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  67209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  50397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  32560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  19968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  11833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   6620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   3866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   3035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   2661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   2657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   2563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                   2330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                   1991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                   1660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                   1346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                   1006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                    669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                    249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                     81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  14918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  19671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  25237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  31721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  39049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  46716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  54941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  63027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  69012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  71007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  42383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  36900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  32934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  28921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  25845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  23290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  20993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  19056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  17643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  16192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  15208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  14516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  13696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  13130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  12727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  12156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  12083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  11920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  11901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  11743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  11531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  11692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  11751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  12069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  12353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  12728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  13002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  13506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  14018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  15032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  15910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  17040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  18791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  20539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  22953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 25166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 26704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 28353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 29422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 29944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 30076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 29811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 29662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 29437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 21362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 13091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  8609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  5586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  3509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                    31                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        87174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.971081                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.380616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    200.640177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        87173    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::58368-59391            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         87174                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        87173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.051129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            87110     99.93%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               40      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         87173                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               161634944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             89279168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3824.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2112.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   42267624066                       # Total gap between requests
system.mem_ctrls.avgGap                      10781.09                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         3136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    116315072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         5120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     23088896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        43008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     22067840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        90688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        19840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     89272320                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 74193.675035309308                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 2751863091.095856189728                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 121132.530669892760                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 546253203.682414889336                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1017513.257627099170                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 522096348.753571510315                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 2145559.949490475468                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 469388.556345834455                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2112066804.760250091553                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst           49                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      1817435                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           80                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       360769                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          672                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       344814                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1417                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          310                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1394987                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      2743763                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 404249462230                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      4642316                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  71802728518                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst    129559377                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  72551863844                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst    257745876                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data     45790274                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3322978205396                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     55995.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    222428.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     58028.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    199026.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    192796.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    210408.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    181895.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    147710.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2382085.43                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          1956300                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              10752                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                     1462                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  49016                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            9                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            7                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            7                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            5                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            2                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    116315072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     23088960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        43008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     22067968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        90688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        19840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     161635072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        90688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       142528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     89279168                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     89279168                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      1817423                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       360765                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          672                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       344812                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1417                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          310                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2525548                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1394987                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1394987                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         1514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         3028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         3028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         6057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         6057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        74194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data   2751863091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       121133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    546254718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1017513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    522099377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      2145560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data       469389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3824075257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         3028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        74194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       121133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1017513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      2145560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3372027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   2112228820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      2112228820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   2112228820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         1514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         3028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         3028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         6057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         6057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        74194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data   2751863091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       121133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    546254718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1017513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    522099377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      2145560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data       469389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5936304077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2525525                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1394880                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        76354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        79069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        84718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        80246                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        75382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        74291                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        81937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        81381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        81883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        75097                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        75662                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        83932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        79653                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        78281                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        75263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        81522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        81540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        80479                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        75469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        74418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        84780                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        79114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        79395                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        75956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        76626                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        82527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        80006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        75837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        75611                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        82045                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        77161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        79890                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        42636                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        43981                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        47758                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        43935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        39194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        44051                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        44492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        44806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        43115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        41336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        43897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        46651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        43456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        41081                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        44395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        43975                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        46500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        42620                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        41182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        44325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        46439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        43527                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        41201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        43027                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        42943                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        46904                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        42340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        39633                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        44277                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        45088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        44672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        41443                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            504868052898                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            8415049300                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       549044536198                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               199906.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          217398.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1676404                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             287612                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.38                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           20.62                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1956366                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   128.249671                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.662058                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   164.718618                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      1347560     68.88%     68.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       409799     20.95%     89.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        79972      4.09%     93.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        35097      1.79%     95.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        20351      1.04%     96.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        13945      0.71%     97.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        10467      0.54%     98.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         7781      0.40%     98.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        31394      1.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1956366                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             161633600                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           89272320                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3824.040432                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             2112.066805                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   30.91                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               19.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              11.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    6101488987.775997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    8111743580.169622                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   10623158236.320045                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  5242647141.983902                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15068752451.051041                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 35647432653.067482                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 202217448.652811                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  80997440499.023865                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1916.293935                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        72927                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3806950000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  38460720353                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2453919                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1394987                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1050716                       # Transaction distribution
system.membus.trans_dist::ReadExReq             71629                       # Transaction distribution
system.membus.trans_dist::ReadExResp            71629                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        2453937                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      7496817                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      7496817                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7496817                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    250914240                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    250914240                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               250914240                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2525566                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2525566    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2525566                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          3513596083                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               8.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4621712572                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         539502                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       539488                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         1838                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       188687                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         188683                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.997880                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed              7                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts        85260                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         1837                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    126909259                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.734731                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.085248                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    106428974     83.86%     83.86% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      5854732      4.61%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      2487200      1.96%     90.44% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      1613807      1.27%     91.71% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4       996041      0.78%     92.49% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       490585      0.39%     92.88% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       445031      0.35%     93.23% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       276746      0.22%     93.45% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      8316143      6.55%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    126909259                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     84817886                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted      93244194                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           36590400                       # Number of memory references committed
system.switch_cpus0.commit.loads             26158607                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            537834                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          80718367                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           42114602                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls            0                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     13551371     14.53%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     26524555     28.45%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       523509      0.56%     43.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     16054359     17.22%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      7001625      7.51%     68.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite            0      0.00%     68.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     19156982     20.54%     88.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     10431793     11.19%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total     93244194                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      8316143                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         1574110                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    113502092                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles          8441669                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      3401193                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          2184                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       187114                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts      93342417                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           26209678                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           10433353                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                27823                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                  592                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles         6983                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              84999200                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches             539502                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       188690                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            126912154                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles           4370                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines          7397748                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes            9                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    126921322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.736204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.117069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       111300990     87.69%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          889312      0.70%     88.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          638401      0.50%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3          934142      0.74%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1695556      1.34%     90.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         2120488      1.67%     92.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         1266364      1.00%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         1119936      0.88%     94.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8         6956133      5.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    126921322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.004250                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.669653                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            7397748                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            3265870                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          52819                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          708                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         17292                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache       1487207                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  42267753936                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          2184                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         3047120                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       48706466                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         10311803                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     64853675                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts      93333151                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       6058498                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      49888094                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      12135556                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands     83788215                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          283616161                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups        85238672                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        155846292                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps     83713567                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps           74603                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         17979026                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               211922570                       # The number of ROB reads
system.switch_cpus0.rob.writes              186671026                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         84817886                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps           93244194                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       30711160                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     20389113                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1214729                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10725752                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10710267                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.855628                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        4256072                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      3999488                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      3957581                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        41907                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         8626                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     75746965                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1214694                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    116225641                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.797184                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.063221                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     93871245     80.77%     80.77% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      6288293      5.41%     86.18% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      2713106      2.33%     88.51% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2870344      2.47%     90.98% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1828012      1.57%     92.55% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       819515      0.71%     93.26% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       452866      0.39%     93.65% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       857158      0.74%     94.39% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      6525102      5.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    116225641                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     53772382                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted      92653278                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           23570105                       # Number of memory references committed
system.switch_cpus1.commit.loads             18430444                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          13849309                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           92543429                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1784823                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        56460      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     68534133     73.97%     74.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       118765      0.13%     74.16% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       373815      0.40%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     18430444     19.89%     94.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      5139661      5.55%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total     92653278                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      6525102                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         3827249                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     93511870                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         24929530                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      3430435                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1217317                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      9968856                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     186633720                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          181                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           29048228                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            7649054                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               328004                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                60013                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1007656                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             115769919                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           30711160                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     18923920                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            124691401                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2434704                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         22956231                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           69                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    126916409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     1.580344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.794378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        89900117     70.83%     70.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2975440      2.34%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2631009      2.07%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4652342      3.67%     78.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4571858      3.60%     82.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2593563      2.04%     84.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2487214      1.96%     86.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4640357      3.66%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        12464509      9.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    126916409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.241953                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.912076                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           22956231                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            4846070                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       14901912                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        87330                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         3091                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       3475569                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads          410                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  42267753936                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1217317                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         5359192                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       79836539                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         26427711                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     14075637                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     180197247                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       680480                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       6035143                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      11062715                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        100890                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    188055975                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          481697240                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       269078951                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps     97650003                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        90405860                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9764575                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               278100782                       # The number of ROB reads
system.switch_cpus1.rob.writes              347554542                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         53772382                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps           92653278                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        1855764                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      1824470                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        26682                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      1742651                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        1740873                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.897972                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          26096                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         2288                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         1792                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          496                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           51                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      2796287                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1566                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        26888                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    126269504                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.516921                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.860826                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    114813902     90.93%     90.93% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      2028058      1.61%     92.53% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       929612      0.74%     93.27% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3       671483      0.53%     93.80% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       347798      0.28%     94.08% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       361480      0.29%     94.36% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       287400      0.23%     94.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       191551      0.15%     94.74% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      6638220      5.26%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    126269504                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     37297649                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted      65271340                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           17464189                       # Number of memory references committed
system.switch_cpus2.commit.loads             14982038                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1697983                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          52452192                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer           28451331                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls         1709                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        26599      0.04%      0.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     16403908     25.13%     25.17% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult         1020      0.00%     25.17% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     25.17% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     13550203     20.76%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        18392      0.03%     45.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     45.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     45.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc          413      0.00%     45.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     45.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     45.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     45.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     45.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     45.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     45.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd      8004688     12.26%     58.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       837279      1.28%     59.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult      8964649     13.73%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      1709697      2.62%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite        85949      0.13%     75.99% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     13272341     20.33%     96.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      2396202      3.67%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total     65271340                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      6638220                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles          933133                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    115952953                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles          7984379                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      1721632                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles         52437                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      1718771                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          197                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts      69324898                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          914                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           16139983                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            3041732                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                25341                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  378                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        90205                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts              40248791                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            1855764                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1768761                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            126498830                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         105268                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles          403                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         2471                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines          4484729                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          407                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    126644543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.561009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.923138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       115202635     90.97%     90.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1          617348      0.49%     91.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          801669      0.63%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3          973798      0.77%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4          820066      0.65%     93.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          492575      0.39%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          506594      0.40%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7          714880      0.56%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8         6514978      5.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    126644543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.014620                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.317094                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses            4485137                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  438                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads              29553                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         821190                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          594                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        779696                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache         18700                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  42267753936                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles         52437                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         1564595                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       26097555                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles          9015481                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     89914466                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts      68882815                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      3920501                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       7660708                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      78740221                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      10031780                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands     73072714                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          152490224                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups        50929738                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups         68553313                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps     69965501                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         3107083                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8823979                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               187373183                       # The number of ROB reads
system.switch_cpus2.rob.writes              136510433                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         37297649                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps           65271340                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       61403154                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     51883239                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1969372                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     35761937                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       35653376                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.696434                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         212185                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       172351                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       165638                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         6713                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          115                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    111692282                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      1862538                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    111255124                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.299044                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.231417                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     18742469     16.85%     16.85% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     17231147     15.49%     32.33% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5625887      5.06%     37.39% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     11948742     10.74%     48.13% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3984144      3.58%     51.71% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      5930382      5.33%     57.04% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      4710895      4.23%     61.28% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      4543985      4.08%     65.36% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     38537473     34.64%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    111255124                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     478290682                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          124129191                       # Number of memory references committed
system.switch_cpus3.commit.loads             87057745                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          45560199                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            114136                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          475927659                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       139734                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       975197      0.20%      0.20% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    348981739     72.96%     73.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3980940      0.83%     74.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv       223615      0.05%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     87000761     18.19%     92.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     37014294      7.74%     99.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead        56984      0.01%     99.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite        57152      0.01%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    478290682                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     38537473                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         9664967                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     22176451                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         84032986                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      8457070                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1900210                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     34292765                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       109351                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     622482023                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       444306                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          104584660                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           39859954                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                   93                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2202190                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             338877519                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           61403154                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     36031199                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            122022456                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        4014088                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         45365985                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes        15138                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    126231690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.143419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.086805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        17914155     14.19%     14.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         8695400      6.89%     21.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4749452      3.76%     24.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        10902004      8.64%     33.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6913835      5.48%     38.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         7767403      6.15%     45.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         6877310      5.45%     50.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         8691154      6.89%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        53720977     42.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    126231690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.483755                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.669795                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           45365985                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   33                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761320291946                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           11557356                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       25040123                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         3173                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        46243                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       8066152                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  42267753936                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1900210                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13633226                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       13116738                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         88253187                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles      9328323                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     610820409                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        41394                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2452440                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       5047314                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         63245                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    788670259                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1499447329                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       905492364                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups            59272                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    616822803                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       171847315                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         29213301                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               662700615                       # The number of ROB reads
system.switch_cpus3.rob.writes             1194975333                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          478290682                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
