{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443803564126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443803564130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  2 18:32:43 2015 " "Processing started: Fri Oct  2 18:32:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443803564130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443803564130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter_irregularities -c Counter_irregularities " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter_irregularities -c Counter_irregularities" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443803564132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1443803564513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "../vhdl/counter_4.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_4.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443803565237 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../vhdl/counter_4.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_4.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443803565237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443803565237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_counter_verification-blocks " "Found design unit 1: top_counter_verification-blocks" {  } { { "../vhdl/top_counter_verification.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443803565239 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_counter_verification " "Found entity 1: top_counter_verification" {  } { { "../vhdl/top_counter_verification.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443803565239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443803565239 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_counter_verification " "Elaborating entity \"top_counter_verification\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1443803565344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst_counter " "Elaborating entity \"counter\" for hierarchy \"counter:inst_counter\"" {  } { { "../vhdl/top_counter_verification.vhd" "inst_counter" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443803565385 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "q_z counter_4.vhd(38) " "VHDL Signal Declaration warning at counter_4.vhd(38): used explicit default value for signal \"q_z\" because signal was never assigned a value" {  } { { "../vhdl/counter_4.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_4.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1443803565386 "|top_counter_verification|counter:inst_counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_0_in counter_4.vhd(79) " "VHDL Process Statement warning at counter_4.vhd(79): signal \"q_0_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/counter_4.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_4.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1443803565387 "|top_counter_verification|counter:inst_counter"}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "q\[0\] q_0_in counter_4.vhd(76) " "Net \"q\[0\]\" at counter_4.vhd(76) is already driven by input port \"q_0_in\", and cannot be driven by another signal" {  } { { "../vhdl/counter_4.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_4.vhd" 76 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Quartus II" 0 -1 1443803565388 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "q_0_in counter_4.vhd(23) " "\"q_0_in\" was declared at counter_4.vhd(23)" {  } { { "../vhdl/counter_4.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_4.vhd" 23 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Quartus II" 0 -1 1443803565388 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "counter:inst_counter " "Can't elaborate user hierarchy \"counter:inst_counter\"" {  } { { "../vhdl/top_counter_verification.vhd" "inst_counter" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification.vhd" 50 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443803565388 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "609 " "Peak virtual memory: 609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443803565614 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct  2 18:32:45 2015 " "Processing ended: Fri Oct  2 18:32:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443803565614 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443803565614 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443803565614 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443803565614 ""}
