<stg><name>worker_create_COO</name>


<trans_list>

<trans id="97" from="1" to="2">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="3">
<condition id="28">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="2" to="6">
<condition id="37">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="3" to="2">
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="3" to="4">
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="4" to="5">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="5" to="3">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="6" to="7">
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="7" to="6">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="32">
<![CDATA[
:0  %counter = alloca i32

]]></node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="5" op_0_bw="64">
<![CDATA[
:1  %temp_row = alloca [2500 x i5], align 1

]]></node>
<StgValue><ssdm name="temp_row"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="7" op_0_bw="64">
<![CDATA[
:2  %temp_col = alloca [2500 x i7], align 1

]]></node>
<StgValue><ssdm name="temp_col"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="64">
<![CDATA[
:3  %temp_val = alloca [2500 x float], align 16

]]></node>
<StgValue><ssdm name="temp_val"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 0, i32* %counter

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i5 [ 0, %0 ], [ %i_4, %.preheader3 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i12 [ 0, %0 ], [ %next_mul, %.preheader3 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit:2  %next_mul = add i12 %phi_mul, 100

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %exitcond2 = icmp eq i5 %i, -7

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:5  %i_4 = add i5 %i, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:6  br i1 %exitcond2, label %.preheader.preheader, label %.preheader3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %cur_ind_1 = alloca i32

]]></node>
<StgValue><ssdm name="cur_ind_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1  %cur_ind = alloca i32

]]></node>
<StgValue><ssdm name="cur_ind"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  store i32 0, i32* %cur_ind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3  store i32 1, i32* %cur_ind_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader3:0  %j = phi i7 [ %j_1, %.preheader3.backedge ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3:1  %exitcond1 = icmp eq i7 %j, -28

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3:3  %j_1 = add i7 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %exitcond1, label %.loopexit, label %branch0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="12" op_0_bw="7">
<![CDATA[
branch0:0  %tmp_1_cast = zext i7 %j to i12

]]></node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
branch0:1  %tmp_1 = add i12 %phi_mul, %tmp_1_cast

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="12">
<![CDATA[
branch0:2  %tmp_12_cast = zext i12 %tmp_1 to i64

]]></node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:3  %input_addr = getelementptr [2500 x float]* %input_r, i64 0, i64 %tmp_12_cast

]]></node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="12">
<![CDATA[
branch0:4  %input_load = load float* %input_addr, align 4

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="12">
<![CDATA[
branch0:4  %input_load = load float* %input_addr, align 4

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32">
<![CDATA[
branch0:5  %input_load_to_int = bitcast float %input_load to i32

]]></node>
<StgValue><ssdm name="input_load_to_int"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch0:6  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="23" op_0_bw="32">
<![CDATA[
branch0:7  %tmp = trunc i32 %input_load_to_int to i23

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch0:8  %notlhs = icmp ne i8 %tmp_7, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch0:9  %notrhs = icmp eq i23 %tmp, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch0:10  %tmp_9 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0:11  %tmp_2 = fcmp oeq float %input_load, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch0:12  %tmp_8 = and i1 %tmp_9, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch0:13  br i1 %tmp_8, label %.preheader3.backedge, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32">
<![CDATA[
:0  %counter_load_2 = load i32* %counter

]]></node>
<StgValue><ssdm name="counter_load_2"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_6 = sext i32 %counter_load_2 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %temp_row_addr_1 = getelementptr [2500 x i5]* %temp_row, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="temp_row_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
:3  store i5 %i, i5* %temp_row_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="12" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %temp_col_addr_1 = getelementptr [2500 x i7]* %temp_col, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="temp_col_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="7" op_1_bw="12">
<![CDATA[
:5  store i7 %j, i7* %temp_col_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %temp_val_addr_1 = getelementptr inbounds [2500 x float]* %temp_val, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="temp_val_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:7  store float %input_load, float* %temp_val_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %counter_1 = add nsw i32 %counter_load_2, 1

]]></node>
<StgValue><ssdm name="counter_1"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store i32 %counter_1, i32* %counter

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader3.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.backedge:0  br label %.preheader3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader:0  %i1 = phi i12 [ 0, %.preheader.preheader ], [ %i_3, %.preheader.backedge ]

]]></node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="12">
<![CDATA[
.preheader:1  %i1_cast1 = zext i12 %i1 to i32

]]></node>
<StgValue><ssdm name="i1_cast1"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:2  %exitcond = icmp eq i12 %i1, -1596

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2500, i64 2500, i64 2500)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:4  %i_3 = add i12 %i1, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32">
<![CDATA[
:0  %counter_load = load i32* %counter

]]></node>
<StgValue><ssdm name="counter_load"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_s = icmp slt i32 %i1_cast1, %counter_load

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_s, label %branch1, label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="12">
<![CDATA[
branch1:2  %tmp_3 = zext i12 %i1 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:3  %temp_row_addr = getelementptr [2500 x i5]* %temp_row, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="temp_row_addr"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="5" op_0_bw="12">
<![CDATA[
branch1:4  %temp_row_load = load i5* %temp_row_addr, align 1

]]></node>
<StgValue><ssdm name="temp_row_load"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="12" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:8  %temp_col_addr = getelementptr [2500 x i7]* %temp_col, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="temp_col_addr"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="7" op_0_bw="12">
<![CDATA[
branch1:9  %temp_col_load = load i7* %temp_col_addr, align 1

]]></node>
<StgValue><ssdm name="temp_col_load"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:12  %temp_val_addr = getelementptr inbounds [2500 x float]* %temp_val, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="temp_val_addr"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="12">
<![CDATA[
branch1:13  %temp_val_load = load float* %temp_val_addr, align 4

]]></node>
<StgValue><ssdm name="temp_val_load"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32">
<![CDATA[
:0  %counter_load_1 = load i32* %counter

]]></node>
<StgValue><ssdm name="counter_load_1"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %counter_load_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32">
<![CDATA[
branch1:0  %cur_ind_1_load = load i32* %cur_ind_1

]]></node>
<StgValue><ssdm name="cur_ind_1_load"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32">
<![CDATA[
branch1:1  %cur_ind_load = load i32* %cur_ind

]]></node>
<StgValue><ssdm name="cur_ind_load"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="5" op_0_bw="12">
<![CDATA[
branch1:4  %temp_row_load = load i5* %temp_row_addr, align 1

]]></node>
<StgValue><ssdm name="temp_row_load"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="32">
<![CDATA[
branch1:5  %tmp_4 = sext i32 %cur_ind_load to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:6  %row_addr = getelementptr [2500 x i5]* %row, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="row_addr"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
branch1:7  store i5 %temp_row_load, i5* %row_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="7" op_0_bw="12">
<![CDATA[
branch1:9  %temp_col_load = load i7* %temp_col_addr, align 1

]]></node>
<StgValue><ssdm name="temp_col_load"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="12" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:10  %col_addr = getelementptr [2500 x i7]* %col, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="col_addr"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="7" op_1_bw="12">
<![CDATA[
branch1:11  store i7 %temp_col_load, i7* %col_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="12">
<![CDATA[
branch1:13  %temp_val_load = load float* %temp_val_addr, align 4

]]></node>
<StgValue><ssdm name="temp_val_load"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:14  %val_addr = getelementptr [2500 x float]* %val_r, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="val_addr"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch1:15  store float %temp_val_load, float* %val_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:16  %cur_ind_2 = add nsw i32 %cur_ind_load, 8

]]></node>
<StgValue><ssdm name="cur_ind_2"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:17  %tmp_5 = icmp slt i32 %cur_ind_2, %counter_load

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:18  %start = add nsw i32 %cur_ind_1_load, 1

]]></node>
<StgValue><ssdm name="start"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1:19  %p_start = select i1 %tmp_5, i32 %cur_ind_2, i32 %cur_ind_1_load

]]></node>
<StgValue><ssdm name="p_start"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1:20  %start_0_s = select i1 %tmp_5, i32 %cur_ind_1_load, i32 %start

]]></node>
<StgValue><ssdm name="start_0_s"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:21  store i32 %p_start, i32* %cur_ind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:22  store i32 %start_0_s, i32* %cur_ind_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="0">
<![CDATA[
branch1:23  br label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0">
<![CDATA[
.preheader.backedge:0  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
