<profile>

<section name = "Vivado HLS Report for 'initialize_padded_memory_16_10_0_s'" level="0">
<item name = "Date">Sun Oct 29 21:11:00 2023
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">bnn_reshape.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.508 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3553, 3553, 35.530 us, 35.530 us, 3553, 3553, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_PAD_INIT_M">3552, 3552, 222, -, -, 16, no</column>
<column name=" + LOOP_PAD_INIT_X">220, 220, 22, -, -, 10, no</column>
<column name="  ++ LOOP_PAD_INIT_Y">20, 20, 2, -, -, 10, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 100, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 75, -</column>
<column name="Register">-, -, 50, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln46_1_fu_164_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln46_fu_142_p2">+, 0, 0, 15, 8, 8</column>
<column name="m_fu_96_p2">+, 0, 0, 15, 5, 1</column>
<column name="x_fu_112_p2">+, 0, 0, 13, 4, 1</column>
<column name="y_fu_154_p2">+, 0, 0, 13, 4, 1</column>
<column name="icmp_ln41_fu_90_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="icmp_ln43_fu_106_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln45_fu_148_p2">icmp, 0, 0, 9, 4, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="input_r_address0">15, 3, 7, 21</column>
<column name="m_0_reg_57">9, 2, 5, 10</column>
<column name="x_0_reg_68">9, 2, 4, 8</column>
<column name="y_0_reg_79">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln46_reg_205">7, 0, 8, 1</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="input_addr_reg_218">7, 0, 7, 0</column>
<column name="m_0_reg_57">5, 0, 5, 0</column>
<column name="m_reg_187">5, 0, 5, 0</column>
<column name="x_0_reg_68">4, 0, 4, 0</column>
<column name="x_reg_200">4, 0, 4, 0</column>
<column name="y_0_reg_79">4, 0, 4, 0</column>
<column name="y_reg_213">4, 0, 4, 0</column>
<column name="zext_ln46_reg_192">5, 0, 6, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, initialize_padded_memory&lt;16, 10, 0&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, initialize_padded_memory&lt;16, 10, 0&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, initialize_padded_memory&lt;16, 10, 0&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, initialize_padded_memory&lt;16, 10, 0&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, initialize_padded_memory&lt;16, 10, 0&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, initialize_padded_memory&lt;16, 10, 0&gt;, return value</column>
<column name="input_r_address0">out, 7, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_we0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_d0">out, 16, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
</table>
</item>
</section>
</profile>
