Protel Design System Design Rule Check
PCB File : C:\Users\Goran\Documents\Repositories\pira-smart-hardware\pira-smart-PCB\pira-smart-pcb.PcbDoc
Date     : 5/11/2018
Time     : 8:57:35 AM

Processing Rule : Clearance Constraint (Gap=0.152mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.203mm) (Max=3mm) (Preferred=0.203mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.3mm) (Max=3mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad T6-2(16.925mm,-19.3mm) on Top Layer And Pad T6-1(16.925mm,-18.35mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad T6-3(16.925mm,-20.25mm) on Top Layer And Pad T6-2(16.925mm,-19.3mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad T6-5(19.675mm,-19.3mm) on Top Layer And Pad T6-4(19.675mm,-20.25mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad T6-6(19.675mm,-18.35mm) on Top Layer And Pad T6-5(19.675mm,-19.3mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-7(9.2mm,-17.5mm) on Top Layer And Pad M1-6(8.5mm,-17.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-5(7.8mm,-17.5mm) on Top Layer And Pad M1-6(8.5mm,-17.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-11(12mm,-17.5mm) on Top Layer And Pad M1-12(12.7mm,-17.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-10(11.3mm,-17.5mm) on Top Layer And Pad M1-11(12mm,-17.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-9(10.6mm,-17.5mm) on Top Layer And Pad M1-10(11.3mm,-17.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-8(9.9mm,-17.5mm) on Top Layer And Pad M1-9(10.6mm,-17.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-7(9.2mm,-17.5mm) on Top Layer And Pad M1-8(9.9mm,-17.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-4(7.1mm,-17.5mm) on Top Layer And Pad M1-5(7.8mm,-17.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-3(6.4mm,-17.5mm) on Top Layer And Pad M1-4(7.1mm,-17.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-1(1.5mm,-17.5mm) on Top Layer And Pad M1-2(2.2mm,-17.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-24(14.1mm,-9.4mm) on Top Layer And Pad M1-25(14.1mm,-8.7mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-23(14.1mm,-10.1mm) on Top Layer And Pad M1-24(14.1mm,-9.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-22(14.1mm,-10.8mm) on Top Layer And Pad M1-23(14.1mm,-10.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-21(14.1mm,-11.5mm) on Top Layer And Pad M1-22(14.1mm,-10.8mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-20(14.1mm,-12.2mm) on Top Layer And Pad M1-21(14.1mm,-11.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-19(14.1mm,-12.9mm) on Top Layer And Pad M1-20(14.1mm,-12.2mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-18(14.1mm,-13.6mm) on Top Layer And Pad M1-19(14.1mm,-12.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-17(14.1mm,-14.3mm) on Top Layer And Pad M1-18(14.1mm,-13.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-16(14.1mm,-15mm) on Top Layer And Pad M1-17(14.1mm,-14.3mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-15(14.1mm,-15.7mm) on Top Layer And Pad M1-16(14.1mm,-15mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-14(14.1mm,-16.4mm) on Top Layer And Pad M1-15(14.1mm,-15.7mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-13(14.1mm,-17.1mm) on Top Layer And Pad M1-14(14.1mm,-16.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-41(2.2mm,-8.3mm) on Top Layer And Pad M1-42(1.5mm,-8.3mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-40(2.9mm,-8.3mm) on Top Layer And Pad M1-41(2.2mm,-8.3mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-39(3.6mm,-8.3mm) on Top Layer And Pad M1-40(2.9mm,-8.3mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-38(4.3mm,-8.3mm) on Top Layer And Pad M1-39(3.6mm,-8.3mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-37(5mm,-8.3mm) on Top Layer And Pad M1-38(4.3mm,-8.3mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-36(5.7mm,-8.3mm) on Top Layer And Pad M1-37(5mm,-8.3mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-35(6.4mm,-8.3mm) on Top Layer And Pad M1-36(5.7mm,-8.3mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-34(7.1mm,-8.3mm) on Top Layer And Pad M1-35(6.4mm,-8.3mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-33(7.8mm,-8.3mm) on Top Layer And Pad M1-34(7.1mm,-8.3mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-32(8.5mm,-8.3mm) on Top Layer And Pad M1-33(7.8mm,-8.3mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-31(9.2mm,-8.3mm) on Top Layer And Pad M1-32(8.5mm,-8.3mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-30(9.9mm,-8.3mm) on Top Layer And Pad M1-31(9.2mm,-8.3mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-29(10.6mm,-8.3mm) on Top Layer And Pad M1-30(9.9mm,-8.3mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-28(11.3mm,-8.3mm) on Top Layer And Pad M1-29(10.6mm,-8.3mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-27(12mm,-8.3mm) on Top Layer And Pad M1-28(11.3mm,-8.3mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad M1-26(12.7mm,-8.3mm) on Top Layer And Pad M1-27(12mm,-8.3mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad T2-5(29.475mm,-20.5mm) on Top Layer And Pad T2-6(29.475mm,-19.55mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad T2-4(29.475mm,-21.45mm) on Top Layer And Pad T2-5(29.475mm,-20.5mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad T2-2(26.725mm,-20.5mm) on Top Layer And Pad T2-3(26.725mm,-21.45mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad T2-1(26.725mm,-19.55mm) on Top Layer And Pad T2-2(26.725mm,-20.5mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-2(28.05mm,-9.15mm) on Top Layer And Pad U3-1(28.55mm,-9.15mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.254mm) Between Pad U3-13(27.3mm,-10.1mm) on Top Layer And Pad U3-1(28.55mm,-9.15mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-3(27.55mm,-9.15mm) on Top Layer And Pad U3-2(28.05mm,-9.15mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.254mm) Between Pad U3-13(27.3mm,-10.1mm) on Top Layer And Pad U3-2(28.05mm,-9.15mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-4(27.05mm,-9.15mm) on Top Layer And Pad U3-3(27.55mm,-9.15mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.254mm) Between Pad U3-13(27.3mm,-10.1mm) on Top Layer And Pad U3-3(27.55mm,-9.15mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-5(26.55mm,-9.15mm) on Top Layer And Pad U3-4(27.05mm,-9.15mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.254mm) Between Pad U3-13(27.3mm,-10.1mm) on Top Layer And Pad U3-4(27.05mm,-9.15mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-6(26.05mm,-9.15mm) on Top Layer And Pad U3-5(26.55mm,-9.15mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.254mm) Between Pad U3-13(27.3mm,-10.1mm) on Top Layer And Pad U3-5(26.55mm,-9.15mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.254mm) Between Pad U3-13(27.3mm,-10.1mm) on Top Layer And Pad U3-6(26.05mm,-9.15mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-11(28.05mm,-11.05mm) on Top Layer And Pad U3-12(28.55mm,-11.05mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.254mm) Between Pad U3-13(27.3mm,-10.1mm) on Top Layer And Pad U3-12(28.55mm,-11.05mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-10(27.55mm,-11.05mm) on Top Layer And Pad U3-11(28.05mm,-11.05mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.254mm) Between Pad U3-13(27.3mm,-10.1mm) on Top Layer And Pad U3-11(28.05mm,-11.05mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-9(27.05mm,-11.05mm) on Top Layer And Pad U3-10(27.55mm,-11.05mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.254mm) Between Pad U3-13(27.3mm,-10.1mm) on Top Layer And Pad U3-10(27.55mm,-11.05mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-8(26.55mm,-11.05mm) on Top Layer And Pad U3-9(27.05mm,-11.05mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.254mm) Between Pad U3-13(27.3mm,-10.1mm) on Top Layer And Pad U3-9(27.05mm,-11.05mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-7(26.05mm,-11.05mm) on Top Layer And Pad U3-8(26.55mm,-11.05mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.254mm) Between Pad U3-13(27.3mm,-10.1mm) on Top Layer And Pad U3-8(26.55mm,-11.05mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.254mm) Between Pad U3-13(27.3mm,-10.1mm) on Top Layer And Pad U3-7(26.05mm,-11.05mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad CON1-2(49.825mm,-22.25mm) on Top Layer And Pad CON1-1(49.175mm,-22.25mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad CON1-5(51.775mm,-22.25mm) on Top Layer And Pad CON1-4(51.125mm,-22.25mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad CON1-3(50.475mm,-22.25mm) on Top Layer And Pad CON1-4(51.125mm,-22.25mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad CON1-2(49.825mm,-22.25mm) on Top Layer And Pad CON1-3(50.475mm,-22.25mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Pad CON4-NEG(31.873mm,-13.861mm) on Multi-Layer And Pad L2-1(31.6mm,-11.4mm) on Top Layer [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U2-6(37.125mm,-7.1mm) on Top Layer And Pad U2-7(36.375mm,-7.275mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U2-14(37.125mm,-10.3mm) on Top Layer And Pad U2-13(36.375mm,-10.125mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-14(37.125mm,-10.3mm) on Top Layer And Pad U2-15(37.625mm,-10.3mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.231mm < 0.254mm) Between Pad U2-1(38.025mm,-9.45mm) on Top Layer And Pad U2-15(37.625mm,-10.3mm) on Top Layer [Top Solder] Mask Sliver [0.231mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-13(36.625mm,-10.3mm) on Top Layer And Pad U2-14(37.125mm,-10.3mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-12(36.125mm,-10.3mm) on Top Layer And Pad U2-13(36.625mm,-10.3mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-10(36.275mm,-8.7mm) on Top Layer And Pad U2-11(36.1mm,-9.2mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-9(36.1mm,-8.2mm) on Top Layer And Pad U2-10(36.275mm,-8.7mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-7(36.625mm,-7.1mm) on Top Layer And Pad U2-8(36.125mm,-7.1mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-6(37.125mm,-7.1mm) on Top Layer And Pad U2-7(36.625mm,-7.1mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-5(37.625mm,-7.1mm) on Top Layer And Pad U2-6(37.125mm,-7.1mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.231mm < 0.254mm) Between Pad U2-4(38.025mm,-7.95mm) on Top Layer And Pad U2-5(37.625mm,-7.1mm) on Top Layer [Top Solder] Mask Sliver [0.231mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-3(38.025mm,-8.45mm) on Top Layer And Pad U2-4(38.025mm,-7.95mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-2(38.025mm,-8.95mm) on Top Layer And Pad U2-3(38.025mm,-8.45mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-1(38.025mm,-9.45mm) on Top Layer And Pad U2-2(38.025mm,-8.95mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-11(49.85mm,-7.675mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-12(49.35mm,-7.675mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-19(49.35mm,-11.525mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-20(49.85mm,-11.525mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-7(51.85mm,-7.675mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-8(51.35mm,-7.675mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-9(50.85mm,-7.675mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-22(50.85mm,-11.525mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-23(51.35mm,-11.525mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-24(51.85mm,-11.525mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-16(48.675mm,-9.85mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-17(48.675mm,-10.35mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-18(48.675mm,-10.85mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-13(48.675mm,-8.35mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-14(48.675mm,-8.85mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-1(52.525mm,-10.85mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-2(52.525mm,-10.35mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-3(52.525mm,-9.85mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-5(52.525mm,-8.85mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-6(52.525mm,-8.35mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-10(50.35mm,-7.675mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-15(48.675mm,-9.35mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-21(50.35mm,-11.525mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-4(52.525mm,-9.35mm) on Top Layer And Pad U1-25(50.6mm,-9.6mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-23(51.35mm,-11.525mm) on Top Layer And Pad U1-24(51.85mm,-11.525mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.042mm < 0.254mm) Between Pad U1-1(52.525mm,-10.85mm) on Top Layer And Pad U1-24(51.85mm,-11.525mm) on Top Layer [Top Solder] Mask Sliver [0.042mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.204mm < 0.254mm) Between Via (51.5mm,-10.5mm) from Top Layer to Bottom Layer And Pad U1-24(51.85mm,-11.525mm) on Top Layer [Top Solder] Mask Sliver [0.204mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-22(50.85mm,-11.525mm) on Top Layer And Pad U1-23(51.35mm,-11.525mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.138mm < 0.254mm) Between Via (51.5mm,-10.5mm) from Top Layer to Bottom Layer And Pad U1-23(51.35mm,-11.525mm) on Top Layer [Top Solder] Mask Sliver [0.138mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-21(50.35mm,-11.525mm) on Top Layer And Pad U1-22(50.85mm,-11.525mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Via (50.6mm,-10.5mm) from Top Layer to Bottom Layer And Pad U1-22(50.85mm,-11.525mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-20(49.85mm,-11.525mm) on Top Layer And Pad U1-21(50.35mm,-11.525mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Via (50.6mm,-10.5mm) from Top Layer to Bottom Layer And Pad U1-21(50.35mm,-11.525mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-19(49.35mm,-11.525mm) on Top Layer And Pad U1-20(49.85mm,-11.525mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.138mm < 0.254mm) Between Via (49.7mm,-10.5mm) from Top Layer to Bottom Layer And Pad U1-20(49.85mm,-11.525mm) on Top Layer [Top Solder] Mask Sliver [0.138mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.042mm < 0.254mm) Between Pad U1-18(48.675mm,-10.85mm) on Top Layer And Pad U1-19(49.35mm,-11.525mm) on Top Layer [Top Solder] Mask Sliver [0.042mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.204mm < 0.254mm) Between Via (49.7mm,-10.5mm) from Top Layer to Bottom Layer And Pad U1-19(49.35mm,-11.525mm) on Top Layer [Top Solder] Mask Sliver [0.204mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-17(48.675mm,-10.35mm) on Top Layer And Pad U1-18(48.675mm,-10.85mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.204mm < 0.254mm) Between Via (49.7mm,-10.5mm) from Top Layer to Bottom Layer And Pad U1-18(48.675mm,-10.85mm) on Top Layer [Top Solder] Mask Sliver [0.204mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-16(48.675mm,-9.85mm) on Top Layer And Pad U1-17(48.675mm,-10.35mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.138mm < 0.254mm) Between Via (49.7mm,-10.5mm) from Top Layer to Bottom Layer And Pad U1-17(48.675mm,-10.35mm) on Top Layer [Top Solder] Mask Sliver [0.138mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-15(48.675mm,-9.35mm) on Top Layer And Pad U1-16(48.675mm,-9.85mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Via (49.7mm,-9.6mm) from Top Layer to Bottom Layer And Pad U1-16(48.675mm,-9.85mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-14(48.675mm,-8.85mm) on Top Layer And Pad U1-15(48.675mm,-9.35mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Via (49.7mm,-9.6mm) from Top Layer to Bottom Layer And Pad U1-15(48.675mm,-9.35mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-13(48.675mm,-8.35mm) on Top Layer And Pad U1-14(48.675mm,-8.85mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.138mm < 0.254mm) Between Via (49.7mm,-8.7mm) from Top Layer to Bottom Layer And Pad U1-14(48.675mm,-8.85mm) on Top Layer [Top Solder] Mask Sliver [0.138mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.042mm < 0.254mm) Between Pad U1-12(49.35mm,-7.675mm) on Top Layer And Pad U1-13(48.675mm,-8.35mm) on Top Layer [Top Solder] Mask Sliver [0.042mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.204mm < 0.254mm) Between Via (49.7mm,-8.7mm) from Top Layer to Bottom Layer And Pad U1-13(48.675mm,-8.35mm) on Top Layer [Top Solder] Mask Sliver [0.204mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-11(49.85mm,-7.675mm) on Top Layer And Pad U1-12(49.35mm,-7.675mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.204mm < 0.254mm) Between Via (49.7mm,-8.7mm) from Top Layer to Bottom Layer And Pad U1-12(49.35mm,-7.675mm) on Top Layer [Top Solder] Mask Sliver [0.204mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-10(50.35mm,-7.675mm) on Top Layer And Pad U1-11(49.85mm,-7.675mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.138mm < 0.254mm) Between Via (49.7mm,-8.7mm) from Top Layer to Bottom Layer And Pad U1-11(49.85mm,-7.675mm) on Top Layer [Top Solder] Mask Sliver [0.138mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-9(50.85mm,-7.675mm) on Top Layer And Pad U1-10(50.35mm,-7.675mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Via (50.6mm,-8.7mm) from Top Layer to Bottom Layer And Pad U1-10(50.35mm,-7.675mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-8(51.35mm,-7.675mm) on Top Layer And Pad U1-9(50.85mm,-7.675mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Via (50.6mm,-8.7mm) from Top Layer to Bottom Layer And Pad U1-9(50.85mm,-7.675mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-7(51.85mm,-7.675mm) on Top Layer And Pad U1-8(51.35mm,-7.675mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.138mm < 0.254mm) Between Via (51.5mm,-8.7mm) from Top Layer to Bottom Layer And Pad U1-8(51.35mm,-7.675mm) on Top Layer [Top Solder] Mask Sliver [0.138mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.042mm < 0.254mm) Between Pad U1-6(52.525mm,-8.35mm) on Top Layer And Pad U1-7(51.85mm,-7.675mm) on Top Layer [Top Solder] Mask Sliver [0.042mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.204mm < 0.254mm) Between Via (51.5mm,-8.7mm) from Top Layer to Bottom Layer And Pad U1-7(51.85mm,-7.675mm) on Top Layer [Top Solder] Mask Sliver [0.204mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-5(52.525mm,-8.85mm) on Top Layer And Pad U1-6(52.525mm,-8.35mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.204mm < 0.254mm) Between Via (51.5mm,-8.7mm) from Top Layer to Bottom Layer And Pad U1-6(52.525mm,-8.35mm) on Top Layer [Top Solder] Mask Sliver [0.204mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-4(52.525mm,-9.35mm) on Top Layer And Pad U1-5(52.525mm,-8.85mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.138mm < 0.254mm) Between Via (51.5mm,-8.7mm) from Top Layer to Bottom Layer And Pad U1-5(52.525mm,-8.85mm) on Top Layer [Top Solder] Mask Sliver [0.138mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-3(52.525mm,-9.85mm) on Top Layer And Pad U1-4(52.525mm,-9.35mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Via (51.5mm,-9.6mm) from Top Layer to Bottom Layer And Pad U1-4(52.525mm,-9.35mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-2(52.525mm,-10.35mm) on Top Layer And Pad U1-3(52.525mm,-9.85mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Via (51.5mm,-9.6mm) from Top Layer to Bottom Layer And Pad U1-3(52.525mm,-9.85mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-1(52.525mm,-10.85mm) on Top Layer And Pad U1-2(52.525mm,-10.35mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.138mm < 0.254mm) Between Via (51.5mm,-10.5mm) from Top Layer to Bottom Layer And Pad U1-2(52.525mm,-10.35mm) on Top Layer [Top Solder] Mask Sliver [0.138mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.204mm < 0.254mm) Between Via (51.5mm,-10.5mm) from Top Layer to Bottom Layer And Pad U1-1(52.525mm,-10.85mm) on Top Layer [Top Solder] Mask Sliver [0.204mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad CON2-1(59mm,-5.9mm) on Top Layer And Pad CON2-2(57.5mm,-7.375mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad CON2-1(59mm,-5.9mm) on Top Layer And Pad CON2-2(57.5mm,-4.425mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J2-1(60.5mm,-5.9mm) on Multi-Layer And Pad CON2-1(59mm,-5.9mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad CON3-1(59mm,-5.9mm) on Bottom Layer And Pad J2-1(60.5mm,-5.9mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad CON3-1(59mm,-5.9mm) on Bottom Layer And Pad CON3-2(57.5mm,-4.425mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad CON3-1(59mm,-5.9mm) on Bottom Layer And Pad CON3-2(57.5mm,-7.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (49.7mm,-8.7mm) from Top Layer to Bottom Layer And Via (50.6mm,-8.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (51.5mm,-8.7mm) from Top Layer to Bottom Layer And Via (50.6mm,-8.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (50.6mm,-9.6mm) from Top Layer to Bottom Layer And Via (50.6mm,-8.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (49.7mm,-9.6mm) from Top Layer to Bottom Layer And Via (49.7mm,-8.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (49.7mm,-9.6mm) from Top Layer to Bottom Layer And Via (49.7mm,-10.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (50.6mm,-10.5mm) from Top Layer to Bottom Layer And Via (49.7mm,-10.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (50.6mm,-9.6mm) from Top Layer to Bottom Layer And Via (49.7mm,-9.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (51.5mm,-9.6mm) from Top Layer to Bottom Layer And Via (51.5mm,-10.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (50.6mm,-10.5mm) from Top Layer to Bottom Layer And Via (51.5mm,-10.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (50.6mm,-9.6mm) from Top Layer to Bottom Layer And Via (50.6mm,-10.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (51.5mm,-9.6mm) from Top Layer to Bottom Layer And Via (50.6mm,-9.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (51.5mm,-8.7mm) from Top Layer to Bottom Layer And Via (51.5mm,-9.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
Rule Violations :178

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Arc (33.2mm,-15.8mm) on Top Overlay And Pad D1-1(31.7mm,-16.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Arc (19.775mm,-4.45mm) on Top Overlay And Pad X1-2(21.2mm,-4.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (39.1mm,-13.975mm) on Top Overlay And Pad D6-1(39.35mm,-14.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (51.8mm,-18.125mm) on Top Overlay And Pad D5-1(52.15mm,-18.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Arc (43.5mm,-12.6mm) on Top Overlay And Pad L1-1(44.9mm,-11.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (32.278mm,-12.34mm) on Top Overlay And Pad L2-1(31.6mm,-11.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.018mm < 0.254mm) Between Arc (30.715mm,-15.693mm) on Top Overlay And Pad R18-2(29.45mm,-17.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.018mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (30.715mm,-15.693mm) on Top Overlay And Pad D1-1(31.7mm,-16.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Arc (20.704mm,-2.97mm) on Top Overlay And Pad U5-1(18.975mm,-4.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (20.704mm,-2.97mm) on Top Overlay And Pad X1-2(21.2mm,-4.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (20.704mm,-2.97mm) on Top Overlay And Pad P6-13(20.122mm,-1.227mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Arc (20.704mm,-2.97mm) on Top Overlay And Pad P6-15(22.662mm,-1.227mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Arc (35.471mm,-10.049mm) on Top Overlay And Pad C8-2(35.05mm,-12.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (35.471mm,-10.049mm) on Top Overlay And Pad U2-13(36.625mm,-10.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (35.471mm,-10.049mm) on Top Overlay And Pad U2-14(37.125mm,-10.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Arc (35.471mm,-10.049mm) on Top Overlay And Pad U2-13(36.375mm,-10.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Arc (35.471mm,-10.049mm) on Top Overlay And Pad U2-9(36.1mm,-8.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (35.471mm,-10.049mm) on Top Overlay And Pad U2-10(36.275mm,-8.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (35.471mm,-10.049mm) on Top Overlay And Pad U2-11(36.1mm,-9.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (21.79mm,-19.393mm) on Top Overlay And Pad J1-3(22.7mm,-20.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (21.79mm,-19.393mm) on Top Overlay And Pad J1-1(22.7mm,-19mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Arc (21.79mm,-19.393mm) on Top Overlay And Pad T6-4(19.675mm,-20.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Arc (21.79mm,-19.393mm) on Top Overlay And Pad T6-6(19.675mm,-18.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (21.79mm,-19.393mm) on Top Overlay And Pad T6-5(19.675mm,-19.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad T6-1(16.925mm,-18.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad U5-4(17.025mm,-4.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad U5-2(18.325mm,-4.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad J1-2(22.7mm,-22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad C9-2(35.65mm,-4.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad C7-1(36.95mm,-14.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad C8-1(36.95mm,-12.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad U2-15(37.625mm,-10.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad T6-2(16.925mm,-19.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad C6-1(36.95mm,-16.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad U2-5(37.625mm,-7.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad U2-6(37.125mm,-7.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad U2-7(36.625mm,-7.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad M1-17(14.1mm,-14.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad M1-19(14.1mm,-12.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad M1-20(14.1mm,-12.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad M1-22(14.1mm,-10.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad M1-23(14.1mm,-10.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad M1-25(14.1mm,-8.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad U5-3(17.675mm,-4.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad T6-4(19.675mm,-20.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad U2-2(38.025mm,-8.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad U2-3(38.025mm,-8.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad U2-4(38.025mm,-7.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad R31-1(16.383mm,-15.863mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad M1-18(14.1mm,-13.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad M1-21(14.1mm,-11.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad M1-24(14.1mm,-9.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad U2-1(38.025mm,-9.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad D1-2(31.7mm,-20.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad F1-1(34.6mm,-20.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad P6-18(25.202mm,1.313mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad P6-13(20.122mm,-1.227mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad P6-15(22.662mm,-1.227mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad P6-21(30.282mm,-1.227mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad P6-23(32.822mm,-1.227mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Arc (26.344mm,-11.283mm) on Top Overlay And Pad P6-20(27.742mm,1.313mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (40.3mm,-18.6mm) on Bottom Overlay And Pad U4-1(38.6mm,-18.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Text "T6" (18.8mm,-17.75mm) on Top Overlay And Pad T6-6(19.675mm,-18.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (14.203mm,-22.762mm)(14.203mm,-21.238mm) on Top Overlay And Pad R36-2(14.85mm,-22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (14.203mm,-22.762mm)(16.997mm,-22.762mm) on Top Overlay And Pad R36-2(14.85mm,-22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (14.203mm,-21.238mm)(16.997mm,-21.238mm) on Top Overlay And Pad R36-2(14.85mm,-22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (16.997mm,-22.762mm)(16.997mm,-21.238mm) on Top Overlay And Pad R36-1(16.35mm,-22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (14.203mm,-22.762mm)(16.997mm,-22.762mm) on Top Overlay And Pad R36-1(16.35mm,-22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (14.203mm,-21.238mm)(16.997mm,-21.238mm) on Top Overlay And Pad R36-1(16.35mm,-22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (20.347mm,-22.762mm)(20.347mm,-21.238mm) on Top Overlay And Pad R35-2(19.7mm,-22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (17.553mm,-22.762mm)(20.347mm,-22.762mm) on Top Overlay And Pad R35-2(19.7mm,-22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (17.553mm,-21.238mm)(20.347mm,-21.238mm) on Top Overlay And Pad R35-2(19.7mm,-22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (17.553mm,-22.762mm)(17.553mm,-21.238mm) on Top Overlay And Pad R35-1(18.2mm,-22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (17.553mm,-22.762mm)(20.347mm,-22.762mm) on Top Overlay And Pad R35-1(18.2mm,-22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (17.553mm,-21.238mm)(20.347mm,-21.238mm) on Top Overlay And Pad R35-1(18.2mm,-22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (18.501mm,-16.661mm)(18.501mm,-13.74mm) on Top Overlay And Pad C15-2(19.2mm,-14.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (19.898mm,-16.661mm)(19.898mm,-13.74mm) on Top Overlay And Pad C15-2(19.2mm,-14.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (18.501mm,-13.74mm)(19.898mm,-13.74mm) on Top Overlay And Pad C15-2(19.2mm,-14.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (18.501mm,-16.661mm)(18.501mm,-13.74mm) on Top Overlay And Pad C15-1(19.2mm,-15.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (19.898mm,-16.661mm)(19.898mm,-13.74mm) on Top Overlay And Pad C15-1(19.2mm,-15.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Track (18.501mm,-16.661mm)(19.898mm,-16.661mm) on Top Overlay And Pad C15-1(19.2mm,-15.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-17.9mm)(14.5mm,-17.9mm) on Top Overlay And Pad M1-6(8.5mm,-17.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (13.203mm,-19.762mm)(13.203mm,-18.238mm) on Top Overlay And Pad M1-12(12.7mm,-17.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (13.203mm,-18.238mm)(15.997mm,-18.238mm) on Top Overlay And Pad M1-12(12.7mm,-17.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-17.9mm)(14.5mm,-17.9mm) on Top Overlay And Pad M1-12(12.7mm,-17.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-17.9mm)(14.5mm,-17.9mm) on Top Overlay And Pad M1-11(12mm,-17.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-17.9mm)(14.5mm,-17.9mm) on Top Overlay And Pad M1-10(11.3mm,-17.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-17.9mm)(14.5mm,-17.9mm) on Top Overlay And Pad M1-9(10.6mm,-17.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-17.9mm)(14.5mm,-17.9mm) on Top Overlay And Pad M1-8(9.9mm,-17.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-17.9mm)(14.5mm,-17.9mm) on Top Overlay And Pad M1-7(9.2mm,-17.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-17.9mm)(14.5mm,-17.9mm) on Top Overlay And Pad M1-5(7.8mm,-17.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-17.9mm)(14.5mm,-17.9mm) on Top Overlay And Pad M1-4(7.1mm,-17.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Text "R28" (4.383mm,-19.16mm) on Top Overlay And Pad M1-3(6.4mm,-17.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-17.9mm)(14.5mm,-17.9mm) on Top Overlay And Pad M1-3(6.4mm,-17.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-17.9mm)(14.5mm,-17.9mm) on Top Overlay And Pad M1-2(2.2mm,-17.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-17.9mm)(14.5mm,-17.9mm) on Top Overlay And Pad M1-1(1.5mm,-17.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (14.5mm,-17.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-25(14.1mm,-8.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Track (9.995mm,-6.119mm)(14.979mm,-8.444mm) on Top Overlay And Pad M1-25(14.1mm,-8.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (14.5mm,-17.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-24(14.1mm,-9.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (14.5mm,-17.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-23(14.1mm,-10.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (14.5mm,-17.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-22(14.1mm,-10.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (14.5mm,-17.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-21(14.1mm,-11.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (14.5mm,-17.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-20(14.1mm,-12.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (14.5mm,-17.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-19(14.1mm,-12.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (14.5mm,-17.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-18(14.1mm,-13.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (14.5mm,-17.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-17(14.1mm,-14.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (14.5mm,-17.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-16(14.1mm,-15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (14.5mm,-17.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-15(14.1mm,-15.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (14.5mm,-17.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-14(14.1mm,-16.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (14.5mm,-17.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-13(14.1mm,-17.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-7.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-42(1.5mm,-8.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-7.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-41(2.2mm,-8.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-7.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-40(2.9mm,-8.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-7.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-39(3.6mm,-8.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-7.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-38(4.3mm,-8.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-7.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-37(5mm,-8.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-7.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-36(5.7mm,-8.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-7.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-35(6.4mm,-8.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-7.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-34(7.1mm,-8.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-7.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-33(7.8mm,-8.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-7.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-32(8.5mm,-8.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-7.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-31(9.2mm,-8.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-7.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-30(9.9mm,-8.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-7.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-29(10.6mm,-8.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-7.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-28(11.3mm,-8.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-7.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-27(12mm,-8.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Track (9.995mm,-6.119mm)(14.979mm,-8.444mm) on Top Overlay And Pad M1-26(12.7mm,-8.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-3.5mm,-7.9mm)(14.5mm,-7.9mm) on Top Overlay And Pad M1-26(12.7mm,-8.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (10.438mm,-5.897mm)(10.438mm,-3.103mm) on Top Overlay And Pad R23-2(11.2mm,-3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (11.962mm,-5.897mm)(11.962mm,-3.103mm) on Top Overlay And Pad R23-2(11.2mm,-3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (10.438mm,-3.103mm)(11.962mm,-3.103mm) on Top Overlay And Pad R23-2(11.2mm,-3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (9.995mm,-6.119mm)(11.879mm,-2.077mm) on Top Overlay And Pad R23-2(11.2mm,-3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (10.438mm,-5.897mm)(10.438mm,-3.103mm) on Top Overlay And Pad R23-1(11.2mm,-5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (11.962mm,-5.897mm)(11.962mm,-3.103mm) on Top Overlay And Pad R23-1(11.2mm,-5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (10.438mm,-5.897mm)(11.962mm,-5.897mm) on Top Overlay And Pad R23-1(11.2mm,-5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (9.995mm,-6.119mm)(11.879mm,-2.077mm) on Top Overlay And Pad R23-1(11.2mm,-5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (8.738mm,-5.897mm)(8.738mm,-3.103mm) on Top Overlay And Pad R22-2(9.5mm,-3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (10.262mm,-5.897mm)(10.262mm,-3.103mm) on Top Overlay And Pad R22-2(9.5mm,-3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (8.738mm,-3.103mm)(10.262mm,-3.103mm) on Top Overlay And Pad R22-2(9.5mm,-3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (8.738mm,-5.897mm)(8.738mm,-3.103mm) on Top Overlay And Pad R22-1(9.5mm,-5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (10.262mm,-5.897mm)(10.262mm,-3.103mm) on Top Overlay And Pad R22-1(9.5mm,-5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (8.738mm,-5.897mm)(10.262mm,-5.897mm) on Top Overlay And Pad R22-1(9.5mm,-5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Track (9.995mm,-6.119mm)(11.879mm,-2.077mm) on Top Overlay And Pad R22-1(9.5mm,-5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (7.038mm,-5.897mm)(7.038mm,-3.103mm) on Top Overlay And Pad R21-2(7.8mm,-3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (8.562mm,-5.897mm)(8.562mm,-3.103mm) on Top Overlay And Pad R21-2(7.8mm,-3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (7.038mm,-3.103mm)(8.562mm,-3.103mm) on Top Overlay And Pad R21-2(7.8mm,-3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (7.038mm,-5.897mm)(7.038mm,-3.103mm) on Top Overlay And Pad R21-1(7.8mm,-5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (8.562mm,-5.897mm)(8.562mm,-3.103mm) on Top Overlay And Pad R21-1(7.8mm,-5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (7.038mm,-5.897mm)(8.562mm,-5.897mm) on Top Overlay And Pad R21-1(7.8mm,-5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (5.338mm,-5.897mm)(5.338mm,-3.103mm) on Top Overlay And Pad R27-2(6.1mm,-5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (6.862mm,-5.897mm)(6.862mm,-3.103mm) on Top Overlay And Pad R27-2(6.1mm,-5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (5.338mm,-5.897mm)(6.862mm,-5.897mm) on Top Overlay And Pad R27-2(6.1mm,-5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (5.338mm,-5.897mm)(5.338mm,-3.103mm) on Top Overlay And Pad R27-1(6.1mm,-3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (6.862mm,-5.897mm)(6.862mm,-3.103mm) on Top Overlay And Pad R27-1(6.1mm,-3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (5.338mm,-3.103mm)(6.862mm,-3.103mm) on Top Overlay And Pad R27-1(6.1mm,-3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (5.162mm,-5.897mm)(5.162mm,-3.103mm) on Top Overlay And Pad R26-2(4.4mm,-5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (3.638mm,-5.897mm)(5.162mm,-5.897mm) on Top Overlay And Pad R26-2(4.4mm,-5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (3.638mm,-5.897mm)(3.638mm,-3.103mm) on Top Overlay And Pad R26-2(4.4mm,-5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (5.162mm,-5.897mm)(5.162mm,-3.103mm) on Top Overlay And Pad R26-1(4.4mm,-3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (3.638mm,-3.103mm)(5.162mm,-3.103mm) on Top Overlay And Pad R26-1(4.4mm,-3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (3.638mm,-5.897mm)(3.638mm,-3.103mm) on Top Overlay And Pad R26-1(4.4mm,-3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (20.138mm,-17.597mm)(20.138mm,-14.803mm) on Top Overlay And Pad R32-2(20.9mm,-16.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (20.138mm,-17.597mm)(21.662mm,-17.597mm) on Top Overlay And Pad R32-2(20.9mm,-16.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (21.662mm,-17.597mm)(21.662mm,-14.803mm) on Top Overlay And Pad R32-2(20.9mm,-16.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (20.138mm,-14.803mm)(21.662mm,-14.803mm) on Top Overlay And Pad R32-1(20.9mm,-15.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (20.138mm,-17.597mm)(20.138mm,-14.803mm) on Top Overlay And Pad R32-1(20.9mm,-15.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (21.662mm,-17.597mm)(21.662mm,-14.803mm) on Top Overlay And Pad R32-1(20.9mm,-15.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (20.138mm,-13.597mm)(21.662mm,-13.597mm) on Top Overlay And Pad R33-2(20.9mm,-12.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (20.138mm,-13.597mm)(20.138mm,-10.803mm) on Top Overlay And Pad R33-2(20.9mm,-12.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (21.662mm,-13.597mm)(21.662mm,-10.803mm) on Top Overlay And Pad R33-2(20.9mm,-12.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (20.138mm,-10.803mm)(21.662mm,-10.803mm) on Top Overlay And Pad R33-1(20.9mm,-11.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (20.138mm,-13.597mm)(20.138mm,-10.803mm) on Top Overlay And Pad R33-1(20.9mm,-11.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (21.662mm,-13.597mm)(21.662mm,-10.803mm) on Top Overlay And Pad R33-1(20.9mm,-11.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Track (4.188mm,-25.574mm)(5.712mm,-25.574mm) on Top Overlay And Pad D7-1(4.95mm,-24.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Track (4.188mm,-22.526mm)(5.712mm,-22.526mm) on Top Overlay And Pad D7-2(4.95mm,-23.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Track (6.038mm,-25.574mm)(7.562mm,-25.574mm) on Top Overlay And Pad D8-1(6.8mm,-24.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Track (6.038mm,-22.526mm)(7.562mm,-22.526mm) on Top Overlay And Pad D8-2(6.8mm,-23.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (4.19mm,-22.318mm)(4.19mm,-19.524mm) on Top Overlay And Pad R28-2(4.952mm,-21.671mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (4.19mm,-22.318mm)(5.714mm,-22.318mm) on Top Overlay And Pad R28-2(4.952mm,-21.671mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (5.714mm,-22.318mm)(5.714mm,-19.524mm) on Top Overlay And Pad R28-2(4.952mm,-21.671mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (4.19mm,-22.318mm)(4.19mm,-19.524mm) on Top Overlay And Pad R28-1(4.952mm,-20.171mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (4.19mm,-19.524mm)(5.714mm,-19.524mm) on Top Overlay And Pad R28-1(4.952mm,-20.171mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (5.714mm,-22.318mm)(5.714mm,-19.524mm) on Top Overlay And Pad R28-1(4.952mm,-20.171mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (6.04mm,-22.318mm)(7.564mm,-22.318mm) on Top Overlay And Pad R29-2(6.802mm,-21.671mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (6.04mm,-22.318mm)(6.04mm,-19.524mm) on Top Overlay And Pad R29-2(6.802mm,-21.671mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (7.564mm,-22.318mm)(7.564mm,-19.524mm) on Top Overlay And Pad R29-2(6.802mm,-21.671mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (6.04mm,-19.524mm)(7.564mm,-19.524mm) on Top Overlay And Pad R29-1(6.802mm,-20.171mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (6.04mm,-22.318mm)(6.04mm,-19.524mm) on Top Overlay And Pad R29-1(6.802mm,-20.171mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (7.564mm,-22.318mm)(7.564mm,-19.524mm) on Top Overlay And Pad R29-1(6.802mm,-20.171mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (39.603mm,-6.462mm)(39.603mm,-4.938mm) on Top Overlay And Pad R4-2(40.25mm,-5.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (39.603mm,-6.462mm)(42.397mm,-6.462mm) on Top Overlay And Pad R4-2(40.25mm,-5.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (39.603mm,-4.938mm)(42.397mm,-4.938mm) on Top Overlay And Pad R4-2(40.25mm,-5.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (39.603mm,-6.462mm)(42.397mm,-6.462mm) on Top Overlay And Pad R4-1(41.75mm,-5.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (39.603mm,-4.938mm)(42.397mm,-4.938mm) on Top Overlay And Pad R4-1(41.75mm,-5.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (42.397mm,-6.462mm)(42.397mm,-4.938mm) on Top Overlay And Pad R4-1(41.75mm,-5.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (39.603mm,-4.762mm)(39.603mm,-3.238mm) on Top Overlay And Pad R8-2(40.25mm,-4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (39.603mm,-4.762mm)(42.397mm,-4.762mm) on Top Overlay And Pad R8-2(40.25mm,-4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (39.603mm,-3.238mm)(42.397mm,-3.238mm) on Top Overlay And Pad R8-2(40.25mm,-4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (39.603mm,-4.762mm)(42.397mm,-4.762mm) on Top Overlay And Pad R8-1(41.75mm,-4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (39.603mm,-3.238mm)(42.397mm,-3.238mm) on Top Overlay And Pad R8-1(41.75mm,-4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (42.397mm,-4.762mm)(42.397mm,-3.238mm) on Top Overlay And Pad R8-1(41.75mm,-4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Track (42.46mm,-8.099mm)(42.46mm,-6.702mm) on Top Overlay And Pad C12-1(41.75mm,-7.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (39.539mm,-8.099mm)(42.46mm,-8.099mm) on Top Overlay And Pad C12-1(41.75mm,-7.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (39.539mm,-6.702mm)(42.46mm,-6.702mm) on Top Overlay And Pad C12-1(41.75mm,-7.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (39.539mm,-8.099mm)(39.539mm,-6.702mm) on Top Overlay And Pad C12-2(40.25mm,-7.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (39.539mm,-8.099mm)(42.46mm,-8.099mm) on Top Overlay And Pad C12-2(40.25mm,-7.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (39.539mm,-6.702mm)(42.46mm,-6.702mm) on Top Overlay And Pad C12-2(40.25mm,-7.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (33.5mm,-22.6mm)(33.5mm,-18.6mm) on Top Overlay And Pad F1-1(34.6mm,-20.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (33.5mm,-22.6mm)(39.7mm,-22.6mm) on Top Overlay And Pad F1-1(34.6mm,-20.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (33.5mm,-18.6mm)(39.7mm,-18.6mm) on Top Overlay And Pad F1-1(34.6mm,-20.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (39.7mm,-22.6mm)(39.7mm,-18.6mm) on Top Overlay And Pad F1-2(38.6mm,-20.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (33.5mm,-22.6mm)(39.7mm,-22.6mm) on Top Overlay And Pad F1-2(38.6mm,-20.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (33.5mm,-18.6mm)(39.7mm,-18.6mm) on Top Overlay And Pad F1-2(38.6mm,-20.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (25.538mm,-18.397mm)(25.538mm,-15.603mm) on Top Overlay And Pad R20-2(26.3mm,-16.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (27.062mm,-18.397mm)(27.062mm,-15.603mm) on Top Overlay And Pad R20-2(26.3mm,-16.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (25.538mm,-15.603mm)(27.062mm,-15.603mm) on Top Overlay And Pad R20-2(26.3mm,-16.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (25.538mm,-18.397mm)(25.538mm,-15.603mm) on Top Overlay And Pad R20-1(26.3mm,-17.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (27.062mm,-18.397mm)(27.062mm,-15.603mm) on Top Overlay And Pad R20-1(26.3mm,-17.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (25.538mm,-18.397mm)(27.062mm,-18.397mm) on Top Overlay And Pad R20-1(26.3mm,-17.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (27.303mm,-18.462mm)(30.097mm,-18.462mm) on Top Overlay And Pad R18-2(29.45mm,-17.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (27.303mm,-16.938mm)(30.097mm,-16.938mm) on Top Overlay And Pad R18-2(29.45mm,-17.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (30.097mm,-18.462mm)(30.097mm,-16.938mm) on Top Overlay And Pad R18-2(29.45mm,-17.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (27.303mm,-18.462mm)(27.303mm,-16.938mm) on Top Overlay And Pad R18-1(27.95mm,-17.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (27.303mm,-18.462mm)(30.097mm,-18.462mm) on Top Overlay And Pad R18-1(27.95mm,-17.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (27.303mm,-16.938mm)(30.097mm,-16.938mm) on Top Overlay And Pad R18-1(27.95mm,-17.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (23.738mm,-22.547mm)(23.738mm,-19.753mm) on Top Overlay And Pad R17-2(24.5mm,-21.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (25.262mm,-22.547mm)(25.262mm,-19.753mm) on Top Overlay And Pad R17-2(24.5mm,-21.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (23.738mm,-22.547mm)(25.262mm,-22.547mm) on Top Overlay And Pad R17-2(24.5mm,-21.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (23.738mm,-22.547mm)(23.738mm,-19.753mm) on Top Overlay And Pad R17-1(24.5mm,-20.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (25.262mm,-22.547mm)(25.262mm,-19.753mm) on Top Overlay And Pad R17-1(24.5mm,-20.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (23.738mm,-19.753mm)(25.262mm,-19.753mm) on Top Overlay And Pad R17-1(24.5mm,-20.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R17" (26.25mm,-21.5mm) on Top Overlay And Pad T2-3(26.725mm,-21.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R17" (26.25mm,-21.5mm) on Top Overlay And Pad T2-2(26.725mm,-20.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Text "R17" (26.25mm,-21.5mm) on Top Overlay And Pad T2-1(26.725mm,-19.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (22.203mm,-12.762mm)(22.203mm,-11.238mm) on Top Overlay And Pad R34-2(22.85mm,-12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (22.203mm,-12.762mm)(24.997mm,-12.762mm) on Top Overlay And Pad R34-2(22.85mm,-12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (22.203mm,-11.238mm)(24.997mm,-11.238mm) on Top Overlay And Pad R34-2(22.85mm,-12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (24.997mm,-12.762mm)(24.997mm,-11.238mm) on Top Overlay And Pad R34-1(24.35mm,-12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (22.203mm,-12.762mm)(24.997mm,-12.762mm) on Top Overlay And Pad R34-1(24.35mm,-12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (22.203mm,-11.238mm)(24.997mm,-11.238mm) on Top Overlay And Pad R34-1(24.35mm,-12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (23.738mm,-19.597mm)(23.738mm,-16.803mm) on Top Overlay And Pad R19-2(24.5mm,-18.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (25.262mm,-19.597mm)(25.262mm,-16.803mm) on Top Overlay And Pad R19-2(24.5mm,-18.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (23.738mm,-19.597mm)(25.262mm,-19.597mm) on Top Overlay And Pad R19-2(24.5mm,-18.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (23.738mm,-19.597mm)(23.738mm,-16.803mm) on Top Overlay And Pad R19-1(24.5mm,-17.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (25.262mm,-19.597mm)(25.262mm,-16.803mm) on Top Overlay And Pad R19-1(24.5mm,-17.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (23.738mm,-16.803mm)(25.262mm,-16.803mm) on Top Overlay And Pad R19-1(24.5mm,-17.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (30.4mm,-20.9mm)(30.4mm,-16.3mm) on Top Overlay And Pad D1-2(31.7mm,-20.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (33.1mm,-20.9mm)(33.1mm,-16.3mm) on Top Overlay And Pad D1-2(31.7mm,-20.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (32.301mm,-16.432mm)(33.949mm,-12.898mm) on Top Overlay And Pad D1-1(31.7mm,-16.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Text "C7" (32.75mm,-15.4mm) on Top Overlay And Pad D1-1(31.7mm,-16.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (30.4mm,-20.9mm)(30.4mm,-16.3mm) on Top Overlay And Pad D1-1(31.7mm,-16.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (33.1mm,-20.9mm)(33.1mm,-16.3mm) on Top Overlay And Pad D1-1(31.7mm,-16.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (27mm,-7.99mm)(27.6mm,-7.99mm) on Top Overlay And Pad L3-2(26.41mm,-7.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (27mm,-6.41mm)(27.6mm,-6.41mm) on Top Overlay And Pad L3-2(26.41mm,-7.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Text "L3" (25.56mm,-6.05mm) on Top Overlay And Pad L3-2(26.41mm,-7.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (27mm,-7.99mm)(27.6mm,-7.99mm) on Top Overlay And Pad L3-1(28.19mm,-7.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (27mm,-6.41mm)(27.6mm,-6.41mm) on Top Overlay And Pad L3-1(28.19mm,-7.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Text "U3" (27.85mm,-6.1mm) on Top Overlay And Pad L3-1(28.19mm,-7.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (29mm,-9.405mm)(29mm,-9.05mm) on Top Overlay And Pad U3-1(28.55mm,-9.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (25.6mm,-9.405mm)(25.6mm,-9.05mm) on Top Overlay And Pad U3-6(26.05mm,-9.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (29mm,-11.15mm)(29mm,-10.795mm) on Top Overlay And Pad U3-12(28.55mm,-11.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (25.6mm,-11.15mm)(25.6mm,-10.795mm) on Top Overlay And Pad U3-7(26.05mm,-11.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (23.462mm,-18.353mm)(23.462mm,-22.544mm) on Top Overlay And Pad J1-3(22.7mm,-20.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (21.938mm,-21.147mm)(21.938mm,-18.353mm) on Top Overlay And Pad J1-3(22.7mm,-20.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (23.462mm,-18.353mm)(23.462mm,-22.544mm) on Top Overlay And Pad J1-1(22.7mm,-19mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (21.938mm,-18.353mm)(23.462mm,-18.353mm) on Top Overlay And Pad J1-1(22.7mm,-19mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (21.938mm,-21.147mm)(21.938mm,-18.353mm) on Top Overlay And Pad J1-1(22.7mm,-19mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (23.462mm,-22.6mm)(23.462mm,-22.3mm) on Top Overlay And Pad J1-2(22.7mm,-22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (23.462mm,-18.353mm)(23.462mm,-22.544mm) on Top Overlay And Pad J1-2(22.7mm,-22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (21.938mm,-22.6mm)(23.462mm,-22.6mm) on Top Overlay And Pad J1-2(22.7mm,-22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (21.938mm,-22.6mm)(21.938mm,-21.147mm) on Top Overlay And Pad J1-2(22.7mm,-22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (50.475mm,-24.675mm)(50.475mm,-24.475mm) on Top Overlay And Pad CON1-10(49.45mm,-25.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (46.475mm,-26.375mm)(54.475mm,-26.375mm) on Top Overlay And Pad CON1-10(49.45mm,-25.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (48.375mm,-21.975mm)(48.675mm,-21.975mm) on Top Overlay And Pad CON1-1(49.175mm,-22.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Text "CON1" (49.2mm,-21.35mm) on Top Overlay And Pad CON1-1(49.175mm,-22.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Text "CON1" (49.2mm,-21.35mm) on Top Overlay And Pad CON1-4(51.125mm,-22.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (52.275mm,-21.975mm)(52.575mm,-21.975mm) on Top Overlay And Pad CON1-5(51.775mm,-22.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Text "CON1" (49.2mm,-21.35mm) on Top Overlay And Pad CON1-5(51.775mm,-22.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (50.475mm,-24.675mm)(50.475mm,-24.475mm) on Top Overlay And Pad CON1-11(51.5mm,-25.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (46.475mm,-26.375mm)(54.475mm,-26.375mm) on Top Overlay And Pad CON1-11(51.5mm,-25.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Text "CON1" (49.2mm,-21.35mm) on Top Overlay And Pad CON1-3(50.475mm,-22.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Text "CON1" (49.2mm,-21.35mm) on Top Overlay And Pad CON1-2(49.825mm,-22.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (19.197mm,-11.762mm)(19.197mm,-10.238mm) on Top Overlay And Pad R25-2(18.55mm,-11mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (16.403mm,-11.762mm)(19.197mm,-11.762mm) on Top Overlay And Pad R25-2(18.55mm,-11mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (16.403mm,-10.238mm)(19.197mm,-10.238mm) on Top Overlay And Pad R25-2(18.55mm,-11mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (16.403mm,-11.762mm)(16.403mm,-10.238mm) on Top Overlay And Pad R25-1(17.05mm,-11mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (16.403mm,-11.762mm)(19.197mm,-11.762mm) on Top Overlay And Pad R25-1(17.05mm,-11mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (16.403mm,-10.238mm)(19.197mm,-10.238mm) on Top Overlay And Pad R25-1(17.05mm,-11mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (19.197mm,-13.462mm)(19.197mm,-11.938mm) on Top Overlay And Pad R24-2(18.55mm,-12.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (16.403mm,-11.938mm)(19.197mm,-11.938mm) on Top Overlay And Pad R24-2(18.55mm,-12.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (16.403mm,-13.462mm)(19.197mm,-13.462mm) on Top Overlay And Pad R24-2(18.55mm,-12.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (16.403mm,-11.938mm)(16.403mm,-13.462mm) on Top Overlay And Pad R24-1(17.05mm,-12.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (16.403mm,-11.938mm)(19.197mm,-11.938mm) on Top Overlay And Pad R24-1(17.05mm,-12.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (16.403mm,-13.462mm)(19.197mm,-13.462mm) on Top Overlay And Pad R24-1(17.05mm,-12.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Track (22.3mm,-7.732mm)(22.3mm,-3.668mm) on Top Overlay And Pad X1-1(21.2mm,-6.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Track (20.057mm,-7.732mm)(22.3mm,-7.732mm) on Top Overlay And Pad X1-1(21.2mm,-6.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Track (20.057mm,-7.732mm)(20.057mm,-3.668mm) on Top Overlay And Pad X1-1(21.2mm,-6.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Track (22.3mm,-7.732mm)(22.3mm,-3.668mm) on Top Overlay And Pad X1-2(21.2mm,-4.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Track (20.057mm,-3.668mm)(22.3mm,-3.668mm) on Top Overlay And Pad X1-2(21.2mm,-4.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Track (20.057mm,-7.732mm)(20.057mm,-3.668mm) on Top Overlay And Pad X1-2(21.2mm,-4.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R25" (16.45mm,-10mm) on Top Overlay And Pad U5-5(17.025mm,-8.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R25" (16.45mm,-10mm) on Top Overlay And Pad U5-6(17.675mm,-8.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R25" (16.45mm,-10mm) on Top Overlay And Pad U5-7(18.325mm,-8.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "CON4" (15.1mm,-4.8mm) on Top Overlay And Pad U5-4(17.025mm,-4.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (11.879mm,-2.077mm)(16.864mm,-4.401mm) on Top Overlay And Pad U5-4(17.025mm,-4.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "CON4" (15.1mm,-4.8mm) on Top Overlay And Pad U5-3(17.675mm,-4.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (24.997mm,-10.962mm)(24.997mm,-9.438mm) on Top Overlay And Pad R16-2(24.35mm,-10.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (22.203mm,-10.962mm)(24.997mm,-10.962mm) on Top Overlay And Pad R16-2(24.35mm,-10.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (22.203mm,-9.438mm)(24.997mm,-9.438mm) on Top Overlay And Pad R16-2(24.35mm,-10.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (22.203mm,-10.962mm)(22.203mm,-9.438mm) on Top Overlay And Pad R16-1(22.85mm,-10.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (22.203mm,-10.962mm)(24.997mm,-10.962mm) on Top Overlay And Pad R16-1(22.85mm,-10.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (22.203mm,-9.438mm)(24.997mm,-9.438mm) on Top Overlay And Pad R16-1(22.85mm,-10.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (41.497mm,-16.962mm)(41.497mm,-15.438mm) on Top Overlay And Pad R5-2(40.85mm,-16.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (38.703mm,-16.962mm)(41.497mm,-16.962mm) on Top Overlay And Pad R5-2(40.85mm,-16.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (38.703mm,-15.438mm)(41.497mm,-15.438mm) on Top Overlay And Pad R5-2(40.85mm,-16.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (38.703mm,-16.962mm)(38.703mm,-15.438mm) on Top Overlay And Pad R5-1(39.35mm,-16.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (38.703mm,-16.962mm)(41.497mm,-16.962mm) on Top Overlay And Pad R5-1(39.35mm,-16.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (38.703mm,-15.438mm)(41.497mm,-15.438mm) on Top Overlay And Pad R5-1(39.35mm,-16.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "-" (35.893mm,-13.972mm) on Top Overlay And Pad C7-2(35.05mm,-14.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (29.129mm,-14.953mm)(30.788mm,-11.396mm) on Top Overlay And Pad L2-1(31.6mm,-11.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Text "U2" (35.55mm,-6.6mm) on Top Overlay And Pad U2-8(36.125mm,-7.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Text "U2" (35.55mm,-6.6mm) on Top Overlay And Pad U2-7(36.625mm,-7.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Text "C12" (39.3mm,-8.45mm) on Top Overlay And Pad U2-4(38.025mm,-7.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Text "C12" (39.3mm,-8.45mm) on Top Overlay And Pad U2-3(38.025mm,-8.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Text "R9" (39.35mm,-9.85mm) on Top Overlay And Pad U2-2(38.025mm,-8.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Text "R9" (39.35mm,-9.85mm) on Top Overlay And Pad U2-1(38.025mm,-9.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (39.603mm,-9.862mm)(39.603mm,-8.338mm) on Top Overlay And Pad R9-2(40.25mm,-9.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (39.603mm,-9.862mm)(42.397mm,-9.862mm) on Top Overlay And Pad R9-2(40.25mm,-9.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (39.603mm,-8.338mm)(42.397mm,-8.338mm) on Top Overlay And Pad R9-2(40.25mm,-9.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (39.603mm,-9.862mm)(42.397mm,-9.862mm) on Top Overlay And Pad R9-1(41.75mm,-9.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (39.603mm,-8.338mm)(42.397mm,-8.338mm) on Top Overlay And Pad R9-1(41.75mm,-9.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (42.397mm,-9.862mm)(42.397mm,-8.338mm) on Top Overlay And Pad R9-1(41.75mm,-9.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (39.603mm,-11.862mm)(39.603mm,-10.338mm) on Top Overlay And Pad R10-2(40.25mm,-11.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (39.603mm,-11.862mm)(42.397mm,-11.862mm) on Top Overlay And Pad R10-2(40.25mm,-11.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (39.603mm,-10.338mm)(42.397mm,-10.338mm) on Top Overlay And Pad R10-2(40.25mm,-11.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (39.603mm,-11.862mm)(42.397mm,-11.862mm) on Top Overlay And Pad R10-1(41.75mm,-11.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (39.603mm,-10.338mm)(42.397mm,-10.338mm) on Top Overlay And Pad R10-1(41.75mm,-11.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (42.397mm,-11.862mm)(42.397mm,-10.338mm) on Top Overlay And Pad R10-1(41.75mm,-11.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (41.5mm,-13.975mm)(41.5mm,-13.8mm) on Top Overlay And Pad D6-2(41.85mm,-14.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (41.5mm,-15.2mm)(41.5mm,-15.025mm) on Top Overlay And Pad D6-2(41.85mm,-14.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Text "D6" (42.45mm,-16.15mm) on Top Overlay And Pad D6-2(41.85mm,-14.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.7mm,-13.975mm)(39.7mm,-13.8mm) on Top Overlay And Pad D6-1(39.35mm,-14.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.7mm,-15.2mm)(39.7mm,-15.025mm) on Top Overlay And Pad D6-1(39.35mm,-14.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Text "R15" (38.8mm,-14.75mm) on Top Overlay And Pad D6-1(39.35mm,-14.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Text "D3" (42.9mm,-16.6mm) on Top Overlay And Pad D3-1(43.5mm,-17.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Text "P3" (41.25mm,-22.8mm) on Top Overlay And Pad D3-2(43.5mm,-21.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (56.438mm,-19.597mm)(56.438mm,-16.803mm) on Top Overlay And Pad R12-2(57.2mm,-18.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (57.962mm,-19.597mm)(57.962mm,-16.803mm) on Top Overlay And Pad R12-2(57.2mm,-18.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (56.438mm,-19.597mm)(57.962mm,-19.597mm) on Top Overlay And Pad R12-2(57.2mm,-18.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (56.438mm,-19.597mm)(56.438mm,-16.803mm) on Top Overlay And Pad R12-1(57.2mm,-17.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (57.962mm,-19.597mm)(57.962mm,-16.803mm) on Top Overlay And Pad R12-1(57.2mm,-17.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (56.438mm,-16.803mm)(57.962mm,-16.803mm) on Top Overlay And Pad R12-1(57.2mm,-17.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (55.7mm,-19.9mm)(55.7mm,-19.7mm) on Top Overlay And Pad D5-2(55.65mm,-18.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (55.7mm,-18.1mm)(55.7mm,-17.9mm) on Top Overlay And Pad D5-2(55.65mm,-18.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (56.438mm,-19.597mm)(56.438mm,-16.803mm) on Top Overlay And Pad D5-2(55.65mm,-18.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (52.1mm,-19.9mm)(52.1mm,-19.7mm) on Top Overlay And Pad D5-1(52.15mm,-18.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (52.1mm,-18.1mm)(52.1mm,-17.9mm) on Top Overlay And Pad D5-1(52.15mm,-18.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (47.002mm,-15.361mm)(47.002mm,-12.44mm) on Top Overlay And Pad C3-1(47.7mm,-13.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Track (47.002mm,-12.44mm)(48.399mm,-12.44mm) on Top Overlay And Pad C3-1(47.7mm,-13.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (48.399mm,-15.361mm)(48.399mm,-12.44mm) on Top Overlay And Pad C3-1(47.7mm,-13.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (47.002mm,-15.361mm)(47.002mm,-12.44mm) on Top Overlay And Pad C3-2(47.7mm,-14.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (47.002mm,-15.361mm)(48.399mm,-15.361mm) on Top Overlay And Pad C3-2(47.7mm,-14.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (48.399mm,-15.361mm)(48.399mm,-12.44mm) on Top Overlay And Pad C3-2(47.7mm,-14.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (49.101mm,-16.261mm)(49.101mm,-13.34mm) on Top Overlay And Pad C2-1(49.8mm,-14.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Track (49.101mm,-13.34mm)(50.498mm,-13.34mm) on Top Overlay And Pad C2-1(49.8mm,-14.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (50.498mm,-16.261mm)(50.498mm,-13.34mm) on Top Overlay And Pad C2-1(49.8mm,-14.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (49.101mm,-16.261mm)(49.101mm,-13.34mm) on Top Overlay And Pad C2-2(49.8mm,-15.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (49.101mm,-16.261mm)(50.498mm,-16.261mm) on Top Overlay And Pad C2-2(49.8mm,-15.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (50.498mm,-16.261mm)(50.498mm,-13.34mm) on Top Overlay And Pad C2-2(49.8mm,-15.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Track (54.576mm,-14.762mm)(54.576mm,-13.238mm) on Top Overlay And Pad D2-1(55.3mm,-14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Track (57.624mm,-14.762mm)(57.624mm,-13.238mm) on Top Overlay And Pad D2-2(56.9mm,-14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (57.597mm,-12.862mm)(57.597mm,-11.338mm) on Top Overlay And Pad R1-2(56.95mm,-12.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (54.803mm,-12.862mm)(57.597mm,-12.862mm) on Top Overlay And Pad R1-2(56.95mm,-12.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (54.803mm,-11.338mm)(57.597mm,-11.338mm) on Top Overlay And Pad R1-2(56.95mm,-12.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (54.803mm,-12.862mm)(54.803mm,-11.338mm) on Top Overlay And Pad R1-1(55.45mm,-12.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (54.803mm,-12.862mm)(57.597mm,-12.862mm) on Top Overlay And Pad R1-1(55.45mm,-12.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (54.803mm,-11.338mm)(57.597mm,-11.338mm) on Top Overlay And Pad R1-1(55.45mm,-12.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (54.803mm,-11.162mm)(54.803mm,-9.638mm) on Top Overlay And Pad R2-2(55.45mm,-10.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (54.803mm,-9.638mm)(57.597mm,-9.638mm) on Top Overlay And Pad R2-2(55.45mm,-10.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (54.803mm,-11.162mm)(57.597mm,-11.162mm) on Top Overlay And Pad R2-2(55.45mm,-10.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (57.597mm,-11.162mm)(57.597mm,-9.638mm) on Top Overlay And Pad R2-1(56.95mm,-10.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (54.803mm,-9.638mm)(57.597mm,-9.638mm) on Top Overlay And Pad R2-1(56.95mm,-10.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (54.803mm,-11.162mm)(57.597mm,-11.162mm) on Top Overlay And Pad R2-1(56.95mm,-10.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (54.138mm,-9.297mm)(54.138mm,-6.503mm) on Top Overlay And Pad R11-2(54.9mm,-7.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (55.662mm,-9.297mm)(55.662mm,-6.503mm) on Top Overlay And Pad R11-2(54.9mm,-7.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (54.138mm,-6.503mm)(55.662mm,-6.503mm) on Top Overlay And Pad R11-2(54.9mm,-7.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (54.138mm,-9.297mm)(54.138mm,-6.503mm) on Top Overlay And Pad R11-1(54.9mm,-8.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (55.662mm,-9.297mm)(55.662mm,-6.503mm) on Top Overlay And Pad R11-1(54.9mm,-8.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (54.138mm,-9.297mm)(55.662mm,-9.297mm) on Top Overlay And Pad R11-1(54.9mm,-8.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Text "U1" (47.25mm,-11.85mm) on Top Overlay And Pad U1-18(48.675mm,-10.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Text "C5" (47.05mm,-8mm) on Top Overlay And Pad U1-13(48.675mm,-8.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R3" (49.35mm,-7.15mm) on Top Overlay And Pad U1-12(49.35mm,-7.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Text "R13" (47.4mm,-7.15mm) on Top Overlay And Pad U1-12(49.35mm,-7.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R3" (49.35mm,-7.15mm) on Top Overlay And Pad U1-11(49.85mm,-7.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R3" (49.35mm,-7.15mm) on Top Overlay And Pad U1-10(50.35mm,-7.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R7" (50.85mm,-7.15mm) on Top Overlay And Pad U1-9(50.85mm,-7.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R7" (50.85mm,-7.15mm) on Top Overlay And Pad U1-8(51.35mm,-7.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Text "R7" (50.85mm,-7.15mm) on Top Overlay And Pad U1-7(51.85mm,-7.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Text "R14" (52.25mm,-7.15mm) on Top Overlay And Pad U1-7(51.85mm,-7.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Text "R11" (53.9mm,-9.25mm) on Top Overlay And Pad U1-6(52.525mm,-8.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Text "R11" (53.9mm,-9.25mm) on Top Overlay And Pad U1-5(52.525mm,-8.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Text "R11" (53.9mm,-9.25mm) on Top Overlay And Pad U1-4(52.525mm,-9.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (56mm,-7.6mm)(56.2mm,-7.6mm) on Top Overlay And Pad CON2-2(57.5mm,-7.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (58.8mm,-7.6mm)(59.1mm,-7.6mm) on Top Overlay And Pad CON2-2(57.5mm,-7.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Text "CON2" (56.2mm,-8.85mm) on Top Overlay And Pad CON2-2(57.5mm,-7.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (56mm,-4.2mm)(56.2mm,-4.2mm) on Top Overlay And Pad CON2-2(57.5mm,-4.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (58.8mm,-4.2mm)(59.1mm,-4.2mm) on Top Overlay And Pad CON2-2(57.5mm,-4.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Text "R6" (55.9mm,-3.7mm) on Top Overlay And Pad CON2-2(57.5mm,-4.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.1mm,-5.2mm)(59.1mm,-4.2mm) on Top Overlay And Pad CON2-1(59mm,-5.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.1mm,-7.6mm)(59.1mm,-6.6mm) on Top Overlay And Pad CON2-1(59mm,-5.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (54.138mm,-6.197mm)(54.138mm,-3.403mm) on Top Overlay And Pad R6-2(54.9mm,-4.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (55.662mm,-6.197mm)(55.662mm,-3.403mm) on Top Overlay And Pad R6-2(54.9mm,-4.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (54.138mm,-3.403mm)(55.662mm,-3.403mm) on Top Overlay And Pad R6-2(54.9mm,-4.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (54.138mm,-6.197mm)(54.138mm,-3.403mm) on Top Overlay And Pad R6-1(54.9mm,-5.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (55.662mm,-6.197mm)(55.662mm,-3.403mm) on Top Overlay And Pad R6-1(54.9mm,-5.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (54.138mm,-6.197mm)(55.662mm,-6.197mm) on Top Overlay And Pad R6-1(54.9mm,-5.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (39.603mm,-13.562mm)(42.397mm,-13.562mm) on Top Overlay And Pad R15-2(41.75mm,-12.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (39.603mm,-12.038mm)(42.397mm,-12.038mm) on Top Overlay And Pad R15-2(41.75mm,-12.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (42.397mm,-13.562mm)(42.397mm,-12.038mm) on Top Overlay And Pad R15-2(41.75mm,-12.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (39.603mm,-13.562mm)(39.603mm,-12.038mm) on Top Overlay And Pad R15-1(40.25mm,-12.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (39.603mm,-13.562mm)(42.397mm,-13.562mm) on Top Overlay And Pad R15-1(40.25mm,-12.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (39.603mm,-12.038mm)(42.397mm,-12.038mm) on Top Overlay And Pad R15-1(40.25mm,-12.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Text "L1" (45.75mm,-13.3mm) on Top Overlay And Pad L1-1(44.9mm,-11.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (42.55mm,-7.6mm) on Top Overlay And Pad L1-2(44.9mm,-8.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Track (44.25mm,-13.05mm)(45.35mm,-13.05mm) on Top Overlay And Pad T1-1(43.5mm,-13.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "D3" (42.9mm,-16.6mm) on Top Overlay And Pad T1-2(43.5mm,-15.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Track (44.25mm,-16.15mm)(45.35mm,-16.15mm) on Top Overlay And Pad T1-2(43.5mm,-15.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Text "T1" (45.7mm,-16.05mm) on Top Overlay And Pad T1-3(45.7mm,-14.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (47.438mm,-6.197mm)(47.438mm,-3.403mm) on Top Overlay And Pad R13-2(48.2mm,-4.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (48.962mm,-6.197mm)(48.962mm,-3.403mm) on Top Overlay And Pad R13-2(48.2mm,-4.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (47.438mm,-3.403mm)(48.962mm,-3.403mm) on Top Overlay And Pad R13-2(48.2mm,-4.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (47.438mm,-6.197mm)(47.438mm,-3.403mm) on Top Overlay And Pad R13-1(48.2mm,-5.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (48.962mm,-6.197mm)(48.962mm,-3.403mm) on Top Overlay And Pad R13-1(48.2mm,-5.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (47.438mm,-6.197mm)(48.962mm,-6.197mm) on Top Overlay And Pad R13-1(48.2mm,-5.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (49.138mm,-6.197mm)(49.138mm,-3.403mm) on Top Overlay And Pad R3-2(49.9mm,-4.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (50.662mm,-6.197mm)(50.662mm,-3.403mm) on Top Overlay And Pad R3-2(49.9mm,-4.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (49.138mm,-3.403mm)(50.662mm,-3.403mm) on Top Overlay And Pad R3-2(49.9mm,-4.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (49.138mm,-6.197mm)(49.138mm,-3.403mm) on Top Overlay And Pad R3-1(49.9mm,-5.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (50.662mm,-6.197mm)(50.662mm,-3.403mm) on Top Overlay And Pad R3-1(49.9mm,-5.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (49.138mm,-6.197mm)(50.662mm,-6.197mm) on Top Overlay And Pad R3-1(49.9mm,-5.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (50.838mm,-6.197mm)(52.362mm,-6.197mm) on Top Overlay And Pad R7-2(51.6mm,-5.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (50.838mm,-6.197mm)(50.838mm,-3.403mm) on Top Overlay And Pad R7-2(51.6mm,-5.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (52.362mm,-6.197mm)(52.362mm,-3.403mm) on Top Overlay And Pad R7-2(51.6mm,-5.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (50.838mm,-3.403mm)(52.362mm,-3.403mm) on Top Overlay And Pad R7-1(51.6mm,-4.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (50.838mm,-6.197mm)(50.838mm,-3.403mm) on Top Overlay And Pad R7-1(51.6mm,-4.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (52.362mm,-6.197mm)(52.362mm,-3.403mm) on Top Overlay And Pad R7-1(51.6mm,-4.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (54.062mm,-6.197mm)(54.062mm,-3.403mm) on Top Overlay And Pad R14-2(53.3mm,-4.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (52.538mm,-3.403mm)(54.062mm,-3.403mm) on Top Overlay And Pad R14-2(53.3mm,-4.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (52.538mm,-6.197mm)(52.538mm,-3.403mm) on Top Overlay And Pad R14-2(53.3mm,-4.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (54.062mm,-6.197mm)(54.062mm,-3.403mm) on Top Overlay And Pad R14-1(53.3mm,-5.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (52.538mm,-6.197mm)(54.062mm,-6.197mm) on Top Overlay And Pad R14-1(53.3mm,-5.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (52.538mm,-6.197mm)(52.538mm,-3.403mm) on Top Overlay And Pad R14-1(53.3mm,-5.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (13.203mm,-19.762mm)(13.203mm,-18.238mm) on Top Overlay And Pad R30-2(13.85mm,-19mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (13.203mm,-19.762mm)(15.997mm,-19.762mm) on Top Overlay And Pad R30-2(13.85mm,-19mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (13.203mm,-18.238mm)(15.997mm,-18.238mm) on Top Overlay And Pad R30-2(13.85mm,-19mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (13.203mm,-19.762mm)(15.997mm,-19.762mm) on Top Overlay And Pad R30-1(15.35mm,-19mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (13.203mm,-18.238mm)(15.997mm,-18.238mm) on Top Overlay And Pad R30-1(15.35mm,-19mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (15.997mm,-19.762mm)(15.997mm,-18.238mm) on Top Overlay And Pad R30-1(15.35mm,-19mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (15.621mm,-16.51mm)(15.621mm,-13.716mm) on Top Overlay And Pad R31-2(16.383mm,-14.363mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (17.145mm,-16.51mm)(17.145mm,-13.716mm) on Top Overlay And Pad R31-2(16.383mm,-14.363mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (15.621mm,-13.716mm)(17.145mm,-13.716mm) on Top Overlay And Pad R31-2(16.383mm,-14.363mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (15.621mm,-16.51mm)(15.621mm,-13.716mm) on Top Overlay And Pad R31-1(16.383mm,-15.863mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (17.145mm,-16.51mm)(17.145mm,-13.716mm) on Top Overlay And Pad R31-1(16.383mm,-15.863mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (15.621mm,-16.51mm)(17.145mm,-16.51mm) on Top Overlay And Pad R31-1(16.383mm,-15.863mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (11.879mm,-2.077mm)(16.864mm,-4.401mm) on Top Overlay And Pad P6-7(12.502mm,-1.227mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Track (9.995mm,-6.119mm)(11.879mm,-2.077mm) on Top Overlay And Pad P6-7(12.502mm,-1.227mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Text "R6" (55.9mm,-3.7mm) on Top Overlay And Pad Free-0(58mm,0mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Text "P6" (2.2mm,-3mm) on Top Overlay And Pad Free-0(0mm,0mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Track (61.4mm,-7.3mm)(61.4mm,-4.5mm) on Top Overlay And Pad J2-1(60.5mm,-5.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Text "U5" (15mm,-6.8mm) on Top Overlay And Pad CON4-POS(13.746mm,-5.408mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Text "CON4" (15.1mm,-4.8mm) on Top Overlay And Pad CON4-POS(13.746mm,-5.408mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Text "R23" (12.65mm,-3.85mm) on Top Overlay And Pad CON4-POS(13.746mm,-5.408mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Track (32.301mm,-16.432mm)(33.949mm,-12.898mm) on Top Overlay And Pad CON4-NEG(31.873mm,-13.861mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C7" (32.75mm,-15.4mm) on Top Overlay And Pad CON4-NEG(31.873mm,-13.861mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (56mm,-4.2mm)(56.2mm,-4.2mm) on Bottom Overlay And Pad CON3-2(57.5mm,-4.425mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (58.8mm,-4.2mm)(59.1mm,-4.2mm) on Bottom Overlay And Pad CON3-2(57.5mm,-4.425mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (56mm,-7.6mm)(56.2mm,-7.6mm) on Bottom Overlay And Pad CON3-2(57.5mm,-7.375mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (58.8mm,-7.6mm)(59.1mm,-7.6mm) on Bottom Overlay And Pad CON3-2(57.5mm,-7.375mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Text "CON3" (58.8mm,-8.85mm) on Bottom Overlay And Pad CON3-2(57.5mm,-7.375mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.1mm,-5.2mm)(59.1mm,-4.2mm) on Bottom Overlay And Pad CON3-1(59mm,-5.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.1mm,-7.6mm)(59.1mm,-6.6mm) on Bottom Overlay And Pad CON3-1(59mm,-5.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
Rule Violations :481

Processing Rule : Silk to Silk (Clearance=0mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 659
Time Elapsed        : 00:00:05