// Seed: 995730498
module module_0;
  timeunit 1ps / 1ps;
  assign id_1 = 1;
  assign module_3.id_4 = 0;
  initial begin : LABEL_0
    id_1 = 1;
  end
  wire id_2;
  assign id_1 = ~id_1;
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1, id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_2 = id_2;
  id_4(
      .id_0(), .id_1(id_3), .id_2(), .id_3(1), .id_4(1)
  );
  wire id_5;
endmodule
module module_3 (
    input wire id_0,
    input wor  id_1
);
  wor id_3 = 1;
  module_0 modCall_1 ();
  wand id_4 = id_3;
endmodule
