# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../AKP.srcs/sources_1/ip/AKP_pel_delay/sim/AKP_pel_delay.v" \
"../../../../../verilog/PELENG_DELAY.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
