
stm_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005818  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08005a18  08005a18  00015a18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005af0  08005af0  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  08005af0  08005af0  00015af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005af8  08005af8  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005af8  08005af8  00015af8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005afc  08005afc  00015afc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08005b00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c4  2000008c  08005b8c  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000350  08005b8c  00020350  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200ba  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d645  00000000  00000000  000200fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002150  00000000  00000000  0002d742  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000aa8  00000000  00000000  0002f898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000822  00000000  00000000  00030340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002de84  00000000  00000000  00030b62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dafa  00000000  00000000  0005e9e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00111d0b  00000000  00000000  0006c4e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003258  00000000  00000000  0017e1ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  00181444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000008c 	.word	0x2000008c
 800021c:	00000000 	.word	0x00000000
 8000220:	08005a00 	.word	0x08005a00

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000090 	.word	0x20000090
 800023c:	08005a00 	.word	0x08005a00

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002f4:	f000 b970 	b.w	80005d8 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9e08      	ldr	r6, [sp, #32]
 8000316:	460d      	mov	r5, r1
 8000318:	4604      	mov	r4, r0
 800031a:	460f      	mov	r7, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4694      	mov	ip, r2
 8000324:	d965      	bls.n	80003f2 <__udivmoddi4+0xe2>
 8000326:	fab2 f382 	clz	r3, r2
 800032a:	b143      	cbz	r3, 800033e <__udivmoddi4+0x2e>
 800032c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000330:	f1c3 0220 	rsb	r2, r3, #32
 8000334:	409f      	lsls	r7, r3
 8000336:	fa20 f202 	lsr.w	r2, r0, r2
 800033a:	4317      	orrs	r7, r2
 800033c:	409c      	lsls	r4, r3
 800033e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000342:	fa1f f58c 	uxth.w	r5, ip
 8000346:	fbb7 f1fe 	udiv	r1, r7, lr
 800034a:	0c22      	lsrs	r2, r4, #16
 800034c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000350:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000354:	fb01 f005 	mul.w	r0, r1, r5
 8000358:	4290      	cmp	r0, r2
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x62>
 800035c:	eb1c 0202 	adds.w	r2, ip, r2
 8000360:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000364:	f080 811c 	bcs.w	80005a0 <__udivmoddi4+0x290>
 8000368:	4290      	cmp	r0, r2
 800036a:	f240 8119 	bls.w	80005a0 <__udivmoddi4+0x290>
 800036e:	3902      	subs	r1, #2
 8000370:	4462      	add	r2, ip
 8000372:	1a12      	subs	r2, r2, r0
 8000374:	b2a4      	uxth	r4, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000382:	fb00 f505 	mul.w	r5, r0, r5
 8000386:	42a5      	cmp	r5, r4
 8000388:	d90a      	bls.n	80003a0 <__udivmoddi4+0x90>
 800038a:	eb1c 0404 	adds.w	r4, ip, r4
 800038e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000392:	f080 8107 	bcs.w	80005a4 <__udivmoddi4+0x294>
 8000396:	42a5      	cmp	r5, r4
 8000398:	f240 8104 	bls.w	80005a4 <__udivmoddi4+0x294>
 800039c:	4464      	add	r4, ip
 800039e:	3802      	subs	r0, #2
 80003a0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a4:	1b64      	subs	r4, r4, r5
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11e      	cbz	r6, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40dc      	lsrs	r4, r3
 80003ac:	2300      	movs	r3, #0
 80003ae:	e9c6 4300 	strd	r4, r3, [r6]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0xbc>
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f000 80ed 	beq.w	800059a <__udivmoddi4+0x28a>
 80003c0:	2100      	movs	r1, #0
 80003c2:	e9c6 0500 	strd	r0, r5, [r6]
 80003c6:	4608      	mov	r0, r1
 80003c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003cc:	fab3 f183 	clz	r1, r3
 80003d0:	2900      	cmp	r1, #0
 80003d2:	d149      	bne.n	8000468 <__udivmoddi4+0x158>
 80003d4:	42ab      	cmp	r3, r5
 80003d6:	d302      	bcc.n	80003de <__udivmoddi4+0xce>
 80003d8:	4282      	cmp	r2, r0
 80003da:	f200 80f8 	bhi.w	80005ce <__udivmoddi4+0x2be>
 80003de:	1a84      	subs	r4, r0, r2
 80003e0:	eb65 0203 	sbc.w	r2, r5, r3
 80003e4:	2001      	movs	r0, #1
 80003e6:	4617      	mov	r7, r2
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d0e2      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	e9c6 4700 	strd	r4, r7, [r6]
 80003f0:	e7df      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003f2:	b902      	cbnz	r2, 80003f6 <__udivmoddi4+0xe6>
 80003f4:	deff      	udf	#255	; 0xff
 80003f6:	fab2 f382 	clz	r3, r2
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	f040 8090 	bne.w	8000520 <__udivmoddi4+0x210>
 8000400:	1a8a      	subs	r2, r1, r2
 8000402:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000406:	fa1f fe8c 	uxth.w	lr, ip
 800040a:	2101      	movs	r1, #1
 800040c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000410:	fb07 2015 	mls	r0, r7, r5, r2
 8000414:	0c22      	lsrs	r2, r4, #16
 8000416:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800041a:	fb0e f005 	mul.w	r0, lr, r5
 800041e:	4290      	cmp	r0, r2
 8000420:	d908      	bls.n	8000434 <__udivmoddi4+0x124>
 8000422:	eb1c 0202 	adds.w	r2, ip, r2
 8000426:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x122>
 800042c:	4290      	cmp	r0, r2
 800042e:	f200 80cb 	bhi.w	80005c8 <__udivmoddi4+0x2b8>
 8000432:	4645      	mov	r5, r8
 8000434:	1a12      	subs	r2, r2, r0
 8000436:	b2a4      	uxth	r4, r4
 8000438:	fbb2 f0f7 	udiv	r0, r2, r7
 800043c:	fb07 2210 	mls	r2, r7, r0, r2
 8000440:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000444:	fb0e fe00 	mul.w	lr, lr, r0
 8000448:	45a6      	cmp	lr, r4
 800044a:	d908      	bls.n	800045e <__udivmoddi4+0x14e>
 800044c:	eb1c 0404 	adds.w	r4, ip, r4
 8000450:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x14c>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f200 80bb 	bhi.w	80005d2 <__udivmoddi4+0x2c2>
 800045c:	4610      	mov	r0, r2
 800045e:	eba4 040e 	sub.w	r4, r4, lr
 8000462:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000466:	e79f      	b.n	80003a8 <__udivmoddi4+0x98>
 8000468:	f1c1 0720 	rsb	r7, r1, #32
 800046c:	408b      	lsls	r3, r1
 800046e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000472:	ea4c 0c03 	orr.w	ip, ip, r3
 8000476:	fa05 f401 	lsl.w	r4, r5, r1
 800047a:	fa20 f307 	lsr.w	r3, r0, r7
 800047e:	40fd      	lsrs	r5, r7
 8000480:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000484:	4323      	orrs	r3, r4
 8000486:	fbb5 f8f9 	udiv	r8, r5, r9
 800048a:	fa1f fe8c 	uxth.w	lr, ip
 800048e:	fb09 5518 	mls	r5, r9, r8, r5
 8000492:	0c1c      	lsrs	r4, r3, #16
 8000494:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000498:	fb08 f50e 	mul.w	r5, r8, lr
 800049c:	42a5      	cmp	r5, r4
 800049e:	fa02 f201 	lsl.w	r2, r2, r1
 80004a2:	fa00 f001 	lsl.w	r0, r0, r1
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b0>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004b0:	f080 8088 	bcs.w	80005c4 <__udivmoddi4+0x2b4>
 80004b4:	42a5      	cmp	r5, r4
 80004b6:	f240 8085 	bls.w	80005c4 <__udivmoddi4+0x2b4>
 80004ba:	f1a8 0802 	sub.w	r8, r8, #2
 80004be:	4464      	add	r4, ip
 80004c0:	1b64      	subs	r4, r4, r5
 80004c2:	b29d      	uxth	r5, r3
 80004c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c8:	fb09 4413 	mls	r4, r9, r3, r4
 80004cc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004d0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004d4:	45a6      	cmp	lr, r4
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1da>
 80004d8:	eb1c 0404 	adds.w	r4, ip, r4
 80004dc:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80004e0:	d26c      	bcs.n	80005bc <__udivmoddi4+0x2ac>
 80004e2:	45a6      	cmp	lr, r4
 80004e4:	d96a      	bls.n	80005bc <__udivmoddi4+0x2ac>
 80004e6:	3b02      	subs	r3, #2
 80004e8:	4464      	add	r4, ip
 80004ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ee:	fba3 9502 	umull	r9, r5, r3, r2
 80004f2:	eba4 040e 	sub.w	r4, r4, lr
 80004f6:	42ac      	cmp	r4, r5
 80004f8:	46c8      	mov	r8, r9
 80004fa:	46ae      	mov	lr, r5
 80004fc:	d356      	bcc.n	80005ac <__udivmoddi4+0x29c>
 80004fe:	d053      	beq.n	80005a8 <__udivmoddi4+0x298>
 8000500:	b156      	cbz	r6, 8000518 <__udivmoddi4+0x208>
 8000502:	ebb0 0208 	subs.w	r2, r0, r8
 8000506:	eb64 040e 	sbc.w	r4, r4, lr
 800050a:	fa04 f707 	lsl.w	r7, r4, r7
 800050e:	40ca      	lsrs	r2, r1
 8000510:	40cc      	lsrs	r4, r1
 8000512:	4317      	orrs	r7, r2
 8000514:	e9c6 7400 	strd	r7, r4, [r6]
 8000518:	4618      	mov	r0, r3
 800051a:	2100      	movs	r1, #0
 800051c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000520:	f1c3 0120 	rsb	r1, r3, #32
 8000524:	fa02 fc03 	lsl.w	ip, r2, r3
 8000528:	fa20 f201 	lsr.w	r2, r0, r1
 800052c:	fa25 f101 	lsr.w	r1, r5, r1
 8000530:	409d      	lsls	r5, r3
 8000532:	432a      	orrs	r2, r5
 8000534:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000540:	fb07 1510 	mls	r5, r7, r0, r1
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800054a:	fb00 f50e 	mul.w	r5, r0, lr
 800054e:	428d      	cmp	r5, r1
 8000550:	fa04 f403 	lsl.w	r4, r4, r3
 8000554:	d908      	bls.n	8000568 <__udivmoddi4+0x258>
 8000556:	eb1c 0101 	adds.w	r1, ip, r1
 800055a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800055e:	d22f      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000560:	428d      	cmp	r5, r1
 8000562:	d92d      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000564:	3802      	subs	r0, #2
 8000566:	4461      	add	r1, ip
 8000568:	1b49      	subs	r1, r1, r5
 800056a:	b292      	uxth	r2, r2
 800056c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000570:	fb07 1115 	mls	r1, r7, r5, r1
 8000574:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000578:	fb05 f10e 	mul.w	r1, r5, lr
 800057c:	4291      	cmp	r1, r2
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x282>
 8000580:	eb1c 0202 	adds.w	r2, ip, r2
 8000584:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000588:	d216      	bcs.n	80005b8 <__udivmoddi4+0x2a8>
 800058a:	4291      	cmp	r1, r2
 800058c:	d914      	bls.n	80005b8 <__udivmoddi4+0x2a8>
 800058e:	3d02      	subs	r5, #2
 8000590:	4462      	add	r2, ip
 8000592:	1a52      	subs	r2, r2, r1
 8000594:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000598:	e738      	b.n	800040c <__udivmoddi4+0xfc>
 800059a:	4631      	mov	r1, r6
 800059c:	4630      	mov	r0, r6
 800059e:	e708      	b.n	80003b2 <__udivmoddi4+0xa2>
 80005a0:	4639      	mov	r1, r7
 80005a2:	e6e6      	b.n	8000372 <__udivmoddi4+0x62>
 80005a4:	4610      	mov	r0, r2
 80005a6:	e6fb      	b.n	80003a0 <__udivmoddi4+0x90>
 80005a8:	4548      	cmp	r0, r9
 80005aa:	d2a9      	bcs.n	8000500 <__udivmoddi4+0x1f0>
 80005ac:	ebb9 0802 	subs.w	r8, r9, r2
 80005b0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005b4:	3b01      	subs	r3, #1
 80005b6:	e7a3      	b.n	8000500 <__udivmoddi4+0x1f0>
 80005b8:	4645      	mov	r5, r8
 80005ba:	e7ea      	b.n	8000592 <__udivmoddi4+0x282>
 80005bc:	462b      	mov	r3, r5
 80005be:	e794      	b.n	80004ea <__udivmoddi4+0x1da>
 80005c0:	4640      	mov	r0, r8
 80005c2:	e7d1      	b.n	8000568 <__udivmoddi4+0x258>
 80005c4:	46d0      	mov	r8, sl
 80005c6:	e77b      	b.n	80004c0 <__udivmoddi4+0x1b0>
 80005c8:	3d02      	subs	r5, #2
 80005ca:	4462      	add	r2, ip
 80005cc:	e732      	b.n	8000434 <__udivmoddi4+0x124>
 80005ce:	4608      	mov	r0, r1
 80005d0:	e70a      	b.n	80003e8 <__udivmoddi4+0xd8>
 80005d2:	4464      	add	r4, ip
 80005d4:	3802      	subs	r0, #2
 80005d6:	e742      	b.n	800045e <__udivmoddi4+0x14e>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	60f8      	str	r0, [r7, #12]
 80005e4:	60b9      	str	r1, [r7, #8]
 80005e6:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, 100);
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	b29a      	uxth	r2, r3
 80005ec:	2364      	movs	r3, #100	; 0x64
 80005ee:	68b9      	ldr	r1, [r7, #8]
 80005f0:	4803      	ldr	r0, [pc, #12]	; (8000600 <_write+0x24>)
 80005f2:	f003 fa20 	bl	8003a36 <HAL_UART_Transmit>
	return len;
 80005f6:	687b      	ldr	r3, [r7, #4]
}
 80005f8:	4618      	mov	r0, r3
 80005fa:	3710      	adds	r7, #16
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	20000170 	.word	0x20000170

08000604 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == hspi5.Instance) {
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	681a      	ldr	r2, [r3, #0]
 8000610:	4b0d      	ldr	r3, [pc, #52]	; (8000648 <HAL_SPI_TxCpltCallback+0x44>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	429a      	cmp	r2, r3
 8000616:	d109      	bne.n	800062c <HAL_SPI_TxCpltCallback+0x28>
		master_transmit = 1;
 8000618:	4b0c      	ldr	r3, [pc, #48]	; (800064c <HAL_SPI_TxCpltCallback+0x48>)
 800061a:	2201      	movs	r2, #1
 800061c:	701a      	strb	r2, [r3, #0]
		slave_transmit = 0;
 800061e:	4b0c      	ldr	r3, [pc, #48]	; (8000650 <HAL_SPI_TxCpltCallback+0x4c>)
 8000620:	2200      	movs	r2, #0
 8000622:	701a      	strb	r2, [r3, #0]
		printf("Master T callback\r\n");
 8000624:	480b      	ldr	r0, [pc, #44]	; (8000654 <HAL_SPI_TxCpltCallback+0x50>)
 8000626:	f004 fb81 	bl	8004d2c <puts>
	} else {
		slave_transmit = 1;
		master_transmit = 0;
		printf("Slave T callback\r\n");
	}
}
 800062a:	e008      	b.n	800063e <HAL_SPI_TxCpltCallback+0x3a>
		slave_transmit = 1;
 800062c:	4b08      	ldr	r3, [pc, #32]	; (8000650 <HAL_SPI_TxCpltCallback+0x4c>)
 800062e:	2201      	movs	r2, #1
 8000630:	701a      	strb	r2, [r3, #0]
		master_transmit = 0;
 8000632:	4b06      	ldr	r3, [pc, #24]	; (800064c <HAL_SPI_TxCpltCallback+0x48>)
 8000634:	2200      	movs	r2, #0
 8000636:	701a      	strb	r2, [r3, #0]
		printf("Slave T callback\r\n");
 8000638:	4807      	ldr	r0, [pc, #28]	; (8000658 <HAL_SPI_TxCpltCallback+0x54>)
 800063a:	f004 fb77 	bl	8004d2c <puts>
}
 800063e:	bf00      	nop
 8000640:	3708      	adds	r7, #8
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	2000010c 	.word	0x2000010c
 800064c:	200001f8 	.word	0x200001f8
 8000650:	200001f9 	.word	0x200001f9
 8000654:	08005a18 	.word	0x08005a18
 8000658:	08005a2c 	.word	0x08005a2c

0800065c <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == hspi5.Instance) {
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	681a      	ldr	r2, [r3, #0]
 8000668:	4b07      	ldr	r3, [pc, #28]	; (8000688 <HAL_SPI_RxCpltCallback+0x2c>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	429a      	cmp	r2, r3
 800066e:	d103      	bne.n	8000678 <HAL_SPI_RxCpltCallback+0x1c>
		//slave_transmit = 0;
		printf("Master R callback\r\n");
 8000670:	4806      	ldr	r0, [pc, #24]	; (800068c <HAL_SPI_RxCpltCallback+0x30>)
 8000672:	f004 fb5b 	bl	8004d2c <puts>
	} else {
		//master_transmit = 0;
		printf("Slave R callback\r\n");
	}
}
 8000676:	e002      	b.n	800067e <HAL_SPI_RxCpltCallback+0x22>
		printf("Slave R callback\r\n");
 8000678:	4805      	ldr	r0, [pc, #20]	; (8000690 <HAL_SPI_RxCpltCallback+0x34>)
 800067a:	f004 fb57 	bl	8004d2c <puts>
}
 800067e:	bf00      	nop
 8000680:	3708      	adds	r7, #8
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	2000010c 	.word	0x2000010c
 800068c:	08005a40 	.word	0x08005a40
 8000690:	08005a54 	.word	0x08005a54

08000694 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == hspi5.Instance) {
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	681a      	ldr	r2, [r3, #0]
 80006a0:	4b07      	ldr	r3, [pc, #28]	; (80006c0 <HAL_SPI_ErrorCallback+0x2c>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	429a      	cmp	r2, r3
 80006a6:	d103      	bne.n	80006b0 <HAL_SPI_ErrorCallback+0x1c>
			printf("Master er callback\r\n");
 80006a8:	4806      	ldr	r0, [pc, #24]	; (80006c4 <HAL_SPI_ErrorCallback+0x30>)
 80006aa:	f004 fb3f 	bl	8004d2c <puts>
	} else {
			printf("Slave er callback\r\n");
	}
}
 80006ae:	e002      	b.n	80006b6 <HAL_SPI_ErrorCallback+0x22>
			printf("Slave er callback\r\n");
 80006b0:	4805      	ldr	r0, [pc, #20]	; (80006c8 <HAL_SPI_ErrorCallback+0x34>)
 80006b2:	f004 fb3b 	bl	8004d2c <puts>
}
 80006b6:	bf00      	nop
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	2000010c 	.word	0x2000010c
 80006c4:	08005a68 	.word	0x08005a68
 80006c8:	08005a7c 	.word	0x08005a7c

080006cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006d2:	f000 fcf8 	bl	80010c6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006d6:	f000 f883 	bl	80007e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006da:	f000 f985 	bl	80009e8 <MX_GPIO_Init>
  MX_SPI2_Init();
 80006de:	f000 f8db 	bl	8000898 <MX_SPI2_Init>
  MX_SPI5_Init();
 80006e2:	f000 f917 	bl	8000914 <MX_SPI5_Init>
  MX_USART1_UART_Init();
 80006e6:	f000 f94f 	bl	8000988 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  uint16_t data = 123;
 80006ea:	237b      	movs	r3, #123	; 0x7b
 80006ec:	80fb      	strh	r3, [r7, #6]
  uint8_t address = HYSTERESIS;
 80006ee:	2305      	movs	r3, #5
 80006f0:	717b      	strb	r3, [r7, #5]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (!master_transmit && !slave_transmit) {
 80006f2:	4b36      	ldr	r3, [pc, #216]	; (80007cc <main+0x100>)
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d116      	bne.n	8000728 <main+0x5c>
 80006fa:	4b35      	ldr	r3, [pc, #212]	; (80007d0 <main+0x104>)
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d112      	bne.n	8000728 <main+0x5c>
		  //master first transmit
		  my_spi_set_reg_adr(&hspi2, &address);
 8000702:	1d7b      	adds	r3, r7, #5
 8000704:	4619      	mov	r1, r3
 8000706:	4833      	ldr	r0, [pc, #204]	; (80007d4 <main+0x108>)
 8000708:	f000 f9a4 	bl	8000a54 <my_spi_set_reg_adr>
		  slave_resive_reg_adress(&hspi5);
 800070c:	4832      	ldr	r0, [pc, #200]	; (80007d8 <main+0x10c>)
 800070e:	f000 f9df 	bl	8000ad0 <slave_resive_reg_adress>
		  my_spi_read_reg(&hspi2, &data);
 8000712:	1dbb      	adds	r3, r7, #6
 8000714:	4619      	mov	r1, r3
 8000716:	482f      	ldr	r0, [pc, #188]	; (80007d4 <main+0x108>)
 8000718:	f000 f9b0 	bl	8000a7c <my_spi_read_reg>
		  printf("Data value: %d\r\n", data);
 800071c:	88fb      	ldrh	r3, [r7, #6]
 800071e:	4619      	mov	r1, r3
 8000720:	482e      	ldr	r0, [pc, #184]	; (80007dc <main+0x110>)
 8000722:	f004 fa9d 	bl	8004c60 <iprintf>
 8000726:	e04f      	b.n	80007c8 <main+0xfc>
  	  } else if (master_transmit && !slave_transmit){
 8000728:	4b28      	ldr	r3, [pc, #160]	; (80007cc <main+0x100>)
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	2b00      	cmp	r3, #0
 800072e:	d007      	beq.n	8000740 <main+0x74>
 8000730:	4b27      	ldr	r3, [pc, #156]	; (80007d0 <main+0x104>)
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d103      	bne.n	8000740 <main+0x74>
		  //slave respond
  		  slave_respond_to_master(&hspi5);
 8000738:	4827      	ldr	r0, [pc, #156]	; (80007d8 <main+0x10c>)
 800073a:	f000 fa33 	bl	8000ba4 <slave_respond_to_master>
 800073e:	e043      	b.n	80007c8 <main+0xfc>
	  } else if(!master_transmit && slave_transmit && !(address & MY_SPI_WRITE_MOD)) {
 8000740:	4b22      	ldr	r3, [pc, #136]	; (80007cc <main+0x100>)
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	2b00      	cmp	r3, #0
 8000746:	d127      	bne.n	8000798 <main+0xcc>
 8000748:	4b21      	ldr	r3, [pc, #132]	; (80007d0 <main+0x104>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d023      	beq.n	8000798 <main+0xcc>
 8000750:	797b      	ldrb	r3, [r7, #5]
 8000752:	f003 0301 	and.w	r3, r3, #1
 8000756:	2b00      	cmp	r3, #0
 8000758:	d11e      	bne.n	8000798 <main+0xcc>
		  //master respond
		  address |= MY_SPI_WRITE_MOD;
 800075a:	797b      	ldrb	r3, [r7, #5]
 800075c:	f043 0301 	orr.w	r3, r3, #1
 8000760:	b2db      	uxtb	r3, r3
 8000762:	717b      	strb	r3, [r7, #5]
		  my_spi_set_reg_adr(&hspi2, &address);
 8000764:	1d7b      	adds	r3, r7, #5
 8000766:	4619      	mov	r1, r3
 8000768:	481a      	ldr	r0, [pc, #104]	; (80007d4 <main+0x108>)
 800076a:	f000 f973 	bl	8000a54 <my_spi_set_reg_adr>
		  slave_resive_reg_adress(&hspi5);
 800076e:	481a      	ldr	r0, [pc, #104]	; (80007d8 <main+0x10c>)
 8000770:	f000 f9ae 	bl	8000ad0 <slave_resive_reg_adress>
		  data = (data + 2) & HYSTERESIS_MASK;
 8000774:	88fb      	ldrh	r3, [r7, #6]
 8000776:	3302      	adds	r3, #2
 8000778:	b29b      	uxth	r3, r3
 800077a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800077e:	b29b      	uxth	r3, r3
 8000780:	80fb      	strh	r3, [r7, #6]
		  my_spi_set_reg(&hspi2, &data);
 8000782:	1dbb      	adds	r3, r7, #6
 8000784:	4619      	mov	r1, r3
 8000786:	4813      	ldr	r0, [pc, #76]	; (80007d4 <main+0x108>)
 8000788:	f000 f991 	bl	8000aae <my_spi_set_reg>
		  printf("Data value: %d\r\n", data);
 800078c:	88fb      	ldrh	r3, [r7, #6]
 800078e:	4619      	mov	r1, r3
 8000790:	4812      	ldr	r0, [pc, #72]	; (80007dc <main+0x110>)
 8000792:	f004 fa65 	bl	8004c60 <iprintf>
 8000796:	e017      	b.n	80007c8 <main+0xfc>
	  } else {
		  address = (address >> 1) << 1;
 8000798:	797b      	ldrb	r3, [r7, #5]
 800079a:	085b      	lsrs	r3, r3, #1
 800079c:	b2db      	uxtb	r3, r3
 800079e:	005b      	lsls	r3, r3, #1
 80007a0:	b2db      	uxtb	r3, r3
 80007a2:	717b      	strb	r3, [r7, #5]
		  my_spi_set_reg_adr(&hspi2, &address);
 80007a4:	1d7b      	adds	r3, r7, #5
 80007a6:	4619      	mov	r1, r3
 80007a8:	480a      	ldr	r0, [pc, #40]	; (80007d4 <main+0x108>)
 80007aa:	f000 f953 	bl	8000a54 <my_spi_set_reg_adr>
		  slave_resive_reg_adress(&hspi5);
 80007ae:	480a      	ldr	r0, [pc, #40]	; (80007d8 <main+0x10c>)
 80007b0:	f000 f98e 	bl	8000ad0 <slave_resive_reg_adress>
		  my_spi_read_reg(&hspi2, &data);
 80007b4:	1dbb      	adds	r3, r7, #6
 80007b6:	4619      	mov	r1, r3
 80007b8:	4806      	ldr	r0, [pc, #24]	; (80007d4 <main+0x108>)
 80007ba:	f000 f95f 	bl	8000a7c <my_spi_read_reg>
		  printf("Data value: %d\r\n", data);
 80007be:	88fb      	ldrh	r3, [r7, #6]
 80007c0:	4619      	mov	r1, r3
 80007c2:	4806      	ldr	r0, [pc, #24]	; (80007dc <main+0x110>)
 80007c4:	f004 fa4c 	bl	8004c60 <iprintf>
	  if (!master_transmit && !slave_transmit) {
 80007c8:	e793      	b.n	80006f2 <main+0x26>
 80007ca:	bf00      	nop
 80007cc:	200001f8 	.word	0x200001f8
 80007d0:	200001f9 	.word	0x200001f9
 80007d4:	200000a8 	.word	0x200000a8
 80007d8:	2000010c 	.word	0x2000010c
 80007dc:	08005a90 	.word	0x08005a90

080007e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b094      	sub	sp, #80	; 0x50
 80007e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007e6:	f107 031c 	add.w	r3, r7, #28
 80007ea:	2234      	movs	r2, #52	; 0x34
 80007ec:	2100      	movs	r1, #0
 80007ee:	4618      	mov	r0, r3
 80007f0:	f004 fb7c 	bl	8004eec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f4:	f107 0308 	add.w	r3, r7, #8
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]
 80007fc:	605a      	str	r2, [r3, #4]
 80007fe:	609a      	str	r2, [r3, #8]
 8000800:	60da      	str	r2, [r3, #12]
 8000802:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000804:	4b22      	ldr	r3, [pc, #136]	; (8000890 <SystemClock_Config+0xb0>)
 8000806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000808:	4a21      	ldr	r2, [pc, #132]	; (8000890 <SystemClock_Config+0xb0>)
 800080a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800080e:	6413      	str	r3, [r2, #64]	; 0x40
 8000810:	4b1f      	ldr	r3, [pc, #124]	; (8000890 <SystemClock_Config+0xb0>)
 8000812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000814:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000818:	607b      	str	r3, [r7, #4]
 800081a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800081c:	4b1d      	ldr	r3, [pc, #116]	; (8000894 <SystemClock_Config+0xb4>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000824:	4a1b      	ldr	r2, [pc, #108]	; (8000894 <SystemClock_Config+0xb4>)
 8000826:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800082a:	6013      	str	r3, [r2, #0]
 800082c:	4b19      	ldr	r3, [pc, #100]	; (8000894 <SystemClock_Config+0xb4>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000834:	603b      	str	r3, [r7, #0]
 8000836:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000838:	2302      	movs	r3, #2
 800083a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800083c:	2301      	movs	r3, #1
 800083e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000840:	2310      	movs	r3, #16
 8000842:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000844:	2300      	movs	r3, #0
 8000846:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000848:	f107 031c 	add.w	r3, r7, #28
 800084c:	4618      	mov	r0, r3
 800084e:	f000 ffe7 	bl	8001820 <HAL_RCC_OscConfig>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000858:	f000 f8f6 	bl	8000a48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800085c:	230f      	movs	r3, #15
 800085e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000860:	2300      	movs	r3, #0
 8000862:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000864:	2300      	movs	r3, #0
 8000866:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000868:	2300      	movs	r3, #0
 800086a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800086c:	2300      	movs	r3, #0
 800086e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000870:	f107 0308 	add.w	r3, r7, #8
 8000874:	2100      	movs	r1, #0
 8000876:	4618      	mov	r0, r3
 8000878:	f001 fa80 	bl	8001d7c <HAL_RCC_ClockConfig>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000882:	f000 f8e1 	bl	8000a48 <Error_Handler>
  }
}
 8000886:	bf00      	nop
 8000888:	3750      	adds	r7, #80	; 0x50
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	40023800 	.word	0x40023800
 8000894:	40007000 	.word	0x40007000

08000898 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800089c:	4b1b      	ldr	r3, [pc, #108]	; (800090c <MX_SPI2_Init+0x74>)
 800089e:	4a1c      	ldr	r2, [pc, #112]	; (8000910 <MX_SPI2_Init+0x78>)
 80008a0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80008a2:	4b1a      	ldr	r3, [pc, #104]	; (800090c <MX_SPI2_Init+0x74>)
 80008a4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80008a8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80008aa:	4b18      	ldr	r3, [pc, #96]	; (800090c <MX_SPI2_Init+0x74>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 80008b0:	4b16      	ldr	r3, [pc, #88]	; (800090c <MX_SPI2_Init+0x74>)
 80008b2:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 80008b6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008b8:	4b14      	ldr	r3, [pc, #80]	; (800090c <MX_SPI2_Init+0x74>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008be:	4b13      	ldr	r3, [pc, #76]	; (800090c <MX_SPI2_Init+0x74>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80008c4:	4b11      	ldr	r3, [pc, #68]	; (800090c <MX_SPI2_Init+0x74>)
 80008c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008ca:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008cc:	4b0f      	ldr	r3, [pc, #60]	; (800090c <MX_SPI2_Init+0x74>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008d2:	4b0e      	ldr	r3, [pc, #56]	; (800090c <MX_SPI2_Init+0x74>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80008d8:	4b0c      	ldr	r3, [pc, #48]	; (800090c <MX_SPI2_Init+0x74>)
 80008da:	2200      	movs	r2, #0
 80008dc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008de:	4b0b      	ldr	r3, [pc, #44]	; (800090c <MX_SPI2_Init+0x74>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80008e4:	4b09      	ldr	r3, [pc, #36]	; (800090c <MX_SPI2_Init+0x74>)
 80008e6:	2207      	movs	r2, #7
 80008e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008ea:	4b08      	ldr	r3, [pc, #32]	; (800090c <MX_SPI2_Init+0x74>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008f0:	4b06      	ldr	r3, [pc, #24]	; (800090c <MX_SPI2_Init+0x74>)
 80008f2:	2208      	movs	r2, #8
 80008f4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80008f6:	4805      	ldr	r0, [pc, #20]	; (800090c <MX_SPI2_Init+0x74>)
 80008f8:	f002 f84e 	bl	8002998 <HAL_SPI_Init>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000902:	f000 f8a1 	bl	8000a48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000906:	bf00      	nop
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	200000a8 	.word	0x200000a8
 8000910:	40003800 	.word	0x40003800

08000914 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8000918:	4b19      	ldr	r3, [pc, #100]	; (8000980 <MX_SPI5_Init+0x6c>)
 800091a:	4a1a      	ldr	r2, [pc, #104]	; (8000984 <MX_SPI5_Init+0x70>)
 800091c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_SLAVE;
 800091e:	4b18      	ldr	r3, [pc, #96]	; (8000980 <MX_SPI5_Init+0x6c>)
 8000920:	2200      	movs	r2, #0
 8000922:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000924:	4b16      	ldr	r3, [pc, #88]	; (8000980 <MX_SPI5_Init+0x6c>)
 8000926:	2200      	movs	r2, #0
 8000928:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_16BIT;
 800092a:	4b15      	ldr	r3, [pc, #84]	; (8000980 <MX_SPI5_Init+0x6c>)
 800092c:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8000930:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000932:	4b13      	ldr	r3, [pc, #76]	; (8000980 <MX_SPI5_Init+0x6c>)
 8000934:	2200      	movs	r2, #0
 8000936:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000938:	4b11      	ldr	r3, [pc, #68]	; (8000980 <MX_SPI5_Init+0x6c>)
 800093a:	2200      	movs	r2, #0
 800093c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800093e:	4b10      	ldr	r3, [pc, #64]	; (8000980 <MX_SPI5_Init+0x6c>)
 8000940:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000944:	619a      	str	r2, [r3, #24]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000946:	4b0e      	ldr	r3, [pc, #56]	; (8000980 <MX_SPI5_Init+0x6c>)
 8000948:	2200      	movs	r2, #0
 800094a:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800094c:	4b0c      	ldr	r3, [pc, #48]	; (8000980 <MX_SPI5_Init+0x6c>)
 800094e:	2200      	movs	r2, #0
 8000950:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000952:	4b0b      	ldr	r3, [pc, #44]	; (8000980 <MX_SPI5_Init+0x6c>)
 8000954:	2200      	movs	r2, #0
 8000956:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 7;
 8000958:	4b09      	ldr	r3, [pc, #36]	; (8000980 <MX_SPI5_Init+0x6c>)
 800095a:	2207      	movs	r2, #7
 800095c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800095e:	4b08      	ldr	r3, [pc, #32]	; (8000980 <MX_SPI5_Init+0x6c>)
 8000960:	2200      	movs	r2, #0
 8000962:	631a      	str	r2, [r3, #48]	; 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000964:	4b06      	ldr	r3, [pc, #24]	; (8000980 <MX_SPI5_Init+0x6c>)
 8000966:	2200      	movs	r2, #0
 8000968:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800096a:	4805      	ldr	r0, [pc, #20]	; (8000980 <MX_SPI5_Init+0x6c>)
 800096c:	f002 f814 	bl	8002998 <HAL_SPI_Init>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <MX_SPI5_Init+0x66>
  {
    Error_Handler();
 8000976:	f000 f867 	bl	8000a48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 800097a:	bf00      	nop
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	2000010c 	.word	0x2000010c
 8000984:	40015000 	.word	0x40015000

08000988 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800098c:	4b14      	ldr	r3, [pc, #80]	; (80009e0 <MX_USART1_UART_Init+0x58>)
 800098e:	4a15      	ldr	r2, [pc, #84]	; (80009e4 <MX_USART1_UART_Init+0x5c>)
 8000990:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000992:	4b13      	ldr	r3, [pc, #76]	; (80009e0 <MX_USART1_UART_Init+0x58>)
 8000994:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000998:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800099a:	4b11      	ldr	r3, [pc, #68]	; (80009e0 <MX_USART1_UART_Init+0x58>)
 800099c:	2200      	movs	r2, #0
 800099e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009a0:	4b0f      	ldr	r3, [pc, #60]	; (80009e0 <MX_USART1_UART_Init+0x58>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009a6:	4b0e      	ldr	r3, [pc, #56]	; (80009e0 <MX_USART1_UART_Init+0x58>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009ac:	4b0c      	ldr	r3, [pc, #48]	; (80009e0 <MX_USART1_UART_Init+0x58>)
 80009ae:	220c      	movs	r2, #12
 80009b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009b2:	4b0b      	ldr	r3, [pc, #44]	; (80009e0 <MX_USART1_UART_Init+0x58>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009b8:	4b09      	ldr	r3, [pc, #36]	; (80009e0 <MX_USART1_UART_Init+0x58>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009be:	4b08      	ldr	r3, [pc, #32]	; (80009e0 <MX_USART1_UART_Init+0x58>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009c4:	4b06      	ldr	r3, [pc, #24]	; (80009e0 <MX_USART1_UART_Init+0x58>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009ca:	4805      	ldr	r0, [pc, #20]	; (80009e0 <MX_USART1_UART_Init+0x58>)
 80009cc:	f002 ffe5 	bl	800399a <HAL_UART_Init>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80009d6:	f000 f837 	bl	8000a48 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009da:	bf00      	nop
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	20000170 	.word	0x20000170
 80009e4:	40011000 	.word	0x40011000

080009e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b085      	sub	sp, #20
 80009ec:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ee:	4b15      	ldr	r3, [pc, #84]	; (8000a44 <MX_GPIO_Init+0x5c>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f2:	4a14      	ldr	r2, [pc, #80]	; (8000a44 <MX_GPIO_Init+0x5c>)
 80009f4:	f043 0302 	orr.w	r3, r3, #2
 80009f8:	6313      	str	r3, [r2, #48]	; 0x30
 80009fa:	4b12      	ldr	r3, [pc, #72]	; (8000a44 <MX_GPIO_Init+0x5c>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009fe:	f003 0302 	and.w	r3, r3, #2
 8000a02:	60fb      	str	r3, [r7, #12]
 8000a04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a06:	4b0f      	ldr	r3, [pc, #60]	; (8000a44 <MX_GPIO_Init+0x5c>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0a:	4a0e      	ldr	r2, [pc, #56]	; (8000a44 <MX_GPIO_Init+0x5c>)
 8000a0c:	f043 0301 	orr.w	r3, r3, #1
 8000a10:	6313      	str	r3, [r2, #48]	; 0x30
 8000a12:	4b0c      	ldr	r3, [pc, #48]	; (8000a44 <MX_GPIO_Init+0x5c>)
 8000a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a16:	f003 0301 	and.w	r3, r3, #1
 8000a1a:	60bb      	str	r3, [r7, #8]
 8000a1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a1e:	4b09      	ldr	r3, [pc, #36]	; (8000a44 <MX_GPIO_Init+0x5c>)
 8000a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a22:	4a08      	ldr	r2, [pc, #32]	; (8000a44 <MX_GPIO_Init+0x5c>)
 8000a24:	f043 0320 	orr.w	r3, r3, #32
 8000a28:	6313      	str	r3, [r2, #48]	; 0x30
 8000a2a:	4b06      	ldr	r3, [pc, #24]	; (8000a44 <MX_GPIO_Init+0x5c>)
 8000a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2e:	f003 0320 	and.w	r3, r3, #32
 8000a32:	607b      	str	r3, [r7, #4]
 8000a34:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a36:	bf00      	nop
 8000a38:	3714      	adds	r7, #20
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	40023800 	.word	0x40023800

08000a48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a4c:	b672      	cpsid	i
}
 8000a4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a50:	e7fe      	b.n	8000a50 <Error_Handler+0x8>
	...

08000a54 <my_spi_set_reg_adr>:
uint8_t master_transmit;
uint8_t slave_transmit;

// Function to set register address
uint16_t my_spi_set_reg_adr(SPI_HandleTypeDef* hspi, uint8_t* address)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b084      	sub	sp, #16
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
 8000a5c:	6039      	str	r1, [r7, #0]
	uint16_t error;
	error = HAL_SPI_Transmit_IT(hspi, (uint8_t*) &adress, 1);
 8000a5e:	2201      	movs	r2, #1
 8000a60:	4905      	ldr	r1, [pc, #20]	; (8000a78 <my_spi_set_reg_adr+0x24>)
 8000a62:	6878      	ldr	r0, [r7, #4]
 8000a64:	f002 f844 	bl	8002af0 <HAL_SPI_Transmit_IT>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	81fb      	strh	r3, [r7, #14]
	return error;
 8000a6c:	89fb      	ldrh	r3, [r7, #14]
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3710      	adds	r7, #16
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	200001fa 	.word	0x200001fa

08000a7c <my_spi_read_reg>:

// Function to get register data
uint16_t my_spi_read_reg(SPI_HandleTypeDef* hspi, uint16_t* data)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b084      	sub	sp, #16
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
 8000a84:	6039      	str	r1, [r7, #0]
	uint16_t error;
	error = HAL_SPI_Receive_IT(hspi, (uint8_t*) &data, 2);
 8000a86:	463b      	mov	r3, r7
 8000a88:	2202      	movs	r2, #2
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	6878      	ldr	r0, [r7, #4]
 8000a8e:	f002 f8bd 	bl	8002c0c <HAL_SPI_Receive_IT>
 8000a92:	4603      	mov	r3, r0
 8000a94:	81fb      	strh	r3, [r7, #14]
	while (hspi->State != HAL_SPI_STATE_READY) {};
 8000a96:	bf00      	nop
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	2b01      	cmp	r3, #1
 8000aa2:	d1f9      	bne.n	8000a98 <my_spi_read_reg+0x1c>
	return error;
 8000aa4:	89fb      	ldrh	r3, [r7, #14]
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	3710      	adds	r7, #16
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}

08000aae <my_spi_set_reg>:

// Function to set register data
uint16_t my_spi_set_reg(SPI_HandleTypeDef* hspi, uint16_t* data)
{
 8000aae:	b580      	push	{r7, lr}
 8000ab0:	b084      	sub	sp, #16
 8000ab2:	af00      	add	r7, sp, #0
 8000ab4:	6078      	str	r0, [r7, #4]
 8000ab6:	6039      	str	r1, [r7, #0]
	uint16_t error;
	error = HAL_SPI_Transmit_IT(hspi, (uint8_t*) data, 2);
 8000ab8:	2202      	movs	r2, #2
 8000aba:	6839      	ldr	r1, [r7, #0]
 8000abc:	6878      	ldr	r0, [r7, #4]
 8000abe:	f002 f817 	bl	8002af0 <HAL_SPI_Transmit_IT>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	81fb      	strh	r3, [r7, #14]
	return error;
 8000ac6:	89fb      	ldrh	r3, [r7, #14]
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	3710      	adds	r7, #16
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}

08000ad0 <slave_resive_reg_adress>:
/*-------------------------------------*/

/*----------------FUNCTIONS FOR SPI COMUNICATION-----------------*/
// Resiving address of a register that master want to get/set
uint16_t slave_resive_reg_adress(SPI_HandleTypeDef *hspi)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b084      	sub	sp, #16
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
	uint16_t error;
	error = HAL_SPI_Receive_IT(hspi, &adress, 1);
 8000ad8:	2201      	movs	r2, #1
 8000ada:	490f      	ldr	r1, [pc, #60]	; (8000b18 <slave_resive_reg_adress+0x48>)
 8000adc:	6878      	ldr	r0, [r7, #4]
 8000ade:	f002 f895 	bl	8002c0c <HAL_SPI_Receive_IT>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	81fb      	strh	r3, [r7, #14]
	while (hspi->State != HAL_SPI_STATE_READY) {};
 8000ae6:	bf00      	nop
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8000aee:	b2db      	uxtb	r3, r3
 8000af0:	2b01      	cmp	r3, #1
 8000af2:	d1f9      	bne.n	8000ae8 <slave_resive_reg_adress+0x18>
	mod = adress & MY_SPI_WRITE_MOD;
 8000af4:	4b08      	ldr	r3, [pc, #32]	; (8000b18 <slave_resive_reg_adress+0x48>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	f003 0301 	and.w	r3, r3, #1
 8000afc:	b2da      	uxtb	r2, r3
 8000afe:	4b07      	ldr	r3, [pc, #28]	; (8000b1c <slave_resive_reg_adress+0x4c>)
 8000b00:	701a      	strb	r2, [r3, #0]
	adress = adress >> 1;
 8000b02:	4b05      	ldr	r3, [pc, #20]	; (8000b18 <slave_resive_reg_adress+0x48>)
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	085b      	lsrs	r3, r3, #1
 8000b08:	b2da      	uxtb	r2, r3
 8000b0a:	4b03      	ldr	r3, [pc, #12]	; (8000b18 <slave_resive_reg_adress+0x48>)
 8000b0c:	701a      	strb	r2, [r3, #0]
	return error;
 8000b0e:	89fb      	ldrh	r3, [r7, #14]
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	3710      	adds	r7, #16
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	200001fa 	.word	0x200001fa
 8000b1c:	20000000 	.word	0x20000000

08000b20 <slave_transimt_reg>:

// Transmitting register to master
uint16_t slave_transimt_reg(SPI_HandleTypeDef *hspi)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
	uint16_t data = get_reg(adress);
 8000b28:	4b09      	ldr	r3, [pc, #36]	; (8000b50 <slave_transimt_reg+0x30>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f000 f851 	bl	8000bd4 <get_reg>
 8000b32:	4603      	mov	r3, r0
 8000b34:	81fb      	strh	r3, [r7, #14]
	return (uint16_t) HAL_SPI_Transmit_IT(hspi, (uint8_t*) &data, 2);
 8000b36:	f107 030e 	add.w	r3, r7, #14
 8000b3a:	2202      	movs	r2, #2
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	6878      	ldr	r0, [r7, #4]
 8000b40:	f001 ffd6 	bl	8002af0 <HAL_SPI_Transmit_IT>
 8000b44:	4603      	mov	r3, r0
 8000b46:	b29b      	uxth	r3, r3
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	3710      	adds	r7, #16
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	200001fa 	.word	0x200001fa

08000b54 <slave_resive_reg_data>:

// Resiving register value fregister master to set it to desired register
uint16_t slave_resive_reg_data(SPI_HandleTypeDef *hspi)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b084      	sub	sp, #16
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
	uint16_t data;
	HAL_StatusTypeDef err;
	err = HAL_SPI_Receive_IT(hspi, (uint8_t*) &data, 2);
 8000b5c:	f107 030c 	add.w	r3, r7, #12
 8000b60:	2202      	movs	r2, #2
 8000b62:	4619      	mov	r1, r3
 8000b64:	6878      	ldr	r0, [r7, #4]
 8000b66:	f002 f851 	bl	8002c0c <HAL_SPI_Receive_IT>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	73fb      	strb	r3, [r7, #15]
	while (hspi->State != HAL_SPI_STATE_READY) {};
 8000b6e:	bf00      	nop
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8000b76:	b2db      	uxtb	r3, r3
 8000b78:	2b01      	cmp	r3, #1
 8000b7a:	d1f9      	bne.n	8000b70 <slave_resive_reg_data+0x1c>
	if (!err)
 8000b7c:	7bfb      	ldrb	r3, [r7, #15]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d108      	bne.n	8000b94 <slave_resive_reg_data+0x40>
		return (uint16_t) set_reg__(adress, data);
 8000b82:	4b07      	ldr	r3, [pc, #28]	; (8000ba0 <slave_resive_reg_data+0x4c>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	89ba      	ldrh	r2, [r7, #12]
 8000b88:	4611      	mov	r1, r2
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f000 f83a 	bl	8000c04 <set_reg__>
 8000b90:	4603      	mov	r3, r0
 8000b92:	e001      	b.n	8000b98 <slave_resive_reg_data+0x44>
	return (uint16_t) err;
 8000b94:	7bfb      	ldrb	r3, [r7, #15]
 8000b96:	b29b      	uxth	r3, r3
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	3710      	adds	r7, #16
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	200001fa 	.word	0x200001fa

08000ba4 <slave_respond_to_master>:

uint16_t slave_respond_to_master(SPI_HandleTypeDef *hspi)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
	if (mod)
 8000bac:	4b08      	ldr	r3, [pc, #32]	; (8000bd0 <slave_respond_to_master+0x2c>)
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d004      	beq.n	8000bbe <slave_respond_to_master+0x1a>
		return slave_resive_reg_data(hspi);
 8000bb4:	6878      	ldr	r0, [r7, #4]
 8000bb6:	f7ff ffcd 	bl	8000b54 <slave_resive_reg_data>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	e003      	b.n	8000bc6 <slave_respond_to_master+0x22>
	else
		return slave_transimt_reg(hspi);
 8000bbe:	6878      	ldr	r0, [r7, #4]
 8000bc0:	f7ff ffae 	bl	8000b20 <slave_transimt_reg>
 8000bc4:	4603      	mov	r3, r0
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	20000000 	.word	0x20000000

08000bd4 <get_reg>:
/*----------------------------------------------------------------*/

/*--------------Function helpers----------------*/
static uint16_t get_reg(uint8_t adress)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	4603      	mov	r3, r0
 8000bdc:	71fb      	strb	r3, [r7, #7]
	if (adress >= 0 && adress <= 7)
 8000bde:	79fb      	ldrb	r3, [r7, #7]
 8000be0:	2b07      	cmp	r3, #7
 8000be2:	d804      	bhi.n	8000bee <get_reg+0x1a>
		return regs[adress];
 8000be4:	79fb      	ldrb	r3, [r7, #7]
 8000be6:	4a06      	ldr	r2, [pc, #24]	; (8000c00 <get_reg+0x2c>)
 8000be8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000bec:	e001      	b.n	8000bf2 <get_reg+0x1e>
	return (uint16_t) WRONG_ADRESS;
 8000bee:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	370c      	adds	r7, #12
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop
 8000c00:	20000004 	.word	0x20000004

08000c04 <set_reg__>:

static uint16_t set_reg__(uint8_t adress, uint16_t data)
{
 8000c04:	b480      	push	{r7}
 8000c06:	b085      	sub	sp, #20
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	460a      	mov	r2, r1
 8000c0e:	71fb      	strb	r3, [r7, #7]
 8000c10:	4613      	mov	r3, r2
 8000c12:	80bb      	strh	r3, [r7, #4]
	if (data & (~masks[adress])) {
 8000c14:	88ba      	ldrh	r2, [r7, #4]
 8000c16:	79fb      	ldrb	r3, [r7, #7]
 8000c18:	490b      	ldr	r1, [pc, #44]	; (8000c48 <set_reg__+0x44>)
 8000c1a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000c1e:	43db      	mvns	r3, r3
 8000c20:	4013      	ands	r3, r2
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d004      	beq.n	8000c30 <set_reg__+0x2c>
		uint16_t err = (uint16_t) WRONG_VAL;
 8000c26:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8000c2a:	81fb      	strh	r3, [r7, #14]
		return err;
 8000c2c:	89fb      	ldrh	r3, [r7, #14]
 8000c2e:	e005      	b.n	8000c3c <set_reg__+0x38>
	}
	regs[adress] = data;
 8000c30:	79fb      	ldrb	r3, [r7, #7]
 8000c32:	4906      	ldr	r1, [pc, #24]	; (8000c4c <set_reg__+0x48>)
 8000c34:	88ba      	ldrh	r2, [r7, #4]
 8000c36:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	return 0;
 8000c3a:	2300      	movs	r3, #0
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3714      	adds	r7, #20
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr
 8000c48:	20000014 	.word	0x20000014
 8000c4c:	20000004 	.word	0x20000004

08000c50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000c56:	4b0f      	ldr	r3, [pc, #60]	; (8000c94 <HAL_MspInit+0x44>)
 8000c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c5a:	4a0e      	ldr	r2, [pc, #56]	; (8000c94 <HAL_MspInit+0x44>)
 8000c5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c60:	6413      	str	r3, [r2, #64]	; 0x40
 8000c62:	4b0c      	ldr	r3, [pc, #48]	; (8000c94 <HAL_MspInit+0x44>)
 8000c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c6a:	607b      	str	r3, [r7, #4]
 8000c6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c6e:	4b09      	ldr	r3, [pc, #36]	; (8000c94 <HAL_MspInit+0x44>)
 8000c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c72:	4a08      	ldr	r2, [pc, #32]	; (8000c94 <HAL_MspInit+0x44>)
 8000c74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c78:	6453      	str	r3, [r2, #68]	; 0x44
 8000c7a:	4b06      	ldr	r3, [pc, #24]	; (8000c94 <HAL_MspInit+0x44>)
 8000c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c82:	603b      	str	r3, [r7, #0]
 8000c84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c86:	bf00      	nop
 8000c88:	370c      	adds	r7, #12
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	40023800 	.word	0x40023800

08000c98 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b08c      	sub	sp, #48	; 0x30
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca0:	f107 031c 	add.w	r3, r7, #28
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
 8000ca8:	605a      	str	r2, [r3, #4]
 8000caa:	609a      	str	r2, [r3, #8]
 8000cac:	60da      	str	r2, [r3, #12]
 8000cae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a45      	ldr	r2, [pc, #276]	; (8000dcc <HAL_SPI_MspInit+0x134>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d14e      	bne.n	8000d58 <HAL_SPI_MspInit+0xc0>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000cba:	4b45      	ldr	r3, [pc, #276]	; (8000dd0 <HAL_SPI_MspInit+0x138>)
 8000cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cbe:	4a44      	ldr	r2, [pc, #272]	; (8000dd0 <HAL_SPI_MspInit+0x138>)
 8000cc0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cc4:	6413      	str	r3, [r2, #64]	; 0x40
 8000cc6:	4b42      	ldr	r3, [pc, #264]	; (8000dd0 <HAL_SPI_MspInit+0x138>)
 8000cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000cce:	61bb      	str	r3, [r7, #24]
 8000cd0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd2:	4b3f      	ldr	r3, [pc, #252]	; (8000dd0 <HAL_SPI_MspInit+0x138>)
 8000cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd6:	4a3e      	ldr	r2, [pc, #248]	; (8000dd0 <HAL_SPI_MspInit+0x138>)
 8000cd8:	f043 0301 	orr.w	r3, r3, #1
 8000cdc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cde:	4b3c      	ldr	r3, [pc, #240]	; (8000dd0 <HAL_SPI_MspInit+0x138>)
 8000ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce2:	f003 0301 	and.w	r3, r3, #1
 8000ce6:	617b      	str	r3, [r7, #20]
 8000ce8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cea:	4b39      	ldr	r3, [pc, #228]	; (8000dd0 <HAL_SPI_MspInit+0x138>)
 8000cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cee:	4a38      	ldr	r2, [pc, #224]	; (8000dd0 <HAL_SPI_MspInit+0x138>)
 8000cf0:	f043 0302 	orr.w	r3, r3, #2
 8000cf4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cf6:	4b36      	ldr	r3, [pc, #216]	; (8000dd0 <HAL_SPI_MspInit+0x138>)
 8000cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfa:	f003 0302 	and.w	r3, r3, #2
 8000cfe:	613b      	str	r3, [r7, #16]
 8000d00:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration
    PA12     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000d02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d08:	2302      	movs	r3, #2
 8000d0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d10:	2303      	movs	r3, #3
 8000d12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d14:	2305      	movs	r3, #5
 8000d16:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d18:	f107 031c 	add.w	r3, r7, #28
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	482d      	ldr	r0, [pc, #180]	; (8000dd4 <HAL_SPI_MspInit+0x13c>)
 8000d20:	f000 fbd2 	bl	80014c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000d24:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000d28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2a:	2302      	movs	r3, #2
 8000d2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d32:	2303      	movs	r3, #3
 8000d34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d36:	2305      	movs	r3, #5
 8000d38:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d3a:	f107 031c 	add.w	r3, r7, #28
 8000d3e:	4619      	mov	r1, r3
 8000d40:	4825      	ldr	r0, [pc, #148]	; (8000dd8 <HAL_SPI_MspInit+0x140>)
 8000d42:	f000 fbc1 	bl	80014c8 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8000d46:	2200      	movs	r2, #0
 8000d48:	2100      	movs	r1, #0
 8000d4a:	2024      	movs	r0, #36	; 0x24
 8000d4c:	f000 faf3 	bl	8001336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000d50:	2024      	movs	r0, #36	; 0x24
 8000d52:	f000 fb0c 	bl	800136e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8000d56:	e035      	b.n	8000dc4 <HAL_SPI_MspInit+0x12c>
  else if(hspi->Instance==SPI5)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a1f      	ldr	r2, [pc, #124]	; (8000ddc <HAL_SPI_MspInit+0x144>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d130      	bne.n	8000dc4 <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8000d62:	4b1b      	ldr	r3, [pc, #108]	; (8000dd0 <HAL_SPI_MspInit+0x138>)
 8000d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d66:	4a1a      	ldr	r2, [pc, #104]	; (8000dd0 <HAL_SPI_MspInit+0x138>)
 8000d68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000d6c:	6453      	str	r3, [r2, #68]	; 0x44
 8000d6e:	4b18      	ldr	r3, [pc, #96]	; (8000dd0 <HAL_SPI_MspInit+0x138>)
 8000d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d76:	60fb      	str	r3, [r7, #12]
 8000d78:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d7a:	4b15      	ldr	r3, [pc, #84]	; (8000dd0 <HAL_SPI_MspInit+0x138>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7e:	4a14      	ldr	r2, [pc, #80]	; (8000dd0 <HAL_SPI_MspInit+0x138>)
 8000d80:	f043 0320 	orr.w	r3, r3, #32
 8000d84:	6313      	str	r3, [r2, #48]	; 0x30
 8000d86:	4b12      	ldr	r3, [pc, #72]	; (8000dd0 <HAL_SPI_MspInit+0x138>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8a:	f003 0320 	and.w	r3, r3, #32
 8000d8e:	60bb      	str	r3, [r7, #8]
 8000d90:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_8;
 8000d92:	f44f 7360 	mov.w	r3, #896	; 0x380
 8000d96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d98:	2302      	movs	r3, #2
 8000d9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da0:	2303      	movs	r3, #3
 8000da2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8000da4:	2305      	movs	r3, #5
 8000da6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000da8:	f107 031c 	add.w	r3, r7, #28
 8000dac:	4619      	mov	r1, r3
 8000dae:	480c      	ldr	r0, [pc, #48]	; (8000de0 <HAL_SPI_MspInit+0x148>)
 8000db0:	f000 fb8a 	bl	80014c8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI5_IRQn, 0, 0);
 8000db4:	2200      	movs	r2, #0
 8000db6:	2100      	movs	r1, #0
 8000db8:	2055      	movs	r0, #85	; 0x55
 8000dba:	f000 fabc 	bl	8001336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI5_IRQn);
 8000dbe:	2055      	movs	r0, #85	; 0x55
 8000dc0:	f000 fad5 	bl	800136e <HAL_NVIC_EnableIRQ>
}
 8000dc4:	bf00      	nop
 8000dc6:	3730      	adds	r7, #48	; 0x30
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	40003800 	.word	0x40003800
 8000dd0:	40023800 	.word	0x40023800
 8000dd4:	40020000 	.word	0x40020000
 8000dd8:	40020400 	.word	0x40020400
 8000ddc:	40015000 	.word	0x40015000
 8000de0:	40021400 	.word	0x40021400

08000de4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b0ae      	sub	sp, #184	; 0xb8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dec:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	605a      	str	r2, [r3, #4]
 8000df6:	609a      	str	r2, [r3, #8]
 8000df8:	60da      	str	r2, [r3, #12]
 8000dfa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000dfc:	f107 0314 	add.w	r3, r7, #20
 8000e00:	2290      	movs	r2, #144	; 0x90
 8000e02:	2100      	movs	r1, #0
 8000e04:	4618      	mov	r0, r3
 8000e06:	f004 f871 	bl	8004eec <memset>
  if(huart->Instance==USART1)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4a25      	ldr	r2, [pc, #148]	; (8000ea4 <HAL_UART_MspInit+0xc0>)
 8000e10:	4293      	cmp	r3, r2
 8000e12:	d142      	bne.n	8000e9a <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000e14:	2340      	movs	r3, #64	; 0x40
 8000e16:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e1c:	f107 0314 	add.w	r3, r7, #20
 8000e20:	4618      	mov	r0, r3
 8000e22:	f001 f991 	bl	8002148 <HAL_RCCEx_PeriphCLKConfig>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000e2c:	f7ff fe0c 	bl	8000a48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e30:	4b1d      	ldr	r3, [pc, #116]	; (8000ea8 <HAL_UART_MspInit+0xc4>)
 8000e32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e34:	4a1c      	ldr	r2, [pc, #112]	; (8000ea8 <HAL_UART_MspInit+0xc4>)
 8000e36:	f043 0310 	orr.w	r3, r3, #16
 8000e3a:	6453      	str	r3, [r2, #68]	; 0x44
 8000e3c:	4b1a      	ldr	r3, [pc, #104]	; (8000ea8 <HAL_UART_MspInit+0xc4>)
 8000e3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e40:	f003 0310 	and.w	r3, r3, #16
 8000e44:	613b      	str	r3, [r7, #16]
 8000e46:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e48:	4b17      	ldr	r3, [pc, #92]	; (8000ea8 <HAL_UART_MspInit+0xc4>)
 8000e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e4c:	4a16      	ldr	r2, [pc, #88]	; (8000ea8 <HAL_UART_MspInit+0xc4>)
 8000e4e:	f043 0302 	orr.w	r3, r3, #2
 8000e52:	6313      	str	r3, [r2, #48]	; 0x30
 8000e54:	4b14      	ldr	r3, [pc, #80]	; (8000ea8 <HAL_UART_MspInit+0xc4>)
 8000e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e58:	f003 0302 	and.w	r3, r3, #2
 8000e5c:	60fb      	str	r3, [r7, #12]
 8000e5e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8000e60:	23c0      	movs	r3, #192	; 0xc0
 8000e62:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e66:	2302      	movs	r3, #2
 8000e68:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e72:	2303      	movs	r3, #3
 8000e74:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e78:	2307      	movs	r3, #7
 8000e7a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e7e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000e82:	4619      	mov	r1, r3
 8000e84:	4809      	ldr	r0, [pc, #36]	; (8000eac <HAL_UART_MspInit+0xc8>)
 8000e86:	f000 fb1f 	bl	80014c8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	2025      	movs	r0, #37	; 0x25
 8000e90:	f000 fa51 	bl	8001336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000e94:	2025      	movs	r0, #37	; 0x25
 8000e96:	f000 fa6a 	bl	800136e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000e9a:	bf00      	nop
 8000e9c:	37b8      	adds	r7, #184	; 0xb8
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	40011000 	.word	0x40011000
 8000ea8:	40023800 	.word	0x40023800
 8000eac:	40020400 	.word	0x40020400

08000eb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000eb4:	e7fe      	b.n	8000eb4 <NMI_Handler+0x4>

08000eb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eba:	e7fe      	b.n	8000eba <HardFault_Handler+0x4>

08000ebc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ec0:	e7fe      	b.n	8000ec0 <MemManage_Handler+0x4>

08000ec2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ec6:	e7fe      	b.n	8000ec6 <BusFault_Handler+0x4>

08000ec8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ecc:	e7fe      	b.n	8000ecc <UsageFault_Handler+0x4>

08000ece <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ece:	b480      	push	{r7}
 8000ed0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ed2:	bf00      	nop
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr

08000edc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ee0:	bf00      	nop
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr

08000eea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000eea:	b480      	push	{r7}
 8000eec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr

08000ef8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000efc:	f000 f920 	bl	8001140 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f00:	bf00      	nop
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000f08:	4802      	ldr	r0, [pc, #8]	; (8000f14 <SPI2_IRQHandler+0x10>)
 8000f0a:	f001 ffdf 	bl	8002ecc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	200000a8 	.word	0x200000a8

08000f18 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000f1c:	4802      	ldr	r0, [pc, #8]	; (8000f28 <USART1_IRQHandler+0x10>)
 8000f1e:	f002 fe0d 	bl	8003b3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	20000170 	.word	0x20000170

08000f2c <SPI5_IRQHandler>:

/**
  * @brief This function handles SPI5 global interrupt.
  */
void SPI5_IRQHandler(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI5_IRQn 0 */

  /* USER CODE END SPI5_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi5);
 8000f30:	4802      	ldr	r0, [pc, #8]	; (8000f3c <SPI5_IRQHandler+0x10>)
 8000f32:	f001 ffcb 	bl	8002ecc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI5_IRQn 1 */

  /* USER CODE END SPI5_IRQn 1 */
}
 8000f36:	bf00      	nop
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	2000010c 	.word	0x2000010c

08000f40 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b086      	sub	sp, #24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	60f8      	str	r0, [r7, #12]
 8000f48:	60b9      	str	r1, [r7, #8]
 8000f4a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	617b      	str	r3, [r7, #20]
 8000f50:	e00a      	b.n	8000f68 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f52:	f3af 8000 	nop.w
 8000f56:	4601      	mov	r1, r0
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	1c5a      	adds	r2, r3, #1
 8000f5c:	60ba      	str	r2, [r7, #8]
 8000f5e:	b2ca      	uxtb	r2, r1
 8000f60:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	3301      	adds	r3, #1
 8000f66:	617b      	str	r3, [r7, #20]
 8000f68:	697a      	ldr	r2, [r7, #20]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	dbf0      	blt.n	8000f52 <_read+0x12>
  }

  return len;
 8000f70:	687b      	ldr	r3, [r7, #4]
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3718      	adds	r7, #24
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}

08000f7a <_close>:
  }
  return len;
}

int _close(int file)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	b083      	sub	sp, #12
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	370c      	adds	r7, #12
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr

08000f92 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f92:	b480      	push	{r7}
 8000f94:	b083      	sub	sp, #12
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	6078      	str	r0, [r7, #4]
 8000f9a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fa2:	605a      	str	r2, [r3, #4]
  return 0;
 8000fa4:	2300      	movs	r3, #0
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	370c      	adds	r7, #12
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr

08000fb2 <_isatty>:

int _isatty(int file)
{
 8000fb2:	b480      	push	{r7}
 8000fb4:	b083      	sub	sp, #12
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fba:	2301      	movs	r3, #1
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr

08000fc8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b085      	sub	sp, #20
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	60f8      	str	r0, [r7, #12]
 8000fd0:	60b9      	str	r1, [r7, #8]
 8000fd2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000fd4:	2300      	movs	r3, #0
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3714      	adds	r7, #20
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
	...

08000fe4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fec:	4a14      	ldr	r2, [pc, #80]	; (8001040 <_sbrk+0x5c>)
 8000fee:	4b15      	ldr	r3, [pc, #84]	; (8001044 <_sbrk+0x60>)
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ff8:	4b13      	ldr	r3, [pc, #76]	; (8001048 <_sbrk+0x64>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d102      	bne.n	8001006 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001000:	4b11      	ldr	r3, [pc, #68]	; (8001048 <_sbrk+0x64>)
 8001002:	4a12      	ldr	r2, [pc, #72]	; (800104c <_sbrk+0x68>)
 8001004:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001006:	4b10      	ldr	r3, [pc, #64]	; (8001048 <_sbrk+0x64>)
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4413      	add	r3, r2
 800100e:	693a      	ldr	r2, [r7, #16]
 8001010:	429a      	cmp	r2, r3
 8001012:	d207      	bcs.n	8001024 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001014:	f003 ffb8 	bl	8004f88 <__errno>
 8001018:	4603      	mov	r3, r0
 800101a:	220c      	movs	r2, #12
 800101c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800101e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001022:	e009      	b.n	8001038 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001024:	4b08      	ldr	r3, [pc, #32]	; (8001048 <_sbrk+0x64>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800102a:	4b07      	ldr	r3, [pc, #28]	; (8001048 <_sbrk+0x64>)
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4413      	add	r3, r2
 8001032:	4a05      	ldr	r2, [pc, #20]	; (8001048 <_sbrk+0x64>)
 8001034:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001036:	68fb      	ldr	r3, [r7, #12]
}
 8001038:	4618      	mov	r0, r3
 800103a:	3718      	adds	r7, #24
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	20080000 	.word	0x20080000
 8001044:	00000400 	.word	0x00000400
 8001048:	200001fc 	.word	0x200001fc
 800104c:	20000350 	.word	0x20000350

08001050 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001054:	4b06      	ldr	r3, [pc, #24]	; (8001070 <SystemInit+0x20>)
 8001056:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800105a:	4a05      	ldr	r2, [pc, #20]	; (8001070 <SystemInit+0x20>)
 800105c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001060:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001064:	bf00      	nop
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	e000ed00 	.word	0xe000ed00

08001074 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001074:	f8df d034 	ldr.w	sp, [pc, #52]	; 80010ac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001078:	480d      	ldr	r0, [pc, #52]	; (80010b0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800107a:	490e      	ldr	r1, [pc, #56]	; (80010b4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800107c:	4a0e      	ldr	r2, [pc, #56]	; (80010b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800107e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001080:	e002      	b.n	8001088 <LoopCopyDataInit>

08001082 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001082:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001084:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001086:	3304      	adds	r3, #4

08001088 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001088:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800108a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800108c:	d3f9      	bcc.n	8001082 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800108e:	4a0b      	ldr	r2, [pc, #44]	; (80010bc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001090:	4c0b      	ldr	r4, [pc, #44]	; (80010c0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001092:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001094:	e001      	b.n	800109a <LoopFillZerobss>

08001096 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001096:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001098:	3204      	adds	r2, #4

0800109a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800109a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800109c:	d3fb      	bcc.n	8001096 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800109e:	f7ff ffd7 	bl	8001050 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010a2:	f003 ff77 	bl	8004f94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010a6:	f7ff fb11 	bl	80006cc <main>
  bx  lr    
 80010aa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80010ac:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80010b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010b4:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 80010b8:	08005b00 	.word	0x08005b00
  ldr r2, =_sbss
 80010bc:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 80010c0:	20000350 	.word	0x20000350

080010c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010c4:	e7fe      	b.n	80010c4 <ADC_IRQHandler>

080010c6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010c6:	b580      	push	{r7, lr}
 80010c8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010ca:	2003      	movs	r0, #3
 80010cc:	f000 f928 	bl	8001320 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010d0:	200f      	movs	r0, #15
 80010d2:	f000 f805 	bl	80010e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010d6:	f7ff fdbb 	bl	8000c50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010da:	2300      	movs	r3, #0
}
 80010dc:	4618      	mov	r0, r3
 80010de:	bd80      	pop	{r7, pc}

080010e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010e8:	4b12      	ldr	r3, [pc, #72]	; (8001134 <HAL_InitTick+0x54>)
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	4b12      	ldr	r3, [pc, #72]	; (8001138 <HAL_InitTick+0x58>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	4619      	mov	r1, r3
 80010f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80010fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80010fe:	4618      	mov	r0, r3
 8001100:	f000 f943 	bl	800138a <HAL_SYSTICK_Config>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800110a:	2301      	movs	r3, #1
 800110c:	e00e      	b.n	800112c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2b0f      	cmp	r3, #15
 8001112:	d80a      	bhi.n	800112a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001114:	2200      	movs	r2, #0
 8001116:	6879      	ldr	r1, [r7, #4]
 8001118:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800111c:	f000 f90b 	bl	8001336 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001120:	4a06      	ldr	r2, [pc, #24]	; (800113c <HAL_InitTick+0x5c>)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001126:	2300      	movs	r3, #0
 8001128:	e000      	b.n	800112c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800112a:	2301      	movs	r3, #1
}
 800112c:	4618      	mov	r0, r3
 800112e:	3708      	adds	r7, #8
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20000024 	.word	0x20000024
 8001138:	2000002c 	.word	0x2000002c
 800113c:	20000028 	.word	0x20000028

08001140 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001144:	4b06      	ldr	r3, [pc, #24]	; (8001160 <HAL_IncTick+0x20>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	461a      	mov	r2, r3
 800114a:	4b06      	ldr	r3, [pc, #24]	; (8001164 <HAL_IncTick+0x24>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4413      	add	r3, r2
 8001150:	4a04      	ldr	r2, [pc, #16]	; (8001164 <HAL_IncTick+0x24>)
 8001152:	6013      	str	r3, [r2, #0]
}
 8001154:	bf00      	nop
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	2000002c 	.word	0x2000002c
 8001164:	20000200 	.word	0x20000200

08001168 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  return uwTick;
 800116c:	4b03      	ldr	r3, [pc, #12]	; (800117c <HAL_GetTick+0x14>)
 800116e:	681b      	ldr	r3, [r3, #0]
}
 8001170:	4618      	mov	r0, r3
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop
 800117c:	20000200 	.word	0x20000200

08001180 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001180:	b480      	push	{r7}
 8001182:	b085      	sub	sp, #20
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f003 0307 	and.w	r3, r3, #7
 800118e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001190:	4b0b      	ldr	r3, [pc, #44]	; (80011c0 <__NVIC_SetPriorityGrouping+0x40>)
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001196:	68ba      	ldr	r2, [r7, #8]
 8001198:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800119c:	4013      	ands	r3, r2
 800119e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80011a8:	4b06      	ldr	r3, [pc, #24]	; (80011c4 <__NVIC_SetPriorityGrouping+0x44>)
 80011aa:	4313      	orrs	r3, r2
 80011ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011ae:	4a04      	ldr	r2, [pc, #16]	; (80011c0 <__NVIC_SetPriorityGrouping+0x40>)
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	60d3      	str	r3, [r2, #12]
}
 80011b4:	bf00      	nop
 80011b6:	3714      	adds	r7, #20
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr
 80011c0:	e000ed00 	.word	0xe000ed00
 80011c4:	05fa0000 	.word	0x05fa0000

080011c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011cc:	4b04      	ldr	r3, [pc, #16]	; (80011e0 <__NVIC_GetPriorityGrouping+0x18>)
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	0a1b      	lsrs	r3, r3, #8
 80011d2:	f003 0307 	and.w	r3, r3, #7
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr
 80011e0:	e000ed00 	.word	0xe000ed00

080011e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	4603      	mov	r3, r0
 80011ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	db0b      	blt.n	800120e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	f003 021f 	and.w	r2, r3, #31
 80011fc:	4907      	ldr	r1, [pc, #28]	; (800121c <__NVIC_EnableIRQ+0x38>)
 80011fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001202:	095b      	lsrs	r3, r3, #5
 8001204:	2001      	movs	r0, #1
 8001206:	fa00 f202 	lsl.w	r2, r0, r2
 800120a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800120e:	bf00      	nop
 8001210:	370c      	adds	r7, #12
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	e000e100 	.word	0xe000e100

08001220 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	6039      	str	r1, [r7, #0]
 800122a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800122c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001230:	2b00      	cmp	r3, #0
 8001232:	db0a      	blt.n	800124a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	b2da      	uxtb	r2, r3
 8001238:	490c      	ldr	r1, [pc, #48]	; (800126c <__NVIC_SetPriority+0x4c>)
 800123a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123e:	0112      	lsls	r2, r2, #4
 8001240:	b2d2      	uxtb	r2, r2
 8001242:	440b      	add	r3, r1
 8001244:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001248:	e00a      	b.n	8001260 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	b2da      	uxtb	r2, r3
 800124e:	4908      	ldr	r1, [pc, #32]	; (8001270 <__NVIC_SetPriority+0x50>)
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	f003 030f 	and.w	r3, r3, #15
 8001256:	3b04      	subs	r3, #4
 8001258:	0112      	lsls	r2, r2, #4
 800125a:	b2d2      	uxtb	r2, r2
 800125c:	440b      	add	r3, r1
 800125e:	761a      	strb	r2, [r3, #24]
}
 8001260:	bf00      	nop
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr
 800126c:	e000e100 	.word	0xe000e100
 8001270:	e000ed00 	.word	0xe000ed00

08001274 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001274:	b480      	push	{r7}
 8001276:	b089      	sub	sp, #36	; 0x24
 8001278:	af00      	add	r7, sp, #0
 800127a:	60f8      	str	r0, [r7, #12]
 800127c:	60b9      	str	r1, [r7, #8]
 800127e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	f003 0307 	and.w	r3, r3, #7
 8001286:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	f1c3 0307 	rsb	r3, r3, #7
 800128e:	2b04      	cmp	r3, #4
 8001290:	bf28      	it	cs
 8001292:	2304      	movcs	r3, #4
 8001294:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	3304      	adds	r3, #4
 800129a:	2b06      	cmp	r3, #6
 800129c:	d902      	bls.n	80012a4 <NVIC_EncodePriority+0x30>
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	3b03      	subs	r3, #3
 80012a2:	e000      	b.n	80012a6 <NVIC_EncodePriority+0x32>
 80012a4:	2300      	movs	r3, #0
 80012a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	fa02 f303 	lsl.w	r3, r2, r3
 80012b2:	43da      	mvns	r2, r3
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	401a      	ands	r2, r3
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012bc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	fa01 f303 	lsl.w	r3, r1, r3
 80012c6:	43d9      	mvns	r1, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012cc:	4313      	orrs	r3, r2
         );
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3724      	adds	r7, #36	; 0x24
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
	...

080012dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	3b01      	subs	r3, #1
 80012e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012ec:	d301      	bcc.n	80012f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012ee:	2301      	movs	r3, #1
 80012f0:	e00f      	b.n	8001312 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012f2:	4a0a      	ldr	r2, [pc, #40]	; (800131c <SysTick_Config+0x40>)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	3b01      	subs	r3, #1
 80012f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012fa:	210f      	movs	r1, #15
 80012fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001300:	f7ff ff8e 	bl	8001220 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001304:	4b05      	ldr	r3, [pc, #20]	; (800131c <SysTick_Config+0x40>)
 8001306:	2200      	movs	r2, #0
 8001308:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800130a:	4b04      	ldr	r3, [pc, #16]	; (800131c <SysTick_Config+0x40>)
 800130c:	2207      	movs	r2, #7
 800130e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001310:	2300      	movs	r3, #0
}
 8001312:	4618      	mov	r0, r3
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	e000e010 	.word	0xe000e010

08001320 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f7ff ff29 	bl	8001180 <__NVIC_SetPriorityGrouping>
}
 800132e:	bf00      	nop
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}

08001336 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001336:	b580      	push	{r7, lr}
 8001338:	b086      	sub	sp, #24
 800133a:	af00      	add	r7, sp, #0
 800133c:	4603      	mov	r3, r0
 800133e:	60b9      	str	r1, [r7, #8]
 8001340:	607a      	str	r2, [r7, #4]
 8001342:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001344:	2300      	movs	r3, #0
 8001346:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001348:	f7ff ff3e 	bl	80011c8 <__NVIC_GetPriorityGrouping>
 800134c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800134e:	687a      	ldr	r2, [r7, #4]
 8001350:	68b9      	ldr	r1, [r7, #8]
 8001352:	6978      	ldr	r0, [r7, #20]
 8001354:	f7ff ff8e 	bl	8001274 <NVIC_EncodePriority>
 8001358:	4602      	mov	r2, r0
 800135a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800135e:	4611      	mov	r1, r2
 8001360:	4618      	mov	r0, r3
 8001362:	f7ff ff5d 	bl	8001220 <__NVIC_SetPriority>
}
 8001366:	bf00      	nop
 8001368:	3718      	adds	r7, #24
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}

0800136e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800136e:	b580      	push	{r7, lr}
 8001370:	b082      	sub	sp, #8
 8001372:	af00      	add	r7, sp, #0
 8001374:	4603      	mov	r3, r0
 8001376:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001378:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff ff31 	bl	80011e4 <__NVIC_EnableIRQ>
}
 8001382:	bf00      	nop
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}

0800138a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800138a:	b580      	push	{r7, lr}
 800138c:	b082      	sub	sp, #8
 800138e:	af00      	add	r7, sp, #0
 8001390:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f7ff ffa2 	bl	80012dc <SysTick_Config>
 8001398:	4603      	mov	r3, r0
}
 800139a:	4618      	mov	r0, r3
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}

080013a2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b084      	sub	sp, #16
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013ae:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80013b0:	f7ff feda 	bl	8001168 <HAL_GetTick>
 80013b4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	2b02      	cmp	r3, #2
 80013c0:	d008      	beq.n	80013d4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2280      	movs	r2, #128	; 0x80
 80013c6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2200      	movs	r2, #0
 80013cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80013d0:	2301      	movs	r3, #1
 80013d2:	e052      	b.n	800147a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f022 0216 	bic.w	r2, r2, #22
 80013e2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	695a      	ldr	r2, [r3, #20]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80013f2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d103      	bne.n	8001404 <HAL_DMA_Abort+0x62>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001400:	2b00      	cmp	r3, #0
 8001402:	d007      	beq.n	8001414 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f022 0208 	bic.w	r2, r2, #8
 8001412:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f022 0201 	bic.w	r2, r2, #1
 8001422:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001424:	e013      	b.n	800144e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001426:	f7ff fe9f 	bl	8001168 <HAL_GetTick>
 800142a:	4602      	mov	r2, r0
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	2b05      	cmp	r3, #5
 8001432:	d90c      	bls.n	800144e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2220      	movs	r2, #32
 8001438:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2203      	movs	r2, #3
 800143e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2200      	movs	r2, #0
 8001446:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800144a:	2303      	movs	r3, #3
 800144c:	e015      	b.n	800147a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f003 0301 	and.w	r3, r3, #1
 8001458:	2b00      	cmp	r3, #0
 800145a:	d1e4      	bne.n	8001426 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001460:	223f      	movs	r2, #63	; 0x3f
 8001462:	409a      	lsls	r2, r3
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2201      	movs	r2, #1
 800146c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2200      	movs	r2, #0
 8001474:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8001478:	2300      	movs	r3, #0
}
 800147a:	4618      	mov	r0, r3
 800147c:	3710      	adds	r7, #16
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}

08001482 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001482:	b480      	push	{r7}
 8001484:	b083      	sub	sp, #12
 8001486:	af00      	add	r7, sp, #0
 8001488:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001490:	b2db      	uxtb	r3, r3
 8001492:	2b02      	cmp	r3, #2
 8001494:	d004      	beq.n	80014a0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2280      	movs	r2, #128	; 0x80
 800149a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800149c:	2301      	movs	r3, #1
 800149e:	e00c      	b.n	80014ba <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2205      	movs	r2, #5
 80014a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f022 0201 	bic.w	r2, r2, #1
 80014b6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80014b8:	2300      	movs	r3, #0
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
	...

080014c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b089      	sub	sp, #36	; 0x24
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80014d2:	2300      	movs	r3, #0
 80014d4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80014d6:	2300      	movs	r3, #0
 80014d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80014da:	2300      	movs	r3, #0
 80014dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80014de:	2300      	movs	r3, #0
 80014e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80014e2:	2300      	movs	r3, #0
 80014e4:	61fb      	str	r3, [r7, #28]
 80014e6:	e175      	b.n	80017d4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80014e8:	2201      	movs	r2, #1
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	fa02 f303 	lsl.w	r3, r2, r3
 80014f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	697a      	ldr	r2, [r7, #20]
 80014f8:	4013      	ands	r3, r2
 80014fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80014fc:	693a      	ldr	r2, [r7, #16]
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	429a      	cmp	r2, r3
 8001502:	f040 8164 	bne.w	80017ce <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	f003 0303 	and.w	r3, r3, #3
 800150e:	2b01      	cmp	r3, #1
 8001510:	d005      	beq.n	800151e <HAL_GPIO_Init+0x56>
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	f003 0303 	and.w	r3, r3, #3
 800151a:	2b02      	cmp	r3, #2
 800151c:	d130      	bne.n	8001580 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001524:	69fb      	ldr	r3, [r7, #28]
 8001526:	005b      	lsls	r3, r3, #1
 8001528:	2203      	movs	r2, #3
 800152a:	fa02 f303 	lsl.w	r3, r2, r3
 800152e:	43db      	mvns	r3, r3
 8001530:	69ba      	ldr	r2, [r7, #24]
 8001532:	4013      	ands	r3, r2
 8001534:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	68da      	ldr	r2, [r3, #12]
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	fa02 f303 	lsl.w	r3, r2, r3
 8001542:	69ba      	ldr	r2, [r7, #24]
 8001544:	4313      	orrs	r3, r2
 8001546:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	69ba      	ldr	r2, [r7, #24]
 800154c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001554:	2201      	movs	r2, #1
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	fa02 f303 	lsl.w	r3, r2, r3
 800155c:	43db      	mvns	r3, r3
 800155e:	69ba      	ldr	r2, [r7, #24]
 8001560:	4013      	ands	r3, r2
 8001562:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	091b      	lsrs	r3, r3, #4
 800156a:	f003 0201 	and.w	r2, r3, #1
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	fa02 f303 	lsl.w	r3, r2, r3
 8001574:	69ba      	ldr	r2, [r7, #24]
 8001576:	4313      	orrs	r3, r2
 8001578:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	69ba      	ldr	r2, [r7, #24]
 800157e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f003 0303 	and.w	r3, r3, #3
 8001588:	2b03      	cmp	r3, #3
 800158a:	d017      	beq.n	80015bc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	68db      	ldr	r3, [r3, #12]
 8001590:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	005b      	lsls	r3, r3, #1
 8001596:	2203      	movs	r2, #3
 8001598:	fa02 f303 	lsl.w	r3, r2, r3
 800159c:	43db      	mvns	r3, r3
 800159e:	69ba      	ldr	r2, [r7, #24]
 80015a0:	4013      	ands	r3, r2
 80015a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	689a      	ldr	r2, [r3, #8]
 80015a8:	69fb      	ldr	r3, [r7, #28]
 80015aa:	005b      	lsls	r3, r3, #1
 80015ac:	fa02 f303 	lsl.w	r3, r2, r3
 80015b0:	69ba      	ldr	r2, [r7, #24]
 80015b2:	4313      	orrs	r3, r2
 80015b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	69ba      	ldr	r2, [r7, #24]
 80015ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f003 0303 	and.w	r3, r3, #3
 80015c4:	2b02      	cmp	r3, #2
 80015c6:	d123      	bne.n	8001610 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80015c8:	69fb      	ldr	r3, [r7, #28]
 80015ca:	08da      	lsrs	r2, r3, #3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	3208      	adds	r2, #8
 80015d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	f003 0307 	and.w	r3, r3, #7
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	220f      	movs	r2, #15
 80015e0:	fa02 f303 	lsl.w	r3, r2, r3
 80015e4:	43db      	mvns	r3, r3
 80015e6:	69ba      	ldr	r2, [r7, #24]
 80015e8:	4013      	ands	r3, r2
 80015ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	691a      	ldr	r2, [r3, #16]
 80015f0:	69fb      	ldr	r3, [r7, #28]
 80015f2:	f003 0307 	and.w	r3, r3, #7
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	fa02 f303 	lsl.w	r3, r2, r3
 80015fc:	69ba      	ldr	r2, [r7, #24]
 80015fe:	4313      	orrs	r3, r2
 8001600:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	08da      	lsrs	r2, r3, #3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	3208      	adds	r2, #8
 800160a:	69b9      	ldr	r1, [r7, #24]
 800160c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	005b      	lsls	r3, r3, #1
 800161a:	2203      	movs	r2, #3
 800161c:	fa02 f303 	lsl.w	r3, r2, r3
 8001620:	43db      	mvns	r3, r3
 8001622:	69ba      	ldr	r2, [r7, #24]
 8001624:	4013      	ands	r3, r2
 8001626:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f003 0203 	and.w	r2, r3, #3
 8001630:	69fb      	ldr	r3, [r7, #28]
 8001632:	005b      	lsls	r3, r3, #1
 8001634:	fa02 f303 	lsl.w	r3, r2, r3
 8001638:	69ba      	ldr	r2, [r7, #24]
 800163a:	4313      	orrs	r3, r2
 800163c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	69ba      	ldr	r2, [r7, #24]
 8001642:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800164c:	2b00      	cmp	r3, #0
 800164e:	f000 80be 	beq.w	80017ce <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001652:	4b66      	ldr	r3, [pc, #408]	; (80017ec <HAL_GPIO_Init+0x324>)
 8001654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001656:	4a65      	ldr	r2, [pc, #404]	; (80017ec <HAL_GPIO_Init+0x324>)
 8001658:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800165c:	6453      	str	r3, [r2, #68]	; 0x44
 800165e:	4b63      	ldr	r3, [pc, #396]	; (80017ec <HAL_GPIO_Init+0x324>)
 8001660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001662:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800166a:	4a61      	ldr	r2, [pc, #388]	; (80017f0 <HAL_GPIO_Init+0x328>)
 800166c:	69fb      	ldr	r3, [r7, #28]
 800166e:	089b      	lsrs	r3, r3, #2
 8001670:	3302      	adds	r3, #2
 8001672:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001676:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001678:	69fb      	ldr	r3, [r7, #28]
 800167a:	f003 0303 	and.w	r3, r3, #3
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	220f      	movs	r2, #15
 8001682:	fa02 f303 	lsl.w	r3, r2, r3
 8001686:	43db      	mvns	r3, r3
 8001688:	69ba      	ldr	r2, [r7, #24]
 800168a:	4013      	ands	r3, r2
 800168c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4a58      	ldr	r2, [pc, #352]	; (80017f4 <HAL_GPIO_Init+0x32c>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d037      	beq.n	8001706 <HAL_GPIO_Init+0x23e>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4a57      	ldr	r2, [pc, #348]	; (80017f8 <HAL_GPIO_Init+0x330>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d031      	beq.n	8001702 <HAL_GPIO_Init+0x23a>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4a56      	ldr	r2, [pc, #344]	; (80017fc <HAL_GPIO_Init+0x334>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d02b      	beq.n	80016fe <HAL_GPIO_Init+0x236>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	4a55      	ldr	r2, [pc, #340]	; (8001800 <HAL_GPIO_Init+0x338>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d025      	beq.n	80016fa <HAL_GPIO_Init+0x232>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4a54      	ldr	r2, [pc, #336]	; (8001804 <HAL_GPIO_Init+0x33c>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d01f      	beq.n	80016f6 <HAL_GPIO_Init+0x22e>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4a53      	ldr	r2, [pc, #332]	; (8001808 <HAL_GPIO_Init+0x340>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d019      	beq.n	80016f2 <HAL_GPIO_Init+0x22a>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4a52      	ldr	r2, [pc, #328]	; (800180c <HAL_GPIO_Init+0x344>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d013      	beq.n	80016ee <HAL_GPIO_Init+0x226>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4a51      	ldr	r2, [pc, #324]	; (8001810 <HAL_GPIO_Init+0x348>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d00d      	beq.n	80016ea <HAL_GPIO_Init+0x222>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4a50      	ldr	r2, [pc, #320]	; (8001814 <HAL_GPIO_Init+0x34c>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d007      	beq.n	80016e6 <HAL_GPIO_Init+0x21e>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a4f      	ldr	r2, [pc, #316]	; (8001818 <HAL_GPIO_Init+0x350>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d101      	bne.n	80016e2 <HAL_GPIO_Init+0x21a>
 80016de:	2309      	movs	r3, #9
 80016e0:	e012      	b.n	8001708 <HAL_GPIO_Init+0x240>
 80016e2:	230a      	movs	r3, #10
 80016e4:	e010      	b.n	8001708 <HAL_GPIO_Init+0x240>
 80016e6:	2308      	movs	r3, #8
 80016e8:	e00e      	b.n	8001708 <HAL_GPIO_Init+0x240>
 80016ea:	2307      	movs	r3, #7
 80016ec:	e00c      	b.n	8001708 <HAL_GPIO_Init+0x240>
 80016ee:	2306      	movs	r3, #6
 80016f0:	e00a      	b.n	8001708 <HAL_GPIO_Init+0x240>
 80016f2:	2305      	movs	r3, #5
 80016f4:	e008      	b.n	8001708 <HAL_GPIO_Init+0x240>
 80016f6:	2304      	movs	r3, #4
 80016f8:	e006      	b.n	8001708 <HAL_GPIO_Init+0x240>
 80016fa:	2303      	movs	r3, #3
 80016fc:	e004      	b.n	8001708 <HAL_GPIO_Init+0x240>
 80016fe:	2302      	movs	r3, #2
 8001700:	e002      	b.n	8001708 <HAL_GPIO_Init+0x240>
 8001702:	2301      	movs	r3, #1
 8001704:	e000      	b.n	8001708 <HAL_GPIO_Init+0x240>
 8001706:	2300      	movs	r3, #0
 8001708:	69fa      	ldr	r2, [r7, #28]
 800170a:	f002 0203 	and.w	r2, r2, #3
 800170e:	0092      	lsls	r2, r2, #2
 8001710:	4093      	lsls	r3, r2
 8001712:	69ba      	ldr	r2, [r7, #24]
 8001714:	4313      	orrs	r3, r2
 8001716:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001718:	4935      	ldr	r1, [pc, #212]	; (80017f0 <HAL_GPIO_Init+0x328>)
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	089b      	lsrs	r3, r3, #2
 800171e:	3302      	adds	r3, #2
 8001720:	69ba      	ldr	r2, [r7, #24]
 8001722:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001726:	4b3d      	ldr	r3, [pc, #244]	; (800181c <HAL_GPIO_Init+0x354>)
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	43db      	mvns	r3, r3
 8001730:	69ba      	ldr	r2, [r7, #24]
 8001732:	4013      	ands	r3, r2
 8001734:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800173e:	2b00      	cmp	r3, #0
 8001740:	d003      	beq.n	800174a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001742:	69ba      	ldr	r2, [r7, #24]
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	4313      	orrs	r3, r2
 8001748:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800174a:	4a34      	ldr	r2, [pc, #208]	; (800181c <HAL_GPIO_Init+0x354>)
 800174c:	69bb      	ldr	r3, [r7, #24]
 800174e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001750:	4b32      	ldr	r3, [pc, #200]	; (800181c <HAL_GPIO_Init+0x354>)
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	43db      	mvns	r3, r3
 800175a:	69ba      	ldr	r2, [r7, #24]
 800175c:	4013      	ands	r3, r2
 800175e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001768:	2b00      	cmp	r3, #0
 800176a:	d003      	beq.n	8001774 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800176c:	69ba      	ldr	r2, [r7, #24]
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	4313      	orrs	r3, r2
 8001772:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001774:	4a29      	ldr	r2, [pc, #164]	; (800181c <HAL_GPIO_Init+0x354>)
 8001776:	69bb      	ldr	r3, [r7, #24]
 8001778:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800177a:	4b28      	ldr	r3, [pc, #160]	; (800181c <HAL_GPIO_Init+0x354>)
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001780:	693b      	ldr	r3, [r7, #16]
 8001782:	43db      	mvns	r3, r3
 8001784:	69ba      	ldr	r2, [r7, #24]
 8001786:	4013      	ands	r3, r2
 8001788:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001792:	2b00      	cmp	r3, #0
 8001794:	d003      	beq.n	800179e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001796:	69ba      	ldr	r2, [r7, #24]
 8001798:	693b      	ldr	r3, [r7, #16]
 800179a:	4313      	orrs	r3, r2
 800179c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800179e:	4a1f      	ldr	r2, [pc, #124]	; (800181c <HAL_GPIO_Init+0x354>)
 80017a0:	69bb      	ldr	r3, [r7, #24]
 80017a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017a4:	4b1d      	ldr	r3, [pc, #116]	; (800181c <HAL_GPIO_Init+0x354>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	43db      	mvns	r3, r3
 80017ae:	69ba      	ldr	r2, [r7, #24]
 80017b0:	4013      	ands	r3, r2
 80017b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d003      	beq.n	80017c8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80017c0:	69ba      	ldr	r2, [r7, #24]
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017c8:	4a14      	ldr	r2, [pc, #80]	; (800181c <HAL_GPIO_Init+0x354>)
 80017ca:	69bb      	ldr	r3, [r7, #24]
 80017cc:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	3301      	adds	r3, #1
 80017d2:	61fb      	str	r3, [r7, #28]
 80017d4:	69fb      	ldr	r3, [r7, #28]
 80017d6:	2b0f      	cmp	r3, #15
 80017d8:	f67f ae86 	bls.w	80014e8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80017dc:	bf00      	nop
 80017de:	bf00      	nop
 80017e0:	3724      	adds	r7, #36	; 0x24
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	40023800 	.word	0x40023800
 80017f0:	40013800 	.word	0x40013800
 80017f4:	40020000 	.word	0x40020000
 80017f8:	40020400 	.word	0x40020400
 80017fc:	40020800 	.word	0x40020800
 8001800:	40020c00 	.word	0x40020c00
 8001804:	40021000 	.word	0x40021000
 8001808:	40021400 	.word	0x40021400
 800180c:	40021800 	.word	0x40021800
 8001810:	40021c00 	.word	0x40021c00
 8001814:	40022000 	.word	0x40022000
 8001818:	40022400 	.word	0x40022400
 800181c:	40013c00 	.word	0x40013c00

08001820 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b086      	sub	sp, #24
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001828:	2300      	movs	r3, #0
 800182a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d101      	bne.n	8001836 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e29b      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	2b00      	cmp	r3, #0
 8001840:	f000 8087 	beq.w	8001952 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001844:	4b96      	ldr	r3, [pc, #600]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	f003 030c 	and.w	r3, r3, #12
 800184c:	2b04      	cmp	r3, #4
 800184e:	d00c      	beq.n	800186a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001850:	4b93      	ldr	r3, [pc, #588]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	f003 030c 	and.w	r3, r3, #12
 8001858:	2b08      	cmp	r3, #8
 800185a:	d112      	bne.n	8001882 <HAL_RCC_OscConfig+0x62>
 800185c:	4b90      	ldr	r3, [pc, #576]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001864:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001868:	d10b      	bne.n	8001882 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800186a:	4b8d      	ldr	r3, [pc, #564]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001872:	2b00      	cmp	r3, #0
 8001874:	d06c      	beq.n	8001950 <HAL_RCC_OscConfig+0x130>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d168      	bne.n	8001950 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e275      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800188a:	d106      	bne.n	800189a <HAL_RCC_OscConfig+0x7a>
 800188c:	4b84      	ldr	r3, [pc, #528]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a83      	ldr	r2, [pc, #524]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001892:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001896:	6013      	str	r3, [r2, #0]
 8001898:	e02e      	b.n	80018f8 <HAL_RCC_OscConfig+0xd8>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d10c      	bne.n	80018bc <HAL_RCC_OscConfig+0x9c>
 80018a2:	4b7f      	ldr	r3, [pc, #508]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a7e      	ldr	r2, [pc, #504]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018ac:	6013      	str	r3, [r2, #0]
 80018ae:	4b7c      	ldr	r3, [pc, #496]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a7b      	ldr	r2, [pc, #492]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018b8:	6013      	str	r3, [r2, #0]
 80018ba:	e01d      	b.n	80018f8 <HAL_RCC_OscConfig+0xd8>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018c4:	d10c      	bne.n	80018e0 <HAL_RCC_OscConfig+0xc0>
 80018c6:	4b76      	ldr	r3, [pc, #472]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a75      	ldr	r2, [pc, #468]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018d0:	6013      	str	r3, [r2, #0]
 80018d2:	4b73      	ldr	r3, [pc, #460]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a72      	ldr	r2, [pc, #456]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018dc:	6013      	str	r3, [r2, #0]
 80018de:	e00b      	b.n	80018f8 <HAL_RCC_OscConfig+0xd8>
 80018e0:	4b6f      	ldr	r3, [pc, #444]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a6e      	ldr	r2, [pc, #440]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018ea:	6013      	str	r3, [r2, #0]
 80018ec:	4b6c      	ldr	r3, [pc, #432]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a6b      	ldr	r2, [pc, #428]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d013      	beq.n	8001928 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001900:	f7ff fc32 	bl	8001168 <HAL_GetTick>
 8001904:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001906:	e008      	b.n	800191a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001908:	f7ff fc2e 	bl	8001168 <HAL_GetTick>
 800190c:	4602      	mov	r2, r0
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	2b64      	cmp	r3, #100	; 0x64
 8001914:	d901      	bls.n	800191a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	e229      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800191a:	4b61      	ldr	r3, [pc, #388]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d0f0      	beq.n	8001908 <HAL_RCC_OscConfig+0xe8>
 8001926:	e014      	b.n	8001952 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001928:	f7ff fc1e 	bl	8001168 <HAL_GetTick>
 800192c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800192e:	e008      	b.n	8001942 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001930:	f7ff fc1a 	bl	8001168 <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	2b64      	cmp	r3, #100	; 0x64
 800193c:	d901      	bls.n	8001942 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e215      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001942:	4b57      	ldr	r3, [pc, #348]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800194a:	2b00      	cmp	r3, #0
 800194c:	d1f0      	bne.n	8001930 <HAL_RCC_OscConfig+0x110>
 800194e:	e000      	b.n	8001952 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001950:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f003 0302 	and.w	r3, r3, #2
 800195a:	2b00      	cmp	r3, #0
 800195c:	d069      	beq.n	8001a32 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800195e:	4b50      	ldr	r3, [pc, #320]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	f003 030c 	and.w	r3, r3, #12
 8001966:	2b00      	cmp	r3, #0
 8001968:	d00b      	beq.n	8001982 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800196a:	4b4d      	ldr	r3, [pc, #308]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	f003 030c 	and.w	r3, r3, #12
 8001972:	2b08      	cmp	r3, #8
 8001974:	d11c      	bne.n	80019b0 <HAL_RCC_OscConfig+0x190>
 8001976:	4b4a      	ldr	r3, [pc, #296]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d116      	bne.n	80019b0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001982:	4b47      	ldr	r3, [pc, #284]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 0302 	and.w	r3, r3, #2
 800198a:	2b00      	cmp	r3, #0
 800198c:	d005      	beq.n	800199a <HAL_RCC_OscConfig+0x17a>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	2b01      	cmp	r3, #1
 8001994:	d001      	beq.n	800199a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e1e9      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800199a:	4b41      	ldr	r3, [pc, #260]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	691b      	ldr	r3, [r3, #16]
 80019a6:	00db      	lsls	r3, r3, #3
 80019a8:	493d      	ldr	r1, [pc, #244]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80019aa:	4313      	orrs	r3, r2
 80019ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019ae:	e040      	b.n	8001a32 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d023      	beq.n	8001a00 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019b8:	4b39      	ldr	r3, [pc, #228]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a38      	ldr	r2, [pc, #224]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80019be:	f043 0301 	orr.w	r3, r3, #1
 80019c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019c4:	f7ff fbd0 	bl	8001168 <HAL_GetTick>
 80019c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019ca:	e008      	b.n	80019de <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019cc:	f7ff fbcc 	bl	8001168 <HAL_GetTick>
 80019d0:	4602      	mov	r2, r0
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d901      	bls.n	80019de <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80019da:	2303      	movs	r3, #3
 80019dc:	e1c7      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019de:	4b30      	ldr	r3, [pc, #192]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0302 	and.w	r3, r3, #2
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d0f0      	beq.n	80019cc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ea:	4b2d      	ldr	r3, [pc, #180]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	691b      	ldr	r3, [r3, #16]
 80019f6:	00db      	lsls	r3, r3, #3
 80019f8:	4929      	ldr	r1, [pc, #164]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80019fa:	4313      	orrs	r3, r2
 80019fc:	600b      	str	r3, [r1, #0]
 80019fe:	e018      	b.n	8001a32 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a00:	4b27      	ldr	r3, [pc, #156]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a26      	ldr	r2, [pc, #152]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001a06:	f023 0301 	bic.w	r3, r3, #1
 8001a0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a0c:	f7ff fbac 	bl	8001168 <HAL_GetTick>
 8001a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a12:	e008      	b.n	8001a26 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a14:	f7ff fba8 	bl	8001168 <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d901      	bls.n	8001a26 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e1a3      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a26:	4b1e      	ldr	r3, [pc, #120]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0302 	and.w	r3, r3, #2
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d1f0      	bne.n	8001a14 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0308 	and.w	r3, r3, #8
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d038      	beq.n	8001ab0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	695b      	ldr	r3, [r3, #20]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d019      	beq.n	8001a7a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a46:	4b16      	ldr	r3, [pc, #88]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001a48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a4a:	4a15      	ldr	r2, [pc, #84]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001a4c:	f043 0301 	orr.w	r3, r3, #1
 8001a50:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a52:	f7ff fb89 	bl	8001168 <HAL_GetTick>
 8001a56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a58:	e008      	b.n	8001a6c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a5a:	f7ff fb85 	bl	8001168 <HAL_GetTick>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d901      	bls.n	8001a6c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e180      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a6c:	4b0c      	ldr	r3, [pc, #48]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001a6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a70:	f003 0302 	and.w	r3, r3, #2
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d0f0      	beq.n	8001a5a <HAL_RCC_OscConfig+0x23a>
 8001a78:	e01a      	b.n	8001ab0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a7a:	4b09      	ldr	r3, [pc, #36]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001a7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a7e:	4a08      	ldr	r2, [pc, #32]	; (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001a80:	f023 0301 	bic.w	r3, r3, #1
 8001a84:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a86:	f7ff fb6f 	bl	8001168 <HAL_GetTick>
 8001a8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a8c:	e00a      	b.n	8001aa4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a8e:	f7ff fb6b 	bl	8001168 <HAL_GetTick>
 8001a92:	4602      	mov	r2, r0
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	d903      	bls.n	8001aa4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	e166      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
 8001aa0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aa4:	4b92      	ldr	r3, [pc, #584]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001aa6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001aa8:	f003 0302 	and.w	r3, r3, #2
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d1ee      	bne.n	8001a8e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f003 0304 	and.w	r3, r3, #4
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	f000 80a4 	beq.w	8001c06 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001abe:	4b8c      	ldr	r3, [pc, #560]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d10d      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001aca:	4b89      	ldr	r3, [pc, #548]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ace:	4a88      	ldr	r2, [pc, #544]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001ad0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ad4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ad6:	4b86      	ldr	r3, [pc, #536]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ada:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ade:	60bb      	str	r3, [r7, #8]
 8001ae0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ae6:	4b83      	ldr	r3, [pc, #524]	; (8001cf4 <HAL_RCC_OscConfig+0x4d4>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d118      	bne.n	8001b24 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001af2:	4b80      	ldr	r3, [pc, #512]	; (8001cf4 <HAL_RCC_OscConfig+0x4d4>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a7f      	ldr	r2, [pc, #508]	; (8001cf4 <HAL_RCC_OscConfig+0x4d4>)
 8001af8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001afc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001afe:	f7ff fb33 	bl	8001168 <HAL_GetTick>
 8001b02:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b04:	e008      	b.n	8001b18 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b06:	f7ff fb2f 	bl	8001168 <HAL_GetTick>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	2b64      	cmp	r3, #100	; 0x64
 8001b12:	d901      	bls.n	8001b18 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001b14:	2303      	movs	r3, #3
 8001b16:	e12a      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b18:	4b76      	ldr	r3, [pc, #472]	; (8001cf4 <HAL_RCC_OscConfig+0x4d4>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d0f0      	beq.n	8001b06 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d106      	bne.n	8001b3a <HAL_RCC_OscConfig+0x31a>
 8001b2c:	4b70      	ldr	r3, [pc, #448]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b30:	4a6f      	ldr	r2, [pc, #444]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b32:	f043 0301 	orr.w	r3, r3, #1
 8001b36:	6713      	str	r3, [r2, #112]	; 0x70
 8001b38:	e02d      	b.n	8001b96 <HAL_RCC_OscConfig+0x376>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d10c      	bne.n	8001b5c <HAL_RCC_OscConfig+0x33c>
 8001b42:	4b6b      	ldr	r3, [pc, #428]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b46:	4a6a      	ldr	r2, [pc, #424]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b48:	f023 0301 	bic.w	r3, r3, #1
 8001b4c:	6713      	str	r3, [r2, #112]	; 0x70
 8001b4e:	4b68      	ldr	r3, [pc, #416]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b52:	4a67      	ldr	r2, [pc, #412]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b54:	f023 0304 	bic.w	r3, r3, #4
 8001b58:	6713      	str	r3, [r2, #112]	; 0x70
 8001b5a:	e01c      	b.n	8001b96 <HAL_RCC_OscConfig+0x376>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	2b05      	cmp	r3, #5
 8001b62:	d10c      	bne.n	8001b7e <HAL_RCC_OscConfig+0x35e>
 8001b64:	4b62      	ldr	r3, [pc, #392]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b68:	4a61      	ldr	r2, [pc, #388]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b6a:	f043 0304 	orr.w	r3, r3, #4
 8001b6e:	6713      	str	r3, [r2, #112]	; 0x70
 8001b70:	4b5f      	ldr	r3, [pc, #380]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b74:	4a5e      	ldr	r2, [pc, #376]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b76:	f043 0301 	orr.w	r3, r3, #1
 8001b7a:	6713      	str	r3, [r2, #112]	; 0x70
 8001b7c:	e00b      	b.n	8001b96 <HAL_RCC_OscConfig+0x376>
 8001b7e:	4b5c      	ldr	r3, [pc, #368]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b82:	4a5b      	ldr	r2, [pc, #364]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b84:	f023 0301 	bic.w	r3, r3, #1
 8001b88:	6713      	str	r3, [r2, #112]	; 0x70
 8001b8a:	4b59      	ldr	r3, [pc, #356]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b8e:	4a58      	ldr	r2, [pc, #352]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b90:	f023 0304 	bic.w	r3, r3, #4
 8001b94:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d015      	beq.n	8001bca <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b9e:	f7ff fae3 	bl	8001168 <HAL_GetTick>
 8001ba2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ba4:	e00a      	b.n	8001bbc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ba6:	f7ff fadf 	bl	8001168 <HAL_GetTick>
 8001baa:	4602      	mov	r2, r0
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d901      	bls.n	8001bbc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e0d8      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bbc:	4b4c      	ldr	r3, [pc, #304]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001bbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bc0:	f003 0302 	and.w	r3, r3, #2
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d0ee      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x386>
 8001bc8:	e014      	b.n	8001bf4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bca:	f7ff facd 	bl	8001168 <HAL_GetTick>
 8001bce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bd0:	e00a      	b.n	8001be8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bd2:	f7ff fac9 	bl	8001168 <HAL_GetTick>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d901      	bls.n	8001be8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001be4:	2303      	movs	r3, #3
 8001be6:	e0c2      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001be8:	4b41      	ldr	r3, [pc, #260]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001bea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bec:	f003 0302 	and.w	r3, r3, #2
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d1ee      	bne.n	8001bd2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001bf4:	7dfb      	ldrb	r3, [r7, #23]
 8001bf6:	2b01      	cmp	r3, #1
 8001bf8:	d105      	bne.n	8001c06 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bfa:	4b3d      	ldr	r3, [pc, #244]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfe:	4a3c      	ldr	r2, [pc, #240]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001c00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c04:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	699b      	ldr	r3, [r3, #24]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	f000 80ae 	beq.w	8001d6c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c10:	4b37      	ldr	r3, [pc, #220]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	f003 030c 	and.w	r3, r3, #12
 8001c18:	2b08      	cmp	r3, #8
 8001c1a:	d06d      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	2b02      	cmp	r3, #2
 8001c22:	d14b      	bne.n	8001cbc <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c24:	4b32      	ldr	r3, [pc, #200]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a31      	ldr	r2, [pc, #196]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001c2a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c30:	f7ff fa9a 	bl	8001168 <HAL_GetTick>
 8001c34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c36:	e008      	b.n	8001c4a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c38:	f7ff fa96 	bl	8001168 <HAL_GetTick>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d901      	bls.n	8001c4a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001c46:	2303      	movs	r3, #3
 8001c48:	e091      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c4a:	4b29      	ldr	r3, [pc, #164]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d1f0      	bne.n	8001c38 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	69da      	ldr	r2, [r3, #28]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6a1b      	ldr	r3, [r3, #32]
 8001c5e:	431a      	orrs	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c64:	019b      	lsls	r3, r3, #6
 8001c66:	431a      	orrs	r2, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c6c:	085b      	lsrs	r3, r3, #1
 8001c6e:	3b01      	subs	r3, #1
 8001c70:	041b      	lsls	r3, r3, #16
 8001c72:	431a      	orrs	r2, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c78:	061b      	lsls	r3, r3, #24
 8001c7a:	431a      	orrs	r2, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c80:	071b      	lsls	r3, r3, #28
 8001c82:	491b      	ldr	r1, [pc, #108]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001c84:	4313      	orrs	r3, r2
 8001c86:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c88:	4b19      	ldr	r3, [pc, #100]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a18      	ldr	r2, [pc, #96]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001c8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c94:	f7ff fa68 	bl	8001168 <HAL_GetTick>
 8001c98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c9a:	e008      	b.n	8001cae <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c9c:	f7ff fa64 	bl	8001168 <HAL_GetTick>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d901      	bls.n	8001cae <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	e05f      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cae:	4b10      	ldr	r3, [pc, #64]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d0f0      	beq.n	8001c9c <HAL_RCC_OscConfig+0x47c>
 8001cba:	e057      	b.n	8001d6c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cbc:	4b0c      	ldr	r3, [pc, #48]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a0b      	ldr	r2, [pc, #44]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001cc2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001cc6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cc8:	f7ff fa4e 	bl	8001168 <HAL_GetTick>
 8001ccc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cce:	e008      	b.n	8001ce2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cd0:	f7ff fa4a 	bl	8001168 <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	2b02      	cmp	r3, #2
 8001cdc:	d901      	bls.n	8001ce2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e045      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ce2:	4b03      	ldr	r3, [pc, #12]	; (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d1f0      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x4b0>
 8001cee:	e03d      	b.n	8001d6c <HAL_RCC_OscConfig+0x54c>
 8001cf0:	40023800 	.word	0x40023800
 8001cf4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001cf8:	4b1f      	ldr	r3, [pc, #124]	; (8001d78 <HAL_RCC_OscConfig+0x558>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	699b      	ldr	r3, [r3, #24]
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d030      	beq.n	8001d68 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d129      	bne.n	8001d68 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d122      	bne.n	8001d68 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d22:	68fa      	ldr	r2, [r7, #12]
 8001d24:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001d28:	4013      	ands	r3, r2
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001d2e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d119      	bne.n	8001d68 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d3e:	085b      	lsrs	r3, r3, #1
 8001d40:	3b01      	subs	r3, #1
 8001d42:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d10f      	bne.n	8001d68 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d52:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d107      	bne.n	8001d68 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d62:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d001      	beq.n	8001d6c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e000      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3718      	adds	r7, #24
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	40023800 	.word	0x40023800

08001d7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
 8001d84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001d86:	2300      	movs	r3, #0
 8001d88:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d101      	bne.n	8001d94 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e0d0      	b.n	8001f36 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d94:	4b6a      	ldr	r3, [pc, #424]	; (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 030f 	and.w	r3, r3, #15
 8001d9c:	683a      	ldr	r2, [r7, #0]
 8001d9e:	429a      	cmp	r2, r3
 8001da0:	d910      	bls.n	8001dc4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001da2:	4b67      	ldr	r3, [pc, #412]	; (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f023 020f 	bic.w	r2, r3, #15
 8001daa:	4965      	ldr	r1, [pc, #404]	; (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001db2:	4b63      	ldr	r3, [pc, #396]	; (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 030f 	and.w	r3, r3, #15
 8001dba:	683a      	ldr	r2, [r7, #0]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d001      	beq.n	8001dc4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e0b8      	b.n	8001f36 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0302 	and.w	r3, r3, #2
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d020      	beq.n	8001e12 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0304 	and.w	r3, r3, #4
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d005      	beq.n	8001de8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ddc:	4b59      	ldr	r3, [pc, #356]	; (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	4a58      	ldr	r2, [pc, #352]	; (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001de2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001de6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0308 	and.w	r3, r3, #8
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d005      	beq.n	8001e00 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001df4:	4b53      	ldr	r3, [pc, #332]	; (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	4a52      	ldr	r2, [pc, #328]	; (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001dfa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001dfe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e00:	4b50      	ldr	r3, [pc, #320]	; (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	494d      	ldr	r1, [pc, #308]	; (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 0301 	and.w	r3, r3, #1
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d040      	beq.n	8001ea0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d107      	bne.n	8001e36 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e26:	4b47      	ldr	r3, [pc, #284]	; (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d115      	bne.n	8001e5e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e07f      	b.n	8001f36 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d107      	bne.n	8001e4e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e3e:	4b41      	ldr	r3, [pc, #260]	; (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d109      	bne.n	8001e5e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e073      	b.n	8001f36 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e4e:	4b3d      	ldr	r3, [pc, #244]	; (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 0302 	and.w	r3, r3, #2
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d101      	bne.n	8001e5e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e06b      	b.n	8001f36 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e5e:	4b39      	ldr	r3, [pc, #228]	; (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	f023 0203 	bic.w	r2, r3, #3
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	4936      	ldr	r1, [pc, #216]	; (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e70:	f7ff f97a 	bl	8001168 <HAL_GetTick>
 8001e74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e76:	e00a      	b.n	8001e8e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e78:	f7ff f976 	bl	8001168 <HAL_GetTick>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d901      	bls.n	8001e8e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	e053      	b.n	8001f36 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e8e:	4b2d      	ldr	r3, [pc, #180]	; (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	f003 020c 	and.w	r2, r3, #12
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	009b      	lsls	r3, r3, #2
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d1eb      	bne.n	8001e78 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ea0:	4b27      	ldr	r3, [pc, #156]	; (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f003 030f 	and.w	r3, r3, #15
 8001ea8:	683a      	ldr	r2, [r7, #0]
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	d210      	bcs.n	8001ed0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eae:	4b24      	ldr	r3, [pc, #144]	; (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f023 020f 	bic.w	r2, r3, #15
 8001eb6:	4922      	ldr	r1, [pc, #136]	; (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ebe:	4b20      	ldr	r3, [pc, #128]	; (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 030f 	and.w	r3, r3, #15
 8001ec6:	683a      	ldr	r2, [r7, #0]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d001      	beq.n	8001ed0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e032      	b.n	8001f36 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 0304 	and.w	r3, r3, #4
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d008      	beq.n	8001eee <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001edc:	4b19      	ldr	r3, [pc, #100]	; (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	4916      	ldr	r1, [pc, #88]	; (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001eea:	4313      	orrs	r3, r2
 8001eec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0308 	and.w	r3, r3, #8
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d009      	beq.n	8001f0e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001efa:	4b12      	ldr	r3, [pc, #72]	; (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	691b      	ldr	r3, [r3, #16]
 8001f06:	00db      	lsls	r3, r3, #3
 8001f08:	490e      	ldr	r1, [pc, #56]	; (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f0e:	f000 f821 	bl	8001f54 <HAL_RCC_GetSysClockFreq>
 8001f12:	4602      	mov	r2, r0
 8001f14:	4b0b      	ldr	r3, [pc, #44]	; (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	091b      	lsrs	r3, r3, #4
 8001f1a:	f003 030f 	and.w	r3, r3, #15
 8001f1e:	490a      	ldr	r1, [pc, #40]	; (8001f48 <HAL_RCC_ClockConfig+0x1cc>)
 8001f20:	5ccb      	ldrb	r3, [r1, r3]
 8001f22:	fa22 f303 	lsr.w	r3, r2, r3
 8001f26:	4a09      	ldr	r2, [pc, #36]	; (8001f4c <HAL_RCC_ClockConfig+0x1d0>)
 8001f28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f2a:	4b09      	ldr	r3, [pc, #36]	; (8001f50 <HAL_RCC_ClockConfig+0x1d4>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f7ff f8d6 	bl	80010e0 <HAL_InitTick>

  return HAL_OK;
 8001f34:	2300      	movs	r3, #0
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3710      	adds	r7, #16
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	40023c00 	.word	0x40023c00
 8001f44:	40023800 	.word	0x40023800
 8001f48:	08005aa4 	.word	0x08005aa4
 8001f4c:	20000024 	.word	0x20000024
 8001f50:	20000028 	.word	0x20000028

08001f54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f58:	b090      	sub	sp, #64	; 0x40
 8001f5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	637b      	str	r3, [r7, #52]	; 0x34
 8001f60:	2300      	movs	r3, #0
 8001f62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f64:	2300      	movs	r3, #0
 8001f66:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f6c:	4b59      	ldr	r3, [pc, #356]	; (80020d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	f003 030c 	and.w	r3, r3, #12
 8001f74:	2b08      	cmp	r3, #8
 8001f76:	d00d      	beq.n	8001f94 <HAL_RCC_GetSysClockFreq+0x40>
 8001f78:	2b08      	cmp	r3, #8
 8001f7a:	f200 80a1 	bhi.w	80020c0 <HAL_RCC_GetSysClockFreq+0x16c>
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d002      	beq.n	8001f88 <HAL_RCC_GetSysClockFreq+0x34>
 8001f82:	2b04      	cmp	r3, #4
 8001f84:	d003      	beq.n	8001f8e <HAL_RCC_GetSysClockFreq+0x3a>
 8001f86:	e09b      	b.n	80020c0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f88:	4b53      	ldr	r3, [pc, #332]	; (80020d8 <HAL_RCC_GetSysClockFreq+0x184>)
 8001f8a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001f8c:	e09b      	b.n	80020c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f8e:	4b53      	ldr	r3, [pc, #332]	; (80020dc <HAL_RCC_GetSysClockFreq+0x188>)
 8001f90:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001f92:	e098      	b.n	80020c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f94:	4b4f      	ldr	r3, [pc, #316]	; (80020d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f9c:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001f9e:	4b4d      	ldr	r3, [pc, #308]	; (80020d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d028      	beq.n	8001ffc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001faa:	4b4a      	ldr	r3, [pc, #296]	; (80020d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	099b      	lsrs	r3, r3, #6
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	623b      	str	r3, [r7, #32]
 8001fb4:	627a      	str	r2, [r7, #36]	; 0x24
 8001fb6:	6a3b      	ldr	r3, [r7, #32]
 8001fb8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	4b47      	ldr	r3, [pc, #284]	; (80020dc <HAL_RCC_GetSysClockFreq+0x188>)
 8001fc0:	fb03 f201 	mul.w	r2, r3, r1
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	fb00 f303 	mul.w	r3, r0, r3
 8001fca:	4413      	add	r3, r2
 8001fcc:	4a43      	ldr	r2, [pc, #268]	; (80020dc <HAL_RCC_GetSysClockFreq+0x188>)
 8001fce:	fba0 1202 	umull	r1, r2, r0, r2
 8001fd2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001fd4:	460a      	mov	r2, r1
 8001fd6:	62ba      	str	r2, [r7, #40]	; 0x28
 8001fd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001fda:	4413      	add	r3, r2
 8001fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001fde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	61bb      	str	r3, [r7, #24]
 8001fe4:	61fa      	str	r2, [r7, #28]
 8001fe6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001fea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001fee:	f7fe f977 	bl	80002e0 <__aeabi_uldivmod>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ffa:	e053      	b.n	80020a4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ffc:	4b35      	ldr	r3, [pc, #212]	; (80020d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	099b      	lsrs	r3, r3, #6
 8002002:	2200      	movs	r2, #0
 8002004:	613b      	str	r3, [r7, #16]
 8002006:	617a      	str	r2, [r7, #20]
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800200e:	f04f 0b00 	mov.w	fp, #0
 8002012:	4652      	mov	r2, sl
 8002014:	465b      	mov	r3, fp
 8002016:	f04f 0000 	mov.w	r0, #0
 800201a:	f04f 0100 	mov.w	r1, #0
 800201e:	0159      	lsls	r1, r3, #5
 8002020:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002024:	0150      	lsls	r0, r2, #5
 8002026:	4602      	mov	r2, r0
 8002028:	460b      	mov	r3, r1
 800202a:	ebb2 080a 	subs.w	r8, r2, sl
 800202e:	eb63 090b 	sbc.w	r9, r3, fp
 8002032:	f04f 0200 	mov.w	r2, #0
 8002036:	f04f 0300 	mov.w	r3, #0
 800203a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800203e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002042:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002046:	ebb2 0408 	subs.w	r4, r2, r8
 800204a:	eb63 0509 	sbc.w	r5, r3, r9
 800204e:	f04f 0200 	mov.w	r2, #0
 8002052:	f04f 0300 	mov.w	r3, #0
 8002056:	00eb      	lsls	r3, r5, #3
 8002058:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800205c:	00e2      	lsls	r2, r4, #3
 800205e:	4614      	mov	r4, r2
 8002060:	461d      	mov	r5, r3
 8002062:	eb14 030a 	adds.w	r3, r4, sl
 8002066:	603b      	str	r3, [r7, #0]
 8002068:	eb45 030b 	adc.w	r3, r5, fp
 800206c:	607b      	str	r3, [r7, #4]
 800206e:	f04f 0200 	mov.w	r2, #0
 8002072:	f04f 0300 	mov.w	r3, #0
 8002076:	e9d7 4500 	ldrd	r4, r5, [r7]
 800207a:	4629      	mov	r1, r5
 800207c:	028b      	lsls	r3, r1, #10
 800207e:	4621      	mov	r1, r4
 8002080:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002084:	4621      	mov	r1, r4
 8002086:	028a      	lsls	r2, r1, #10
 8002088:	4610      	mov	r0, r2
 800208a:	4619      	mov	r1, r3
 800208c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800208e:	2200      	movs	r2, #0
 8002090:	60bb      	str	r3, [r7, #8]
 8002092:	60fa      	str	r2, [r7, #12]
 8002094:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002098:	f7fe f922 	bl	80002e0 <__aeabi_uldivmod>
 800209c:	4602      	mov	r2, r0
 800209e:	460b      	mov	r3, r1
 80020a0:	4613      	mov	r3, r2
 80020a2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80020a4:	4b0b      	ldr	r3, [pc, #44]	; (80020d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	0c1b      	lsrs	r3, r3, #16
 80020aa:	f003 0303 	and.w	r3, r3, #3
 80020ae:	3301      	adds	r3, #1
 80020b0:	005b      	lsls	r3, r3, #1
 80020b2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 80020b4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80020b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80020bc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80020be:	e002      	b.n	80020c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80020c0:	4b05      	ldr	r3, [pc, #20]	; (80020d8 <HAL_RCC_GetSysClockFreq+0x184>)
 80020c2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80020c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3740      	adds	r7, #64	; 0x40
 80020cc:	46bd      	mov	sp, r7
 80020ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80020d2:	bf00      	nop
 80020d4:	40023800 	.word	0x40023800
 80020d8:	00f42400 	.word	0x00f42400
 80020dc:	017d7840 	.word	0x017d7840

080020e0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020e4:	4b03      	ldr	r3, [pc, #12]	; (80020f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80020e6:	681b      	ldr	r3, [r3, #0]
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	20000024 	.word	0x20000024

080020f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80020fc:	f7ff fff0 	bl	80020e0 <HAL_RCC_GetHCLKFreq>
 8002100:	4602      	mov	r2, r0
 8002102:	4b05      	ldr	r3, [pc, #20]	; (8002118 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	0a9b      	lsrs	r3, r3, #10
 8002108:	f003 0307 	and.w	r3, r3, #7
 800210c:	4903      	ldr	r1, [pc, #12]	; (800211c <HAL_RCC_GetPCLK1Freq+0x24>)
 800210e:	5ccb      	ldrb	r3, [r1, r3]
 8002110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002114:	4618      	mov	r0, r3
 8002116:	bd80      	pop	{r7, pc}
 8002118:	40023800 	.word	0x40023800
 800211c:	08005ab4 	.word	0x08005ab4

08002120 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002124:	f7ff ffdc 	bl	80020e0 <HAL_RCC_GetHCLKFreq>
 8002128:	4602      	mov	r2, r0
 800212a:	4b05      	ldr	r3, [pc, #20]	; (8002140 <HAL_RCC_GetPCLK2Freq+0x20>)
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	0b5b      	lsrs	r3, r3, #13
 8002130:	f003 0307 	and.w	r3, r3, #7
 8002134:	4903      	ldr	r1, [pc, #12]	; (8002144 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002136:	5ccb      	ldrb	r3, [r1, r3]
 8002138:	fa22 f303 	lsr.w	r3, r2, r3
}
 800213c:	4618      	mov	r0, r3
 800213e:	bd80      	pop	{r7, pc}
 8002140:	40023800 	.word	0x40023800
 8002144:	08005ab4 	.word	0x08005ab4

08002148 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b088      	sub	sp, #32
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002150:	2300      	movs	r3, #0
 8002152:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002154:	2300      	movs	r3, #0
 8002156:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002158:	2300      	movs	r3, #0
 800215a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800215c:	2300      	movs	r3, #0
 800215e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002160:	2300      	movs	r3, #0
 8002162:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 0301 	and.w	r3, r3, #1
 800216c:	2b00      	cmp	r3, #0
 800216e:	d012      	beq.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002170:	4b69      	ldr	r3, [pc, #420]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	4a68      	ldr	r2, [pc, #416]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002176:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800217a:	6093      	str	r3, [r2, #8]
 800217c:	4b66      	ldr	r3, [pc, #408]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800217e:	689a      	ldr	r2, [r3, #8]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002184:	4964      	ldr	r1, [pc, #400]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002186:	4313      	orrs	r3, r2
 8002188:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800218e:	2b00      	cmp	r3, #0
 8002190:	d101      	bne.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002192:	2301      	movs	r3, #1
 8002194:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d017      	beq.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80021a2:	4b5d      	ldr	r3, [pc, #372]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80021a8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021b0:	4959      	ldr	r1, [pc, #356]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80021c0:	d101      	bne.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80021c2:	2301      	movs	r3, #1
 80021c4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d101      	bne.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80021ce:	2301      	movs	r3, #1
 80021d0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d017      	beq.n	800220e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80021de:	4b4e      	ldr	r3, [pc, #312]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80021e4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ec:	494a      	ldr	r1, [pc, #296]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021ee:	4313      	orrs	r3, r2
 80021f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80021fc:	d101      	bne.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80021fe:	2301      	movs	r3, #1
 8002200:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002206:	2b00      	cmp	r3, #0
 8002208:	d101      	bne.n	800220e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800220a:	2301      	movs	r3, #1
 800220c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800221a:	2301      	movs	r3, #1
 800221c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 0320 	and.w	r3, r3, #32
 8002226:	2b00      	cmp	r3, #0
 8002228:	f000 808b 	beq.w	8002342 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800222c:	4b3a      	ldr	r3, [pc, #232]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800222e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002230:	4a39      	ldr	r2, [pc, #228]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002232:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002236:	6413      	str	r3, [r2, #64]	; 0x40
 8002238:	4b37      	ldr	r3, [pc, #220]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800223a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002240:	60bb      	str	r3, [r7, #8]
 8002242:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002244:	4b35      	ldr	r3, [pc, #212]	; (800231c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a34      	ldr	r2, [pc, #208]	; (800231c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800224a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800224e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002250:	f7fe ff8a 	bl	8001168 <HAL_GetTick>
 8002254:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002256:	e008      	b.n	800226a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002258:	f7fe ff86 	bl	8001168 <HAL_GetTick>
 800225c:	4602      	mov	r2, r0
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	2b64      	cmp	r3, #100	; 0x64
 8002264:	d901      	bls.n	800226a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002266:	2303      	movs	r3, #3
 8002268:	e38f      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800226a:	4b2c      	ldr	r3, [pc, #176]	; (800231c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002272:	2b00      	cmp	r3, #0
 8002274:	d0f0      	beq.n	8002258 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002276:	4b28      	ldr	r3, [pc, #160]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002278:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800227a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800227e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d035      	beq.n	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800228e:	693a      	ldr	r2, [r7, #16]
 8002290:	429a      	cmp	r2, r3
 8002292:	d02e      	beq.n	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002294:	4b20      	ldr	r3, [pc, #128]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002296:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002298:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800229c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800229e:	4b1e      	ldr	r3, [pc, #120]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022a2:	4a1d      	ldr	r2, [pc, #116]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022a8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80022aa:	4b1b      	ldr	r3, [pc, #108]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022ae:	4a1a      	ldr	r2, [pc, #104]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022b4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80022b6:	4a18      	ldr	r2, [pc, #96]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80022bc:	4b16      	ldr	r3, [pc, #88]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022c0:	f003 0301 	and.w	r3, r3, #1
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d114      	bne.n	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c8:	f7fe ff4e 	bl	8001168 <HAL_GetTick>
 80022cc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022ce:	e00a      	b.n	80022e6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022d0:	f7fe ff4a 	bl	8001168 <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	f241 3288 	movw	r2, #5000	; 0x1388
 80022de:	4293      	cmp	r3, r2
 80022e0:	d901      	bls.n	80022e6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e351      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022e6:	4b0c      	ldr	r3, [pc, #48]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022ea:	f003 0302 	and.w	r3, r3, #2
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d0ee      	beq.n	80022d0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80022fe:	d111      	bne.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002300:	4b05      	ldr	r3, [pc, #20]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800230c:	4b04      	ldr	r3, [pc, #16]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800230e:	400b      	ands	r3, r1
 8002310:	4901      	ldr	r1, [pc, #4]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002312:	4313      	orrs	r3, r2
 8002314:	608b      	str	r3, [r1, #8]
 8002316:	e00b      	b.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002318:	40023800 	.word	0x40023800
 800231c:	40007000 	.word	0x40007000
 8002320:	0ffffcff 	.word	0x0ffffcff
 8002324:	4bac      	ldr	r3, [pc, #688]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	4aab      	ldr	r2, [pc, #684]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800232a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800232e:	6093      	str	r3, [r2, #8]
 8002330:	4ba9      	ldr	r3, [pc, #676]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002332:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002338:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800233c:	49a6      	ldr	r1, [pc, #664]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800233e:	4313      	orrs	r3, r2
 8002340:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 0310 	and.w	r3, r3, #16
 800234a:	2b00      	cmp	r3, #0
 800234c:	d010      	beq.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800234e:	4ba2      	ldr	r3, [pc, #648]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002350:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002354:	4aa0      	ldr	r2, [pc, #640]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002356:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800235a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800235e:	4b9e      	ldr	r3, [pc, #632]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002360:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002368:	499b      	ldr	r1, [pc, #620]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800236a:	4313      	orrs	r3, r2
 800236c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002378:	2b00      	cmp	r3, #0
 800237a:	d00a      	beq.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800237c:	4b96      	ldr	r3, [pc, #600]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800237e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002382:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800238a:	4993      	ldr	r1, [pc, #588]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800238c:	4313      	orrs	r3, r2
 800238e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d00a      	beq.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800239e:	4b8e      	ldr	r3, [pc, #568]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023a4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80023ac:	498a      	ldr	r1, [pc, #552]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023ae:	4313      	orrs	r3, r2
 80023b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d00a      	beq.n	80023d6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80023c0:	4b85      	ldr	r3, [pc, #532]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023c6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80023ce:	4982      	ldr	r1, [pc, #520]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023d0:	4313      	orrs	r3, r2
 80023d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d00a      	beq.n	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80023e2:	4b7d      	ldr	r3, [pc, #500]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023e8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023f0:	4979      	ldr	r1, [pc, #484]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023f2:	4313      	orrs	r3, r2
 80023f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002400:	2b00      	cmp	r3, #0
 8002402:	d00a      	beq.n	800241a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002404:	4b74      	ldr	r3, [pc, #464]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002406:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800240a:	f023 0203 	bic.w	r2, r3, #3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002412:	4971      	ldr	r1, [pc, #452]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002414:	4313      	orrs	r3, r2
 8002416:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002422:	2b00      	cmp	r3, #0
 8002424:	d00a      	beq.n	800243c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002426:	4b6c      	ldr	r3, [pc, #432]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002428:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800242c:	f023 020c 	bic.w	r2, r3, #12
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002434:	4968      	ldr	r1, [pc, #416]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002436:	4313      	orrs	r3, r2
 8002438:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002444:	2b00      	cmp	r3, #0
 8002446:	d00a      	beq.n	800245e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002448:	4b63      	ldr	r3, [pc, #396]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800244a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800244e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002456:	4960      	ldr	r1, [pc, #384]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002458:	4313      	orrs	r3, r2
 800245a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002466:	2b00      	cmp	r3, #0
 8002468:	d00a      	beq.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800246a:	4b5b      	ldr	r3, [pc, #364]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800246c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002470:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002478:	4957      	ldr	r1, [pc, #348]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800247a:	4313      	orrs	r3, r2
 800247c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002488:	2b00      	cmp	r3, #0
 800248a:	d00a      	beq.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800248c:	4b52      	ldr	r3, [pc, #328]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800248e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002492:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800249a:	494f      	ldr	r1, [pc, #316]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800249c:	4313      	orrs	r3, r2
 800249e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d00a      	beq.n	80024c4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80024ae:	4b4a      	ldr	r3, [pc, #296]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024b4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024bc:	4946      	ldr	r1, [pc, #280]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024be:	4313      	orrs	r3, r2
 80024c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d00a      	beq.n	80024e6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80024d0:	4b41      	ldr	r3, [pc, #260]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024d6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024de:	493e      	ldr	r1, [pc, #248]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024e0:	4313      	orrs	r3, r2
 80024e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d00a      	beq.n	8002508 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80024f2:	4b39      	ldr	r3, [pc, #228]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024f8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002500:	4935      	ldr	r1, [pc, #212]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002502:	4313      	orrs	r3, r2
 8002504:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d00a      	beq.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002514:	4b30      	ldr	r3, [pc, #192]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002516:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800251a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002522:	492d      	ldr	r1, [pc, #180]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002524:	4313      	orrs	r3, r2
 8002526:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d011      	beq.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002536:	4b28      	ldr	r3, [pc, #160]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002538:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800253c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002544:	4924      	ldr	r1, [pc, #144]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002546:	4313      	orrs	r3, r2
 8002548:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002550:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002554:	d101      	bne.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002556:	2301      	movs	r3, #1
 8002558:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0308 	and.w	r3, r3, #8
 8002562:	2b00      	cmp	r3, #0
 8002564:	d001      	beq.n	800256a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002566:	2301      	movs	r3, #1
 8002568:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d00a      	beq.n	800258c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002576:	4b18      	ldr	r3, [pc, #96]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002578:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800257c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002584:	4914      	ldr	r1, [pc, #80]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002586:	4313      	orrs	r3, r2
 8002588:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d00b      	beq.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002598:	4b0f      	ldr	r3, [pc, #60]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800259a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800259e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025a8:	490b      	ldr	r1, [pc, #44]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d00f      	beq.n	80025dc <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80025bc:	4b06      	ldr	r3, [pc, #24]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025c2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80025cc:	4902      	ldr	r1, [pc, #8]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025ce:	4313      	orrs	r3, r2
 80025d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80025d4:	e002      	b.n	80025dc <HAL_RCCEx_PeriphCLKConfig+0x494>
 80025d6:	bf00      	nop
 80025d8:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d00b      	beq.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80025e8:	4b8a      	ldr	r3, [pc, #552]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80025ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80025ee:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025f8:	4986      	ldr	r1, [pc, #536]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80025fa:	4313      	orrs	r3, r2
 80025fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002608:	2b00      	cmp	r3, #0
 800260a:	d00b      	beq.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800260c:	4b81      	ldr	r3, [pc, #516]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800260e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002612:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800261c:	497d      	ldr	r1, [pc, #500]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800261e:	4313      	orrs	r3, r2
 8002620:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002624:	69fb      	ldr	r3, [r7, #28]
 8002626:	2b01      	cmp	r3, #1
 8002628:	d006      	beq.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002632:	2b00      	cmp	r3, #0
 8002634:	f000 80d6 	beq.w	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002638:	4b76      	ldr	r3, [pc, #472]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a75      	ldr	r2, [pc, #468]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800263e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002642:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002644:	f7fe fd90 	bl	8001168 <HAL_GetTick>
 8002648:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800264a:	e008      	b.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800264c:	f7fe fd8c 	bl	8001168 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b64      	cmp	r3, #100	; 0x64
 8002658:	d901      	bls.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e195      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800265e:	4b6d      	ldr	r3, [pc, #436]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1f0      	bne.n	800264c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	2b00      	cmp	r3, #0
 8002674:	d021      	beq.n	80026ba <HAL_RCCEx_PeriphCLKConfig+0x572>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800267a:	2b00      	cmp	r3, #0
 800267c:	d11d      	bne.n	80026ba <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800267e:	4b65      	ldr	r3, [pc, #404]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002680:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002684:	0c1b      	lsrs	r3, r3, #16
 8002686:	f003 0303 	and.w	r3, r3, #3
 800268a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800268c:	4b61      	ldr	r3, [pc, #388]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800268e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002692:	0e1b      	lsrs	r3, r3, #24
 8002694:	f003 030f 	and.w	r3, r3, #15
 8002698:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	019a      	lsls	r2, r3, #6
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	041b      	lsls	r3, r3, #16
 80026a4:	431a      	orrs	r2, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	061b      	lsls	r3, r3, #24
 80026aa:	431a      	orrs	r2, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	071b      	lsls	r3, r3, #28
 80026b2:	4958      	ldr	r1, [pc, #352]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80026b4:	4313      	orrs	r3, r2
 80026b6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d004      	beq.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80026ce:	d00a      	beq.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d02e      	beq.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80026e4:	d129      	bne.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80026e6:	4b4b      	ldr	r3, [pc, #300]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80026e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80026ec:	0c1b      	lsrs	r3, r3, #16
 80026ee:	f003 0303 	and.w	r3, r3, #3
 80026f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80026f4:	4b47      	ldr	r3, [pc, #284]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80026f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80026fa:	0f1b      	lsrs	r3, r3, #28
 80026fc:	f003 0307 	and.w	r3, r3, #7
 8002700:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	019a      	lsls	r2, r3, #6
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	041b      	lsls	r3, r3, #16
 800270c:	431a      	orrs	r2, r3
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	061b      	lsls	r3, r3, #24
 8002714:	431a      	orrs	r2, r3
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	071b      	lsls	r3, r3, #28
 800271a:	493e      	ldr	r1, [pc, #248]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800271c:	4313      	orrs	r3, r2
 800271e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002722:	4b3c      	ldr	r3, [pc, #240]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002724:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002728:	f023 021f 	bic.w	r2, r3, #31
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002730:	3b01      	subs	r3, #1
 8002732:	4938      	ldr	r1, [pc, #224]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002734:	4313      	orrs	r3, r2
 8002736:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d01d      	beq.n	8002782 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002746:	4b33      	ldr	r3, [pc, #204]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002748:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800274c:	0e1b      	lsrs	r3, r3, #24
 800274e:	f003 030f 	and.w	r3, r3, #15
 8002752:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002754:	4b2f      	ldr	r3, [pc, #188]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002756:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800275a:	0f1b      	lsrs	r3, r3, #28
 800275c:	f003 0307 	and.w	r3, r3, #7
 8002760:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	019a      	lsls	r2, r3, #6
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	691b      	ldr	r3, [r3, #16]
 800276c:	041b      	lsls	r3, r3, #16
 800276e:	431a      	orrs	r2, r3
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	061b      	lsls	r3, r3, #24
 8002774:	431a      	orrs	r2, r3
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	071b      	lsls	r3, r3, #28
 800277a:	4926      	ldr	r1, [pc, #152]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800277c:	4313      	orrs	r3, r2
 800277e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d011      	beq.n	80027b2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	019a      	lsls	r2, r3, #6
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	691b      	ldr	r3, [r3, #16]
 8002798:	041b      	lsls	r3, r3, #16
 800279a:	431a      	orrs	r2, r3
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	061b      	lsls	r3, r3, #24
 80027a2:	431a      	orrs	r2, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	071b      	lsls	r3, r3, #28
 80027aa:	491a      	ldr	r1, [pc, #104]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027ac:	4313      	orrs	r3, r2
 80027ae:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80027b2:	4b18      	ldr	r3, [pc, #96]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a17      	ldr	r2, [pc, #92]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027b8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80027bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027be:	f7fe fcd3 	bl	8001168 <HAL_GetTick>
 80027c2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80027c4:	e008      	b.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80027c6:	f7fe fccf 	bl	8001168 <HAL_GetTick>
 80027ca:	4602      	mov	r2, r0
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	1ad3      	subs	r3, r2, r3
 80027d0:	2b64      	cmp	r3, #100	; 0x64
 80027d2:	d901      	bls.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80027d4:	2303      	movs	r3, #3
 80027d6:	e0d8      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80027d8:	4b0e      	ldr	r3, [pc, #56]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d0f0      	beq.n	80027c6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80027e4:	69bb      	ldr	r3, [r7, #24]
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	f040 80ce 	bne.w	8002988 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80027ec:	4b09      	ldr	r3, [pc, #36]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a08      	ldr	r2, [pc, #32]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027f8:	f7fe fcb6 	bl	8001168 <HAL_GetTick>
 80027fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80027fe:	e00b      	b.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002800:	f7fe fcb2 	bl	8001168 <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	2b64      	cmp	r3, #100	; 0x64
 800280c:	d904      	bls.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e0bb      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002812:	bf00      	nop
 8002814:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002818:	4b5e      	ldr	r3, [pc, #376]	; (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002820:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002824:	d0ec      	beq.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800282e:	2b00      	cmp	r3, #0
 8002830:	d003      	beq.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002836:	2b00      	cmp	r3, #0
 8002838:	d009      	beq.n	800284e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002842:	2b00      	cmp	r3, #0
 8002844:	d02e      	beq.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284a:	2b00      	cmp	r3, #0
 800284c:	d12a      	bne.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800284e:	4b51      	ldr	r3, [pc, #324]	; (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002850:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002854:	0c1b      	lsrs	r3, r3, #16
 8002856:	f003 0303 	and.w	r3, r3, #3
 800285a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800285c:	4b4d      	ldr	r3, [pc, #308]	; (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800285e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002862:	0f1b      	lsrs	r3, r3, #28
 8002864:	f003 0307 	and.w	r3, r3, #7
 8002868:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	695b      	ldr	r3, [r3, #20]
 800286e:	019a      	lsls	r2, r3, #6
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	041b      	lsls	r3, r3, #16
 8002874:	431a      	orrs	r2, r3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	699b      	ldr	r3, [r3, #24]
 800287a:	061b      	lsls	r3, r3, #24
 800287c:	431a      	orrs	r2, r3
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	071b      	lsls	r3, r3, #28
 8002882:	4944      	ldr	r1, [pc, #272]	; (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002884:	4313      	orrs	r3, r2
 8002886:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800288a:	4b42      	ldr	r3, [pc, #264]	; (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800288c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002890:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002898:	3b01      	subs	r3, #1
 800289a:	021b      	lsls	r3, r3, #8
 800289c:	493d      	ldr	r1, [pc, #244]	; (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800289e:	4313      	orrs	r3, r2
 80028a0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d022      	beq.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80028b4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80028b8:	d11d      	bne.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80028ba:	4b36      	ldr	r3, [pc, #216]	; (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80028bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028c0:	0e1b      	lsrs	r3, r3, #24
 80028c2:	f003 030f 	and.w	r3, r3, #15
 80028c6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80028c8:	4b32      	ldr	r3, [pc, #200]	; (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80028ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028ce:	0f1b      	lsrs	r3, r3, #28
 80028d0:	f003 0307 	and.w	r3, r3, #7
 80028d4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	695b      	ldr	r3, [r3, #20]
 80028da:	019a      	lsls	r2, r3, #6
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a1b      	ldr	r3, [r3, #32]
 80028e0:	041b      	lsls	r3, r3, #16
 80028e2:	431a      	orrs	r2, r3
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	061b      	lsls	r3, r3, #24
 80028e8:	431a      	orrs	r2, r3
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	071b      	lsls	r3, r3, #28
 80028ee:	4929      	ldr	r1, [pc, #164]	; (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80028f0:	4313      	orrs	r3, r2
 80028f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0308 	and.w	r3, r3, #8
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d028      	beq.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002902:	4b24      	ldr	r3, [pc, #144]	; (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002904:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002908:	0e1b      	lsrs	r3, r3, #24
 800290a:	f003 030f 	and.w	r3, r3, #15
 800290e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002910:	4b20      	ldr	r3, [pc, #128]	; (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002912:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002916:	0c1b      	lsrs	r3, r3, #16
 8002918:	f003 0303 	and.w	r3, r3, #3
 800291c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	019a      	lsls	r2, r3, #6
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	041b      	lsls	r3, r3, #16
 8002928:	431a      	orrs	r2, r3
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	061b      	lsls	r3, r3, #24
 800292e:	431a      	orrs	r2, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	69db      	ldr	r3, [r3, #28]
 8002934:	071b      	lsls	r3, r3, #28
 8002936:	4917      	ldr	r1, [pc, #92]	; (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002938:	4313      	orrs	r3, r2
 800293a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800293e:	4b15      	ldr	r3, [pc, #84]	; (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002940:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002944:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800294c:	4911      	ldr	r1, [pc, #68]	; (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800294e:	4313      	orrs	r3, r2
 8002950:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002954:	4b0f      	ldr	r3, [pc, #60]	; (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a0e      	ldr	r2, [pc, #56]	; (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800295a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800295e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002960:	f7fe fc02 	bl	8001168 <HAL_GetTick>
 8002964:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002966:	e008      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002968:	f7fe fbfe 	bl	8001168 <HAL_GetTick>
 800296c:	4602      	mov	r2, r0
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	2b64      	cmp	r3, #100	; 0x64
 8002974:	d901      	bls.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002976:	2303      	movs	r3, #3
 8002978:	e007      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800297a:	4b06      	ldr	r3, [pc, #24]	; (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002982:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002986:	d1ef      	bne.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8002988:	2300      	movs	r3, #0
}
 800298a:	4618      	mov	r0, r3
 800298c:	3720      	adds	r7, #32
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	40023800 	.word	0x40023800

08002998 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d101      	bne.n	80029aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e09d      	b.n	8002ae6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d108      	bne.n	80029c4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80029ba:	d009      	beq.n	80029d0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	61da      	str	r2, [r3, #28]
 80029c2:	e005      	b.n	80029d0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2200      	movs	r2, #0
 80029ce:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2200      	movs	r2, #0
 80029d4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d106      	bne.n	80029f0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2200      	movs	r2, #0
 80029e6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f7fe f954 	bl	8000c98 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2202      	movs	r2, #2
 80029f4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a06:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002a10:	d902      	bls.n	8002a18 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002a12:	2300      	movs	r3, #0
 8002a14:	60fb      	str	r3, [r7, #12]
 8002a16:	e002      	b.n	8002a1e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002a18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a1c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	68db      	ldr	r3, [r3, #12]
 8002a22:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002a26:	d007      	beq.n	8002a38 <HAL_SPI_Init+0xa0>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002a30:	d002      	beq.n	8002a38 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002a48:	431a      	orrs	r2, r3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	691b      	ldr	r3, [r3, #16]
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	431a      	orrs	r2, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	695b      	ldr	r3, [r3, #20]
 8002a58:	f003 0301 	and.w	r3, r3, #1
 8002a5c:	431a      	orrs	r2, r3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a66:	431a      	orrs	r2, r3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	69db      	ldr	r3, [r3, #28]
 8002a6c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002a70:	431a      	orrs	r2, r3
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a1b      	ldr	r3, [r3, #32]
 8002a76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a7a:	ea42 0103 	orr.w	r1, r2, r3
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a82:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	430a      	orrs	r2, r1
 8002a8c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	699b      	ldr	r3, [r3, #24]
 8002a92:	0c1b      	lsrs	r3, r3, #16
 8002a94:	f003 0204 	and.w	r2, r3, #4
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9c:	f003 0310 	and.w	r3, r3, #16
 8002aa0:	431a      	orrs	r2, r3
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002aa6:	f003 0308 	and.w	r3, r3, #8
 8002aaa:	431a      	orrs	r2, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002ab4:	ea42 0103 	orr.w	r1, r2, r3
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	69da      	ldr	r2, [r3, #28]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ad4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002ae4:	2300      	movs	r3, #0
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
	...

08002af0 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b087      	sub	sp, #28
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	60b9      	str	r1, [r7, #8]
 8002afa:	4613      	mov	r3, r2
 8002afc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002afe:	2300      	movs	r3, #0
 8002b00:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d101      	bne.n	8002b10 <HAL_SPI_Transmit_IT+0x20>
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	e072      	b.n	8002bf6 <HAL_SPI_Transmit_IT+0x106>
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2201      	movs	r2, #1
 8002b14:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if ((pData == NULL) || (Size == 0U))
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d002      	beq.n	8002b24 <HAL_SPI_Transmit_IT+0x34>
 8002b1e:	88fb      	ldrh	r3, [r7, #6]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d102      	bne.n	8002b2a <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002b28:	e060      	b.n	8002bec <HAL_SPI_Transmit_IT+0xfc>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d002      	beq.n	8002b3c <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 8002b36:	2302      	movs	r3, #2
 8002b38:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002b3a:	e057      	b.n	8002bec <HAL_SPI_Transmit_IT+0xfc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2203      	movs	r2, #3
 8002b40:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2200      	movs	r2, #0
 8002b48:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	68ba      	ldr	r2, [r7, #8]
 8002b4e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	88fa      	ldrh	r2, [r7, #6]
 8002b54:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	88fa      	ldrh	r2, [r7, #6]
 8002b5a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2200      	movs	r2, #0
 8002b66:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxISR       = NULL;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2200      	movs	r2, #0
 8002b76:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002b80:	d903      	bls.n	8002b8a <HAL_SPI_Transmit_IT+0x9a>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	4a1f      	ldr	r2, [pc, #124]	; (8002c04 <HAL_SPI_Transmit_IT+0x114>)
 8002b86:	651a      	str	r2, [r3, #80]	; 0x50
 8002b88:	e002      	b.n	8002b90 <HAL_SPI_Transmit_IT+0xa0>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	4a1e      	ldr	r2, [pc, #120]	; (8002c08 <HAL_SPI_Transmit_IT+0x118>)
 8002b8e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b98:	d10f      	bne.n	8002bba <HAL_SPI_Transmit_IT+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ba8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002bb8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	685a      	ldr	r2, [r3, #4]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8002bc8:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bd4:	2b40      	cmp	r3, #64	; 0x40
 8002bd6:	d008      	beq.n	8002bea <HAL_SPI_Transmit_IT+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002be6:	601a      	str	r2, [r3, #0]
 8002be8:	e000      	b.n	8002bec <HAL_SPI_Transmit_IT+0xfc>
  }

error :
 8002bea:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002bf4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	371c      	adds	r7, #28
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	080033eb 	.word	0x080033eb
 8002c08:	080033a5 	.word	0x080033a5

08002c0c <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b086      	sub	sp, #24
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	60f8      	str	r0, [r7, #12]
 8002c14:	60b9      	str	r1, [r7, #8]
 8002c16:	4613      	mov	r3, r2
 8002c18:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d110      	bne.n	8002c48 <HAL_SPI_Receive_IT+0x3c>
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002c2e:	d10b      	bne.n	8002c48 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2204      	movs	r2, #4
 8002c34:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8002c38:	88fb      	ldrh	r3, [r7, #6]
 8002c3a:	68ba      	ldr	r2, [r7, #8]
 8002c3c:	68b9      	ldr	r1, [r7, #8]
 8002c3e:	68f8      	ldr	r0, [r7, #12]
 8002c40:	f000 f894 	bl	8002d6c <HAL_SPI_TransmitReceive_IT>
 8002c44:	4603      	mov	r3, r0
 8002c46:	e089      	b.n	8002d5c <HAL_SPI_Receive_IT+0x150>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d101      	bne.n	8002c56 <HAL_SPI_Receive_IT+0x4a>
 8002c52:	2302      	movs	r3, #2
 8002c54:	e082      	b.n	8002d5c <HAL_SPI_Receive_IT+0x150>
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2201      	movs	r2, #1
 8002c5a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d002      	beq.n	8002c70 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 8002c6a:	2302      	movs	r3, #2
 8002c6c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002c6e:	e070      	b.n	8002d52 <HAL_SPI_Receive_IT+0x146>
  }

  if ((pData == NULL) || (Size == 0U))
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d002      	beq.n	8002c7c <HAL_SPI_Receive_IT+0x70>
 8002c76:	88fb      	ldrh	r3, [r7, #6]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d102      	bne.n	8002c82 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002c80:	e067      	b.n	8002d52 <HAL_SPI_Receive_IT+0x146>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2204      	movs	r2, #4
 8002c86:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	68ba      	ldr	r2, [r7, #8]
 8002c94:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	88fa      	ldrh	r2, [r7, #6]
 8002c9a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	88fa      	ldrh	r2, [r7, #6]
 8002ca2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	68db      	ldr	r3, [r3, #12]
 8002cc2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002cc6:	d90b      	bls.n	8002ce0 <HAL_SPI_Receive_IT+0xd4>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	685a      	ldr	r2, [r3, #4]
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002cd6:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	4a22      	ldr	r2, [pc, #136]	; (8002d64 <HAL_SPI_Receive_IT+0x158>)
 8002cdc:	64da      	str	r2, [r3, #76]	; 0x4c
 8002cde:	e00a      	b.n	8002cf6 <HAL_SPI_Receive_IT+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	685a      	ldr	r2, [r3, #4]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002cee:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	4a1d      	ldr	r2, [pc, #116]	; (8002d68 <HAL_SPI_Receive_IT+0x15c>)
 8002cf4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002cfe:	d10f      	bne.n	8002d20 <HAL_SPI_Receive_IT+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d0e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002d1e:	601a      	str	r2, [r3, #0]
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	685a      	ldr	r2, [r3, #4]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8002d2e:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d3a:	2b40      	cmp	r3, #64	; 0x40
 8002d3c:	d008      	beq.n	8002d50 <HAL_SPI_Receive_IT+0x144>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d4c:	601a      	str	r2, [r3, #0]
 8002d4e:	e000      	b.n	8002d52 <HAL_SPI_Receive_IT+0x146>
  }

error :
 8002d50:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2200      	movs	r2, #0
 8002d56:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002d5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3718      	adds	r7, #24
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	08003359 	.word	0x08003359
 8002d68:	08003309 	.word	0x08003309

08002d6c <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b087      	sub	sp, #28
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	60f8      	str	r0, [r7, #12]
 8002d74:	60b9      	str	r1, [r7, #8]
 8002d76:	607a      	str	r2, [r7, #4]
 8002d78:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d101      	bne.n	8002d8c <HAL_SPI_TransmitReceive_IT+0x20>
 8002d88:	2302      	movs	r3, #2
 8002d8a:	e091      	b.n	8002eb0 <HAL_SPI_TransmitReceive_IT+0x144>
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002d9a:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002da2:	7dbb      	ldrb	r3, [r7, #22]
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d00d      	beq.n	8002dc4 <HAL_SPI_TransmitReceive_IT+0x58>
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002dae:	d106      	bne.n	8002dbe <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d102      	bne.n	8002dbe <HAL_SPI_TransmitReceive_IT+0x52>
 8002db8:	7dbb      	ldrb	r3, [r7, #22]
 8002dba:	2b04      	cmp	r3, #4
 8002dbc:	d002      	beq.n	8002dc4 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 8002dbe:	2302      	movs	r3, #2
 8002dc0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002dc2:	e070      	b.n	8002ea6 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d005      	beq.n	8002dd6 <HAL_SPI_TransmitReceive_IT+0x6a>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d002      	beq.n	8002dd6 <HAL_SPI_TransmitReceive_IT+0x6a>
 8002dd0:	887b      	ldrh	r3, [r7, #2]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d102      	bne.n	8002ddc <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002dda:	e064      	b.n	8002ea6 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	2b04      	cmp	r3, #4
 8002de6:	d003      	beq.n	8002df0 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2205      	movs	r2, #5
 8002dec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2200      	movs	r2, #0
 8002df4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	68ba      	ldr	r2, [r7, #8]
 8002dfa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	887a      	ldrh	r2, [r7, #2]
 8002e00:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	887a      	ldrh	r2, [r7, #2]
 8002e06:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	887a      	ldrh	r2, [r7, #2]
 8002e12:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	887a      	ldrh	r2, [r7, #2]
 8002e1a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	68db      	ldr	r3, [r3, #12]
 8002e22:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002e26:	d906      	bls.n	8002e36 <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	4a24      	ldr	r2, [pc, #144]	; (8002ebc <HAL_SPI_TransmitReceive_IT+0x150>)
 8002e2c:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	4a23      	ldr	r2, [pc, #140]	; (8002ec0 <HAL_SPI_TransmitReceive_IT+0x154>)
 8002e32:	651a      	str	r2, [r3, #80]	; 0x50
 8002e34:	e005      	b.n	8002e42 <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	4a22      	ldr	r2, [pc, #136]	; (8002ec4 <HAL_SPI_TransmitReceive_IT+0x158>)
 8002e3a:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	4a22      	ldr	r2, [pc, #136]	; (8002ec8 <HAL_SPI_TransmitReceive_IT+0x15c>)
 8002e40:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002e4a:	d802      	bhi.n	8002e52 <HAL_SPI_TransmitReceive_IT+0xe6>
 8002e4c:	887b      	ldrh	r3, [r7, #2]
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d908      	bls.n	8002e64 <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	685a      	ldr	r2, [r3, #4]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002e60:	605a      	str	r2, [r3, #4]
 8002e62:	e007      	b.n	8002e74 <HAL_SPI_TransmitReceive_IT+0x108>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	685a      	ldr	r2, [r3, #4]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002e72:	605a      	str	r2, [r3, #4]
  }

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	685a      	ldr	r2, [r3, #4]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8002e82:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e8e:	2b40      	cmp	r3, #64	; 0x40
 8002e90:	d008      	beq.n	8002ea4 <HAL_SPI_TransmitReceive_IT+0x138>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ea0:	601a      	str	r2, [r3, #0]
 8002ea2:	e000      	b.n	8002ea6 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

error :
 8002ea4:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002eae:	7dfb      	ldrb	r3, [r7, #23]
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	371c      	adds	r7, #28
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr
 8002ebc:	08003243 	.word	0x08003243
 8002ec0:	080032a9 	.word	0x080032a9
 8002ec4:	080030f3 	.word	0x080030f3
 8002ec8:	080031b1 	.word	0x080031b1

08002ecc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b088      	sub	sp, #32
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d10e      	bne.n	8002f0c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d009      	beq.n	8002f0c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d004      	beq.n	8002f0c <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	4798      	blx	r3
    return;
 8002f0a:	e0ce      	b.n	80030aa <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002f0c:	69bb      	ldr	r3, [r7, #24]
 8002f0e:	f003 0302 	and.w	r3, r3, #2
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d009      	beq.n	8002f2a <HAL_SPI_IRQHandler+0x5e>
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d004      	beq.n	8002f2a <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	4798      	blx	r3
    return;
 8002f28:	e0bf      	b.n	80030aa <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	f003 0320 	and.w	r3, r3, #32
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d10a      	bne.n	8002f4a <HAL_SPI_IRQHandler+0x7e>
 8002f34:	69bb      	ldr	r3, [r7, #24]
 8002f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d105      	bne.n	8002f4a <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002f3e:	69bb      	ldr	r3, [r7, #24]
 8002f40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	f000 80b0 	beq.w	80030aa <HAL_SPI_IRQHandler+0x1de>
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	f003 0320 	and.w	r3, r3, #32
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	f000 80aa 	beq.w	80030aa <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002f56:	69bb      	ldr	r3, [r7, #24]
 8002f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d023      	beq.n	8002fa8 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	2b03      	cmp	r3, #3
 8002f6a:	d011      	beq.n	8002f90 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f70:	f043 0204 	orr.w	r2, r3, #4
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f78:	2300      	movs	r3, #0
 8002f7a:	617b      	str	r3, [r7, #20]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	617b      	str	r3, [r7, #20]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	617b      	str	r3, [r7, #20]
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	e00b      	b.n	8002fa8 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f90:	2300      	movs	r3, #0
 8002f92:	613b      	str	r3, [r7, #16]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	613b      	str	r3, [r7, #16]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	613b      	str	r3, [r7, #16]
 8002fa4:	693b      	ldr	r3, [r7, #16]
        return;
 8002fa6:	e080      	b.n	80030aa <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002fa8:	69bb      	ldr	r3, [r7, #24]
 8002faa:	f003 0320 	and.w	r3, r3, #32
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d014      	beq.n	8002fdc <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fb6:	f043 0201 	orr.w	r2, r3, #1
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	60fb      	str	r3, [r7, #12]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	60fb      	str	r3, [r7, #12]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002fd8:	601a      	str	r2, [r3, #0]
 8002fda:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002fdc:	69bb      	ldr	r3, [r7, #24]
 8002fde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d00c      	beq.n	8003000 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fea:	f043 0208 	orr.w	r2, r3, #8
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	60bb      	str	r3, [r7, #8]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	60bb      	str	r3, [r7, #8]
 8002ffe:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003004:	2b00      	cmp	r3, #0
 8003006:	d04f      	beq.n	80030a8 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	685a      	ldr	r2, [r3, #4]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003016:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2201      	movs	r2, #1
 800301c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003020:	69fb      	ldr	r3, [r7, #28]
 8003022:	f003 0302 	and.w	r3, r3, #2
 8003026:	2b00      	cmp	r3, #0
 8003028:	d104      	bne.n	8003034 <HAL_SPI_IRQHandler+0x168>
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	f003 0301 	and.w	r3, r3, #1
 8003030:	2b00      	cmp	r3, #0
 8003032:	d034      	beq.n	800309e <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	685a      	ldr	r2, [r3, #4]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f022 0203 	bic.w	r2, r2, #3
 8003042:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003048:	2b00      	cmp	r3, #0
 800304a:	d011      	beq.n	8003070 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003050:	4a17      	ldr	r2, [pc, #92]	; (80030b0 <HAL_SPI_IRQHandler+0x1e4>)
 8003052:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003058:	4618      	mov	r0, r3
 800305a:	f7fe fa12 	bl	8001482 <HAL_DMA_Abort_IT>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d005      	beq.n	8003070 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003068:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003074:	2b00      	cmp	r3, #0
 8003076:	d016      	beq.n	80030a6 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800307c:	4a0c      	ldr	r2, [pc, #48]	; (80030b0 <HAL_SPI_IRQHandler+0x1e4>)
 800307e:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003084:	4618      	mov	r0, r3
 8003086:	f7fe f9fc 	bl	8001482 <HAL_DMA_Abort_IT>
 800308a:	4603      	mov	r3, r0
 800308c:	2b00      	cmp	r3, #0
 800308e:	d00a      	beq.n	80030a6 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003094:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800309c:	e003      	b.n	80030a6 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f7fd faf8 	bl	8000694 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80030a4:	e000      	b.n	80030a8 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 80030a6:	bf00      	nop
    return;
 80030a8:	bf00      	nop
  }
}
 80030aa:	3720      	adds	r7, #32
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	080030c9 	.word	0x080030c9

080030b4 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b083      	sub	sp, #12
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80030bc:	bf00      	nop
 80030be:	370c      	adds	r7, #12
 80030c0:	46bd      	mov	sp, r7
 80030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c6:	4770      	bx	lr

080030c8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030d4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2200      	movs	r2, #0
 80030da:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2200      	movs	r2, #0
 80030e2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80030e4:	68f8      	ldr	r0, [r7, #12]
 80030e6:	f7fd fad5 	bl	8000694 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80030ea:	bf00      	nop
 80030ec:	3710      	adds	r7, #16
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}

080030f2 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80030f2:	b580      	push	{r7, lr}
 80030f4:	b082      	sub	sp, #8
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003100:	b29b      	uxth	r3, r3
 8003102:	2b01      	cmp	r3, #1
 8003104:	d923      	bls.n	800314e <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	68da      	ldr	r2, [r3, #12]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003110:	b292      	uxth	r2, r2
 8003112:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003118:	1c9a      	adds	r2, r3, #2
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003124:	b29b      	uxth	r3, r3
 8003126:	3b02      	subs	r3, #2
 8003128:	b29a      	uxth	r2, r3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003136:	b29b      	uxth	r3, r3
 8003138:	2b01      	cmp	r3, #1
 800313a:	d11f      	bne.n	800317c <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	685a      	ldr	r2, [r3, #4]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800314a:	605a      	str	r2, [r3, #4]
 800314c:	e016      	b.n	800317c <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f103 020c 	add.w	r2, r3, #12
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800315a:	7812      	ldrb	r2, [r2, #0]
 800315c:	b2d2      	uxtb	r2, r2
 800315e:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003164:	1c5a      	adds	r2, r3, #1
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003170:	b29b      	uxth	r3, r3
 8003172:	3b01      	subs	r3, #1
 8003174:	b29a      	uxth	r2, r3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003182:	b29b      	uxth	r3, r3
 8003184:	2b00      	cmp	r3, #0
 8003186:	d10f      	bne.n	80031a8 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	685a      	ldr	r2, [r3, #4]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003196:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800319c:	b29b      	uxth	r3, r3
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d102      	bne.n	80031a8 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f000 fb48 	bl	8003838 <SPI_CloseRxTx_ISR>
    }
  }
}
 80031a8:	bf00      	nop
 80031aa:	3708      	adds	r7, #8
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031bc:	b29b      	uxth	r3, r3
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d912      	bls.n	80031e8 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031c6:	881a      	ldrh	r2, [r3, #0]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031d2:	1c9a      	adds	r2, r3, #2
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031dc:	b29b      	uxth	r3, r3
 80031de:	3b02      	subs	r3, #2
 80031e0:	b29a      	uxth	r2, r3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80031e6:	e012      	b.n	800320e <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	330c      	adds	r3, #12
 80031f2:	7812      	ldrb	r2, [r2, #0]
 80031f4:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031fa:	1c5a      	adds	r2, r3, #1
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003204:	b29b      	uxth	r3, r3
 8003206:	3b01      	subs	r3, #1
 8003208:	b29a      	uxth	r2, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003212:	b29b      	uxth	r3, r3
 8003214:	2b00      	cmp	r3, #0
 8003216:	d110      	bne.n	800323a <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	685a      	ldr	r2, [r3, #4]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003226:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800322e:	b29b      	uxth	r3, r3
 8003230:	2b00      	cmp	r3, #0
 8003232:	d102      	bne.n	800323a <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003234:	6878      	ldr	r0, [r7, #4]
 8003236:	f000 faff 	bl	8003838 <SPI_CloseRxTx_ISR>
    }
  }
}
 800323a:	bf00      	nop
 800323c:	3708      	adds	r7, #8
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}

08003242 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003242:	b580      	push	{r7, lr}
 8003244:	b082      	sub	sp, #8
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	68da      	ldr	r2, [r3, #12]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003254:	b292      	uxth	r2, r2
 8003256:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800325c:	1c9a      	adds	r2, r3, #2
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003268:	b29b      	uxth	r3, r3
 800326a:	3b01      	subs	r3, #1
 800326c:	b29a      	uxth	r2, r3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800327a:	b29b      	uxth	r3, r3
 800327c:	2b00      	cmp	r3, #0
 800327e:	d10f      	bne.n	80032a0 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	685a      	ldr	r2, [r3, #4]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800328e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003294:	b29b      	uxth	r3, r3
 8003296:	2b00      	cmp	r3, #0
 8003298:	d102      	bne.n	80032a0 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f000 facc 	bl	8003838 <SPI_CloseRxTx_ISR>
    }
  }
}
 80032a0:	bf00      	nop
 80032a2:	3708      	adds	r7, #8
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}

080032a8 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b082      	sub	sp, #8
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032b4:	881a      	ldrh	r2, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032c0:	1c9a      	adds	r2, r3, #2
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	3b01      	subs	r3, #1
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032d8:	b29b      	uxth	r3, r3
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d110      	bne.n	8003300 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	685a      	ldr	r2, [r3, #4]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032ec:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d102      	bne.n	8003300 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f000 fa9c 	bl	8003838 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003300:	bf00      	nop
 8003302:	3708      	adds	r7, #8
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}

08003308 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f103 020c 	add.w	r2, r3, #12
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331c:	7812      	ldrb	r2, [r2, #0]
 800331e:	b2d2      	uxtb	r2, r2
 8003320:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003326:	1c5a      	adds	r2, r3, #1
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003332:	b29b      	uxth	r3, r3
 8003334:	3b01      	subs	r3, #1
 8003336:	b29a      	uxth	r2, r3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003344:	b29b      	uxth	r3, r3
 8003346:	2b00      	cmp	r3, #0
 8003348:	d102      	bne.n	8003350 <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f000 fab6 	bl	80038bc <SPI_CloseRx_ISR>
  }
}
 8003350:	bf00      	nop
 8003352:	3708      	adds	r7, #8
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}

08003358 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	68da      	ldr	r2, [r3, #12]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336a:	b292      	uxth	r2, r2
 800336c:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003372:	1c9a      	adds	r2, r3, #2
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800337e:	b29b      	uxth	r3, r3
 8003380:	3b01      	subs	r3, #1
 8003382:	b29a      	uxth	r2, r3
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003390:	b29b      	uxth	r3, r3
 8003392:	2b00      	cmp	r3, #0
 8003394:	d102      	bne.n	800339c <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f000 fa90 	bl	80038bc <SPI_CloseRx_ISR>
  }
}
 800339c:	bf00      	nop
 800339e:	3708      	adds	r7, #8
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}

080033a4 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	330c      	adds	r3, #12
 80033b6:	7812      	ldrb	r2, [r2, #0]
 80033b8:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033be:	1c5a      	adds	r2, r3, #1
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033c8:	b29b      	uxth	r3, r3
 80033ca:	3b01      	subs	r3, #1
 80033cc:	b29a      	uxth	r2, r3
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033d6:	b29b      	uxth	r3, r3
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d102      	bne.n	80033e2 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f000 fa9d 	bl	800391c <SPI_CloseTx_ISR>
  }
}
 80033e2:	bf00      	nop
 80033e4:	3708      	adds	r7, #8
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80033ea:	b580      	push	{r7, lr}
 80033ec:	b082      	sub	sp, #8
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033f6:	881a      	ldrh	r2, [r3, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003402:	1c9a      	adds	r2, r3, #2
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800340c:	b29b      	uxth	r3, r3
 800340e:	3b01      	subs	r3, #1
 8003410:	b29a      	uxth	r2, r3
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800341a:	b29b      	uxth	r3, r3
 800341c:	2b00      	cmp	r3, #0
 800341e:	d102      	bne.n	8003426 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f000 fa7b 	bl	800391c <SPI_CloseTx_ISR>
  }
}
 8003426:	bf00      	nop
 8003428:	3708      	adds	r7, #8
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
	...

08003430 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b088      	sub	sp, #32
 8003434:	af00      	add	r7, sp, #0
 8003436:	60f8      	str	r0, [r7, #12]
 8003438:	60b9      	str	r1, [r7, #8]
 800343a:	603b      	str	r3, [r7, #0]
 800343c:	4613      	mov	r3, r2
 800343e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003440:	f7fd fe92 	bl	8001168 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003448:	1a9b      	subs	r3, r3, r2
 800344a:	683a      	ldr	r2, [r7, #0]
 800344c:	4413      	add	r3, r2
 800344e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003450:	f7fd fe8a 	bl	8001168 <HAL_GetTick>
 8003454:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003456:	4b39      	ldr	r3, [pc, #228]	; (800353c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	015b      	lsls	r3, r3, #5
 800345c:	0d1b      	lsrs	r3, r3, #20
 800345e:	69fa      	ldr	r2, [r7, #28]
 8003460:	fb02 f303 	mul.w	r3, r2, r3
 8003464:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003466:	e054      	b.n	8003512 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800346e:	d050      	beq.n	8003512 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003470:	f7fd fe7a 	bl	8001168 <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	69fa      	ldr	r2, [r7, #28]
 800347c:	429a      	cmp	r2, r3
 800347e:	d902      	bls.n	8003486 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003480:	69fb      	ldr	r3, [r7, #28]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d13d      	bne.n	8003502 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	685a      	ldr	r2, [r3, #4]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003494:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800349e:	d111      	bne.n	80034c4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034a8:	d004      	beq.n	80034b4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034b2:	d107      	bne.n	80034c4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034cc:	d10f      	bne.n	80034ee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80034dc:	601a      	str	r2, [r3, #0]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80034ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2201      	movs	r2, #1
 80034f2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80034fe:	2303      	movs	r3, #3
 8003500:	e017      	b.n	8003532 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d101      	bne.n	800350c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003508:	2300      	movs	r3, #0
 800350a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	3b01      	subs	r3, #1
 8003510:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	689a      	ldr	r2, [r3, #8]
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	4013      	ands	r3, r2
 800351c:	68ba      	ldr	r2, [r7, #8]
 800351e:	429a      	cmp	r2, r3
 8003520:	bf0c      	ite	eq
 8003522:	2301      	moveq	r3, #1
 8003524:	2300      	movne	r3, #0
 8003526:	b2db      	uxtb	r3, r3
 8003528:	461a      	mov	r2, r3
 800352a:	79fb      	ldrb	r3, [r7, #7]
 800352c:	429a      	cmp	r2, r3
 800352e:	d19b      	bne.n	8003468 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003530:	2300      	movs	r3, #0
}
 8003532:	4618      	mov	r0, r3
 8003534:	3720      	adds	r7, #32
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	20000024 	.word	0x20000024

08003540 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b08a      	sub	sp, #40	; 0x28
 8003544:	af00      	add	r7, sp, #0
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	60b9      	str	r1, [r7, #8]
 800354a:	607a      	str	r2, [r7, #4]
 800354c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800354e:	2300      	movs	r3, #0
 8003550:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003552:	f7fd fe09 	bl	8001168 <HAL_GetTick>
 8003556:	4602      	mov	r2, r0
 8003558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800355a:	1a9b      	subs	r3, r3, r2
 800355c:	683a      	ldr	r2, [r7, #0]
 800355e:	4413      	add	r3, r2
 8003560:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003562:	f7fd fe01 	bl	8001168 <HAL_GetTick>
 8003566:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	330c      	adds	r3, #12
 800356e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003570:	4b3d      	ldr	r3, [pc, #244]	; (8003668 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	4613      	mov	r3, r2
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	4413      	add	r3, r2
 800357a:	00da      	lsls	r2, r3, #3
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	0d1b      	lsrs	r3, r3, #20
 8003580:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003582:	fb02 f303 	mul.w	r3, r2, r3
 8003586:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003588:	e060      	b.n	800364c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003590:	d107      	bne.n	80035a2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d104      	bne.n	80035a2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	b2db      	uxtb	r3, r3
 800359e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80035a0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035a8:	d050      	beq.n	800364c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80035aa:	f7fd fddd 	bl	8001168 <HAL_GetTick>
 80035ae:	4602      	mov	r2, r0
 80035b0:	6a3b      	ldr	r3, [r7, #32]
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d902      	bls.n	80035c0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80035ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d13d      	bne.n	800363c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	685a      	ldr	r2, [r3, #4]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80035ce:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80035d8:	d111      	bne.n	80035fe <SPI_WaitFifoStateUntilTimeout+0xbe>
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035e2:	d004      	beq.n	80035ee <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035ec:	d107      	bne.n	80035fe <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035fc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003602:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003606:	d10f      	bne.n	8003628 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003616:	601a      	str	r2, [r3, #0]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003626:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003638:	2303      	movs	r3, #3
 800363a:	e010      	b.n	800365e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800363c:	69bb      	ldr	r3, [r7, #24]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d101      	bne.n	8003646 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003642:	2300      	movs	r3, #0
 8003644:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003646:	69bb      	ldr	r3, [r7, #24]
 8003648:	3b01      	subs	r3, #1
 800364a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	689a      	ldr	r2, [r3, #8]
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	4013      	ands	r3, r2
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	429a      	cmp	r2, r3
 800365a:	d196      	bne.n	800358a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800365c:	2300      	movs	r3, #0
}
 800365e:	4618      	mov	r0, r3
 8003660:	3728      	adds	r7, #40	; 0x28
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	20000024 	.word	0x20000024

0800366c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b088      	sub	sp, #32
 8003670:	af02      	add	r7, sp, #8
 8003672:	60f8      	str	r0, [r7, #12]
 8003674:	60b9      	str	r1, [r7, #8]
 8003676:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003680:	d111      	bne.n	80036a6 <SPI_EndRxTransaction+0x3a>
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800368a:	d004      	beq.n	8003696 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003694:	d107      	bne.n	80036a6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036a4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80036ae:	d112      	bne.n	80036d6 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	9300      	str	r3, [sp, #0]
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	2200      	movs	r2, #0
 80036b8:	2180      	movs	r1, #128	; 0x80
 80036ba:	68f8      	ldr	r0, [r7, #12]
 80036bc:	f7ff feb8 	bl	8003430 <SPI_WaitFlagStateUntilTimeout>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d021      	beq.n	800370a <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036ca:	f043 0220 	orr.w	r2, r3, #32
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80036d2:	2303      	movs	r3, #3
 80036d4:	e03d      	b.n	8003752 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in s */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80036d6:	4b21      	ldr	r3, [pc, #132]	; (800375c <SPI_EndRxTransaction+0xf0>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a21      	ldr	r2, [pc, #132]	; (8003760 <SPI_EndRxTransaction+0xf4>)
 80036dc:	fba2 2303 	umull	r2, r3, r2, r3
 80036e0:	0d5b      	lsrs	r3, r3, #21
 80036e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80036e6:	fb02 f303 	mul.w	r3, r2, r3
 80036ea:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d00a      	beq.n	8003708 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	3b01      	subs	r3, #1
 80036f6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003702:	2b80      	cmp	r3, #128	; 0x80
 8003704:	d0f2      	beq.n	80036ec <SPI_EndRxTransaction+0x80>
 8003706:	e000      	b.n	800370a <SPI_EndRxTransaction+0x9e>
        break;
 8003708:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003712:	d11d      	bne.n	8003750 <SPI_EndRxTransaction+0xe4>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800371c:	d004      	beq.n	8003728 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003726:	d113      	bne.n	8003750 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	9300      	str	r3, [sp, #0]
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	2200      	movs	r2, #0
 8003730:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003734:	68f8      	ldr	r0, [r7, #12]
 8003736:	f7ff ff03 	bl	8003540 <SPI_WaitFifoStateUntilTimeout>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d007      	beq.n	8003750 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003744:	f043 0220 	orr.w	r2, r3, #32
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800374c:	2303      	movs	r3, #3
 800374e:	e000      	b.n	8003752 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8003750:	2300      	movs	r3, #0
}
 8003752:	4618      	mov	r0, r3
 8003754:	3718      	adds	r7, #24
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
 800375a:	bf00      	nop
 800375c:	20000024 	.word	0x20000024
 8003760:	165e9f81 	.word	0x165e9f81

08003764 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b088      	sub	sp, #32
 8003768:	af02      	add	r7, sp, #8
 800376a:	60f8      	str	r0, [r7, #12]
 800376c:	60b9      	str	r1, [r7, #8]
 800376e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	9300      	str	r3, [sp, #0]
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	2200      	movs	r2, #0
 8003778:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800377c:	68f8      	ldr	r0, [r7, #12]
 800377e:	f7ff fedf 	bl	8003540 <SPI_WaitFifoStateUntilTimeout>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d007      	beq.n	8003798 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800378c:	f043 0220 	orr.w	r2, r3, #32
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e046      	b.n	8003826 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003798:	4b25      	ldr	r3, [pc, #148]	; (8003830 <SPI_EndRxTxTransaction+0xcc>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a25      	ldr	r2, [pc, #148]	; (8003834 <SPI_EndRxTxTransaction+0xd0>)
 800379e:	fba2 2303 	umull	r2, r3, r2, r3
 80037a2:	0d5b      	lsrs	r3, r3, #21
 80037a4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80037a8:	fb02 f303 	mul.w	r3, r2, r3
 80037ac:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80037b6:	d112      	bne.n	80037de <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	9300      	str	r3, [sp, #0]
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	2200      	movs	r2, #0
 80037c0:	2180      	movs	r1, #128	; 0x80
 80037c2:	68f8      	ldr	r0, [r7, #12]
 80037c4:	f7ff fe34 	bl	8003430 <SPI_WaitFlagStateUntilTimeout>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d016      	beq.n	80037fc <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037d2:	f043 0220 	orr.w	r2, r3, #32
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80037da:	2303      	movs	r3, #3
 80037dc:	e023      	b.n	8003826 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d00a      	beq.n	80037fa <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	3b01      	subs	r3, #1
 80037e8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037f4:	2b80      	cmp	r3, #128	; 0x80
 80037f6:	d0f2      	beq.n	80037de <SPI_EndRxTxTransaction+0x7a>
 80037f8:	e000      	b.n	80037fc <SPI_EndRxTxTransaction+0x98>
        break;
 80037fa:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	9300      	str	r3, [sp, #0]
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	2200      	movs	r2, #0
 8003804:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003808:	68f8      	ldr	r0, [r7, #12]
 800380a:	f7ff fe99 	bl	8003540 <SPI_WaitFifoStateUntilTimeout>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d007      	beq.n	8003824 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003818:	f043 0220 	orr.w	r2, r3, #32
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003820:	2303      	movs	r3, #3
 8003822:	e000      	b.n	8003826 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8003824:	2300      	movs	r3, #0
}
 8003826:	4618      	mov	r0, r3
 8003828:	3718      	adds	r7, #24
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	20000024 	.word	0x20000024
 8003834:	165e9f81 	.word	0x165e9f81

08003838 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003840:	f7fd fc92 	bl	8001168 <HAL_GetTick>
 8003844:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	685a      	ldr	r2, [r3, #4]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f022 0220 	bic.w	r2, r2, #32
 8003854:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003856:	68fa      	ldr	r2, [r7, #12]
 8003858:	2164      	movs	r1, #100	; 0x64
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f7ff ff82 	bl	8003764 <SPI_EndRxTxTransaction>
 8003860:	4603      	mov	r3, r0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d005      	beq.n	8003872 <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800386a:	f043 0220 	orr.w	r2, r3, #32
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003876:	2b00      	cmp	r3, #0
 8003878:	d115      	bne.n	80038a6 <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003880:	b2db      	uxtb	r3, r3
 8003882:	2b04      	cmp	r3, #4
 8003884:	d107      	bne.n	8003896 <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2201      	movs	r2, #1
 800388a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f7fc fee4 	bl	800065c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8003894:	e00e      	b.n	80038b4 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2201      	movs	r2, #1
 800389a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f7ff fc08 	bl	80030b4 <HAL_SPI_TxRxCpltCallback>
}
 80038a4:	e006      	b.n	80038b4 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2201      	movs	r2, #1
 80038aa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f7fc fef0 	bl	8000694 <HAL_SPI_ErrorCallback>
}
 80038b4:	bf00      	nop
 80038b6:	3710      	adds	r7, #16
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}

080038bc <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	685a      	ldr	r2, [r3, #4]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80038d2:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80038d4:	f7fd fc48 	bl	8001168 <HAL_GetTick>
 80038d8:	4603      	mov	r3, r0
 80038da:	461a      	mov	r2, r3
 80038dc:	2164      	movs	r1, #100	; 0x64
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f7ff fec4 	bl	800366c <SPI_EndRxTransaction>
 80038e4:	4603      	mov	r3, r0
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d005      	beq.n	80038f6 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038ee:	f043 0220 	orr.w	r2, r3, #32
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	661a      	str	r2, [r3, #96]	; 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2201      	movs	r2, #1
 80038fa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003902:	2b00      	cmp	r3, #0
 8003904:	d103      	bne.n	800390e <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f7fc fea8 	bl	800065c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800390c:	e002      	b.n	8003914 <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f7fc fec0 	bl	8000694 <HAL_SPI_ErrorCallback>
}
 8003914:	bf00      	nop
 8003916:	3708      	adds	r7, #8
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}

0800391c <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b084      	sub	sp, #16
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003924:	f7fd fc20 	bl	8001168 <HAL_GetTick>
 8003928:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	685a      	ldr	r2, [r3, #4]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003938:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800393a:	68fa      	ldr	r2, [r7, #12]
 800393c:	2164      	movs	r1, #100	; 0x64
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f7ff ff10 	bl	8003764 <SPI_EndRxTxTransaction>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d005      	beq.n	8003956 <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800394e:	f043 0220 	orr.w	r2, r3, #32
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d10a      	bne.n	8003974 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800395e:	2300      	movs	r3, #0
 8003960:	60bb      	str	r3, [r7, #8]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	60bb      	str	r3, [r7, #8]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	60bb      	str	r3, [r7, #8]
 8003972:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003980:	2b00      	cmp	r3, #0
 8003982:	d003      	beq.n	800398c <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f7fc fe85 	bl	8000694 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800398a:	e002      	b.n	8003992 <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f7fc fe39 	bl	8000604 <HAL_SPI_TxCpltCallback>
}
 8003992:	bf00      	nop
 8003994:	3710      	adds	r7, #16
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}

0800399a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800399a:	b580      	push	{r7, lr}
 800399c:	b082      	sub	sp, #8
 800399e:	af00      	add	r7, sp, #0
 80039a0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d101      	bne.n	80039ac <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	e040      	b.n	8003a2e <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d106      	bne.n	80039c2 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2200      	movs	r2, #0
 80039b8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039bc:	6878      	ldr	r0, [r7, #4]
 80039be:	f7fd fa11 	bl	8000de4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2224      	movs	r2, #36	; 0x24
 80039c6:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f022 0201 	bic.w	r2, r2, #1
 80039d6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	f000 fbc1 	bl	8004160 <UART_SetConfig>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d101      	bne.n	80039e8 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	e022      	b.n	8003a2e <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d002      	beq.n	80039f6 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	f000 fe19 	bl	8004628 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	685a      	ldr	r2, [r3, #4]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003a04:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	689a      	ldr	r2, [r3, #8]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a14:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f042 0201 	orr.w	r2, r2, #1
 8003a24:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f000 fea0 	bl	800476c <UART_CheckIdleState>
 8003a2c:	4603      	mov	r3, r0
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3708      	adds	r7, #8
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}

08003a36 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a36:	b580      	push	{r7, lr}
 8003a38:	b08a      	sub	sp, #40	; 0x28
 8003a3a:	af02      	add	r7, sp, #8
 8003a3c:	60f8      	str	r0, [r7, #12]
 8003a3e:	60b9      	str	r1, [r7, #8]
 8003a40:	603b      	str	r3, [r7, #0]
 8003a42:	4613      	mov	r3, r2
 8003a44:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a4a:	2b20      	cmp	r3, #32
 8003a4c:	d171      	bne.n	8003b32 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d002      	beq.n	8003a5a <HAL_UART_Transmit+0x24>
 8003a54:	88fb      	ldrh	r3, [r7, #6]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d101      	bne.n	8003a5e <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e06a      	b.n	8003b34 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2200      	movs	r2, #0
 8003a62:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2221      	movs	r2, #33	; 0x21
 8003a6a:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a6c:	f7fd fb7c 	bl	8001168 <HAL_GetTick>
 8003a70:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	88fa      	ldrh	r2, [r7, #6]
 8003a76:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	88fa      	ldrh	r2, [r7, #6]
 8003a7e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a8a:	d108      	bne.n	8003a9e <HAL_UART_Transmit+0x68>
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	691b      	ldr	r3, [r3, #16]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d104      	bne.n	8003a9e <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003a94:	2300      	movs	r3, #0
 8003a96:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	61bb      	str	r3, [r7, #24]
 8003a9c:	e003      	b.n	8003aa6 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003aa6:	e02c      	b.n	8003b02 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	9300      	str	r3, [sp, #0]
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	2180      	movs	r1, #128	; 0x80
 8003ab2:	68f8      	ldr	r0, [r7, #12]
 8003ab4:	f000 fea7 	bl	8004806 <UART_WaitOnFlagUntilTimeout>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d001      	beq.n	8003ac2 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	e038      	b.n	8003b34 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d10b      	bne.n	8003ae0 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ac8:	69bb      	ldr	r3, [r7, #24]
 8003aca:	881b      	ldrh	r3, [r3, #0]
 8003acc:	461a      	mov	r2, r3
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ad6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003ad8:	69bb      	ldr	r3, [r7, #24]
 8003ada:	3302      	adds	r3, #2
 8003adc:	61bb      	str	r3, [r7, #24]
 8003ade:	e007      	b.n	8003af0 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	781a      	ldrb	r2, [r3, #0]
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	3301      	adds	r3, #1
 8003aee:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	3b01      	subs	r3, #1
 8003afa:	b29a      	uxth	r2, r3
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d1cc      	bne.n	8003aa8 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	9300      	str	r3, [sp, #0]
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	2200      	movs	r2, #0
 8003b16:	2140      	movs	r1, #64	; 0x40
 8003b18:	68f8      	ldr	r0, [r7, #12]
 8003b1a:	f000 fe74 	bl	8004806 <UART_WaitOnFlagUntilTimeout>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d001      	beq.n	8003b28 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e005      	b.n	8003b34 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2220      	movs	r2, #32
 8003b2c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	e000      	b.n	8003b34 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003b32:	2302      	movs	r3, #2
  }
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3720      	adds	r7, #32
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b0ba      	sub	sp, #232	; 0xe8
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	69db      	ldr	r3, [r3, #28]
 8003b4a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003b62:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003b66:	f640 030f 	movw	r3, #2063	; 0x80f
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003b70:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d115      	bne.n	8003ba4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003b78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b7c:	f003 0320 	and.w	r3, r3, #32
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d00f      	beq.n	8003ba4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003b84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b88:	f003 0320 	and.w	r3, r3, #32
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d009      	beq.n	8003ba4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	f000 82ac 	beq.w	80040f2 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	4798      	blx	r3
      }
      return;
 8003ba2:	e2a6      	b.n	80040f2 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003ba4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	f000 8117 	beq.w	8003ddc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003bae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003bb2:	f003 0301 	and.w	r3, r3, #1
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d106      	bne.n	8003bc8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003bba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003bbe:	4b85      	ldr	r3, [pc, #532]	; (8003dd4 <HAL_UART_IRQHandler+0x298>)
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	f000 810a 	beq.w	8003ddc <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003bc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bcc:	f003 0301 	and.w	r3, r3, #1
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d011      	beq.n	8003bf8 <HAL_UART_IRQHandler+0xbc>
 8003bd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003bd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d00b      	beq.n	8003bf8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	2201      	movs	r2, #1
 8003be6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003bee:	f043 0201 	orr.w	r2, r3, #1
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003bf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bfc:	f003 0302 	and.w	r3, r3, #2
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d011      	beq.n	8003c28 <HAL_UART_IRQHandler+0xec>
 8003c04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c08:	f003 0301 	and.w	r3, r3, #1
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d00b      	beq.n	8003c28 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2202      	movs	r2, #2
 8003c16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c1e:	f043 0204 	orr.w	r2, r3, #4
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003c28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c2c:	f003 0304 	and.w	r3, r3, #4
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d011      	beq.n	8003c58 <HAL_UART_IRQHandler+0x11c>
 8003c34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c38:	f003 0301 	and.w	r3, r3, #1
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d00b      	beq.n	8003c58 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2204      	movs	r2, #4
 8003c46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c4e:	f043 0202 	orr.w	r2, r3, #2
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003c58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c5c:	f003 0308 	and.w	r3, r3, #8
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d017      	beq.n	8003c94 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003c64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c68:	f003 0320 	and.w	r3, r3, #32
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d105      	bne.n	8003c7c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003c70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c74:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d00b      	beq.n	8003c94 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	2208      	movs	r2, #8
 8003c82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c8a:	f043 0208 	orr.w	r2, r3, #8
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003c94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d012      	beq.n	8003cc6 <HAL_UART_IRQHandler+0x18a>
 8003ca0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ca4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d00c      	beq.n	8003cc6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003cb4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003cbc:	f043 0220 	orr.w	r2, r3, #32
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	f000 8212 	beq.w	80040f6 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003cd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cd6:	f003 0320 	and.w	r3, r3, #32
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d00d      	beq.n	8003cfa <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003cde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ce2:	f003 0320 	and.w	r3, r3, #32
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d007      	beq.n	8003cfa <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d003      	beq.n	8003cfa <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d00:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d0e:	2b40      	cmp	r3, #64	; 0x40
 8003d10:	d005      	beq.n	8003d1e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003d12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003d16:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d04f      	beq.n	8003dbe <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f000 fe37 	bl	8004992 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d2e:	2b40      	cmp	r3, #64	; 0x40
 8003d30:	d141      	bne.n	8003db6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	3308      	adds	r3, #8
 8003d38:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003d40:	e853 3f00 	ldrex	r3, [r3]
 8003d44:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003d48:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003d4c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d50:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	3308      	adds	r3, #8
 8003d5a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003d5e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003d62:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d66:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003d6a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003d6e:	e841 2300 	strex	r3, r2, [r1]
 8003d72:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003d76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d1d9      	bne.n	8003d32 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d013      	beq.n	8003dae <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d8a:	4a13      	ldr	r2, [pc, #76]	; (8003dd8 <HAL_UART_IRQHandler+0x29c>)
 8003d8c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d92:	4618      	mov	r0, r3
 8003d94:	f7fd fb75 	bl	8001482 <HAL_DMA_Abort_IT>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d017      	beq.n	8003dce <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003da2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003da8:	4610      	mov	r0, r2
 8003daa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dac:	e00f      	b.n	8003dce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f000 f9b6 	bl	8004120 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003db4:	e00b      	b.n	8003dce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f000 f9b2 	bl	8004120 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dbc:	e007      	b.n	8003dce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f000 f9ae 	bl	8004120 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8003dcc:	e193      	b.n	80040f6 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dce:	bf00      	nop
    return;
 8003dd0:	e191      	b.n	80040f6 <HAL_UART_IRQHandler+0x5ba>
 8003dd2:	bf00      	nop
 8003dd4:	04000120 	.word	0x04000120
 8003dd8:	08004a5b 	.word	0x08004a5b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	f040 814c 	bne.w	800407e <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003dea:	f003 0310 	and.w	r3, r3, #16
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	f000 8145 	beq.w	800407e <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003df4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003df8:	f003 0310 	and.w	r3, r3, #16
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	f000 813e 	beq.w	800407e <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	2210      	movs	r2, #16
 8003e08:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e14:	2b40      	cmp	r3, #64	; 0x40
 8003e16:	f040 80b6 	bne.w	8003f86 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003e26:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	f000 8165 	beq.w	80040fa <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003e36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	f080 815d 	bcs.w	80040fa <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003e46:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e4e:	69db      	ldr	r3, [r3, #28]
 8003e50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e54:	f000 8086 	beq.w	8003f64 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e60:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003e64:	e853 3f00 	ldrex	r3, [r3]
 8003e68:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003e6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e74:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003e82:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003e86:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e8a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003e8e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003e92:	e841 2300 	strex	r3, r2, [r1]
 8003e96:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003e9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d1da      	bne.n	8003e58 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	3308      	adds	r3, #8
 8003ea8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eaa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003eac:	e853 3f00 	ldrex	r3, [r3]
 8003eb0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003eb2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003eb4:	f023 0301 	bic.w	r3, r3, #1
 8003eb8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	3308      	adds	r3, #8
 8003ec2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003ec6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003eca:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ecc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003ece:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003ed2:	e841 2300 	strex	r3, r2, [r1]
 8003ed6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003ed8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d1e1      	bne.n	8003ea2 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	3308      	adds	r3, #8
 8003ee4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ee8:	e853 3f00 	ldrex	r3, [r3]
 8003eec:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003eee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ef0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ef4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	3308      	adds	r3, #8
 8003efe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003f02:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003f04:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f06:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003f08:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003f0a:	e841 2300 	strex	r3, r2, [r1]
 8003f0e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003f10:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d1e3      	bne.n	8003ede <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2220      	movs	r2, #32
 8003f1a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2200      	movs	r2, #0
 8003f22:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f2c:	e853 3f00 	ldrex	r3, [r3]
 8003f30:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003f32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f34:	f023 0310 	bic.w	r3, r3, #16
 8003f38:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	461a      	mov	r2, r3
 8003f42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003f46:	65bb      	str	r3, [r7, #88]	; 0x58
 8003f48:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f4a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003f4c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003f4e:	e841 2300 	strex	r3, r2, [r1]
 8003f52:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003f54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d1e4      	bne.n	8003f24 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f7fd fa1f 	bl	80013a2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2202      	movs	r2, #2
 8003f68:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003f76:	b29b      	uxth	r3, r3
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f000 f8d8 	bl	8004134 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003f84:	e0b9      	b.n	80040fa <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003f92:	b29b      	uxth	r3, r3
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	f000 80ab 	beq.w	80040fe <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8003fa8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	f000 80a6 	beq.w	80040fe <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fba:	e853 3f00 	ldrex	r3, [r3]
 8003fbe:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003fc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fc2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003fc6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	461a      	mov	r2, r3
 8003fd0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003fd4:	647b      	str	r3, [r7, #68]	; 0x44
 8003fd6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fd8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003fda:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003fdc:	e841 2300 	strex	r3, r2, [r1]
 8003fe0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003fe2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d1e4      	bne.n	8003fb2 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	3308      	adds	r3, #8
 8003fee:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff2:	e853 3f00 	ldrex	r3, [r3]
 8003ff6:	623b      	str	r3, [r7, #32]
   return(result);
 8003ff8:	6a3b      	ldr	r3, [r7, #32]
 8003ffa:	f023 0301 	bic.w	r3, r3, #1
 8003ffe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	3308      	adds	r3, #8
 8004008:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800400c:	633a      	str	r2, [r7, #48]	; 0x30
 800400e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004010:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004012:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004014:	e841 2300 	strex	r3, r2, [r1]
 8004018:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800401a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800401c:	2b00      	cmp	r3, #0
 800401e:	d1e3      	bne.n	8003fe8 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2220      	movs	r2, #32
 8004024:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	e853 3f00 	ldrex	r3, [r3]
 8004040:	60fb      	str	r3, [r7, #12]
   return(result);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	f023 0310 	bic.w	r3, r3, #16
 8004048:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	461a      	mov	r2, r3
 8004052:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004056:	61fb      	str	r3, [r7, #28]
 8004058:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800405a:	69b9      	ldr	r1, [r7, #24]
 800405c:	69fa      	ldr	r2, [r7, #28]
 800405e:	e841 2300 	strex	r3, r2, [r1]
 8004062:	617b      	str	r3, [r7, #20]
   return(result);
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d1e4      	bne.n	8004034 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2202      	movs	r2, #2
 800406e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004070:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004074:	4619      	mov	r1, r3
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f000 f85c 	bl	8004134 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800407c:	e03f      	b.n	80040fe <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800407e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004082:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004086:	2b00      	cmp	r3, #0
 8004088:	d00e      	beq.n	80040a8 <HAL_UART_IRQHandler+0x56c>
 800408a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800408e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d008      	beq.n	80040a8 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800409e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f000 f853 	bl	800414c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80040a6:	e02d      	b.n	8004104 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80040a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d00e      	beq.n	80040d2 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80040b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d008      	beq.n	80040d2 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d01c      	beq.n	8004102 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	4798      	blx	r3
    }
    return;
 80040d0:	e017      	b.n	8004102 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80040d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d012      	beq.n	8004104 <HAL_UART_IRQHandler+0x5c8>
 80040de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d00c      	beq.n	8004104 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 fccb 	bl	8004a86 <UART_EndTransmit_IT>
    return;
 80040f0:	e008      	b.n	8004104 <HAL_UART_IRQHandler+0x5c8>
      return;
 80040f2:	bf00      	nop
 80040f4:	e006      	b.n	8004104 <HAL_UART_IRQHandler+0x5c8>
    return;
 80040f6:	bf00      	nop
 80040f8:	e004      	b.n	8004104 <HAL_UART_IRQHandler+0x5c8>
      return;
 80040fa:	bf00      	nop
 80040fc:	e002      	b.n	8004104 <HAL_UART_IRQHandler+0x5c8>
      return;
 80040fe:	bf00      	nop
 8004100:	e000      	b.n	8004104 <HAL_UART_IRQHandler+0x5c8>
    return;
 8004102:	bf00      	nop
  }

}
 8004104:	37e8      	adds	r7, #232	; 0xe8
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}
 800410a:	bf00      	nop

0800410c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800410c:	b480      	push	{r7}
 800410e:	b083      	sub	sp, #12
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004114:	bf00      	nop
 8004116:	370c      	adds	r7, #12
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr

08004120 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004128:	bf00      	nop
 800412a:	370c      	adds	r7, #12
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr

08004134 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
 800413c:	460b      	mov	r3, r1
 800413e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004140:	bf00      	nop
 8004142:	370c      	adds	r7, #12
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr

0800414c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800414c:	b480      	push	{r7}
 800414e:	b083      	sub	sp, #12
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004154:	bf00      	nop
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b088      	sub	sp, #32
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004168:	2300      	movs	r3, #0
 800416a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	689a      	ldr	r2, [r3, #8]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	691b      	ldr	r3, [r3, #16]
 8004174:	431a      	orrs	r2, r3
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	695b      	ldr	r3, [r3, #20]
 800417a:	431a      	orrs	r2, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	69db      	ldr	r3, [r3, #28]
 8004180:	4313      	orrs	r3, r2
 8004182:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	4ba6      	ldr	r3, [pc, #664]	; (8004424 <UART_SetConfig+0x2c4>)
 800418c:	4013      	ands	r3, r2
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	6812      	ldr	r2, [r2, #0]
 8004192:	6979      	ldr	r1, [r7, #20]
 8004194:	430b      	orrs	r3, r1
 8004196:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	68da      	ldr	r2, [r3, #12]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	430a      	orrs	r2, r1
 80041ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	699b      	ldr	r3, [r3, #24]
 80041b2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6a1b      	ldr	r3, [r3, #32]
 80041b8:	697a      	ldr	r2, [r7, #20]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	697a      	ldr	r2, [r7, #20]
 80041ce:	430a      	orrs	r2, r1
 80041d0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a94      	ldr	r2, [pc, #592]	; (8004428 <UART_SetConfig+0x2c8>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d120      	bne.n	800421e <UART_SetConfig+0xbe>
 80041dc:	4b93      	ldr	r3, [pc, #588]	; (800442c <UART_SetConfig+0x2cc>)
 80041de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041e2:	f003 0303 	and.w	r3, r3, #3
 80041e6:	2b03      	cmp	r3, #3
 80041e8:	d816      	bhi.n	8004218 <UART_SetConfig+0xb8>
 80041ea:	a201      	add	r2, pc, #4	; (adr r2, 80041f0 <UART_SetConfig+0x90>)
 80041ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041f0:	08004201 	.word	0x08004201
 80041f4:	0800420d 	.word	0x0800420d
 80041f8:	08004207 	.word	0x08004207
 80041fc:	08004213 	.word	0x08004213
 8004200:	2301      	movs	r3, #1
 8004202:	77fb      	strb	r3, [r7, #31]
 8004204:	e150      	b.n	80044a8 <UART_SetConfig+0x348>
 8004206:	2302      	movs	r3, #2
 8004208:	77fb      	strb	r3, [r7, #31]
 800420a:	e14d      	b.n	80044a8 <UART_SetConfig+0x348>
 800420c:	2304      	movs	r3, #4
 800420e:	77fb      	strb	r3, [r7, #31]
 8004210:	e14a      	b.n	80044a8 <UART_SetConfig+0x348>
 8004212:	2308      	movs	r3, #8
 8004214:	77fb      	strb	r3, [r7, #31]
 8004216:	e147      	b.n	80044a8 <UART_SetConfig+0x348>
 8004218:	2310      	movs	r3, #16
 800421a:	77fb      	strb	r3, [r7, #31]
 800421c:	e144      	b.n	80044a8 <UART_SetConfig+0x348>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a83      	ldr	r2, [pc, #524]	; (8004430 <UART_SetConfig+0x2d0>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d132      	bne.n	800428e <UART_SetConfig+0x12e>
 8004228:	4b80      	ldr	r3, [pc, #512]	; (800442c <UART_SetConfig+0x2cc>)
 800422a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800422e:	f003 030c 	and.w	r3, r3, #12
 8004232:	2b0c      	cmp	r3, #12
 8004234:	d828      	bhi.n	8004288 <UART_SetConfig+0x128>
 8004236:	a201      	add	r2, pc, #4	; (adr r2, 800423c <UART_SetConfig+0xdc>)
 8004238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800423c:	08004271 	.word	0x08004271
 8004240:	08004289 	.word	0x08004289
 8004244:	08004289 	.word	0x08004289
 8004248:	08004289 	.word	0x08004289
 800424c:	0800427d 	.word	0x0800427d
 8004250:	08004289 	.word	0x08004289
 8004254:	08004289 	.word	0x08004289
 8004258:	08004289 	.word	0x08004289
 800425c:	08004277 	.word	0x08004277
 8004260:	08004289 	.word	0x08004289
 8004264:	08004289 	.word	0x08004289
 8004268:	08004289 	.word	0x08004289
 800426c:	08004283 	.word	0x08004283
 8004270:	2300      	movs	r3, #0
 8004272:	77fb      	strb	r3, [r7, #31]
 8004274:	e118      	b.n	80044a8 <UART_SetConfig+0x348>
 8004276:	2302      	movs	r3, #2
 8004278:	77fb      	strb	r3, [r7, #31]
 800427a:	e115      	b.n	80044a8 <UART_SetConfig+0x348>
 800427c:	2304      	movs	r3, #4
 800427e:	77fb      	strb	r3, [r7, #31]
 8004280:	e112      	b.n	80044a8 <UART_SetConfig+0x348>
 8004282:	2308      	movs	r3, #8
 8004284:	77fb      	strb	r3, [r7, #31]
 8004286:	e10f      	b.n	80044a8 <UART_SetConfig+0x348>
 8004288:	2310      	movs	r3, #16
 800428a:	77fb      	strb	r3, [r7, #31]
 800428c:	e10c      	b.n	80044a8 <UART_SetConfig+0x348>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a68      	ldr	r2, [pc, #416]	; (8004434 <UART_SetConfig+0x2d4>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d120      	bne.n	80042da <UART_SetConfig+0x17a>
 8004298:	4b64      	ldr	r3, [pc, #400]	; (800442c <UART_SetConfig+0x2cc>)
 800429a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800429e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80042a2:	2b30      	cmp	r3, #48	; 0x30
 80042a4:	d013      	beq.n	80042ce <UART_SetConfig+0x16e>
 80042a6:	2b30      	cmp	r3, #48	; 0x30
 80042a8:	d814      	bhi.n	80042d4 <UART_SetConfig+0x174>
 80042aa:	2b20      	cmp	r3, #32
 80042ac:	d009      	beq.n	80042c2 <UART_SetConfig+0x162>
 80042ae:	2b20      	cmp	r3, #32
 80042b0:	d810      	bhi.n	80042d4 <UART_SetConfig+0x174>
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d002      	beq.n	80042bc <UART_SetConfig+0x15c>
 80042b6:	2b10      	cmp	r3, #16
 80042b8:	d006      	beq.n	80042c8 <UART_SetConfig+0x168>
 80042ba:	e00b      	b.n	80042d4 <UART_SetConfig+0x174>
 80042bc:	2300      	movs	r3, #0
 80042be:	77fb      	strb	r3, [r7, #31]
 80042c0:	e0f2      	b.n	80044a8 <UART_SetConfig+0x348>
 80042c2:	2302      	movs	r3, #2
 80042c4:	77fb      	strb	r3, [r7, #31]
 80042c6:	e0ef      	b.n	80044a8 <UART_SetConfig+0x348>
 80042c8:	2304      	movs	r3, #4
 80042ca:	77fb      	strb	r3, [r7, #31]
 80042cc:	e0ec      	b.n	80044a8 <UART_SetConfig+0x348>
 80042ce:	2308      	movs	r3, #8
 80042d0:	77fb      	strb	r3, [r7, #31]
 80042d2:	e0e9      	b.n	80044a8 <UART_SetConfig+0x348>
 80042d4:	2310      	movs	r3, #16
 80042d6:	77fb      	strb	r3, [r7, #31]
 80042d8:	e0e6      	b.n	80044a8 <UART_SetConfig+0x348>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a56      	ldr	r2, [pc, #344]	; (8004438 <UART_SetConfig+0x2d8>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d120      	bne.n	8004326 <UART_SetConfig+0x1c6>
 80042e4:	4b51      	ldr	r3, [pc, #324]	; (800442c <UART_SetConfig+0x2cc>)
 80042e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042ea:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80042ee:	2bc0      	cmp	r3, #192	; 0xc0
 80042f0:	d013      	beq.n	800431a <UART_SetConfig+0x1ba>
 80042f2:	2bc0      	cmp	r3, #192	; 0xc0
 80042f4:	d814      	bhi.n	8004320 <UART_SetConfig+0x1c0>
 80042f6:	2b80      	cmp	r3, #128	; 0x80
 80042f8:	d009      	beq.n	800430e <UART_SetConfig+0x1ae>
 80042fa:	2b80      	cmp	r3, #128	; 0x80
 80042fc:	d810      	bhi.n	8004320 <UART_SetConfig+0x1c0>
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d002      	beq.n	8004308 <UART_SetConfig+0x1a8>
 8004302:	2b40      	cmp	r3, #64	; 0x40
 8004304:	d006      	beq.n	8004314 <UART_SetConfig+0x1b4>
 8004306:	e00b      	b.n	8004320 <UART_SetConfig+0x1c0>
 8004308:	2300      	movs	r3, #0
 800430a:	77fb      	strb	r3, [r7, #31]
 800430c:	e0cc      	b.n	80044a8 <UART_SetConfig+0x348>
 800430e:	2302      	movs	r3, #2
 8004310:	77fb      	strb	r3, [r7, #31]
 8004312:	e0c9      	b.n	80044a8 <UART_SetConfig+0x348>
 8004314:	2304      	movs	r3, #4
 8004316:	77fb      	strb	r3, [r7, #31]
 8004318:	e0c6      	b.n	80044a8 <UART_SetConfig+0x348>
 800431a:	2308      	movs	r3, #8
 800431c:	77fb      	strb	r3, [r7, #31]
 800431e:	e0c3      	b.n	80044a8 <UART_SetConfig+0x348>
 8004320:	2310      	movs	r3, #16
 8004322:	77fb      	strb	r3, [r7, #31]
 8004324:	e0c0      	b.n	80044a8 <UART_SetConfig+0x348>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a44      	ldr	r2, [pc, #272]	; (800443c <UART_SetConfig+0x2dc>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d125      	bne.n	800437c <UART_SetConfig+0x21c>
 8004330:	4b3e      	ldr	r3, [pc, #248]	; (800442c <UART_SetConfig+0x2cc>)
 8004332:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004336:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800433a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800433e:	d017      	beq.n	8004370 <UART_SetConfig+0x210>
 8004340:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004344:	d817      	bhi.n	8004376 <UART_SetConfig+0x216>
 8004346:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800434a:	d00b      	beq.n	8004364 <UART_SetConfig+0x204>
 800434c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004350:	d811      	bhi.n	8004376 <UART_SetConfig+0x216>
 8004352:	2b00      	cmp	r3, #0
 8004354:	d003      	beq.n	800435e <UART_SetConfig+0x1fe>
 8004356:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800435a:	d006      	beq.n	800436a <UART_SetConfig+0x20a>
 800435c:	e00b      	b.n	8004376 <UART_SetConfig+0x216>
 800435e:	2300      	movs	r3, #0
 8004360:	77fb      	strb	r3, [r7, #31]
 8004362:	e0a1      	b.n	80044a8 <UART_SetConfig+0x348>
 8004364:	2302      	movs	r3, #2
 8004366:	77fb      	strb	r3, [r7, #31]
 8004368:	e09e      	b.n	80044a8 <UART_SetConfig+0x348>
 800436a:	2304      	movs	r3, #4
 800436c:	77fb      	strb	r3, [r7, #31]
 800436e:	e09b      	b.n	80044a8 <UART_SetConfig+0x348>
 8004370:	2308      	movs	r3, #8
 8004372:	77fb      	strb	r3, [r7, #31]
 8004374:	e098      	b.n	80044a8 <UART_SetConfig+0x348>
 8004376:	2310      	movs	r3, #16
 8004378:	77fb      	strb	r3, [r7, #31]
 800437a:	e095      	b.n	80044a8 <UART_SetConfig+0x348>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a2f      	ldr	r2, [pc, #188]	; (8004440 <UART_SetConfig+0x2e0>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d125      	bne.n	80043d2 <UART_SetConfig+0x272>
 8004386:	4b29      	ldr	r3, [pc, #164]	; (800442c <UART_SetConfig+0x2cc>)
 8004388:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800438c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004390:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004394:	d017      	beq.n	80043c6 <UART_SetConfig+0x266>
 8004396:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800439a:	d817      	bhi.n	80043cc <UART_SetConfig+0x26c>
 800439c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043a0:	d00b      	beq.n	80043ba <UART_SetConfig+0x25a>
 80043a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043a6:	d811      	bhi.n	80043cc <UART_SetConfig+0x26c>
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d003      	beq.n	80043b4 <UART_SetConfig+0x254>
 80043ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043b0:	d006      	beq.n	80043c0 <UART_SetConfig+0x260>
 80043b2:	e00b      	b.n	80043cc <UART_SetConfig+0x26c>
 80043b4:	2301      	movs	r3, #1
 80043b6:	77fb      	strb	r3, [r7, #31]
 80043b8:	e076      	b.n	80044a8 <UART_SetConfig+0x348>
 80043ba:	2302      	movs	r3, #2
 80043bc:	77fb      	strb	r3, [r7, #31]
 80043be:	e073      	b.n	80044a8 <UART_SetConfig+0x348>
 80043c0:	2304      	movs	r3, #4
 80043c2:	77fb      	strb	r3, [r7, #31]
 80043c4:	e070      	b.n	80044a8 <UART_SetConfig+0x348>
 80043c6:	2308      	movs	r3, #8
 80043c8:	77fb      	strb	r3, [r7, #31]
 80043ca:	e06d      	b.n	80044a8 <UART_SetConfig+0x348>
 80043cc:	2310      	movs	r3, #16
 80043ce:	77fb      	strb	r3, [r7, #31]
 80043d0:	e06a      	b.n	80044a8 <UART_SetConfig+0x348>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a1b      	ldr	r2, [pc, #108]	; (8004444 <UART_SetConfig+0x2e4>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d138      	bne.n	800444e <UART_SetConfig+0x2ee>
 80043dc:	4b13      	ldr	r3, [pc, #76]	; (800442c <UART_SetConfig+0x2cc>)
 80043de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043e2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80043e6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80043ea:	d017      	beq.n	800441c <UART_SetConfig+0x2bc>
 80043ec:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80043f0:	d82a      	bhi.n	8004448 <UART_SetConfig+0x2e8>
 80043f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043f6:	d00b      	beq.n	8004410 <UART_SetConfig+0x2b0>
 80043f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043fc:	d824      	bhi.n	8004448 <UART_SetConfig+0x2e8>
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d003      	beq.n	800440a <UART_SetConfig+0x2aa>
 8004402:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004406:	d006      	beq.n	8004416 <UART_SetConfig+0x2b6>
 8004408:	e01e      	b.n	8004448 <UART_SetConfig+0x2e8>
 800440a:	2300      	movs	r3, #0
 800440c:	77fb      	strb	r3, [r7, #31]
 800440e:	e04b      	b.n	80044a8 <UART_SetConfig+0x348>
 8004410:	2302      	movs	r3, #2
 8004412:	77fb      	strb	r3, [r7, #31]
 8004414:	e048      	b.n	80044a8 <UART_SetConfig+0x348>
 8004416:	2304      	movs	r3, #4
 8004418:	77fb      	strb	r3, [r7, #31]
 800441a:	e045      	b.n	80044a8 <UART_SetConfig+0x348>
 800441c:	2308      	movs	r3, #8
 800441e:	77fb      	strb	r3, [r7, #31]
 8004420:	e042      	b.n	80044a8 <UART_SetConfig+0x348>
 8004422:	bf00      	nop
 8004424:	efff69f3 	.word	0xefff69f3
 8004428:	40011000 	.word	0x40011000
 800442c:	40023800 	.word	0x40023800
 8004430:	40004400 	.word	0x40004400
 8004434:	40004800 	.word	0x40004800
 8004438:	40004c00 	.word	0x40004c00
 800443c:	40005000 	.word	0x40005000
 8004440:	40011400 	.word	0x40011400
 8004444:	40007800 	.word	0x40007800
 8004448:	2310      	movs	r3, #16
 800444a:	77fb      	strb	r3, [r7, #31]
 800444c:	e02c      	b.n	80044a8 <UART_SetConfig+0x348>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a72      	ldr	r2, [pc, #456]	; (800461c <UART_SetConfig+0x4bc>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d125      	bne.n	80044a4 <UART_SetConfig+0x344>
 8004458:	4b71      	ldr	r3, [pc, #452]	; (8004620 <UART_SetConfig+0x4c0>)
 800445a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800445e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004462:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004466:	d017      	beq.n	8004498 <UART_SetConfig+0x338>
 8004468:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800446c:	d817      	bhi.n	800449e <UART_SetConfig+0x33e>
 800446e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004472:	d00b      	beq.n	800448c <UART_SetConfig+0x32c>
 8004474:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004478:	d811      	bhi.n	800449e <UART_SetConfig+0x33e>
 800447a:	2b00      	cmp	r3, #0
 800447c:	d003      	beq.n	8004486 <UART_SetConfig+0x326>
 800447e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004482:	d006      	beq.n	8004492 <UART_SetConfig+0x332>
 8004484:	e00b      	b.n	800449e <UART_SetConfig+0x33e>
 8004486:	2300      	movs	r3, #0
 8004488:	77fb      	strb	r3, [r7, #31]
 800448a:	e00d      	b.n	80044a8 <UART_SetConfig+0x348>
 800448c:	2302      	movs	r3, #2
 800448e:	77fb      	strb	r3, [r7, #31]
 8004490:	e00a      	b.n	80044a8 <UART_SetConfig+0x348>
 8004492:	2304      	movs	r3, #4
 8004494:	77fb      	strb	r3, [r7, #31]
 8004496:	e007      	b.n	80044a8 <UART_SetConfig+0x348>
 8004498:	2308      	movs	r3, #8
 800449a:	77fb      	strb	r3, [r7, #31]
 800449c:	e004      	b.n	80044a8 <UART_SetConfig+0x348>
 800449e:	2310      	movs	r3, #16
 80044a0:	77fb      	strb	r3, [r7, #31]
 80044a2:	e001      	b.n	80044a8 <UART_SetConfig+0x348>
 80044a4:	2310      	movs	r3, #16
 80044a6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	69db      	ldr	r3, [r3, #28]
 80044ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044b0:	d15b      	bne.n	800456a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80044b2:	7ffb      	ldrb	r3, [r7, #31]
 80044b4:	2b08      	cmp	r3, #8
 80044b6:	d828      	bhi.n	800450a <UART_SetConfig+0x3aa>
 80044b8:	a201      	add	r2, pc, #4	; (adr r2, 80044c0 <UART_SetConfig+0x360>)
 80044ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044be:	bf00      	nop
 80044c0:	080044e5 	.word	0x080044e5
 80044c4:	080044ed 	.word	0x080044ed
 80044c8:	080044f5 	.word	0x080044f5
 80044cc:	0800450b 	.word	0x0800450b
 80044d0:	080044fb 	.word	0x080044fb
 80044d4:	0800450b 	.word	0x0800450b
 80044d8:	0800450b 	.word	0x0800450b
 80044dc:	0800450b 	.word	0x0800450b
 80044e0:	08004503 	.word	0x08004503
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044e4:	f7fd fe08 	bl	80020f8 <HAL_RCC_GetPCLK1Freq>
 80044e8:	61b8      	str	r0, [r7, #24]
        break;
 80044ea:	e013      	b.n	8004514 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80044ec:	f7fd fe18 	bl	8002120 <HAL_RCC_GetPCLK2Freq>
 80044f0:	61b8      	str	r0, [r7, #24]
        break;
 80044f2:	e00f      	b.n	8004514 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80044f4:	4b4b      	ldr	r3, [pc, #300]	; (8004624 <UART_SetConfig+0x4c4>)
 80044f6:	61bb      	str	r3, [r7, #24]
        break;
 80044f8:	e00c      	b.n	8004514 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044fa:	f7fd fd2b 	bl	8001f54 <HAL_RCC_GetSysClockFreq>
 80044fe:	61b8      	str	r0, [r7, #24]
        break;
 8004500:	e008      	b.n	8004514 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004502:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004506:	61bb      	str	r3, [r7, #24]
        break;
 8004508:	e004      	b.n	8004514 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800450a:	2300      	movs	r3, #0
 800450c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	77bb      	strb	r3, [r7, #30]
        break;
 8004512:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004514:	69bb      	ldr	r3, [r7, #24]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d074      	beq.n	8004604 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	005a      	lsls	r2, r3, #1
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	085b      	lsrs	r3, r3, #1
 8004524:	441a      	add	r2, r3
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	fbb2 f3f3 	udiv	r3, r2, r3
 800452e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	2b0f      	cmp	r3, #15
 8004534:	d916      	bls.n	8004564 <UART_SetConfig+0x404>
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800453c:	d212      	bcs.n	8004564 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	b29b      	uxth	r3, r3
 8004542:	f023 030f 	bic.w	r3, r3, #15
 8004546:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	085b      	lsrs	r3, r3, #1
 800454c:	b29b      	uxth	r3, r3
 800454e:	f003 0307 	and.w	r3, r3, #7
 8004552:	b29a      	uxth	r2, r3
 8004554:	89fb      	ldrh	r3, [r7, #14]
 8004556:	4313      	orrs	r3, r2
 8004558:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	89fa      	ldrh	r2, [r7, #14]
 8004560:	60da      	str	r2, [r3, #12]
 8004562:	e04f      	b.n	8004604 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	77bb      	strb	r3, [r7, #30]
 8004568:	e04c      	b.n	8004604 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800456a:	7ffb      	ldrb	r3, [r7, #31]
 800456c:	2b08      	cmp	r3, #8
 800456e:	d828      	bhi.n	80045c2 <UART_SetConfig+0x462>
 8004570:	a201      	add	r2, pc, #4	; (adr r2, 8004578 <UART_SetConfig+0x418>)
 8004572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004576:	bf00      	nop
 8004578:	0800459d 	.word	0x0800459d
 800457c:	080045a5 	.word	0x080045a5
 8004580:	080045ad 	.word	0x080045ad
 8004584:	080045c3 	.word	0x080045c3
 8004588:	080045b3 	.word	0x080045b3
 800458c:	080045c3 	.word	0x080045c3
 8004590:	080045c3 	.word	0x080045c3
 8004594:	080045c3 	.word	0x080045c3
 8004598:	080045bb 	.word	0x080045bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800459c:	f7fd fdac 	bl	80020f8 <HAL_RCC_GetPCLK1Freq>
 80045a0:	61b8      	str	r0, [r7, #24]
        break;
 80045a2:	e013      	b.n	80045cc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80045a4:	f7fd fdbc 	bl	8002120 <HAL_RCC_GetPCLK2Freq>
 80045a8:	61b8      	str	r0, [r7, #24]
        break;
 80045aa:	e00f      	b.n	80045cc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045ac:	4b1d      	ldr	r3, [pc, #116]	; (8004624 <UART_SetConfig+0x4c4>)
 80045ae:	61bb      	str	r3, [r7, #24]
        break;
 80045b0:	e00c      	b.n	80045cc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045b2:	f7fd fccf 	bl	8001f54 <HAL_RCC_GetSysClockFreq>
 80045b6:	61b8      	str	r0, [r7, #24]
        break;
 80045b8:	e008      	b.n	80045cc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045be:	61bb      	str	r3, [r7, #24]
        break;
 80045c0:	e004      	b.n	80045cc <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80045c2:	2300      	movs	r3, #0
 80045c4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	77bb      	strb	r3, [r7, #30]
        break;
 80045ca:	bf00      	nop
    }

    if (pclk != 0U)
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d018      	beq.n	8004604 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	085a      	lsrs	r2, r3, #1
 80045d8:	69bb      	ldr	r3, [r7, #24]
 80045da:	441a      	add	r2, r3
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80045e4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	2b0f      	cmp	r3, #15
 80045ea:	d909      	bls.n	8004600 <UART_SetConfig+0x4a0>
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045f2:	d205      	bcs.n	8004600 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	b29a      	uxth	r2, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	60da      	str	r2, [r3, #12]
 80045fe:	e001      	b.n	8004604 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2200      	movs	r2, #0
 8004608:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004610:	7fbb      	ldrb	r3, [r7, #30]
}
 8004612:	4618      	mov	r0, r3
 8004614:	3720      	adds	r7, #32
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}
 800461a:	bf00      	nop
 800461c:	40007c00 	.word	0x40007c00
 8004620:	40023800 	.word	0x40023800
 8004624:	00f42400 	.word	0x00f42400

08004628 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004628:	b480      	push	{r7}
 800462a:	b083      	sub	sp, #12
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004634:	f003 0301 	and.w	r3, r3, #1
 8004638:	2b00      	cmp	r3, #0
 800463a:	d00a      	beq.n	8004652 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	430a      	orrs	r2, r1
 8004650:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004656:	f003 0302 	and.w	r3, r3, #2
 800465a:	2b00      	cmp	r3, #0
 800465c:	d00a      	beq.n	8004674 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	430a      	orrs	r2, r1
 8004672:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004678:	f003 0304 	and.w	r3, r3, #4
 800467c:	2b00      	cmp	r3, #0
 800467e:	d00a      	beq.n	8004696 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	430a      	orrs	r2, r1
 8004694:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800469a:	f003 0308 	and.w	r3, r3, #8
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d00a      	beq.n	80046b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	430a      	orrs	r2, r1
 80046b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046bc:	f003 0310 	and.w	r3, r3, #16
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d00a      	beq.n	80046da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	430a      	orrs	r2, r1
 80046d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046de:	f003 0320 	and.w	r3, r3, #32
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d00a      	beq.n	80046fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	430a      	orrs	r2, r1
 80046fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004700:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004704:	2b00      	cmp	r3, #0
 8004706:	d01a      	beq.n	800473e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	430a      	orrs	r2, r1
 800471c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004722:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004726:	d10a      	bne.n	800473e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	430a      	orrs	r2, r1
 800473c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004742:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004746:	2b00      	cmp	r3, #0
 8004748:	d00a      	beq.n	8004760 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	430a      	orrs	r2, r1
 800475e:	605a      	str	r2, [r3, #4]
  }
}
 8004760:	bf00      	nop
 8004762:	370c      	adds	r7, #12
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr

0800476c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b086      	sub	sp, #24
 8004770:	af02      	add	r7, sp, #8
 8004772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800477c:	f7fc fcf4 	bl	8001168 <HAL_GetTick>
 8004780:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0308 	and.w	r3, r3, #8
 800478c:	2b08      	cmp	r3, #8
 800478e:	d10e      	bne.n	80047ae <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004790:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004794:	9300      	str	r3, [sp, #0]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f000 f831 	bl	8004806 <UART_WaitOnFlagUntilTimeout>
 80047a4:	4603      	mov	r3, r0
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d001      	beq.n	80047ae <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80047aa:	2303      	movs	r3, #3
 80047ac:	e027      	b.n	80047fe <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f003 0304 	and.w	r3, r3, #4
 80047b8:	2b04      	cmp	r3, #4
 80047ba:	d10e      	bne.n	80047da <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80047bc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80047c0:	9300      	str	r3, [sp, #0]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2200      	movs	r2, #0
 80047c6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f000 f81b 	bl	8004806 <UART_WaitOnFlagUntilTimeout>
 80047d0:	4603      	mov	r3, r0
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d001      	beq.n	80047da <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	e011      	b.n	80047fe <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2220      	movs	r2, #32
 80047de:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2220      	movs	r2, #32
 80047e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2200      	movs	r2, #0
 80047f2:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2200      	movs	r2, #0
 80047f8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80047fc:	2300      	movs	r3, #0
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3710      	adds	r7, #16
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}

08004806 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004806:	b580      	push	{r7, lr}
 8004808:	b09c      	sub	sp, #112	; 0x70
 800480a:	af00      	add	r7, sp, #0
 800480c:	60f8      	str	r0, [r7, #12]
 800480e:	60b9      	str	r1, [r7, #8]
 8004810:	603b      	str	r3, [r7, #0]
 8004812:	4613      	mov	r3, r2
 8004814:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004816:	e0a7      	b.n	8004968 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004818:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800481a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800481e:	f000 80a3 	beq.w	8004968 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004822:	f7fc fca1 	bl	8001168 <HAL_GetTick>
 8004826:	4602      	mov	r2, r0
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	1ad3      	subs	r3, r2, r3
 800482c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800482e:	429a      	cmp	r2, r3
 8004830:	d302      	bcc.n	8004838 <UART_WaitOnFlagUntilTimeout+0x32>
 8004832:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004834:	2b00      	cmp	r3, #0
 8004836:	d13f      	bne.n	80048b8 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800483e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004840:	e853 3f00 	ldrex	r3, [r3]
 8004844:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004846:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004848:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800484c:	667b      	str	r3, [r7, #100]	; 0x64
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	461a      	mov	r2, r3
 8004854:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004856:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004858:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800485a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800485c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800485e:	e841 2300 	strex	r3, r2, [r1]
 8004862:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004864:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004866:	2b00      	cmp	r3, #0
 8004868:	d1e6      	bne.n	8004838 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	3308      	adds	r3, #8
 8004870:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004872:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004874:	e853 3f00 	ldrex	r3, [r3]
 8004878:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800487a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800487c:	f023 0301 	bic.w	r3, r3, #1
 8004880:	663b      	str	r3, [r7, #96]	; 0x60
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	3308      	adds	r3, #8
 8004888:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800488a:	64ba      	str	r2, [r7, #72]	; 0x48
 800488c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800488e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004890:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004892:	e841 2300 	strex	r3, r2, [r1]
 8004896:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004898:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800489a:	2b00      	cmp	r3, #0
 800489c:	d1e5      	bne.n	800486a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2220      	movs	r2, #32
 80048a2:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2220      	movs	r2, #32
 80048a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2200      	movs	r2, #0
 80048b0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80048b4:	2303      	movs	r3, #3
 80048b6:	e068      	b.n	800498a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 0304 	and.w	r3, r3, #4
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d050      	beq.n	8004968 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	69db      	ldr	r3, [r3, #28]
 80048cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048d4:	d148      	bne.n	8004968 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80048de:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048e8:	e853 3f00 	ldrex	r3, [r3]
 80048ec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80048ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80048f4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	461a      	mov	r2, r3
 80048fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048fe:	637b      	str	r3, [r7, #52]	; 0x34
 8004900:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004902:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004904:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004906:	e841 2300 	strex	r3, r2, [r1]
 800490a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800490c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800490e:	2b00      	cmp	r3, #0
 8004910:	d1e6      	bne.n	80048e0 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	3308      	adds	r3, #8
 8004918:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	e853 3f00 	ldrex	r3, [r3]
 8004920:	613b      	str	r3, [r7, #16]
   return(result);
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	f023 0301 	bic.w	r3, r3, #1
 8004928:	66bb      	str	r3, [r7, #104]	; 0x68
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	3308      	adds	r3, #8
 8004930:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004932:	623a      	str	r2, [r7, #32]
 8004934:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004936:	69f9      	ldr	r1, [r7, #28]
 8004938:	6a3a      	ldr	r2, [r7, #32]
 800493a:	e841 2300 	strex	r3, r2, [r1]
 800493e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004940:	69bb      	ldr	r3, [r7, #24]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d1e5      	bne.n	8004912 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2220      	movs	r2, #32
 800494a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2220      	movs	r2, #32
 8004950:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2220      	movs	r2, #32
 8004958:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2200      	movs	r2, #0
 8004960:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004964:	2303      	movs	r3, #3
 8004966:	e010      	b.n	800498a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	69da      	ldr	r2, [r3, #28]
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	4013      	ands	r3, r2
 8004972:	68ba      	ldr	r2, [r7, #8]
 8004974:	429a      	cmp	r2, r3
 8004976:	bf0c      	ite	eq
 8004978:	2301      	moveq	r3, #1
 800497a:	2300      	movne	r3, #0
 800497c:	b2db      	uxtb	r3, r3
 800497e:	461a      	mov	r2, r3
 8004980:	79fb      	ldrb	r3, [r7, #7]
 8004982:	429a      	cmp	r2, r3
 8004984:	f43f af48 	beq.w	8004818 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004988:	2300      	movs	r3, #0
}
 800498a:	4618      	mov	r0, r3
 800498c:	3770      	adds	r7, #112	; 0x70
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}

08004992 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004992:	b480      	push	{r7}
 8004994:	b095      	sub	sp, #84	; 0x54
 8004996:	af00      	add	r7, sp, #0
 8004998:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049a2:	e853 3f00 	ldrex	r3, [r3]
 80049a6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80049a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049aa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80049ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	461a      	mov	r2, r3
 80049b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049b8:	643b      	str	r3, [r7, #64]	; 0x40
 80049ba:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049bc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80049be:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80049c0:	e841 2300 	strex	r3, r2, [r1]
 80049c4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80049c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d1e6      	bne.n	800499a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	3308      	adds	r3, #8
 80049d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d4:	6a3b      	ldr	r3, [r7, #32]
 80049d6:	e853 3f00 	ldrex	r3, [r3]
 80049da:	61fb      	str	r3, [r7, #28]
   return(result);
 80049dc:	69fb      	ldr	r3, [r7, #28]
 80049de:	f023 0301 	bic.w	r3, r3, #1
 80049e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	3308      	adds	r3, #8
 80049ea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80049ec:	62fa      	str	r2, [r7, #44]	; 0x2c
 80049ee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80049f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80049f4:	e841 2300 	strex	r3, r2, [r1]
 80049f8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80049fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d1e5      	bne.n	80049cc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d118      	bne.n	8004a3a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	e853 3f00 	ldrex	r3, [r3]
 8004a14:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	f023 0310 	bic.w	r3, r3, #16
 8004a1c:	647b      	str	r3, [r7, #68]	; 0x44
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	461a      	mov	r2, r3
 8004a24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a26:	61bb      	str	r3, [r7, #24]
 8004a28:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a2a:	6979      	ldr	r1, [r7, #20]
 8004a2c:	69ba      	ldr	r2, [r7, #24]
 8004a2e:	e841 2300 	strex	r3, r2, [r1]
 8004a32:	613b      	str	r3, [r7, #16]
   return(result);
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d1e6      	bne.n	8004a08 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2220      	movs	r2, #32
 8004a3e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2200      	movs	r2, #0
 8004a46:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004a4e:	bf00      	nop
 8004a50:	3754      	adds	r7, #84	; 0x54
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr

08004a5a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a5a:	b580      	push	{r7, lr}
 8004a5c:	b084      	sub	sp, #16
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a66:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004a78:	68f8      	ldr	r0, [r7, #12]
 8004a7a:	f7ff fb51 	bl	8004120 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a7e:	bf00      	nop
 8004a80:	3710      	adds	r7, #16
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}

08004a86 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a86:	b580      	push	{r7, lr}
 8004a88:	b088      	sub	sp, #32
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	e853 3f00 	ldrex	r3, [r3]
 8004a9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004aa2:	61fb      	str	r3, [r7, #28]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	61bb      	str	r3, [r7, #24]
 8004aae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab0:	6979      	ldr	r1, [r7, #20]
 8004ab2:	69ba      	ldr	r2, [r7, #24]
 8004ab4:	e841 2300 	strex	r3, r2, [r1]
 8004ab8:	613b      	str	r3, [r7, #16]
   return(result);
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d1e6      	bne.n	8004a8e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2220      	movs	r2, #32
 8004ac4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	f7ff fb1d 	bl	800410c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ad2:	bf00      	nop
 8004ad4:	3720      	adds	r7, #32
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}
	...

08004adc <std>:
 8004adc:	2300      	movs	r3, #0
 8004ade:	b510      	push	{r4, lr}
 8004ae0:	4604      	mov	r4, r0
 8004ae2:	e9c0 3300 	strd	r3, r3, [r0]
 8004ae6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004aea:	6083      	str	r3, [r0, #8]
 8004aec:	8181      	strh	r1, [r0, #12]
 8004aee:	6643      	str	r3, [r0, #100]	; 0x64
 8004af0:	81c2      	strh	r2, [r0, #14]
 8004af2:	6183      	str	r3, [r0, #24]
 8004af4:	4619      	mov	r1, r3
 8004af6:	2208      	movs	r2, #8
 8004af8:	305c      	adds	r0, #92	; 0x5c
 8004afa:	f000 f9f7 	bl	8004eec <memset>
 8004afe:	4b0d      	ldr	r3, [pc, #52]	; (8004b34 <std+0x58>)
 8004b00:	6263      	str	r3, [r4, #36]	; 0x24
 8004b02:	4b0d      	ldr	r3, [pc, #52]	; (8004b38 <std+0x5c>)
 8004b04:	62a3      	str	r3, [r4, #40]	; 0x28
 8004b06:	4b0d      	ldr	r3, [pc, #52]	; (8004b3c <std+0x60>)
 8004b08:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004b0a:	4b0d      	ldr	r3, [pc, #52]	; (8004b40 <std+0x64>)
 8004b0c:	6323      	str	r3, [r4, #48]	; 0x30
 8004b0e:	4b0d      	ldr	r3, [pc, #52]	; (8004b44 <std+0x68>)
 8004b10:	6224      	str	r4, [r4, #32]
 8004b12:	429c      	cmp	r4, r3
 8004b14:	d006      	beq.n	8004b24 <std+0x48>
 8004b16:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004b1a:	4294      	cmp	r4, r2
 8004b1c:	d002      	beq.n	8004b24 <std+0x48>
 8004b1e:	33d0      	adds	r3, #208	; 0xd0
 8004b20:	429c      	cmp	r4, r3
 8004b22:	d105      	bne.n	8004b30 <std+0x54>
 8004b24:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004b28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b2c:	f000 ba56 	b.w	8004fdc <__retarget_lock_init_recursive>
 8004b30:	bd10      	pop	{r4, pc}
 8004b32:	bf00      	nop
 8004b34:	08004d3d 	.word	0x08004d3d
 8004b38:	08004d5f 	.word	0x08004d5f
 8004b3c:	08004d97 	.word	0x08004d97
 8004b40:	08004dbb 	.word	0x08004dbb
 8004b44:	20000204 	.word	0x20000204

08004b48 <stdio_exit_handler>:
 8004b48:	4a02      	ldr	r2, [pc, #8]	; (8004b54 <stdio_exit_handler+0xc>)
 8004b4a:	4903      	ldr	r1, [pc, #12]	; (8004b58 <stdio_exit_handler+0x10>)
 8004b4c:	4803      	ldr	r0, [pc, #12]	; (8004b5c <stdio_exit_handler+0x14>)
 8004b4e:	f000 b869 	b.w	8004c24 <_fwalk_sglue>
 8004b52:	bf00      	nop
 8004b54:	20000030 	.word	0x20000030
 8004b58:	08005889 	.word	0x08005889
 8004b5c:	2000003c 	.word	0x2000003c

08004b60 <cleanup_stdio>:
 8004b60:	6841      	ldr	r1, [r0, #4]
 8004b62:	4b0c      	ldr	r3, [pc, #48]	; (8004b94 <cleanup_stdio+0x34>)
 8004b64:	4299      	cmp	r1, r3
 8004b66:	b510      	push	{r4, lr}
 8004b68:	4604      	mov	r4, r0
 8004b6a:	d001      	beq.n	8004b70 <cleanup_stdio+0x10>
 8004b6c:	f000 fe8c 	bl	8005888 <_fflush_r>
 8004b70:	68a1      	ldr	r1, [r4, #8]
 8004b72:	4b09      	ldr	r3, [pc, #36]	; (8004b98 <cleanup_stdio+0x38>)
 8004b74:	4299      	cmp	r1, r3
 8004b76:	d002      	beq.n	8004b7e <cleanup_stdio+0x1e>
 8004b78:	4620      	mov	r0, r4
 8004b7a:	f000 fe85 	bl	8005888 <_fflush_r>
 8004b7e:	68e1      	ldr	r1, [r4, #12]
 8004b80:	4b06      	ldr	r3, [pc, #24]	; (8004b9c <cleanup_stdio+0x3c>)
 8004b82:	4299      	cmp	r1, r3
 8004b84:	d004      	beq.n	8004b90 <cleanup_stdio+0x30>
 8004b86:	4620      	mov	r0, r4
 8004b88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b8c:	f000 be7c 	b.w	8005888 <_fflush_r>
 8004b90:	bd10      	pop	{r4, pc}
 8004b92:	bf00      	nop
 8004b94:	20000204 	.word	0x20000204
 8004b98:	2000026c 	.word	0x2000026c
 8004b9c:	200002d4 	.word	0x200002d4

08004ba0 <global_stdio_init.part.0>:
 8004ba0:	b510      	push	{r4, lr}
 8004ba2:	4b0b      	ldr	r3, [pc, #44]	; (8004bd0 <global_stdio_init.part.0+0x30>)
 8004ba4:	4c0b      	ldr	r4, [pc, #44]	; (8004bd4 <global_stdio_init.part.0+0x34>)
 8004ba6:	4a0c      	ldr	r2, [pc, #48]	; (8004bd8 <global_stdio_init.part.0+0x38>)
 8004ba8:	601a      	str	r2, [r3, #0]
 8004baa:	4620      	mov	r0, r4
 8004bac:	2200      	movs	r2, #0
 8004bae:	2104      	movs	r1, #4
 8004bb0:	f7ff ff94 	bl	8004adc <std>
 8004bb4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004bb8:	2201      	movs	r2, #1
 8004bba:	2109      	movs	r1, #9
 8004bbc:	f7ff ff8e 	bl	8004adc <std>
 8004bc0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004bc4:	2202      	movs	r2, #2
 8004bc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bca:	2112      	movs	r1, #18
 8004bcc:	f7ff bf86 	b.w	8004adc <std>
 8004bd0:	2000033c 	.word	0x2000033c
 8004bd4:	20000204 	.word	0x20000204
 8004bd8:	08004b49 	.word	0x08004b49

08004bdc <__sfp_lock_acquire>:
 8004bdc:	4801      	ldr	r0, [pc, #4]	; (8004be4 <__sfp_lock_acquire+0x8>)
 8004bde:	f000 b9fe 	b.w	8004fde <__retarget_lock_acquire_recursive>
 8004be2:	bf00      	nop
 8004be4:	20000345 	.word	0x20000345

08004be8 <__sfp_lock_release>:
 8004be8:	4801      	ldr	r0, [pc, #4]	; (8004bf0 <__sfp_lock_release+0x8>)
 8004bea:	f000 b9f9 	b.w	8004fe0 <__retarget_lock_release_recursive>
 8004bee:	bf00      	nop
 8004bf0:	20000345 	.word	0x20000345

08004bf4 <__sinit>:
 8004bf4:	b510      	push	{r4, lr}
 8004bf6:	4604      	mov	r4, r0
 8004bf8:	f7ff fff0 	bl	8004bdc <__sfp_lock_acquire>
 8004bfc:	6a23      	ldr	r3, [r4, #32]
 8004bfe:	b11b      	cbz	r3, 8004c08 <__sinit+0x14>
 8004c00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c04:	f7ff bff0 	b.w	8004be8 <__sfp_lock_release>
 8004c08:	4b04      	ldr	r3, [pc, #16]	; (8004c1c <__sinit+0x28>)
 8004c0a:	6223      	str	r3, [r4, #32]
 8004c0c:	4b04      	ldr	r3, [pc, #16]	; (8004c20 <__sinit+0x2c>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d1f5      	bne.n	8004c00 <__sinit+0xc>
 8004c14:	f7ff ffc4 	bl	8004ba0 <global_stdio_init.part.0>
 8004c18:	e7f2      	b.n	8004c00 <__sinit+0xc>
 8004c1a:	bf00      	nop
 8004c1c:	08004b61 	.word	0x08004b61
 8004c20:	2000033c 	.word	0x2000033c

08004c24 <_fwalk_sglue>:
 8004c24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c28:	4607      	mov	r7, r0
 8004c2a:	4688      	mov	r8, r1
 8004c2c:	4614      	mov	r4, r2
 8004c2e:	2600      	movs	r6, #0
 8004c30:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004c34:	f1b9 0901 	subs.w	r9, r9, #1
 8004c38:	d505      	bpl.n	8004c46 <_fwalk_sglue+0x22>
 8004c3a:	6824      	ldr	r4, [r4, #0]
 8004c3c:	2c00      	cmp	r4, #0
 8004c3e:	d1f7      	bne.n	8004c30 <_fwalk_sglue+0xc>
 8004c40:	4630      	mov	r0, r6
 8004c42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c46:	89ab      	ldrh	r3, [r5, #12]
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d907      	bls.n	8004c5c <_fwalk_sglue+0x38>
 8004c4c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004c50:	3301      	adds	r3, #1
 8004c52:	d003      	beq.n	8004c5c <_fwalk_sglue+0x38>
 8004c54:	4629      	mov	r1, r5
 8004c56:	4638      	mov	r0, r7
 8004c58:	47c0      	blx	r8
 8004c5a:	4306      	orrs	r6, r0
 8004c5c:	3568      	adds	r5, #104	; 0x68
 8004c5e:	e7e9      	b.n	8004c34 <_fwalk_sglue+0x10>

08004c60 <iprintf>:
 8004c60:	b40f      	push	{r0, r1, r2, r3}
 8004c62:	b507      	push	{r0, r1, r2, lr}
 8004c64:	4906      	ldr	r1, [pc, #24]	; (8004c80 <iprintf+0x20>)
 8004c66:	ab04      	add	r3, sp, #16
 8004c68:	6808      	ldr	r0, [r1, #0]
 8004c6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c6e:	6881      	ldr	r1, [r0, #8]
 8004c70:	9301      	str	r3, [sp, #4]
 8004c72:	f000 fad9 	bl	8005228 <_vfiprintf_r>
 8004c76:	b003      	add	sp, #12
 8004c78:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c7c:	b004      	add	sp, #16
 8004c7e:	4770      	bx	lr
 8004c80:	20000088 	.word	0x20000088

08004c84 <_puts_r>:
 8004c84:	6a03      	ldr	r3, [r0, #32]
 8004c86:	b570      	push	{r4, r5, r6, lr}
 8004c88:	6884      	ldr	r4, [r0, #8]
 8004c8a:	4605      	mov	r5, r0
 8004c8c:	460e      	mov	r6, r1
 8004c8e:	b90b      	cbnz	r3, 8004c94 <_puts_r+0x10>
 8004c90:	f7ff ffb0 	bl	8004bf4 <__sinit>
 8004c94:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004c96:	07db      	lsls	r3, r3, #31
 8004c98:	d405      	bmi.n	8004ca6 <_puts_r+0x22>
 8004c9a:	89a3      	ldrh	r3, [r4, #12]
 8004c9c:	0598      	lsls	r0, r3, #22
 8004c9e:	d402      	bmi.n	8004ca6 <_puts_r+0x22>
 8004ca0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004ca2:	f000 f99c 	bl	8004fde <__retarget_lock_acquire_recursive>
 8004ca6:	89a3      	ldrh	r3, [r4, #12]
 8004ca8:	0719      	lsls	r1, r3, #28
 8004caa:	d513      	bpl.n	8004cd4 <_puts_r+0x50>
 8004cac:	6923      	ldr	r3, [r4, #16]
 8004cae:	b18b      	cbz	r3, 8004cd4 <_puts_r+0x50>
 8004cb0:	3e01      	subs	r6, #1
 8004cb2:	68a3      	ldr	r3, [r4, #8]
 8004cb4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004cb8:	3b01      	subs	r3, #1
 8004cba:	60a3      	str	r3, [r4, #8]
 8004cbc:	b9e9      	cbnz	r1, 8004cfa <_puts_r+0x76>
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	da2e      	bge.n	8004d20 <_puts_r+0x9c>
 8004cc2:	4622      	mov	r2, r4
 8004cc4:	210a      	movs	r1, #10
 8004cc6:	4628      	mov	r0, r5
 8004cc8:	f000 f87b 	bl	8004dc2 <__swbuf_r>
 8004ccc:	3001      	adds	r0, #1
 8004cce:	d007      	beq.n	8004ce0 <_puts_r+0x5c>
 8004cd0:	250a      	movs	r5, #10
 8004cd2:	e007      	b.n	8004ce4 <_puts_r+0x60>
 8004cd4:	4621      	mov	r1, r4
 8004cd6:	4628      	mov	r0, r5
 8004cd8:	f000 f8b0 	bl	8004e3c <__swsetup_r>
 8004cdc:	2800      	cmp	r0, #0
 8004cde:	d0e7      	beq.n	8004cb0 <_puts_r+0x2c>
 8004ce0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8004ce4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004ce6:	07da      	lsls	r2, r3, #31
 8004ce8:	d405      	bmi.n	8004cf6 <_puts_r+0x72>
 8004cea:	89a3      	ldrh	r3, [r4, #12]
 8004cec:	059b      	lsls	r3, r3, #22
 8004cee:	d402      	bmi.n	8004cf6 <_puts_r+0x72>
 8004cf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004cf2:	f000 f975 	bl	8004fe0 <__retarget_lock_release_recursive>
 8004cf6:	4628      	mov	r0, r5
 8004cf8:	bd70      	pop	{r4, r5, r6, pc}
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	da04      	bge.n	8004d08 <_puts_r+0x84>
 8004cfe:	69a2      	ldr	r2, [r4, #24]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	dc06      	bgt.n	8004d12 <_puts_r+0x8e>
 8004d04:	290a      	cmp	r1, #10
 8004d06:	d004      	beq.n	8004d12 <_puts_r+0x8e>
 8004d08:	6823      	ldr	r3, [r4, #0]
 8004d0a:	1c5a      	adds	r2, r3, #1
 8004d0c:	6022      	str	r2, [r4, #0]
 8004d0e:	7019      	strb	r1, [r3, #0]
 8004d10:	e7cf      	b.n	8004cb2 <_puts_r+0x2e>
 8004d12:	4622      	mov	r2, r4
 8004d14:	4628      	mov	r0, r5
 8004d16:	f000 f854 	bl	8004dc2 <__swbuf_r>
 8004d1a:	3001      	adds	r0, #1
 8004d1c:	d1c9      	bne.n	8004cb2 <_puts_r+0x2e>
 8004d1e:	e7df      	b.n	8004ce0 <_puts_r+0x5c>
 8004d20:	6823      	ldr	r3, [r4, #0]
 8004d22:	250a      	movs	r5, #10
 8004d24:	1c5a      	adds	r2, r3, #1
 8004d26:	6022      	str	r2, [r4, #0]
 8004d28:	701d      	strb	r5, [r3, #0]
 8004d2a:	e7db      	b.n	8004ce4 <_puts_r+0x60>

08004d2c <puts>:
 8004d2c:	4b02      	ldr	r3, [pc, #8]	; (8004d38 <puts+0xc>)
 8004d2e:	4601      	mov	r1, r0
 8004d30:	6818      	ldr	r0, [r3, #0]
 8004d32:	f7ff bfa7 	b.w	8004c84 <_puts_r>
 8004d36:	bf00      	nop
 8004d38:	20000088 	.word	0x20000088

08004d3c <__sread>:
 8004d3c:	b510      	push	{r4, lr}
 8004d3e:	460c      	mov	r4, r1
 8004d40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d44:	f000 f8fc 	bl	8004f40 <_read_r>
 8004d48:	2800      	cmp	r0, #0
 8004d4a:	bfab      	itete	ge
 8004d4c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004d4e:	89a3      	ldrhlt	r3, [r4, #12]
 8004d50:	181b      	addge	r3, r3, r0
 8004d52:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004d56:	bfac      	ite	ge
 8004d58:	6563      	strge	r3, [r4, #84]	; 0x54
 8004d5a:	81a3      	strhlt	r3, [r4, #12]
 8004d5c:	bd10      	pop	{r4, pc}

08004d5e <__swrite>:
 8004d5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d62:	461f      	mov	r7, r3
 8004d64:	898b      	ldrh	r3, [r1, #12]
 8004d66:	05db      	lsls	r3, r3, #23
 8004d68:	4605      	mov	r5, r0
 8004d6a:	460c      	mov	r4, r1
 8004d6c:	4616      	mov	r6, r2
 8004d6e:	d505      	bpl.n	8004d7c <__swrite+0x1e>
 8004d70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d74:	2302      	movs	r3, #2
 8004d76:	2200      	movs	r2, #0
 8004d78:	f000 f8d0 	bl	8004f1c <_lseek_r>
 8004d7c:	89a3      	ldrh	r3, [r4, #12]
 8004d7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d86:	81a3      	strh	r3, [r4, #12]
 8004d88:	4632      	mov	r2, r6
 8004d8a:	463b      	mov	r3, r7
 8004d8c:	4628      	mov	r0, r5
 8004d8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d92:	f000 b8e7 	b.w	8004f64 <_write_r>

08004d96 <__sseek>:
 8004d96:	b510      	push	{r4, lr}
 8004d98:	460c      	mov	r4, r1
 8004d9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d9e:	f000 f8bd 	bl	8004f1c <_lseek_r>
 8004da2:	1c43      	adds	r3, r0, #1
 8004da4:	89a3      	ldrh	r3, [r4, #12]
 8004da6:	bf15      	itete	ne
 8004da8:	6560      	strne	r0, [r4, #84]	; 0x54
 8004daa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004dae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004db2:	81a3      	strheq	r3, [r4, #12]
 8004db4:	bf18      	it	ne
 8004db6:	81a3      	strhne	r3, [r4, #12]
 8004db8:	bd10      	pop	{r4, pc}

08004dba <__sclose>:
 8004dba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004dbe:	f000 b89d 	b.w	8004efc <_close_r>

08004dc2 <__swbuf_r>:
 8004dc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dc4:	460e      	mov	r6, r1
 8004dc6:	4614      	mov	r4, r2
 8004dc8:	4605      	mov	r5, r0
 8004dca:	b118      	cbz	r0, 8004dd4 <__swbuf_r+0x12>
 8004dcc:	6a03      	ldr	r3, [r0, #32]
 8004dce:	b90b      	cbnz	r3, 8004dd4 <__swbuf_r+0x12>
 8004dd0:	f7ff ff10 	bl	8004bf4 <__sinit>
 8004dd4:	69a3      	ldr	r3, [r4, #24]
 8004dd6:	60a3      	str	r3, [r4, #8]
 8004dd8:	89a3      	ldrh	r3, [r4, #12]
 8004dda:	071a      	lsls	r2, r3, #28
 8004ddc:	d525      	bpl.n	8004e2a <__swbuf_r+0x68>
 8004dde:	6923      	ldr	r3, [r4, #16]
 8004de0:	b31b      	cbz	r3, 8004e2a <__swbuf_r+0x68>
 8004de2:	6823      	ldr	r3, [r4, #0]
 8004de4:	6922      	ldr	r2, [r4, #16]
 8004de6:	1a98      	subs	r0, r3, r2
 8004de8:	6963      	ldr	r3, [r4, #20]
 8004dea:	b2f6      	uxtb	r6, r6
 8004dec:	4283      	cmp	r3, r0
 8004dee:	4637      	mov	r7, r6
 8004df0:	dc04      	bgt.n	8004dfc <__swbuf_r+0x3a>
 8004df2:	4621      	mov	r1, r4
 8004df4:	4628      	mov	r0, r5
 8004df6:	f000 fd47 	bl	8005888 <_fflush_r>
 8004dfa:	b9e0      	cbnz	r0, 8004e36 <__swbuf_r+0x74>
 8004dfc:	68a3      	ldr	r3, [r4, #8]
 8004dfe:	3b01      	subs	r3, #1
 8004e00:	60a3      	str	r3, [r4, #8]
 8004e02:	6823      	ldr	r3, [r4, #0]
 8004e04:	1c5a      	adds	r2, r3, #1
 8004e06:	6022      	str	r2, [r4, #0]
 8004e08:	701e      	strb	r6, [r3, #0]
 8004e0a:	6962      	ldr	r2, [r4, #20]
 8004e0c:	1c43      	adds	r3, r0, #1
 8004e0e:	429a      	cmp	r2, r3
 8004e10:	d004      	beq.n	8004e1c <__swbuf_r+0x5a>
 8004e12:	89a3      	ldrh	r3, [r4, #12]
 8004e14:	07db      	lsls	r3, r3, #31
 8004e16:	d506      	bpl.n	8004e26 <__swbuf_r+0x64>
 8004e18:	2e0a      	cmp	r6, #10
 8004e1a:	d104      	bne.n	8004e26 <__swbuf_r+0x64>
 8004e1c:	4621      	mov	r1, r4
 8004e1e:	4628      	mov	r0, r5
 8004e20:	f000 fd32 	bl	8005888 <_fflush_r>
 8004e24:	b938      	cbnz	r0, 8004e36 <__swbuf_r+0x74>
 8004e26:	4638      	mov	r0, r7
 8004e28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e2a:	4621      	mov	r1, r4
 8004e2c:	4628      	mov	r0, r5
 8004e2e:	f000 f805 	bl	8004e3c <__swsetup_r>
 8004e32:	2800      	cmp	r0, #0
 8004e34:	d0d5      	beq.n	8004de2 <__swbuf_r+0x20>
 8004e36:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004e3a:	e7f4      	b.n	8004e26 <__swbuf_r+0x64>

08004e3c <__swsetup_r>:
 8004e3c:	b538      	push	{r3, r4, r5, lr}
 8004e3e:	4b2a      	ldr	r3, [pc, #168]	; (8004ee8 <__swsetup_r+0xac>)
 8004e40:	4605      	mov	r5, r0
 8004e42:	6818      	ldr	r0, [r3, #0]
 8004e44:	460c      	mov	r4, r1
 8004e46:	b118      	cbz	r0, 8004e50 <__swsetup_r+0x14>
 8004e48:	6a03      	ldr	r3, [r0, #32]
 8004e4a:	b90b      	cbnz	r3, 8004e50 <__swsetup_r+0x14>
 8004e4c:	f7ff fed2 	bl	8004bf4 <__sinit>
 8004e50:	89a3      	ldrh	r3, [r4, #12]
 8004e52:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004e56:	0718      	lsls	r0, r3, #28
 8004e58:	d422      	bmi.n	8004ea0 <__swsetup_r+0x64>
 8004e5a:	06d9      	lsls	r1, r3, #27
 8004e5c:	d407      	bmi.n	8004e6e <__swsetup_r+0x32>
 8004e5e:	2309      	movs	r3, #9
 8004e60:	602b      	str	r3, [r5, #0]
 8004e62:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004e66:	81a3      	strh	r3, [r4, #12]
 8004e68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e6c:	e034      	b.n	8004ed8 <__swsetup_r+0x9c>
 8004e6e:	0758      	lsls	r0, r3, #29
 8004e70:	d512      	bpl.n	8004e98 <__swsetup_r+0x5c>
 8004e72:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004e74:	b141      	cbz	r1, 8004e88 <__swsetup_r+0x4c>
 8004e76:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004e7a:	4299      	cmp	r1, r3
 8004e7c:	d002      	beq.n	8004e84 <__swsetup_r+0x48>
 8004e7e:	4628      	mov	r0, r5
 8004e80:	f000 f8b0 	bl	8004fe4 <_free_r>
 8004e84:	2300      	movs	r3, #0
 8004e86:	6363      	str	r3, [r4, #52]	; 0x34
 8004e88:	89a3      	ldrh	r3, [r4, #12]
 8004e8a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004e8e:	81a3      	strh	r3, [r4, #12]
 8004e90:	2300      	movs	r3, #0
 8004e92:	6063      	str	r3, [r4, #4]
 8004e94:	6923      	ldr	r3, [r4, #16]
 8004e96:	6023      	str	r3, [r4, #0]
 8004e98:	89a3      	ldrh	r3, [r4, #12]
 8004e9a:	f043 0308 	orr.w	r3, r3, #8
 8004e9e:	81a3      	strh	r3, [r4, #12]
 8004ea0:	6923      	ldr	r3, [r4, #16]
 8004ea2:	b94b      	cbnz	r3, 8004eb8 <__swsetup_r+0x7c>
 8004ea4:	89a3      	ldrh	r3, [r4, #12]
 8004ea6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004eaa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004eae:	d003      	beq.n	8004eb8 <__swsetup_r+0x7c>
 8004eb0:	4621      	mov	r1, r4
 8004eb2:	4628      	mov	r0, r5
 8004eb4:	f000 fd36 	bl	8005924 <__smakebuf_r>
 8004eb8:	89a0      	ldrh	r0, [r4, #12]
 8004eba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004ebe:	f010 0301 	ands.w	r3, r0, #1
 8004ec2:	d00a      	beq.n	8004eda <__swsetup_r+0x9e>
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	60a3      	str	r3, [r4, #8]
 8004ec8:	6963      	ldr	r3, [r4, #20]
 8004eca:	425b      	negs	r3, r3
 8004ecc:	61a3      	str	r3, [r4, #24]
 8004ece:	6923      	ldr	r3, [r4, #16]
 8004ed0:	b943      	cbnz	r3, 8004ee4 <__swsetup_r+0xa8>
 8004ed2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004ed6:	d1c4      	bne.n	8004e62 <__swsetup_r+0x26>
 8004ed8:	bd38      	pop	{r3, r4, r5, pc}
 8004eda:	0781      	lsls	r1, r0, #30
 8004edc:	bf58      	it	pl
 8004ede:	6963      	ldrpl	r3, [r4, #20]
 8004ee0:	60a3      	str	r3, [r4, #8]
 8004ee2:	e7f4      	b.n	8004ece <__swsetup_r+0x92>
 8004ee4:	2000      	movs	r0, #0
 8004ee6:	e7f7      	b.n	8004ed8 <__swsetup_r+0x9c>
 8004ee8:	20000088 	.word	0x20000088

08004eec <memset>:
 8004eec:	4402      	add	r2, r0
 8004eee:	4603      	mov	r3, r0
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d100      	bne.n	8004ef6 <memset+0xa>
 8004ef4:	4770      	bx	lr
 8004ef6:	f803 1b01 	strb.w	r1, [r3], #1
 8004efa:	e7f9      	b.n	8004ef0 <memset+0x4>

08004efc <_close_r>:
 8004efc:	b538      	push	{r3, r4, r5, lr}
 8004efe:	4d06      	ldr	r5, [pc, #24]	; (8004f18 <_close_r+0x1c>)
 8004f00:	2300      	movs	r3, #0
 8004f02:	4604      	mov	r4, r0
 8004f04:	4608      	mov	r0, r1
 8004f06:	602b      	str	r3, [r5, #0]
 8004f08:	f7fc f837 	bl	8000f7a <_close>
 8004f0c:	1c43      	adds	r3, r0, #1
 8004f0e:	d102      	bne.n	8004f16 <_close_r+0x1a>
 8004f10:	682b      	ldr	r3, [r5, #0]
 8004f12:	b103      	cbz	r3, 8004f16 <_close_r+0x1a>
 8004f14:	6023      	str	r3, [r4, #0]
 8004f16:	bd38      	pop	{r3, r4, r5, pc}
 8004f18:	20000340 	.word	0x20000340

08004f1c <_lseek_r>:
 8004f1c:	b538      	push	{r3, r4, r5, lr}
 8004f1e:	4d07      	ldr	r5, [pc, #28]	; (8004f3c <_lseek_r+0x20>)
 8004f20:	4604      	mov	r4, r0
 8004f22:	4608      	mov	r0, r1
 8004f24:	4611      	mov	r1, r2
 8004f26:	2200      	movs	r2, #0
 8004f28:	602a      	str	r2, [r5, #0]
 8004f2a:	461a      	mov	r2, r3
 8004f2c:	f7fc f84c 	bl	8000fc8 <_lseek>
 8004f30:	1c43      	adds	r3, r0, #1
 8004f32:	d102      	bne.n	8004f3a <_lseek_r+0x1e>
 8004f34:	682b      	ldr	r3, [r5, #0]
 8004f36:	b103      	cbz	r3, 8004f3a <_lseek_r+0x1e>
 8004f38:	6023      	str	r3, [r4, #0]
 8004f3a:	bd38      	pop	{r3, r4, r5, pc}
 8004f3c:	20000340 	.word	0x20000340

08004f40 <_read_r>:
 8004f40:	b538      	push	{r3, r4, r5, lr}
 8004f42:	4d07      	ldr	r5, [pc, #28]	; (8004f60 <_read_r+0x20>)
 8004f44:	4604      	mov	r4, r0
 8004f46:	4608      	mov	r0, r1
 8004f48:	4611      	mov	r1, r2
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	602a      	str	r2, [r5, #0]
 8004f4e:	461a      	mov	r2, r3
 8004f50:	f7fb fff6 	bl	8000f40 <_read>
 8004f54:	1c43      	adds	r3, r0, #1
 8004f56:	d102      	bne.n	8004f5e <_read_r+0x1e>
 8004f58:	682b      	ldr	r3, [r5, #0]
 8004f5a:	b103      	cbz	r3, 8004f5e <_read_r+0x1e>
 8004f5c:	6023      	str	r3, [r4, #0]
 8004f5e:	bd38      	pop	{r3, r4, r5, pc}
 8004f60:	20000340 	.word	0x20000340

08004f64 <_write_r>:
 8004f64:	b538      	push	{r3, r4, r5, lr}
 8004f66:	4d07      	ldr	r5, [pc, #28]	; (8004f84 <_write_r+0x20>)
 8004f68:	4604      	mov	r4, r0
 8004f6a:	4608      	mov	r0, r1
 8004f6c:	4611      	mov	r1, r2
 8004f6e:	2200      	movs	r2, #0
 8004f70:	602a      	str	r2, [r5, #0]
 8004f72:	461a      	mov	r2, r3
 8004f74:	f7fb fb32 	bl	80005dc <_write>
 8004f78:	1c43      	adds	r3, r0, #1
 8004f7a:	d102      	bne.n	8004f82 <_write_r+0x1e>
 8004f7c:	682b      	ldr	r3, [r5, #0]
 8004f7e:	b103      	cbz	r3, 8004f82 <_write_r+0x1e>
 8004f80:	6023      	str	r3, [r4, #0]
 8004f82:	bd38      	pop	{r3, r4, r5, pc}
 8004f84:	20000340 	.word	0x20000340

08004f88 <__errno>:
 8004f88:	4b01      	ldr	r3, [pc, #4]	; (8004f90 <__errno+0x8>)
 8004f8a:	6818      	ldr	r0, [r3, #0]
 8004f8c:	4770      	bx	lr
 8004f8e:	bf00      	nop
 8004f90:	20000088 	.word	0x20000088

08004f94 <__libc_init_array>:
 8004f94:	b570      	push	{r4, r5, r6, lr}
 8004f96:	4d0d      	ldr	r5, [pc, #52]	; (8004fcc <__libc_init_array+0x38>)
 8004f98:	4c0d      	ldr	r4, [pc, #52]	; (8004fd0 <__libc_init_array+0x3c>)
 8004f9a:	1b64      	subs	r4, r4, r5
 8004f9c:	10a4      	asrs	r4, r4, #2
 8004f9e:	2600      	movs	r6, #0
 8004fa0:	42a6      	cmp	r6, r4
 8004fa2:	d109      	bne.n	8004fb8 <__libc_init_array+0x24>
 8004fa4:	4d0b      	ldr	r5, [pc, #44]	; (8004fd4 <__libc_init_array+0x40>)
 8004fa6:	4c0c      	ldr	r4, [pc, #48]	; (8004fd8 <__libc_init_array+0x44>)
 8004fa8:	f000 fd2a 	bl	8005a00 <_init>
 8004fac:	1b64      	subs	r4, r4, r5
 8004fae:	10a4      	asrs	r4, r4, #2
 8004fb0:	2600      	movs	r6, #0
 8004fb2:	42a6      	cmp	r6, r4
 8004fb4:	d105      	bne.n	8004fc2 <__libc_init_array+0x2e>
 8004fb6:	bd70      	pop	{r4, r5, r6, pc}
 8004fb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fbc:	4798      	blx	r3
 8004fbe:	3601      	adds	r6, #1
 8004fc0:	e7ee      	b.n	8004fa0 <__libc_init_array+0xc>
 8004fc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fc6:	4798      	blx	r3
 8004fc8:	3601      	adds	r6, #1
 8004fca:	e7f2      	b.n	8004fb2 <__libc_init_array+0x1e>
 8004fcc:	08005af8 	.word	0x08005af8
 8004fd0:	08005af8 	.word	0x08005af8
 8004fd4:	08005af8 	.word	0x08005af8
 8004fd8:	08005afc 	.word	0x08005afc

08004fdc <__retarget_lock_init_recursive>:
 8004fdc:	4770      	bx	lr

08004fde <__retarget_lock_acquire_recursive>:
 8004fde:	4770      	bx	lr

08004fe0 <__retarget_lock_release_recursive>:
 8004fe0:	4770      	bx	lr
	...

08004fe4 <_free_r>:
 8004fe4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004fe6:	2900      	cmp	r1, #0
 8004fe8:	d044      	beq.n	8005074 <_free_r+0x90>
 8004fea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fee:	9001      	str	r0, [sp, #4]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	f1a1 0404 	sub.w	r4, r1, #4
 8004ff6:	bfb8      	it	lt
 8004ff8:	18e4      	addlt	r4, r4, r3
 8004ffa:	f000 f8df 	bl	80051bc <__malloc_lock>
 8004ffe:	4a1e      	ldr	r2, [pc, #120]	; (8005078 <_free_r+0x94>)
 8005000:	9801      	ldr	r0, [sp, #4]
 8005002:	6813      	ldr	r3, [r2, #0]
 8005004:	b933      	cbnz	r3, 8005014 <_free_r+0x30>
 8005006:	6063      	str	r3, [r4, #4]
 8005008:	6014      	str	r4, [r2, #0]
 800500a:	b003      	add	sp, #12
 800500c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005010:	f000 b8da 	b.w	80051c8 <__malloc_unlock>
 8005014:	42a3      	cmp	r3, r4
 8005016:	d908      	bls.n	800502a <_free_r+0x46>
 8005018:	6825      	ldr	r5, [r4, #0]
 800501a:	1961      	adds	r1, r4, r5
 800501c:	428b      	cmp	r3, r1
 800501e:	bf01      	itttt	eq
 8005020:	6819      	ldreq	r1, [r3, #0]
 8005022:	685b      	ldreq	r3, [r3, #4]
 8005024:	1949      	addeq	r1, r1, r5
 8005026:	6021      	streq	r1, [r4, #0]
 8005028:	e7ed      	b.n	8005006 <_free_r+0x22>
 800502a:	461a      	mov	r2, r3
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	b10b      	cbz	r3, 8005034 <_free_r+0x50>
 8005030:	42a3      	cmp	r3, r4
 8005032:	d9fa      	bls.n	800502a <_free_r+0x46>
 8005034:	6811      	ldr	r1, [r2, #0]
 8005036:	1855      	adds	r5, r2, r1
 8005038:	42a5      	cmp	r5, r4
 800503a:	d10b      	bne.n	8005054 <_free_r+0x70>
 800503c:	6824      	ldr	r4, [r4, #0]
 800503e:	4421      	add	r1, r4
 8005040:	1854      	adds	r4, r2, r1
 8005042:	42a3      	cmp	r3, r4
 8005044:	6011      	str	r1, [r2, #0]
 8005046:	d1e0      	bne.n	800500a <_free_r+0x26>
 8005048:	681c      	ldr	r4, [r3, #0]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	6053      	str	r3, [r2, #4]
 800504e:	440c      	add	r4, r1
 8005050:	6014      	str	r4, [r2, #0]
 8005052:	e7da      	b.n	800500a <_free_r+0x26>
 8005054:	d902      	bls.n	800505c <_free_r+0x78>
 8005056:	230c      	movs	r3, #12
 8005058:	6003      	str	r3, [r0, #0]
 800505a:	e7d6      	b.n	800500a <_free_r+0x26>
 800505c:	6825      	ldr	r5, [r4, #0]
 800505e:	1961      	adds	r1, r4, r5
 8005060:	428b      	cmp	r3, r1
 8005062:	bf04      	itt	eq
 8005064:	6819      	ldreq	r1, [r3, #0]
 8005066:	685b      	ldreq	r3, [r3, #4]
 8005068:	6063      	str	r3, [r4, #4]
 800506a:	bf04      	itt	eq
 800506c:	1949      	addeq	r1, r1, r5
 800506e:	6021      	streq	r1, [r4, #0]
 8005070:	6054      	str	r4, [r2, #4]
 8005072:	e7ca      	b.n	800500a <_free_r+0x26>
 8005074:	b003      	add	sp, #12
 8005076:	bd30      	pop	{r4, r5, pc}
 8005078:	20000348 	.word	0x20000348

0800507c <sbrk_aligned>:
 800507c:	b570      	push	{r4, r5, r6, lr}
 800507e:	4e0e      	ldr	r6, [pc, #56]	; (80050b8 <sbrk_aligned+0x3c>)
 8005080:	460c      	mov	r4, r1
 8005082:	6831      	ldr	r1, [r6, #0]
 8005084:	4605      	mov	r5, r0
 8005086:	b911      	cbnz	r1, 800508e <sbrk_aligned+0x12>
 8005088:	f000 fcaa 	bl	80059e0 <_sbrk_r>
 800508c:	6030      	str	r0, [r6, #0]
 800508e:	4621      	mov	r1, r4
 8005090:	4628      	mov	r0, r5
 8005092:	f000 fca5 	bl	80059e0 <_sbrk_r>
 8005096:	1c43      	adds	r3, r0, #1
 8005098:	d00a      	beq.n	80050b0 <sbrk_aligned+0x34>
 800509a:	1cc4      	adds	r4, r0, #3
 800509c:	f024 0403 	bic.w	r4, r4, #3
 80050a0:	42a0      	cmp	r0, r4
 80050a2:	d007      	beq.n	80050b4 <sbrk_aligned+0x38>
 80050a4:	1a21      	subs	r1, r4, r0
 80050a6:	4628      	mov	r0, r5
 80050a8:	f000 fc9a 	bl	80059e0 <_sbrk_r>
 80050ac:	3001      	adds	r0, #1
 80050ae:	d101      	bne.n	80050b4 <sbrk_aligned+0x38>
 80050b0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80050b4:	4620      	mov	r0, r4
 80050b6:	bd70      	pop	{r4, r5, r6, pc}
 80050b8:	2000034c 	.word	0x2000034c

080050bc <_malloc_r>:
 80050bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050c0:	1ccd      	adds	r5, r1, #3
 80050c2:	f025 0503 	bic.w	r5, r5, #3
 80050c6:	3508      	adds	r5, #8
 80050c8:	2d0c      	cmp	r5, #12
 80050ca:	bf38      	it	cc
 80050cc:	250c      	movcc	r5, #12
 80050ce:	2d00      	cmp	r5, #0
 80050d0:	4607      	mov	r7, r0
 80050d2:	db01      	blt.n	80050d8 <_malloc_r+0x1c>
 80050d4:	42a9      	cmp	r1, r5
 80050d6:	d905      	bls.n	80050e4 <_malloc_r+0x28>
 80050d8:	230c      	movs	r3, #12
 80050da:	603b      	str	r3, [r7, #0]
 80050dc:	2600      	movs	r6, #0
 80050de:	4630      	mov	r0, r6
 80050e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050e4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80051b8 <_malloc_r+0xfc>
 80050e8:	f000 f868 	bl	80051bc <__malloc_lock>
 80050ec:	f8d8 3000 	ldr.w	r3, [r8]
 80050f0:	461c      	mov	r4, r3
 80050f2:	bb5c      	cbnz	r4, 800514c <_malloc_r+0x90>
 80050f4:	4629      	mov	r1, r5
 80050f6:	4638      	mov	r0, r7
 80050f8:	f7ff ffc0 	bl	800507c <sbrk_aligned>
 80050fc:	1c43      	adds	r3, r0, #1
 80050fe:	4604      	mov	r4, r0
 8005100:	d155      	bne.n	80051ae <_malloc_r+0xf2>
 8005102:	f8d8 4000 	ldr.w	r4, [r8]
 8005106:	4626      	mov	r6, r4
 8005108:	2e00      	cmp	r6, #0
 800510a:	d145      	bne.n	8005198 <_malloc_r+0xdc>
 800510c:	2c00      	cmp	r4, #0
 800510e:	d048      	beq.n	80051a2 <_malloc_r+0xe6>
 8005110:	6823      	ldr	r3, [r4, #0]
 8005112:	4631      	mov	r1, r6
 8005114:	4638      	mov	r0, r7
 8005116:	eb04 0903 	add.w	r9, r4, r3
 800511a:	f000 fc61 	bl	80059e0 <_sbrk_r>
 800511e:	4581      	cmp	r9, r0
 8005120:	d13f      	bne.n	80051a2 <_malloc_r+0xe6>
 8005122:	6821      	ldr	r1, [r4, #0]
 8005124:	1a6d      	subs	r5, r5, r1
 8005126:	4629      	mov	r1, r5
 8005128:	4638      	mov	r0, r7
 800512a:	f7ff ffa7 	bl	800507c <sbrk_aligned>
 800512e:	3001      	adds	r0, #1
 8005130:	d037      	beq.n	80051a2 <_malloc_r+0xe6>
 8005132:	6823      	ldr	r3, [r4, #0]
 8005134:	442b      	add	r3, r5
 8005136:	6023      	str	r3, [r4, #0]
 8005138:	f8d8 3000 	ldr.w	r3, [r8]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d038      	beq.n	80051b2 <_malloc_r+0xf6>
 8005140:	685a      	ldr	r2, [r3, #4]
 8005142:	42a2      	cmp	r2, r4
 8005144:	d12b      	bne.n	800519e <_malloc_r+0xe2>
 8005146:	2200      	movs	r2, #0
 8005148:	605a      	str	r2, [r3, #4]
 800514a:	e00f      	b.n	800516c <_malloc_r+0xb0>
 800514c:	6822      	ldr	r2, [r4, #0]
 800514e:	1b52      	subs	r2, r2, r5
 8005150:	d41f      	bmi.n	8005192 <_malloc_r+0xd6>
 8005152:	2a0b      	cmp	r2, #11
 8005154:	d917      	bls.n	8005186 <_malloc_r+0xca>
 8005156:	1961      	adds	r1, r4, r5
 8005158:	42a3      	cmp	r3, r4
 800515a:	6025      	str	r5, [r4, #0]
 800515c:	bf18      	it	ne
 800515e:	6059      	strne	r1, [r3, #4]
 8005160:	6863      	ldr	r3, [r4, #4]
 8005162:	bf08      	it	eq
 8005164:	f8c8 1000 	streq.w	r1, [r8]
 8005168:	5162      	str	r2, [r4, r5]
 800516a:	604b      	str	r3, [r1, #4]
 800516c:	4638      	mov	r0, r7
 800516e:	f104 060b 	add.w	r6, r4, #11
 8005172:	f000 f829 	bl	80051c8 <__malloc_unlock>
 8005176:	f026 0607 	bic.w	r6, r6, #7
 800517a:	1d23      	adds	r3, r4, #4
 800517c:	1af2      	subs	r2, r6, r3
 800517e:	d0ae      	beq.n	80050de <_malloc_r+0x22>
 8005180:	1b9b      	subs	r3, r3, r6
 8005182:	50a3      	str	r3, [r4, r2]
 8005184:	e7ab      	b.n	80050de <_malloc_r+0x22>
 8005186:	42a3      	cmp	r3, r4
 8005188:	6862      	ldr	r2, [r4, #4]
 800518a:	d1dd      	bne.n	8005148 <_malloc_r+0x8c>
 800518c:	f8c8 2000 	str.w	r2, [r8]
 8005190:	e7ec      	b.n	800516c <_malloc_r+0xb0>
 8005192:	4623      	mov	r3, r4
 8005194:	6864      	ldr	r4, [r4, #4]
 8005196:	e7ac      	b.n	80050f2 <_malloc_r+0x36>
 8005198:	4634      	mov	r4, r6
 800519a:	6876      	ldr	r6, [r6, #4]
 800519c:	e7b4      	b.n	8005108 <_malloc_r+0x4c>
 800519e:	4613      	mov	r3, r2
 80051a0:	e7cc      	b.n	800513c <_malloc_r+0x80>
 80051a2:	230c      	movs	r3, #12
 80051a4:	603b      	str	r3, [r7, #0]
 80051a6:	4638      	mov	r0, r7
 80051a8:	f000 f80e 	bl	80051c8 <__malloc_unlock>
 80051ac:	e797      	b.n	80050de <_malloc_r+0x22>
 80051ae:	6025      	str	r5, [r4, #0]
 80051b0:	e7dc      	b.n	800516c <_malloc_r+0xb0>
 80051b2:	605b      	str	r3, [r3, #4]
 80051b4:	deff      	udf	#255	; 0xff
 80051b6:	bf00      	nop
 80051b8:	20000348 	.word	0x20000348

080051bc <__malloc_lock>:
 80051bc:	4801      	ldr	r0, [pc, #4]	; (80051c4 <__malloc_lock+0x8>)
 80051be:	f7ff bf0e 	b.w	8004fde <__retarget_lock_acquire_recursive>
 80051c2:	bf00      	nop
 80051c4:	20000344 	.word	0x20000344

080051c8 <__malloc_unlock>:
 80051c8:	4801      	ldr	r0, [pc, #4]	; (80051d0 <__malloc_unlock+0x8>)
 80051ca:	f7ff bf09 	b.w	8004fe0 <__retarget_lock_release_recursive>
 80051ce:	bf00      	nop
 80051d0:	20000344 	.word	0x20000344

080051d4 <__sfputc_r>:
 80051d4:	6893      	ldr	r3, [r2, #8]
 80051d6:	3b01      	subs	r3, #1
 80051d8:	2b00      	cmp	r3, #0
 80051da:	b410      	push	{r4}
 80051dc:	6093      	str	r3, [r2, #8]
 80051de:	da08      	bge.n	80051f2 <__sfputc_r+0x1e>
 80051e0:	6994      	ldr	r4, [r2, #24]
 80051e2:	42a3      	cmp	r3, r4
 80051e4:	db01      	blt.n	80051ea <__sfputc_r+0x16>
 80051e6:	290a      	cmp	r1, #10
 80051e8:	d103      	bne.n	80051f2 <__sfputc_r+0x1e>
 80051ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80051ee:	f7ff bde8 	b.w	8004dc2 <__swbuf_r>
 80051f2:	6813      	ldr	r3, [r2, #0]
 80051f4:	1c58      	adds	r0, r3, #1
 80051f6:	6010      	str	r0, [r2, #0]
 80051f8:	7019      	strb	r1, [r3, #0]
 80051fa:	4608      	mov	r0, r1
 80051fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005200:	4770      	bx	lr

08005202 <__sfputs_r>:
 8005202:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005204:	4606      	mov	r6, r0
 8005206:	460f      	mov	r7, r1
 8005208:	4614      	mov	r4, r2
 800520a:	18d5      	adds	r5, r2, r3
 800520c:	42ac      	cmp	r4, r5
 800520e:	d101      	bne.n	8005214 <__sfputs_r+0x12>
 8005210:	2000      	movs	r0, #0
 8005212:	e007      	b.n	8005224 <__sfputs_r+0x22>
 8005214:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005218:	463a      	mov	r2, r7
 800521a:	4630      	mov	r0, r6
 800521c:	f7ff ffda 	bl	80051d4 <__sfputc_r>
 8005220:	1c43      	adds	r3, r0, #1
 8005222:	d1f3      	bne.n	800520c <__sfputs_r+0xa>
 8005224:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005228 <_vfiprintf_r>:
 8005228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800522c:	460d      	mov	r5, r1
 800522e:	b09d      	sub	sp, #116	; 0x74
 8005230:	4614      	mov	r4, r2
 8005232:	4698      	mov	r8, r3
 8005234:	4606      	mov	r6, r0
 8005236:	b118      	cbz	r0, 8005240 <_vfiprintf_r+0x18>
 8005238:	6a03      	ldr	r3, [r0, #32]
 800523a:	b90b      	cbnz	r3, 8005240 <_vfiprintf_r+0x18>
 800523c:	f7ff fcda 	bl	8004bf4 <__sinit>
 8005240:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005242:	07d9      	lsls	r1, r3, #31
 8005244:	d405      	bmi.n	8005252 <_vfiprintf_r+0x2a>
 8005246:	89ab      	ldrh	r3, [r5, #12]
 8005248:	059a      	lsls	r2, r3, #22
 800524a:	d402      	bmi.n	8005252 <_vfiprintf_r+0x2a>
 800524c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800524e:	f7ff fec6 	bl	8004fde <__retarget_lock_acquire_recursive>
 8005252:	89ab      	ldrh	r3, [r5, #12]
 8005254:	071b      	lsls	r3, r3, #28
 8005256:	d501      	bpl.n	800525c <_vfiprintf_r+0x34>
 8005258:	692b      	ldr	r3, [r5, #16]
 800525a:	b99b      	cbnz	r3, 8005284 <_vfiprintf_r+0x5c>
 800525c:	4629      	mov	r1, r5
 800525e:	4630      	mov	r0, r6
 8005260:	f7ff fdec 	bl	8004e3c <__swsetup_r>
 8005264:	b170      	cbz	r0, 8005284 <_vfiprintf_r+0x5c>
 8005266:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005268:	07dc      	lsls	r4, r3, #31
 800526a:	d504      	bpl.n	8005276 <_vfiprintf_r+0x4e>
 800526c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005270:	b01d      	add	sp, #116	; 0x74
 8005272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005276:	89ab      	ldrh	r3, [r5, #12]
 8005278:	0598      	lsls	r0, r3, #22
 800527a:	d4f7      	bmi.n	800526c <_vfiprintf_r+0x44>
 800527c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800527e:	f7ff feaf 	bl	8004fe0 <__retarget_lock_release_recursive>
 8005282:	e7f3      	b.n	800526c <_vfiprintf_r+0x44>
 8005284:	2300      	movs	r3, #0
 8005286:	9309      	str	r3, [sp, #36]	; 0x24
 8005288:	2320      	movs	r3, #32
 800528a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800528e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005292:	2330      	movs	r3, #48	; 0x30
 8005294:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005448 <_vfiprintf_r+0x220>
 8005298:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800529c:	f04f 0901 	mov.w	r9, #1
 80052a0:	4623      	mov	r3, r4
 80052a2:	469a      	mov	sl, r3
 80052a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80052a8:	b10a      	cbz	r2, 80052ae <_vfiprintf_r+0x86>
 80052aa:	2a25      	cmp	r2, #37	; 0x25
 80052ac:	d1f9      	bne.n	80052a2 <_vfiprintf_r+0x7a>
 80052ae:	ebba 0b04 	subs.w	fp, sl, r4
 80052b2:	d00b      	beq.n	80052cc <_vfiprintf_r+0xa4>
 80052b4:	465b      	mov	r3, fp
 80052b6:	4622      	mov	r2, r4
 80052b8:	4629      	mov	r1, r5
 80052ba:	4630      	mov	r0, r6
 80052bc:	f7ff ffa1 	bl	8005202 <__sfputs_r>
 80052c0:	3001      	adds	r0, #1
 80052c2:	f000 80a9 	beq.w	8005418 <_vfiprintf_r+0x1f0>
 80052c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80052c8:	445a      	add	r2, fp
 80052ca:	9209      	str	r2, [sp, #36]	; 0x24
 80052cc:	f89a 3000 	ldrb.w	r3, [sl]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	f000 80a1 	beq.w	8005418 <_vfiprintf_r+0x1f0>
 80052d6:	2300      	movs	r3, #0
 80052d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80052dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80052e0:	f10a 0a01 	add.w	sl, sl, #1
 80052e4:	9304      	str	r3, [sp, #16]
 80052e6:	9307      	str	r3, [sp, #28]
 80052e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80052ec:	931a      	str	r3, [sp, #104]	; 0x68
 80052ee:	4654      	mov	r4, sl
 80052f0:	2205      	movs	r2, #5
 80052f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052f6:	4854      	ldr	r0, [pc, #336]	; (8005448 <_vfiprintf_r+0x220>)
 80052f8:	f7fa ffa2 	bl	8000240 <memchr>
 80052fc:	9a04      	ldr	r2, [sp, #16]
 80052fe:	b9d8      	cbnz	r0, 8005338 <_vfiprintf_r+0x110>
 8005300:	06d1      	lsls	r1, r2, #27
 8005302:	bf44      	itt	mi
 8005304:	2320      	movmi	r3, #32
 8005306:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800530a:	0713      	lsls	r3, r2, #28
 800530c:	bf44      	itt	mi
 800530e:	232b      	movmi	r3, #43	; 0x2b
 8005310:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005314:	f89a 3000 	ldrb.w	r3, [sl]
 8005318:	2b2a      	cmp	r3, #42	; 0x2a
 800531a:	d015      	beq.n	8005348 <_vfiprintf_r+0x120>
 800531c:	9a07      	ldr	r2, [sp, #28]
 800531e:	4654      	mov	r4, sl
 8005320:	2000      	movs	r0, #0
 8005322:	f04f 0c0a 	mov.w	ip, #10
 8005326:	4621      	mov	r1, r4
 8005328:	f811 3b01 	ldrb.w	r3, [r1], #1
 800532c:	3b30      	subs	r3, #48	; 0x30
 800532e:	2b09      	cmp	r3, #9
 8005330:	d94d      	bls.n	80053ce <_vfiprintf_r+0x1a6>
 8005332:	b1b0      	cbz	r0, 8005362 <_vfiprintf_r+0x13a>
 8005334:	9207      	str	r2, [sp, #28]
 8005336:	e014      	b.n	8005362 <_vfiprintf_r+0x13a>
 8005338:	eba0 0308 	sub.w	r3, r0, r8
 800533c:	fa09 f303 	lsl.w	r3, r9, r3
 8005340:	4313      	orrs	r3, r2
 8005342:	9304      	str	r3, [sp, #16]
 8005344:	46a2      	mov	sl, r4
 8005346:	e7d2      	b.n	80052ee <_vfiprintf_r+0xc6>
 8005348:	9b03      	ldr	r3, [sp, #12]
 800534a:	1d19      	adds	r1, r3, #4
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	9103      	str	r1, [sp, #12]
 8005350:	2b00      	cmp	r3, #0
 8005352:	bfbb      	ittet	lt
 8005354:	425b      	neglt	r3, r3
 8005356:	f042 0202 	orrlt.w	r2, r2, #2
 800535a:	9307      	strge	r3, [sp, #28]
 800535c:	9307      	strlt	r3, [sp, #28]
 800535e:	bfb8      	it	lt
 8005360:	9204      	strlt	r2, [sp, #16]
 8005362:	7823      	ldrb	r3, [r4, #0]
 8005364:	2b2e      	cmp	r3, #46	; 0x2e
 8005366:	d10c      	bne.n	8005382 <_vfiprintf_r+0x15a>
 8005368:	7863      	ldrb	r3, [r4, #1]
 800536a:	2b2a      	cmp	r3, #42	; 0x2a
 800536c:	d134      	bne.n	80053d8 <_vfiprintf_r+0x1b0>
 800536e:	9b03      	ldr	r3, [sp, #12]
 8005370:	1d1a      	adds	r2, r3, #4
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	9203      	str	r2, [sp, #12]
 8005376:	2b00      	cmp	r3, #0
 8005378:	bfb8      	it	lt
 800537a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800537e:	3402      	adds	r4, #2
 8005380:	9305      	str	r3, [sp, #20]
 8005382:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005458 <_vfiprintf_r+0x230>
 8005386:	7821      	ldrb	r1, [r4, #0]
 8005388:	2203      	movs	r2, #3
 800538a:	4650      	mov	r0, sl
 800538c:	f7fa ff58 	bl	8000240 <memchr>
 8005390:	b138      	cbz	r0, 80053a2 <_vfiprintf_r+0x17a>
 8005392:	9b04      	ldr	r3, [sp, #16]
 8005394:	eba0 000a 	sub.w	r0, r0, sl
 8005398:	2240      	movs	r2, #64	; 0x40
 800539a:	4082      	lsls	r2, r0
 800539c:	4313      	orrs	r3, r2
 800539e:	3401      	adds	r4, #1
 80053a0:	9304      	str	r3, [sp, #16]
 80053a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053a6:	4829      	ldr	r0, [pc, #164]	; (800544c <_vfiprintf_r+0x224>)
 80053a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80053ac:	2206      	movs	r2, #6
 80053ae:	f7fa ff47 	bl	8000240 <memchr>
 80053b2:	2800      	cmp	r0, #0
 80053b4:	d03f      	beq.n	8005436 <_vfiprintf_r+0x20e>
 80053b6:	4b26      	ldr	r3, [pc, #152]	; (8005450 <_vfiprintf_r+0x228>)
 80053b8:	bb1b      	cbnz	r3, 8005402 <_vfiprintf_r+0x1da>
 80053ba:	9b03      	ldr	r3, [sp, #12]
 80053bc:	3307      	adds	r3, #7
 80053be:	f023 0307 	bic.w	r3, r3, #7
 80053c2:	3308      	adds	r3, #8
 80053c4:	9303      	str	r3, [sp, #12]
 80053c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053c8:	443b      	add	r3, r7
 80053ca:	9309      	str	r3, [sp, #36]	; 0x24
 80053cc:	e768      	b.n	80052a0 <_vfiprintf_r+0x78>
 80053ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80053d2:	460c      	mov	r4, r1
 80053d4:	2001      	movs	r0, #1
 80053d6:	e7a6      	b.n	8005326 <_vfiprintf_r+0xfe>
 80053d8:	2300      	movs	r3, #0
 80053da:	3401      	adds	r4, #1
 80053dc:	9305      	str	r3, [sp, #20]
 80053de:	4619      	mov	r1, r3
 80053e0:	f04f 0c0a 	mov.w	ip, #10
 80053e4:	4620      	mov	r0, r4
 80053e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80053ea:	3a30      	subs	r2, #48	; 0x30
 80053ec:	2a09      	cmp	r2, #9
 80053ee:	d903      	bls.n	80053f8 <_vfiprintf_r+0x1d0>
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d0c6      	beq.n	8005382 <_vfiprintf_r+0x15a>
 80053f4:	9105      	str	r1, [sp, #20]
 80053f6:	e7c4      	b.n	8005382 <_vfiprintf_r+0x15a>
 80053f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80053fc:	4604      	mov	r4, r0
 80053fe:	2301      	movs	r3, #1
 8005400:	e7f0      	b.n	80053e4 <_vfiprintf_r+0x1bc>
 8005402:	ab03      	add	r3, sp, #12
 8005404:	9300      	str	r3, [sp, #0]
 8005406:	462a      	mov	r2, r5
 8005408:	4b12      	ldr	r3, [pc, #72]	; (8005454 <_vfiprintf_r+0x22c>)
 800540a:	a904      	add	r1, sp, #16
 800540c:	4630      	mov	r0, r6
 800540e:	f3af 8000 	nop.w
 8005412:	4607      	mov	r7, r0
 8005414:	1c78      	adds	r0, r7, #1
 8005416:	d1d6      	bne.n	80053c6 <_vfiprintf_r+0x19e>
 8005418:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800541a:	07d9      	lsls	r1, r3, #31
 800541c:	d405      	bmi.n	800542a <_vfiprintf_r+0x202>
 800541e:	89ab      	ldrh	r3, [r5, #12]
 8005420:	059a      	lsls	r2, r3, #22
 8005422:	d402      	bmi.n	800542a <_vfiprintf_r+0x202>
 8005424:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005426:	f7ff fddb 	bl	8004fe0 <__retarget_lock_release_recursive>
 800542a:	89ab      	ldrh	r3, [r5, #12]
 800542c:	065b      	lsls	r3, r3, #25
 800542e:	f53f af1d 	bmi.w	800526c <_vfiprintf_r+0x44>
 8005432:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005434:	e71c      	b.n	8005270 <_vfiprintf_r+0x48>
 8005436:	ab03      	add	r3, sp, #12
 8005438:	9300      	str	r3, [sp, #0]
 800543a:	462a      	mov	r2, r5
 800543c:	4b05      	ldr	r3, [pc, #20]	; (8005454 <_vfiprintf_r+0x22c>)
 800543e:	a904      	add	r1, sp, #16
 8005440:	4630      	mov	r0, r6
 8005442:	f000 f879 	bl	8005538 <_printf_i>
 8005446:	e7e4      	b.n	8005412 <_vfiprintf_r+0x1ea>
 8005448:	08005abc 	.word	0x08005abc
 800544c:	08005ac6 	.word	0x08005ac6
 8005450:	00000000 	.word	0x00000000
 8005454:	08005203 	.word	0x08005203
 8005458:	08005ac2 	.word	0x08005ac2

0800545c <_printf_common>:
 800545c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005460:	4616      	mov	r6, r2
 8005462:	4699      	mov	r9, r3
 8005464:	688a      	ldr	r2, [r1, #8]
 8005466:	690b      	ldr	r3, [r1, #16]
 8005468:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800546c:	4293      	cmp	r3, r2
 800546e:	bfb8      	it	lt
 8005470:	4613      	movlt	r3, r2
 8005472:	6033      	str	r3, [r6, #0]
 8005474:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005478:	4607      	mov	r7, r0
 800547a:	460c      	mov	r4, r1
 800547c:	b10a      	cbz	r2, 8005482 <_printf_common+0x26>
 800547e:	3301      	adds	r3, #1
 8005480:	6033      	str	r3, [r6, #0]
 8005482:	6823      	ldr	r3, [r4, #0]
 8005484:	0699      	lsls	r1, r3, #26
 8005486:	bf42      	ittt	mi
 8005488:	6833      	ldrmi	r3, [r6, #0]
 800548a:	3302      	addmi	r3, #2
 800548c:	6033      	strmi	r3, [r6, #0]
 800548e:	6825      	ldr	r5, [r4, #0]
 8005490:	f015 0506 	ands.w	r5, r5, #6
 8005494:	d106      	bne.n	80054a4 <_printf_common+0x48>
 8005496:	f104 0a19 	add.w	sl, r4, #25
 800549a:	68e3      	ldr	r3, [r4, #12]
 800549c:	6832      	ldr	r2, [r6, #0]
 800549e:	1a9b      	subs	r3, r3, r2
 80054a0:	42ab      	cmp	r3, r5
 80054a2:	dc26      	bgt.n	80054f2 <_printf_common+0x96>
 80054a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80054a8:	1e13      	subs	r3, r2, #0
 80054aa:	6822      	ldr	r2, [r4, #0]
 80054ac:	bf18      	it	ne
 80054ae:	2301      	movne	r3, #1
 80054b0:	0692      	lsls	r2, r2, #26
 80054b2:	d42b      	bmi.n	800550c <_printf_common+0xb0>
 80054b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80054b8:	4649      	mov	r1, r9
 80054ba:	4638      	mov	r0, r7
 80054bc:	47c0      	blx	r8
 80054be:	3001      	adds	r0, #1
 80054c0:	d01e      	beq.n	8005500 <_printf_common+0xa4>
 80054c2:	6823      	ldr	r3, [r4, #0]
 80054c4:	6922      	ldr	r2, [r4, #16]
 80054c6:	f003 0306 	and.w	r3, r3, #6
 80054ca:	2b04      	cmp	r3, #4
 80054cc:	bf02      	ittt	eq
 80054ce:	68e5      	ldreq	r5, [r4, #12]
 80054d0:	6833      	ldreq	r3, [r6, #0]
 80054d2:	1aed      	subeq	r5, r5, r3
 80054d4:	68a3      	ldr	r3, [r4, #8]
 80054d6:	bf0c      	ite	eq
 80054d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80054dc:	2500      	movne	r5, #0
 80054de:	4293      	cmp	r3, r2
 80054e0:	bfc4      	itt	gt
 80054e2:	1a9b      	subgt	r3, r3, r2
 80054e4:	18ed      	addgt	r5, r5, r3
 80054e6:	2600      	movs	r6, #0
 80054e8:	341a      	adds	r4, #26
 80054ea:	42b5      	cmp	r5, r6
 80054ec:	d11a      	bne.n	8005524 <_printf_common+0xc8>
 80054ee:	2000      	movs	r0, #0
 80054f0:	e008      	b.n	8005504 <_printf_common+0xa8>
 80054f2:	2301      	movs	r3, #1
 80054f4:	4652      	mov	r2, sl
 80054f6:	4649      	mov	r1, r9
 80054f8:	4638      	mov	r0, r7
 80054fa:	47c0      	blx	r8
 80054fc:	3001      	adds	r0, #1
 80054fe:	d103      	bne.n	8005508 <_printf_common+0xac>
 8005500:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005508:	3501      	adds	r5, #1
 800550a:	e7c6      	b.n	800549a <_printf_common+0x3e>
 800550c:	18e1      	adds	r1, r4, r3
 800550e:	1c5a      	adds	r2, r3, #1
 8005510:	2030      	movs	r0, #48	; 0x30
 8005512:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005516:	4422      	add	r2, r4
 8005518:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800551c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005520:	3302      	adds	r3, #2
 8005522:	e7c7      	b.n	80054b4 <_printf_common+0x58>
 8005524:	2301      	movs	r3, #1
 8005526:	4622      	mov	r2, r4
 8005528:	4649      	mov	r1, r9
 800552a:	4638      	mov	r0, r7
 800552c:	47c0      	blx	r8
 800552e:	3001      	adds	r0, #1
 8005530:	d0e6      	beq.n	8005500 <_printf_common+0xa4>
 8005532:	3601      	adds	r6, #1
 8005534:	e7d9      	b.n	80054ea <_printf_common+0x8e>
	...

08005538 <_printf_i>:
 8005538:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800553c:	7e0f      	ldrb	r7, [r1, #24]
 800553e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005540:	2f78      	cmp	r7, #120	; 0x78
 8005542:	4691      	mov	r9, r2
 8005544:	4680      	mov	r8, r0
 8005546:	460c      	mov	r4, r1
 8005548:	469a      	mov	sl, r3
 800554a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800554e:	d807      	bhi.n	8005560 <_printf_i+0x28>
 8005550:	2f62      	cmp	r7, #98	; 0x62
 8005552:	d80a      	bhi.n	800556a <_printf_i+0x32>
 8005554:	2f00      	cmp	r7, #0
 8005556:	f000 80d4 	beq.w	8005702 <_printf_i+0x1ca>
 800555a:	2f58      	cmp	r7, #88	; 0x58
 800555c:	f000 80c0 	beq.w	80056e0 <_printf_i+0x1a8>
 8005560:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005564:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005568:	e03a      	b.n	80055e0 <_printf_i+0xa8>
 800556a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800556e:	2b15      	cmp	r3, #21
 8005570:	d8f6      	bhi.n	8005560 <_printf_i+0x28>
 8005572:	a101      	add	r1, pc, #4	; (adr r1, 8005578 <_printf_i+0x40>)
 8005574:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005578:	080055d1 	.word	0x080055d1
 800557c:	080055e5 	.word	0x080055e5
 8005580:	08005561 	.word	0x08005561
 8005584:	08005561 	.word	0x08005561
 8005588:	08005561 	.word	0x08005561
 800558c:	08005561 	.word	0x08005561
 8005590:	080055e5 	.word	0x080055e5
 8005594:	08005561 	.word	0x08005561
 8005598:	08005561 	.word	0x08005561
 800559c:	08005561 	.word	0x08005561
 80055a0:	08005561 	.word	0x08005561
 80055a4:	080056e9 	.word	0x080056e9
 80055a8:	08005611 	.word	0x08005611
 80055ac:	080056a3 	.word	0x080056a3
 80055b0:	08005561 	.word	0x08005561
 80055b4:	08005561 	.word	0x08005561
 80055b8:	0800570b 	.word	0x0800570b
 80055bc:	08005561 	.word	0x08005561
 80055c0:	08005611 	.word	0x08005611
 80055c4:	08005561 	.word	0x08005561
 80055c8:	08005561 	.word	0x08005561
 80055cc:	080056ab 	.word	0x080056ab
 80055d0:	682b      	ldr	r3, [r5, #0]
 80055d2:	1d1a      	adds	r2, r3, #4
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	602a      	str	r2, [r5, #0]
 80055d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055e0:	2301      	movs	r3, #1
 80055e2:	e09f      	b.n	8005724 <_printf_i+0x1ec>
 80055e4:	6820      	ldr	r0, [r4, #0]
 80055e6:	682b      	ldr	r3, [r5, #0]
 80055e8:	0607      	lsls	r7, r0, #24
 80055ea:	f103 0104 	add.w	r1, r3, #4
 80055ee:	6029      	str	r1, [r5, #0]
 80055f0:	d501      	bpl.n	80055f6 <_printf_i+0xbe>
 80055f2:	681e      	ldr	r6, [r3, #0]
 80055f4:	e003      	b.n	80055fe <_printf_i+0xc6>
 80055f6:	0646      	lsls	r6, r0, #25
 80055f8:	d5fb      	bpl.n	80055f2 <_printf_i+0xba>
 80055fa:	f9b3 6000 	ldrsh.w	r6, [r3]
 80055fe:	2e00      	cmp	r6, #0
 8005600:	da03      	bge.n	800560a <_printf_i+0xd2>
 8005602:	232d      	movs	r3, #45	; 0x2d
 8005604:	4276      	negs	r6, r6
 8005606:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800560a:	485a      	ldr	r0, [pc, #360]	; (8005774 <_printf_i+0x23c>)
 800560c:	230a      	movs	r3, #10
 800560e:	e012      	b.n	8005636 <_printf_i+0xfe>
 8005610:	682b      	ldr	r3, [r5, #0]
 8005612:	6820      	ldr	r0, [r4, #0]
 8005614:	1d19      	adds	r1, r3, #4
 8005616:	6029      	str	r1, [r5, #0]
 8005618:	0605      	lsls	r5, r0, #24
 800561a:	d501      	bpl.n	8005620 <_printf_i+0xe8>
 800561c:	681e      	ldr	r6, [r3, #0]
 800561e:	e002      	b.n	8005626 <_printf_i+0xee>
 8005620:	0641      	lsls	r1, r0, #25
 8005622:	d5fb      	bpl.n	800561c <_printf_i+0xe4>
 8005624:	881e      	ldrh	r6, [r3, #0]
 8005626:	4853      	ldr	r0, [pc, #332]	; (8005774 <_printf_i+0x23c>)
 8005628:	2f6f      	cmp	r7, #111	; 0x6f
 800562a:	bf0c      	ite	eq
 800562c:	2308      	moveq	r3, #8
 800562e:	230a      	movne	r3, #10
 8005630:	2100      	movs	r1, #0
 8005632:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005636:	6865      	ldr	r5, [r4, #4]
 8005638:	60a5      	str	r5, [r4, #8]
 800563a:	2d00      	cmp	r5, #0
 800563c:	bfa2      	ittt	ge
 800563e:	6821      	ldrge	r1, [r4, #0]
 8005640:	f021 0104 	bicge.w	r1, r1, #4
 8005644:	6021      	strge	r1, [r4, #0]
 8005646:	b90e      	cbnz	r6, 800564c <_printf_i+0x114>
 8005648:	2d00      	cmp	r5, #0
 800564a:	d04b      	beq.n	80056e4 <_printf_i+0x1ac>
 800564c:	4615      	mov	r5, r2
 800564e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005652:	fb03 6711 	mls	r7, r3, r1, r6
 8005656:	5dc7      	ldrb	r7, [r0, r7]
 8005658:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800565c:	4637      	mov	r7, r6
 800565e:	42bb      	cmp	r3, r7
 8005660:	460e      	mov	r6, r1
 8005662:	d9f4      	bls.n	800564e <_printf_i+0x116>
 8005664:	2b08      	cmp	r3, #8
 8005666:	d10b      	bne.n	8005680 <_printf_i+0x148>
 8005668:	6823      	ldr	r3, [r4, #0]
 800566a:	07de      	lsls	r6, r3, #31
 800566c:	d508      	bpl.n	8005680 <_printf_i+0x148>
 800566e:	6923      	ldr	r3, [r4, #16]
 8005670:	6861      	ldr	r1, [r4, #4]
 8005672:	4299      	cmp	r1, r3
 8005674:	bfde      	ittt	le
 8005676:	2330      	movle	r3, #48	; 0x30
 8005678:	f805 3c01 	strble.w	r3, [r5, #-1]
 800567c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005680:	1b52      	subs	r2, r2, r5
 8005682:	6122      	str	r2, [r4, #16]
 8005684:	f8cd a000 	str.w	sl, [sp]
 8005688:	464b      	mov	r3, r9
 800568a:	aa03      	add	r2, sp, #12
 800568c:	4621      	mov	r1, r4
 800568e:	4640      	mov	r0, r8
 8005690:	f7ff fee4 	bl	800545c <_printf_common>
 8005694:	3001      	adds	r0, #1
 8005696:	d14a      	bne.n	800572e <_printf_i+0x1f6>
 8005698:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800569c:	b004      	add	sp, #16
 800569e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056a2:	6823      	ldr	r3, [r4, #0]
 80056a4:	f043 0320 	orr.w	r3, r3, #32
 80056a8:	6023      	str	r3, [r4, #0]
 80056aa:	4833      	ldr	r0, [pc, #204]	; (8005778 <_printf_i+0x240>)
 80056ac:	2778      	movs	r7, #120	; 0x78
 80056ae:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80056b2:	6823      	ldr	r3, [r4, #0]
 80056b4:	6829      	ldr	r1, [r5, #0]
 80056b6:	061f      	lsls	r7, r3, #24
 80056b8:	f851 6b04 	ldr.w	r6, [r1], #4
 80056bc:	d402      	bmi.n	80056c4 <_printf_i+0x18c>
 80056be:	065f      	lsls	r7, r3, #25
 80056c0:	bf48      	it	mi
 80056c2:	b2b6      	uxthmi	r6, r6
 80056c4:	07df      	lsls	r7, r3, #31
 80056c6:	bf48      	it	mi
 80056c8:	f043 0320 	orrmi.w	r3, r3, #32
 80056cc:	6029      	str	r1, [r5, #0]
 80056ce:	bf48      	it	mi
 80056d0:	6023      	strmi	r3, [r4, #0]
 80056d2:	b91e      	cbnz	r6, 80056dc <_printf_i+0x1a4>
 80056d4:	6823      	ldr	r3, [r4, #0]
 80056d6:	f023 0320 	bic.w	r3, r3, #32
 80056da:	6023      	str	r3, [r4, #0]
 80056dc:	2310      	movs	r3, #16
 80056de:	e7a7      	b.n	8005630 <_printf_i+0xf8>
 80056e0:	4824      	ldr	r0, [pc, #144]	; (8005774 <_printf_i+0x23c>)
 80056e2:	e7e4      	b.n	80056ae <_printf_i+0x176>
 80056e4:	4615      	mov	r5, r2
 80056e6:	e7bd      	b.n	8005664 <_printf_i+0x12c>
 80056e8:	682b      	ldr	r3, [r5, #0]
 80056ea:	6826      	ldr	r6, [r4, #0]
 80056ec:	6961      	ldr	r1, [r4, #20]
 80056ee:	1d18      	adds	r0, r3, #4
 80056f0:	6028      	str	r0, [r5, #0]
 80056f2:	0635      	lsls	r5, r6, #24
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	d501      	bpl.n	80056fc <_printf_i+0x1c4>
 80056f8:	6019      	str	r1, [r3, #0]
 80056fa:	e002      	b.n	8005702 <_printf_i+0x1ca>
 80056fc:	0670      	lsls	r0, r6, #25
 80056fe:	d5fb      	bpl.n	80056f8 <_printf_i+0x1c0>
 8005700:	8019      	strh	r1, [r3, #0]
 8005702:	2300      	movs	r3, #0
 8005704:	6123      	str	r3, [r4, #16]
 8005706:	4615      	mov	r5, r2
 8005708:	e7bc      	b.n	8005684 <_printf_i+0x14c>
 800570a:	682b      	ldr	r3, [r5, #0]
 800570c:	1d1a      	adds	r2, r3, #4
 800570e:	602a      	str	r2, [r5, #0]
 8005710:	681d      	ldr	r5, [r3, #0]
 8005712:	6862      	ldr	r2, [r4, #4]
 8005714:	2100      	movs	r1, #0
 8005716:	4628      	mov	r0, r5
 8005718:	f7fa fd92 	bl	8000240 <memchr>
 800571c:	b108      	cbz	r0, 8005722 <_printf_i+0x1ea>
 800571e:	1b40      	subs	r0, r0, r5
 8005720:	6060      	str	r0, [r4, #4]
 8005722:	6863      	ldr	r3, [r4, #4]
 8005724:	6123      	str	r3, [r4, #16]
 8005726:	2300      	movs	r3, #0
 8005728:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800572c:	e7aa      	b.n	8005684 <_printf_i+0x14c>
 800572e:	6923      	ldr	r3, [r4, #16]
 8005730:	462a      	mov	r2, r5
 8005732:	4649      	mov	r1, r9
 8005734:	4640      	mov	r0, r8
 8005736:	47d0      	blx	sl
 8005738:	3001      	adds	r0, #1
 800573a:	d0ad      	beq.n	8005698 <_printf_i+0x160>
 800573c:	6823      	ldr	r3, [r4, #0]
 800573e:	079b      	lsls	r3, r3, #30
 8005740:	d413      	bmi.n	800576a <_printf_i+0x232>
 8005742:	68e0      	ldr	r0, [r4, #12]
 8005744:	9b03      	ldr	r3, [sp, #12]
 8005746:	4298      	cmp	r0, r3
 8005748:	bfb8      	it	lt
 800574a:	4618      	movlt	r0, r3
 800574c:	e7a6      	b.n	800569c <_printf_i+0x164>
 800574e:	2301      	movs	r3, #1
 8005750:	4632      	mov	r2, r6
 8005752:	4649      	mov	r1, r9
 8005754:	4640      	mov	r0, r8
 8005756:	47d0      	blx	sl
 8005758:	3001      	adds	r0, #1
 800575a:	d09d      	beq.n	8005698 <_printf_i+0x160>
 800575c:	3501      	adds	r5, #1
 800575e:	68e3      	ldr	r3, [r4, #12]
 8005760:	9903      	ldr	r1, [sp, #12]
 8005762:	1a5b      	subs	r3, r3, r1
 8005764:	42ab      	cmp	r3, r5
 8005766:	dcf2      	bgt.n	800574e <_printf_i+0x216>
 8005768:	e7eb      	b.n	8005742 <_printf_i+0x20a>
 800576a:	2500      	movs	r5, #0
 800576c:	f104 0619 	add.w	r6, r4, #25
 8005770:	e7f5      	b.n	800575e <_printf_i+0x226>
 8005772:	bf00      	nop
 8005774:	08005acd 	.word	0x08005acd
 8005778:	08005ade 	.word	0x08005ade

0800577c <__sflush_r>:
 800577c:	898a      	ldrh	r2, [r1, #12]
 800577e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005782:	4605      	mov	r5, r0
 8005784:	0710      	lsls	r0, r2, #28
 8005786:	460c      	mov	r4, r1
 8005788:	d458      	bmi.n	800583c <__sflush_r+0xc0>
 800578a:	684b      	ldr	r3, [r1, #4]
 800578c:	2b00      	cmp	r3, #0
 800578e:	dc05      	bgt.n	800579c <__sflush_r+0x20>
 8005790:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005792:	2b00      	cmp	r3, #0
 8005794:	dc02      	bgt.n	800579c <__sflush_r+0x20>
 8005796:	2000      	movs	r0, #0
 8005798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800579c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800579e:	2e00      	cmp	r6, #0
 80057a0:	d0f9      	beq.n	8005796 <__sflush_r+0x1a>
 80057a2:	2300      	movs	r3, #0
 80057a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80057a8:	682f      	ldr	r7, [r5, #0]
 80057aa:	6a21      	ldr	r1, [r4, #32]
 80057ac:	602b      	str	r3, [r5, #0]
 80057ae:	d032      	beq.n	8005816 <__sflush_r+0x9a>
 80057b0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80057b2:	89a3      	ldrh	r3, [r4, #12]
 80057b4:	075a      	lsls	r2, r3, #29
 80057b6:	d505      	bpl.n	80057c4 <__sflush_r+0x48>
 80057b8:	6863      	ldr	r3, [r4, #4]
 80057ba:	1ac0      	subs	r0, r0, r3
 80057bc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80057be:	b10b      	cbz	r3, 80057c4 <__sflush_r+0x48>
 80057c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80057c2:	1ac0      	subs	r0, r0, r3
 80057c4:	2300      	movs	r3, #0
 80057c6:	4602      	mov	r2, r0
 80057c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80057ca:	6a21      	ldr	r1, [r4, #32]
 80057cc:	4628      	mov	r0, r5
 80057ce:	47b0      	blx	r6
 80057d0:	1c43      	adds	r3, r0, #1
 80057d2:	89a3      	ldrh	r3, [r4, #12]
 80057d4:	d106      	bne.n	80057e4 <__sflush_r+0x68>
 80057d6:	6829      	ldr	r1, [r5, #0]
 80057d8:	291d      	cmp	r1, #29
 80057da:	d82b      	bhi.n	8005834 <__sflush_r+0xb8>
 80057dc:	4a29      	ldr	r2, [pc, #164]	; (8005884 <__sflush_r+0x108>)
 80057de:	410a      	asrs	r2, r1
 80057e0:	07d6      	lsls	r6, r2, #31
 80057e2:	d427      	bmi.n	8005834 <__sflush_r+0xb8>
 80057e4:	2200      	movs	r2, #0
 80057e6:	6062      	str	r2, [r4, #4]
 80057e8:	04d9      	lsls	r1, r3, #19
 80057ea:	6922      	ldr	r2, [r4, #16]
 80057ec:	6022      	str	r2, [r4, #0]
 80057ee:	d504      	bpl.n	80057fa <__sflush_r+0x7e>
 80057f0:	1c42      	adds	r2, r0, #1
 80057f2:	d101      	bne.n	80057f8 <__sflush_r+0x7c>
 80057f4:	682b      	ldr	r3, [r5, #0]
 80057f6:	b903      	cbnz	r3, 80057fa <__sflush_r+0x7e>
 80057f8:	6560      	str	r0, [r4, #84]	; 0x54
 80057fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80057fc:	602f      	str	r7, [r5, #0]
 80057fe:	2900      	cmp	r1, #0
 8005800:	d0c9      	beq.n	8005796 <__sflush_r+0x1a>
 8005802:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005806:	4299      	cmp	r1, r3
 8005808:	d002      	beq.n	8005810 <__sflush_r+0x94>
 800580a:	4628      	mov	r0, r5
 800580c:	f7ff fbea 	bl	8004fe4 <_free_r>
 8005810:	2000      	movs	r0, #0
 8005812:	6360      	str	r0, [r4, #52]	; 0x34
 8005814:	e7c0      	b.n	8005798 <__sflush_r+0x1c>
 8005816:	2301      	movs	r3, #1
 8005818:	4628      	mov	r0, r5
 800581a:	47b0      	blx	r6
 800581c:	1c41      	adds	r1, r0, #1
 800581e:	d1c8      	bne.n	80057b2 <__sflush_r+0x36>
 8005820:	682b      	ldr	r3, [r5, #0]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d0c5      	beq.n	80057b2 <__sflush_r+0x36>
 8005826:	2b1d      	cmp	r3, #29
 8005828:	d001      	beq.n	800582e <__sflush_r+0xb2>
 800582a:	2b16      	cmp	r3, #22
 800582c:	d101      	bne.n	8005832 <__sflush_r+0xb6>
 800582e:	602f      	str	r7, [r5, #0]
 8005830:	e7b1      	b.n	8005796 <__sflush_r+0x1a>
 8005832:	89a3      	ldrh	r3, [r4, #12]
 8005834:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005838:	81a3      	strh	r3, [r4, #12]
 800583a:	e7ad      	b.n	8005798 <__sflush_r+0x1c>
 800583c:	690f      	ldr	r7, [r1, #16]
 800583e:	2f00      	cmp	r7, #0
 8005840:	d0a9      	beq.n	8005796 <__sflush_r+0x1a>
 8005842:	0793      	lsls	r3, r2, #30
 8005844:	680e      	ldr	r6, [r1, #0]
 8005846:	bf08      	it	eq
 8005848:	694b      	ldreq	r3, [r1, #20]
 800584a:	600f      	str	r7, [r1, #0]
 800584c:	bf18      	it	ne
 800584e:	2300      	movne	r3, #0
 8005850:	eba6 0807 	sub.w	r8, r6, r7
 8005854:	608b      	str	r3, [r1, #8]
 8005856:	f1b8 0f00 	cmp.w	r8, #0
 800585a:	dd9c      	ble.n	8005796 <__sflush_r+0x1a>
 800585c:	6a21      	ldr	r1, [r4, #32]
 800585e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005860:	4643      	mov	r3, r8
 8005862:	463a      	mov	r2, r7
 8005864:	4628      	mov	r0, r5
 8005866:	47b0      	blx	r6
 8005868:	2800      	cmp	r0, #0
 800586a:	dc06      	bgt.n	800587a <__sflush_r+0xfe>
 800586c:	89a3      	ldrh	r3, [r4, #12]
 800586e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005872:	81a3      	strh	r3, [r4, #12]
 8005874:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005878:	e78e      	b.n	8005798 <__sflush_r+0x1c>
 800587a:	4407      	add	r7, r0
 800587c:	eba8 0800 	sub.w	r8, r8, r0
 8005880:	e7e9      	b.n	8005856 <__sflush_r+0xda>
 8005882:	bf00      	nop
 8005884:	dfbffffe 	.word	0xdfbffffe

08005888 <_fflush_r>:
 8005888:	b538      	push	{r3, r4, r5, lr}
 800588a:	690b      	ldr	r3, [r1, #16]
 800588c:	4605      	mov	r5, r0
 800588e:	460c      	mov	r4, r1
 8005890:	b913      	cbnz	r3, 8005898 <_fflush_r+0x10>
 8005892:	2500      	movs	r5, #0
 8005894:	4628      	mov	r0, r5
 8005896:	bd38      	pop	{r3, r4, r5, pc}
 8005898:	b118      	cbz	r0, 80058a2 <_fflush_r+0x1a>
 800589a:	6a03      	ldr	r3, [r0, #32]
 800589c:	b90b      	cbnz	r3, 80058a2 <_fflush_r+0x1a>
 800589e:	f7ff f9a9 	bl	8004bf4 <__sinit>
 80058a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d0f3      	beq.n	8005892 <_fflush_r+0xa>
 80058aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80058ac:	07d0      	lsls	r0, r2, #31
 80058ae:	d404      	bmi.n	80058ba <_fflush_r+0x32>
 80058b0:	0599      	lsls	r1, r3, #22
 80058b2:	d402      	bmi.n	80058ba <_fflush_r+0x32>
 80058b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80058b6:	f7ff fb92 	bl	8004fde <__retarget_lock_acquire_recursive>
 80058ba:	4628      	mov	r0, r5
 80058bc:	4621      	mov	r1, r4
 80058be:	f7ff ff5d 	bl	800577c <__sflush_r>
 80058c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80058c4:	07da      	lsls	r2, r3, #31
 80058c6:	4605      	mov	r5, r0
 80058c8:	d4e4      	bmi.n	8005894 <_fflush_r+0xc>
 80058ca:	89a3      	ldrh	r3, [r4, #12]
 80058cc:	059b      	lsls	r3, r3, #22
 80058ce:	d4e1      	bmi.n	8005894 <_fflush_r+0xc>
 80058d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80058d2:	f7ff fb85 	bl	8004fe0 <__retarget_lock_release_recursive>
 80058d6:	e7dd      	b.n	8005894 <_fflush_r+0xc>

080058d8 <__swhatbuf_r>:
 80058d8:	b570      	push	{r4, r5, r6, lr}
 80058da:	460c      	mov	r4, r1
 80058dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058e0:	2900      	cmp	r1, #0
 80058e2:	b096      	sub	sp, #88	; 0x58
 80058e4:	4615      	mov	r5, r2
 80058e6:	461e      	mov	r6, r3
 80058e8:	da0d      	bge.n	8005906 <__swhatbuf_r+0x2e>
 80058ea:	89a3      	ldrh	r3, [r4, #12]
 80058ec:	f013 0f80 	tst.w	r3, #128	; 0x80
 80058f0:	f04f 0100 	mov.w	r1, #0
 80058f4:	bf0c      	ite	eq
 80058f6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80058fa:	2340      	movne	r3, #64	; 0x40
 80058fc:	2000      	movs	r0, #0
 80058fe:	6031      	str	r1, [r6, #0]
 8005900:	602b      	str	r3, [r5, #0]
 8005902:	b016      	add	sp, #88	; 0x58
 8005904:	bd70      	pop	{r4, r5, r6, pc}
 8005906:	466a      	mov	r2, sp
 8005908:	f000 f848 	bl	800599c <_fstat_r>
 800590c:	2800      	cmp	r0, #0
 800590e:	dbec      	blt.n	80058ea <__swhatbuf_r+0x12>
 8005910:	9901      	ldr	r1, [sp, #4]
 8005912:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005916:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800591a:	4259      	negs	r1, r3
 800591c:	4159      	adcs	r1, r3
 800591e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005922:	e7eb      	b.n	80058fc <__swhatbuf_r+0x24>

08005924 <__smakebuf_r>:
 8005924:	898b      	ldrh	r3, [r1, #12]
 8005926:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005928:	079d      	lsls	r5, r3, #30
 800592a:	4606      	mov	r6, r0
 800592c:	460c      	mov	r4, r1
 800592e:	d507      	bpl.n	8005940 <__smakebuf_r+0x1c>
 8005930:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005934:	6023      	str	r3, [r4, #0]
 8005936:	6123      	str	r3, [r4, #16]
 8005938:	2301      	movs	r3, #1
 800593a:	6163      	str	r3, [r4, #20]
 800593c:	b002      	add	sp, #8
 800593e:	bd70      	pop	{r4, r5, r6, pc}
 8005940:	ab01      	add	r3, sp, #4
 8005942:	466a      	mov	r2, sp
 8005944:	f7ff ffc8 	bl	80058d8 <__swhatbuf_r>
 8005948:	9900      	ldr	r1, [sp, #0]
 800594a:	4605      	mov	r5, r0
 800594c:	4630      	mov	r0, r6
 800594e:	f7ff fbb5 	bl	80050bc <_malloc_r>
 8005952:	b948      	cbnz	r0, 8005968 <__smakebuf_r+0x44>
 8005954:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005958:	059a      	lsls	r2, r3, #22
 800595a:	d4ef      	bmi.n	800593c <__smakebuf_r+0x18>
 800595c:	f023 0303 	bic.w	r3, r3, #3
 8005960:	f043 0302 	orr.w	r3, r3, #2
 8005964:	81a3      	strh	r3, [r4, #12]
 8005966:	e7e3      	b.n	8005930 <__smakebuf_r+0xc>
 8005968:	89a3      	ldrh	r3, [r4, #12]
 800596a:	6020      	str	r0, [r4, #0]
 800596c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005970:	81a3      	strh	r3, [r4, #12]
 8005972:	9b00      	ldr	r3, [sp, #0]
 8005974:	6163      	str	r3, [r4, #20]
 8005976:	9b01      	ldr	r3, [sp, #4]
 8005978:	6120      	str	r0, [r4, #16]
 800597a:	b15b      	cbz	r3, 8005994 <__smakebuf_r+0x70>
 800597c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005980:	4630      	mov	r0, r6
 8005982:	f000 f81d 	bl	80059c0 <_isatty_r>
 8005986:	b128      	cbz	r0, 8005994 <__smakebuf_r+0x70>
 8005988:	89a3      	ldrh	r3, [r4, #12]
 800598a:	f023 0303 	bic.w	r3, r3, #3
 800598e:	f043 0301 	orr.w	r3, r3, #1
 8005992:	81a3      	strh	r3, [r4, #12]
 8005994:	89a3      	ldrh	r3, [r4, #12]
 8005996:	431d      	orrs	r5, r3
 8005998:	81a5      	strh	r5, [r4, #12]
 800599a:	e7cf      	b.n	800593c <__smakebuf_r+0x18>

0800599c <_fstat_r>:
 800599c:	b538      	push	{r3, r4, r5, lr}
 800599e:	4d07      	ldr	r5, [pc, #28]	; (80059bc <_fstat_r+0x20>)
 80059a0:	2300      	movs	r3, #0
 80059a2:	4604      	mov	r4, r0
 80059a4:	4608      	mov	r0, r1
 80059a6:	4611      	mov	r1, r2
 80059a8:	602b      	str	r3, [r5, #0]
 80059aa:	f7fb faf2 	bl	8000f92 <_fstat>
 80059ae:	1c43      	adds	r3, r0, #1
 80059b0:	d102      	bne.n	80059b8 <_fstat_r+0x1c>
 80059b2:	682b      	ldr	r3, [r5, #0]
 80059b4:	b103      	cbz	r3, 80059b8 <_fstat_r+0x1c>
 80059b6:	6023      	str	r3, [r4, #0]
 80059b8:	bd38      	pop	{r3, r4, r5, pc}
 80059ba:	bf00      	nop
 80059bc:	20000340 	.word	0x20000340

080059c0 <_isatty_r>:
 80059c0:	b538      	push	{r3, r4, r5, lr}
 80059c2:	4d06      	ldr	r5, [pc, #24]	; (80059dc <_isatty_r+0x1c>)
 80059c4:	2300      	movs	r3, #0
 80059c6:	4604      	mov	r4, r0
 80059c8:	4608      	mov	r0, r1
 80059ca:	602b      	str	r3, [r5, #0]
 80059cc:	f7fb faf1 	bl	8000fb2 <_isatty>
 80059d0:	1c43      	adds	r3, r0, #1
 80059d2:	d102      	bne.n	80059da <_isatty_r+0x1a>
 80059d4:	682b      	ldr	r3, [r5, #0]
 80059d6:	b103      	cbz	r3, 80059da <_isatty_r+0x1a>
 80059d8:	6023      	str	r3, [r4, #0]
 80059da:	bd38      	pop	{r3, r4, r5, pc}
 80059dc:	20000340 	.word	0x20000340

080059e0 <_sbrk_r>:
 80059e0:	b538      	push	{r3, r4, r5, lr}
 80059e2:	4d06      	ldr	r5, [pc, #24]	; (80059fc <_sbrk_r+0x1c>)
 80059e4:	2300      	movs	r3, #0
 80059e6:	4604      	mov	r4, r0
 80059e8:	4608      	mov	r0, r1
 80059ea:	602b      	str	r3, [r5, #0]
 80059ec:	f7fb fafa 	bl	8000fe4 <_sbrk>
 80059f0:	1c43      	adds	r3, r0, #1
 80059f2:	d102      	bne.n	80059fa <_sbrk_r+0x1a>
 80059f4:	682b      	ldr	r3, [r5, #0]
 80059f6:	b103      	cbz	r3, 80059fa <_sbrk_r+0x1a>
 80059f8:	6023      	str	r3, [r4, #0]
 80059fa:	bd38      	pop	{r3, r4, r5, pc}
 80059fc:	20000340 	.word	0x20000340

08005a00 <_init>:
 8005a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a02:	bf00      	nop
 8005a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a06:	bc08      	pop	{r3}
 8005a08:	469e      	mov	lr, r3
 8005a0a:	4770      	bx	lr

08005a0c <_fini>:
 8005a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a0e:	bf00      	nop
 8005a10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a12:	bc08      	pop	{r3}
 8005a14:	469e      	mov	lr, r3
 8005a16:	4770      	bx	lr
