#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1257acc20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1257b4000 .scope module, "bfis_tb" "bfis_tb" 3 4;
 .timescale -9 -12;
v0x1257beef0_0 .array/port v0x1257beef0, 0;
L_0x1257cb350 .functor BUFZ 32, v0x1257beef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1257beef0_1 .array/port v0x1257beef0, 1;
L_0x1257cb3e0 .functor BUFZ 32, v0x1257beef0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1257beef0_2 .array/port v0x1257beef0, 2;
L_0x1257cb490 .functor BUFZ 32, v0x1257beef0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1257beef0_3 .array/port v0x1257beef0, 3;
L_0x1257cb550 .functor BUFZ 32, v0x1257beef0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1257beef0_4 .array/port v0x1257beef0, 4;
L_0x1257cb5e0 .functor BUFZ 32, v0x1257beef0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1257bf3d0_0 .var "clk_in", 0 0;
v0x1257bf470_0 .var "k_in", 15 0;
v0x1257bf510 .array "query_in", 0 1, 31 0;
v0x1257bf5b0_0 .var "query_pos_in0", 31 0;
v0x1257bf660_0 .var "query_pos_in1", 31 0;
v0x1257bf750_0 .var "rst_in", 0 0;
v0x1257bf7e0 .array "top_k_out", 0 4, 31 0;
v0x1257bf900_0 .net "valid_out", 0 0, v0x1257bf0d0_0;  1 drivers
v0x1257bf990_0 .var "vertex_addr_in", 31 0;
v0x1257bfaa0_0 .var "vertex_in", 31 0;
v0x1257bfb40_0 .var "vertex_valid_in", 0 0;
S_0x1257ad520 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 60, 3 60 0, S_0x1257b4000;
 .timescale -9 -12;
v0x125746a30_0 .var/2s "i", 31 0;
S_0x1257b9840 .scope module, "bfis_m" "bfis" 3 28, 4 4 0, S_0x1257b4000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "vertex_in";
    .port_info 3 /INPUT 32 "vertex_addr_in";
    .port_info 4 /INPUT 1 "vertex_valid_in";
    .port_info 5 /INPUT 64 "query_in";
    .port_info 6 /INPUT 16 "k_in";
    .port_info 7 /OUTPUT 160 "top_k_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x1257b9a10 .param/l "DIM" 0 4 4, +C4<00000000000000000000000000000010>;
P_0x1257b9a50 .param/l "PQ_LENGTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x1257be810_0 .array/port v0x1257be810, 0;
L_0x1257cab30 .functor BUFZ 1, v0x1257be810_0, C4<0>, C4<0>, C4<0>;
v0x1257be810_1 .array/port v0x1257be810, 1;
L_0x1257cabe0 .functor BUFZ 1, v0x1257be810_1, C4<0>, C4<0>, C4<0>;
v0x1257be8c0_0 .array/port v0x1257be8c0, 0;
L_0x1257cac90 .functor BUFZ 32, v0x1257be8c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1257be8c0_1 .array/port v0x1257be8c0, 1;
L_0x1257cad60 .functor BUFZ 32, v0x1257be8c0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1257bf510_0 .array/port v0x1257bf510, 0;
L_0x1257cae10 .functor BUFZ 32, v0x1257bf510_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1257bf510_1 .array/port v0x1257bf510, 1;
L_0x1257caef0 .functor BUFZ 32, v0x1257bf510_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1257cb0e0 .functor AND 1, v0x1257ba6e0_0, L_0x1257cafc0, C4<1>, C4<1>;
v0x1257be330_0 .net *"_ivl_10", 0 0, L_0x1257cafc0;  1 drivers
L_0x1280600a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1257be3e0_0 .net/2u *"_ivl_8", 4 0, L_0x1280600a0;  1 drivers
v0x1257be480_0 .net "clk_in", 0 0, v0x1257bf3d0_0;  1 drivers
v0x1257be590_0 .var "ct_dist", 0 1;
v0x1257be620_0 .net "dist_out", 31 0, v0x1257ba770_0;  1 drivers
v0x1257be6b0_0 .net "dist_valid_out", 0 0, v0x1257ba6e0_0;  1 drivers
v0x1257be780_0 .net "k_in", 15 0, v0x1257bf470_0;  1 drivers
v0x1257be810 .array "pos_valid", 0 1, 0 0;
v0x1257be8c0 .array "pos_vec", 0 1, 31 0;
v0x1257be9f0_0 .net "pq_dist_out", 31 0, v0x1257bde40_0;  1 drivers
v0x1257beab0_0 .net "pq_out", 31 0, v0x1257bd4e0_0;  1 drivers
v0x1257beb40_0 .net "pq_size", 3 0, v0x1257bddb0_0;  1 drivers
v0x1257bebd0_0 .net "pq_valid_out", 0 0, v0x1257be140_0;  1 drivers
v0x1257bec80 .array "query_in", 0 1;
v0x1257bec80_0 .net v0x1257bec80 0, 31 0, v0x1257bf510_0; 1 drivers
v0x1257bec80_1 .net v0x1257bec80 1, 31 0, v0x1257bf510_1; 1 drivers
v0x1257bed30_0 .net "rst_in", 0 0, v0x1257bf750_0;  1 drivers
v0x1257bee40_0 .var "state", 4 0;
v0x1257beef0 .array "top_k_out", 0 4, 31 0;
v0x1257bf0d0_0 .var "valid_out", 0 0;
v0x1257bf170_0 .net "vertex_addr_in", 31 0, v0x1257bf990_0;  1 drivers
v0x1257bf230_0 .net "vertex_in", 31 0, v0x1257bfaa0_0;  1 drivers
v0x1257bf2c0_0 .net "vertex_valid_in", 0 0, v0x1257bfb40_0;  1 drivers
L_0x1257cafc0 .cmp/eq 5, v0x1257bee40_0, L_0x1280600a0;
S_0x1257b9ce0 .scope module, "distance_calc" "distance" 4 94, 5 4 0, S_0x1257b9840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 2 "data_valid_in";
    .port_info 3 /INPUT 64 "vertex_pos_in";
    .port_info 4 /INPUT 64 "query_pos_in";
    .port_info 5 /OUTPUT 32 "distance_sq_out";
    .port_info 6 /OUTPUT 1 "data_valid_out";
P_0x1257b9ea0 .param/l "DIM" 0 5 4, +C4<00000000000000000000000000000010>;
v0x1257bae00_0 .array/port v0x1257bae00, 0;
L_0x1257caa30 .functor BUFZ 32, v0x1257bae00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1257bae00_1 .array/port v0x1257bae00, 1;
L_0x1257caaa0 .functor BUFZ 32, v0x1257bae00_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128060010 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1257baa00_0 .net/2u *"_ivl_0", 2 0, L_0x128060010;  1 drivers
v0x1257baaa0_0 .net "clk_in", 0 0, v0x1257bf3d0_0;  alias, 1 drivers
v0x1257bab40 .array "data_valid_in", 0 1;
v0x1257bab40_0 .net v0x1257bab40 0, 0 0, L_0x1257cab30; 1 drivers
v0x1257bab40_1 .net v0x1257bab40 1, 0 0, L_0x1257cabe0; 1 drivers
v0x1257babf0_0 .net "data_valid_out", 0 0, v0x1257ba6e0_0;  alias, 1 drivers
v0x1257baca0_0 .net "distance_sq_out", 31 0, v0x1257ba770_0;  alias, 1 drivers
v0x1257bad70_0 .var "i", 0 0;
v0x1257bae00 .array "intermediate_mults_out", 0 1, 31 0;
v0x1257baed0 .array "intermediate_subs_out", 0 1, 31 0;
v0x1257baf70_0 .var "j", 0 0;
v0x1257bb0a0 .array "query_pos_in", 0 1;
v0x1257bb0a0_0 .net v0x1257bb0a0 0, 31 0, L_0x1257cae10; 1 drivers
v0x1257bb0a0_1 .net v0x1257bb0a0 1, 31 0, L_0x1257caef0; 1 drivers
v0x1257bb170_0 .net "rst_in", 0 0, v0x1257bf750_0;  alias, 1 drivers
v0x1257bb220_0 .var "state", 2 0;
v0x1257bb2b0 .array "valid_mults_out", 0 1, 0 0;
v0x1257bb340 .array "valid_subs_out", 0 1, 0 0;
v0x1257bb3d0 .array "vertex_pos_in", 0 1;
v0x1257bb3d0_0 .net v0x1257bb3d0 0, 31 0, L_0x1257cac90; 1 drivers
v0x1257bb3d0_1 .net v0x1257bb3d0 1, 31 0, L_0x1257cad60; 1 drivers
L_0x1257ca990 .cmp/eq 3, v0x1257bb220_0, L_0x128060010;
S_0x1257ba030 .scope module, "add_distances" "recursive_add_n_dim" 5 100, 5 113 0, S_0x1257b9ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "data_valid_in";
    .port_info 3 /INPUT 64 "intermediate_mults_in";
    .port_info 4 /OUTPUT 32 "distance_sq_out";
    .port_info 5 /OUTPUT 1 "data_valid_out";
P_0x1257ba200 .param/l "DIM" 0 5 113, +C4<00000000000000000000000000000010>;
v0x1257ba590_0 .net "clk_in", 0 0, v0x1257bf3d0_0;  alias, 1 drivers
v0x1257ba640_0 .net "data_valid_in", 0 0, L_0x1257ca990;  1 drivers
v0x1257ba6e0_0 .var "data_valid_out", 0 0;
v0x1257ba770_0 .var "distance_sq_out", 31 0;
v0x1257ba800 .array "intermediate_mults_in", 0 1;
v0x1257ba800_0 .net v0x1257ba800 0, 31 0, L_0x1257caa30; 1 drivers
v0x1257ba800_1 .net v0x1257ba800 1, 31 0, L_0x1257caaa0; 1 drivers
v0x1257ba8d0_0 .net "rst_in", 0 0, v0x1257bf750_0;  alias, 1 drivers
S_0x1257ba360 .scope generate, "genblk1" "genblk1" 5 141, 5 141 0, S_0x1257ba030;
 .timescale -9 -12;
E_0x1257ba530 .event posedge, v0x1257ba590_0;
S_0x1257bb520 .scope module, "s" "PriorityQueue" 4 111, 6 4 0, S_0x1257b9840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 32 "enq_tag_in";
    .port_info 5 /INPUT 1 "enq_in";
    .port_info 6 /OUTPUT 1 "full_out";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 32 "tag_out";
    .port_info 9 /OUTPUT 4 "size_out";
    .port_info 10 /OUTPUT 1 "empty_out";
    .port_info 11 /OUTPUT 1 "valid_out";
P_0x1257bb6f0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
P_0x1257bb730 .param/l "DEPTH" 0 6 4, +C4<00000000000000000000000000001000>;
P_0x1257bb770 .param/l "TAG_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x1257bd320 .array "Q_data", 0 7, 31 0;
v0x1257bd3b0_0 .net "clk_in", 0 0, v0x1257bf3d0_0;  alias, 1 drivers
v0x1257bd450_0 .var "curval", 31 0;
v0x1257bd4e0_0 .var "data_out", 31 0;
L_0x128060058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1257bd570_0 .net "deq_in", 0 0, L_0x128060058;  1 drivers
v0x1257bd640_0 .var "empty_out", 0 0;
v0x1257bd6e0_0 .net "enq_data_in", 31 0, v0x1257bf990_0;  alias, 1 drivers
v0x1257bd790_0 .net "enq_in", 0 0, L_0x1257cb0e0;  1 drivers
v0x1257bd830_0 .net "enq_tag_in", 31 0, v0x1257ba770_0;  alias, 1 drivers
v0x1257bd940_0 .var "full_out", 0 0;
v0x1257bd9d0_0 .var "push_lru", 0 0;
v0x1257bda60 .array "queue", 0 7, 31 0;
v0x1257bdbb0_0 .var "read_ptr", 3 0;
v0x1257bdc70_0 .var "rem_lru", 0 0;
v0x1257bdd20_0 .net "rst_in", 0 0, v0x1257bf750_0;  alias, 1 drivers
v0x1257bddb0_0 .var "size_out", 3 0;
v0x1257bde40_0 .var "tag_out", 31 0;
v0x1257bdff0 .array "valid", 0 7, 0 0;
v0x1257be140_0 .var "valid_out", 0 0;
v0x1257be1e0_0 .net "write_ptr", 3 0, v0x1257bc910_0;  1 drivers
v0x1257bdff0_0 .array/port v0x1257bdff0, 0;
v0x1257bdff0_1 .array/port v0x1257bdff0, 1;
v0x1257bdff0_2 .array/port v0x1257bdff0, 2;
E_0x1257bba90/0 .event anyedge, v0x1257bddb0_0, v0x1257bdff0_0, v0x1257bdff0_1, v0x1257bdff0_2;
v0x1257bdff0_3 .array/port v0x1257bdff0, 3;
v0x1257bdff0_4 .array/port v0x1257bdff0, 4;
v0x1257bdff0_5 .array/port v0x1257bdff0, 5;
v0x1257bdff0_6 .array/port v0x1257bdff0, 6;
E_0x1257bba90/1 .event anyedge, v0x1257bdff0_3, v0x1257bdff0_4, v0x1257bdff0_5, v0x1257bdff0_6;
v0x1257bdff0_7 .array/port v0x1257bdff0, 7;
v0x1257bda60_0 .array/port v0x1257bda60, 0;
v0x1257bda60_1 .array/port v0x1257bda60, 1;
v0x1257bda60_2 .array/port v0x1257bda60, 2;
E_0x1257bba90/2 .event anyedge, v0x1257bdff0_7, v0x1257bda60_0, v0x1257bda60_1, v0x1257bda60_2;
v0x1257bda60_3 .array/port v0x1257bda60, 3;
v0x1257bda60_4 .array/port v0x1257bda60, 4;
v0x1257bda60_5 .array/port v0x1257bda60, 5;
v0x1257bda60_6 .array/port v0x1257bda60, 6;
E_0x1257bba90/3 .event anyedge, v0x1257bda60_3, v0x1257bda60_4, v0x1257bda60_5, v0x1257bda60_6;
v0x1257bda60_7 .array/port v0x1257bda60, 7;
E_0x1257bba90/4 .event anyedge, v0x1257bda60_7;
E_0x1257bba90 .event/or E_0x1257bba90/0, E_0x1257bba90/1, E_0x1257bba90/2, E_0x1257bba90/3, E_0x1257bba90/4;
S_0x1257bbb60 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 6 39, 6 39 0, S_0x1257bb520;
 .timescale -9 -12;
v0x1257bbd30_0 .var/2s "i", 31 0;
S_0x1257bbdf0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 6 62, 6 62 0, S_0x1257bb520;
 .timescale -9 -12;
v0x1257bbfc0_0 .var/2s "i", 31 0;
S_0x1257bc050 .scope module, "lru_cache" "PQ_FIFO" 6 48, 6 106 0, S_0x1257bb520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 4 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 4 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x1257bc1e0 .param/l "DATA_WIDTH" 0 6 106, +C4<000000000000000000000000000000100>;
P_0x1257bc220 .param/l "DEPTH" 0 6 106, +C4<00000000000000000000000000001000>;
v0x1257bc830_0 .net "clk_in", 0 0, v0x1257bf3d0_0;  alias, 1 drivers
v0x1257bc910_0 .var "data_out", 3 0;
v0x1257bc9a0_0 .net "deq_in", 0 0, v0x1257bdc70_0;  1 drivers
v0x1257bca30_0 .var "empty_out", 0 0;
v0x1257bcac0_0 .net "enq_data_in", 3 0, v0x1257bdbb0_0;  1 drivers
v0x1257bcb60_0 .net "enq_in", 0 0, v0x1257bd9d0_0;  1 drivers
v0x1257bcc00_0 .var "full_out", 0 0;
v0x1257bcca0 .array "queue", 0 7, 3 0;
v0x1257bce00_0 .var "read_ptr", 3 0;
v0x1257bcf10_0 .net "rst_in", 0 0, v0x1257bf750_0;  alias, 1 drivers
v0x1257bcfa0 .array "valid", 0 7, 0 0;
v0x1257bd0f0_0 .var "valid_out", 0 0;
v0x1257bd190_0 .var "write_ptr", 3 0;
v0x1257bcfa0_0 .array/port v0x1257bcfa0, 0;
v0x1257bcfa0_1 .array/port v0x1257bcfa0, 1;
E_0x1257bc2f0/0 .event anyedge, v0x1257bce00_0, v0x1257bd190_0, v0x1257bcfa0_0, v0x1257bcfa0_1;
v0x1257bcfa0_2 .array/port v0x1257bcfa0, 2;
v0x1257bcfa0_3 .array/port v0x1257bcfa0, 3;
v0x1257bcfa0_4 .array/port v0x1257bcfa0, 4;
v0x1257bcfa0_5 .array/port v0x1257bcfa0, 5;
E_0x1257bc2f0/1 .event anyedge, v0x1257bcfa0_2, v0x1257bcfa0_3, v0x1257bcfa0_4, v0x1257bcfa0_5;
v0x1257bcfa0_6 .array/port v0x1257bcfa0, 6;
v0x1257bcfa0_7 .array/port v0x1257bcfa0, 7;
v0x1257bcca0_0 .array/port v0x1257bcca0, 0;
v0x1257bcca0_1 .array/port v0x1257bcca0, 1;
E_0x1257bc2f0/2 .event anyedge, v0x1257bcfa0_6, v0x1257bcfa0_7, v0x1257bcca0_0, v0x1257bcca0_1;
v0x1257bcca0_2 .array/port v0x1257bcca0, 2;
v0x1257bcca0_3 .array/port v0x1257bcca0, 3;
v0x1257bcca0_4 .array/port v0x1257bcca0, 4;
v0x1257bcca0_5 .array/port v0x1257bcca0, 5;
E_0x1257bc2f0/3 .event anyedge, v0x1257bcca0_2, v0x1257bcca0_3, v0x1257bcca0_4, v0x1257bcca0_5;
v0x1257bcca0_6 .array/port v0x1257bcca0, 6;
v0x1257bcca0_7 .array/port v0x1257bcca0, 7;
E_0x1257bc2f0/4 .event anyedge, v0x1257bcca0_6, v0x1257bcca0_7;
E_0x1257bc2f0 .event/or E_0x1257bc2f0/0, E_0x1257bc2f0/1, E_0x1257bc2f0/2, E_0x1257bc2f0/3, E_0x1257bc2f0/4;
S_0x1257bc5b0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 6 133, 6 133 0, S_0x1257bc050;
 .timescale -9 -12;
v0x1257bc770_0 .var/2s "i", 31 0;
S_0x1257a6180 .scope module, "checked_visited" "checked_visited" 7 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 36 "c_addr_in";
    .port_info 3 /INPUT 36 "v_addr_in";
    .port_info 4 /INPUT 1 "c_addr_valid_in";
    .port_info 5 /INPUT 1 "v_addr_valid_in";
    .port_info 6 /INPUT 1 "write_c_data_in";
    .port_info 7 /INPUT 1 "write_c_valid_in";
    .port_info 8 /INPUT 1 "write_v_data_in";
    .port_info 9 /INPUT 1 "write_v_valid_in";
    .port_info 10 /OUTPUT 1 "checked_out";
    .port_info 11 /OUTPUT 1 "visited_out";
    .port_info 12 /OUTPUT 1 "valid_c_out";
    .port_info 13 /OUTPUT 1 "valid_v_out";
P_0x1257b0580 .param/l "PROC_BITS" 0 7 10, +C4<00000000000000000000000000000100>;
o0x12802a260 .functor BUFZ 36, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1257c2500_0 .net "c_addr_in", 35 0, o0x12802a260;  0 drivers
o0x12802a290 .functor BUFZ 1, C4<z>; HiZ drive
v0x1257c25c0_0 .net "c_addr_valid_in", 0 0, o0x12802a290;  0 drivers
v0x1257c2660_0 .net "checked_out", 0 0, L_0x1257cb6b0;  1 drivers
o0x128029c00 .functor BUFZ 1, C4<z>; HiZ drive
v0x1257c26f0_0 .net "clk_in", 0 0, o0x128029c00;  0 drivers
v0x1257c27c0_0 .var "counter", 0 0;
v0x1257c2890_0 .var "counter2", 0 0;
o0x128029d20 .functor BUFZ 1, C4<z>; HiZ drive
v0x1257c2920_0 .net "rst_in", 0 0, o0x128029d20;  0 drivers
o0x12802a320 .functor BUFZ 36, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1257c29f0_0 .net "v_addr_in", 35 0, o0x12802a320;  0 drivers
o0x12802a350 .functor BUFZ 1, C4<z>; HiZ drive
v0x1257c2a80_0 .net "v_addr_valid_in", 0 0, o0x12802a350;  0 drivers
v0x1257c2b90_0 .var "valid_c_out", 0 0;
v0x1257c2c20_0 .var "valid_v_out", 0 0;
v0x1257c2cb0_0 .net "visited_out", 0 0, L_0x1257cb8a0;  1 drivers
o0x128029c30 .functor BUFZ 1, C4<z>; HiZ drive
v0x1257c2d60_0 .net "write_c_data_in", 0 0, o0x128029c30;  0 drivers
o0x128029d50 .functor BUFZ 1, C4<z>; HiZ drive
v0x1257c2df0_0 .net "write_c_valid_in", 0 0, o0x128029d50;  0 drivers
o0x128029fc0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1257c2e80_0 .net "write_v_data_in", 0 0, o0x128029fc0;  0 drivers
o0x12802a0b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1257c2f30_0 .net "write_v_valid_in", 0 0, o0x12802a0b0;  0 drivers
L_0x1257cb760 .part o0x12802a260, 0, 10;
L_0x1257cb950 .part o0x12802a320, 0, 10;
S_0x1257bfbf0 .scope module, "bram_3" "xilinx_single_port_ram_read_first" 7 77, 8 10 0, S_0x1257a6180;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 1 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 1 "douta";
P_0x1257bfdb0 .param/str "INIT_FILE" 0 8 14, "data/empty.mem";
P_0x1257bfdf0 .param/l "RAM_DEPTH" 0 8 12, +C4<00000000000000000000010000000000>;
P_0x1257bfe30 .param/str "RAM_PERFORMANCE" 0 8 13, "HIGH_PERFORMANCE";
P_0x1257bfe70 .param/l "RAM_WIDTH" 0 8 11, +C4<00000000000000000000000000000001>;
v0x1257c0910 .array "BRAM", 0 1023, 0 0;
v0x1257c09b0_0 .net "addra", 9 0, L_0x1257cb760;  1 drivers
v0x1257c0a60_0 .net "clka", 0 0, o0x128029c00;  alias, 0 drivers
v0x1257c0b10_0 .net "dina", 0 0, o0x128029c30;  alias, 0 drivers
v0x1257c0bc0_0 .net "douta", 0 0, L_0x1257cb6b0;  alias, 1 drivers
L_0x1280600e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1257c0cb0_0 .net "ena", 0 0, L_0x1280600e8;  1 drivers
v0x1257c0d50_0 .var "ram_data", 0 0;
L_0x128060130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1257c0e00_0 .net "regcea", 0 0, L_0x128060130;  1 drivers
v0x1257c0ea0_0 .net "rsta", 0 0, o0x128029d20;  alias, 0 drivers
v0x1257c0fb0_0 .net "wea", 0 0, o0x128029d50;  alias, 0 drivers
S_0x1257c0190 .scope function.vec4.u32, "clogb2" "clogb2" 8 74, 8 74 0, S_0x1257bfbf0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x1257c0190
v0x1257c0420_0 .var/i "depth", 31 0;
TD_checked_visited.bram_3.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x1257c0420_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x1257c0420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1257c0420_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x1257c04c0 .scope generate, "output_register" "output_register" 8 51, 8 51 0, S_0x1257bfbf0;
 .timescale -9 -12;
L_0x1257cb6b0 .functor BUFZ 1, v0x1257c0670_0, C4<0>, C4<0>, C4<0>;
v0x1257c0670_0 .var "douta_reg", 0 0;
E_0x1257c0630 .event posedge, v0x1257c0a60_0;
S_0x1257c0730 .scope generate, "use_init_file" "use_init_file" 8 31, 8 31 0, S_0x1257bfbf0;
 .timescale -9 -12;
S_0x1257c10c0 .scope module, "bram_3_2" "xilinx_single_port_ram_read_first" 7 93, 8 10 0, S_0x1257a6180;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 1 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 1 "douta";
P_0x1257c1290 .param/str "INIT_FILE" 0 8 14, "data/empty.mem";
P_0x1257c12d0 .param/l "RAM_DEPTH" 0 8 12, +C4<00000000000000000000010000000000>;
P_0x1257c1310 .param/str "RAM_PERFORMANCE" 0 8 13, "HIGH_PERFORMANCE";
P_0x1257c1350 .param/l "RAM_WIDTH" 0 8 11, +C4<00000000000000000000000000000001>;
v0x1257c1d50 .array "BRAM", 0 1023, 0 0;
v0x1257c1df0_0 .net "addra", 9 0, L_0x1257cb950;  1 drivers
v0x1257c1ea0_0 .net "clka", 0 0, o0x128029c00;  alias, 0 drivers
v0x1257c1f70_0 .net "dina", 0 0, o0x128029fc0;  alias, 0 drivers
v0x1257c2000_0 .net "douta", 0 0, L_0x1257cb8a0;  alias, 1 drivers
L_0x128060178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1257c20f0_0 .net "ena", 0 0, L_0x128060178;  1 drivers
v0x1257c2190_0 .var "ram_data", 0 0;
L_0x1280601c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1257c2240_0 .net "regcea", 0 0, L_0x1280601c0;  1 drivers
v0x1257c22e0_0 .net "rsta", 0 0, o0x128029d20;  alias, 0 drivers
v0x1257c23f0_0 .net "wea", 0 0, o0x12802a0b0;  alias, 0 drivers
S_0x1257c1630 .scope function.vec4.u32, "clogb2" "clogb2" 8 74, 8 74 0, S_0x1257c10c0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x1257c1630
v0x1257c18c0_0 .var/i "depth", 31 0;
TD_checked_visited.bram_3_2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x1257c18c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x1257c18c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1257c18c0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x1257c1960 .scope generate, "output_register" "output_register" 8 51, 8 51 0, S_0x1257c10c0;
 .timescale -9 -12;
L_0x1257cb8a0 .functor BUFZ 1, v0x1257c1ad0_0, C4<0>, C4<0>, C4<0>;
v0x1257c1ad0_0 .var "douta_reg", 0 0;
S_0x1257c1b70 .scope generate, "use_init_file" "use_init_file" 8 31, 8 31 0, S_0x1257c10c0;
 .timescale -9 -12;
S_0x1257aa490 .scope module, "graph_fetch" "graph_fetch" 9 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "v_addr_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 1 "ready_out";
    .port_info 5 /INPUT 1 "pos_deq_in";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "pos_full_out";
    .port_info 9 /OUTPUT 1 "pos_empty_out";
    .port_info 10 /INPUT 1 "neigh_deq_in";
    .port_info 11 /OUTPUT 32 "neigh_fifo_out";
    .port_info 12 /OUTPUT 1 "neigh_valid_out";
    .port_info 13 /OUTPUT 1 "neigh_full_out";
    .port_info 14 /OUTPUT 1 "neigh_empty_out";
    .port_info 15 /INPUT 1 "mem_valid_in";
    .port_info 16 /INPUT 32 "mem_data_in";
    .port_info 17 /OUTPUT 1 "mem_valid_out";
    .port_info 18 /OUTPUT 32 "mem_req_out";
    .port_info 19 /INPUT 1 "mem_valid_in2";
    .port_info 20 /INPUT 32 "mem_data_in2";
    .port_info 21 /OUTPUT 1 "mem_valid_out2";
    .port_info 22 /OUTPUT 32 "mem_req_out2";
P_0x125754bc0 .param/l "DIM" 0 9 4, +C4<00000000000000000000000000000010>;
o0x12802b0a0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1257cbbe0 .functor AND 1, o0x12802b0a0, L_0x1257cbaa0, C4<1>, C4<1>;
o0x12802b070 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1257cbf90 .functor AND 1, o0x12802b070, L_0x1257cbe70, C4<1>, C4<1>;
L_0x128060208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1257c52f0_0 .net/2u *"_ivl_0", 31 0, L_0x128060208;  1 drivers
L_0x128060298 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1257c53b0_0 .net/2u *"_ivl_10", 31 0, L_0x128060298;  1 drivers
v0x1257c5450_0 .net *"_ivl_12", 0 0, L_0x1257cbe70;  1 drivers
v0x1257c54e0_0 .net *"_ivl_2", 0 0, L_0x1257cbaa0;  1 drivers
v0x1257c5570_0 .net *"_ivl_6", 31 0, L_0x1257cbcb0;  1 drivers
L_0x128060250 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1257c5650_0 .net *"_ivl_9", 28 0, L_0x128060250;  1 drivers
o0x12802a6b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1257c5700_0 .net "clk_in", 0 0, o0x12802a6b0;  0 drivers
v0x1257c57d0_0 .var "ct", 2 0;
v0x1257c5860_0 .net "data_out", 31 0, v0x1257c4a50_0;  1 drivers
v0x1257c5990_0 .net "data_valid_out", 0 0, v0x1257c50e0_0;  1 drivers
o0x12802ab90 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1257c5a20_0 .net "mem_data_in", 31 0, o0x12802ab90;  0 drivers
o0x12802a770 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1257c5ab0_0 .net "mem_data_in2", 31 0, o0x12802a770;  0 drivers
v0x1257c5b60_0 .var "mem_req_out", 31 0;
v0x1257c5bf0_0 .var "mem_req_out2", 31 0;
v0x1257c5c90_0 .net "mem_valid_in", 0 0, o0x12802b070;  0 drivers
v0x1257c5d30_0 .net "mem_valid_in2", 0 0, o0x12802b0a0;  0 drivers
v0x1257c5dd0_0 .var "mem_valid_out", 0 0;
v0x1257c5f70_0 .var "mem_valid_out2", 0 0;
o0x12802a710 .functor BUFZ 1, C4<z>; HiZ drive
v0x1257c6010_0 .net "neigh_deq_in", 0 0, o0x12802a710;  0 drivers
v0x1257c60c0_0 .net "neigh_empty_out", 0 0, v0x1257c3ab0_0;  1 drivers
v0x1257c6150_0 .net "neigh_fifo_out", 31 0, v0x1257c3980_0;  1 drivers
v0x1257c61e0_0 .net "neigh_full_out", 0 0, v0x1257c3c90_0;  1 drivers
v0x1257c6270_0 .net "neigh_valid_out", 0 0, v0x1257c4040_0;  1 drivers
o0x12802ab30 .functor BUFZ 1, C4<z>; HiZ drive
v0x1257c6300_0 .net "pos_deq_in", 0 0, o0x12802ab30;  0 drivers
v0x1257c63b0_0 .net "pos_empty_out", 0 0, v0x1257c4b70_0;  1 drivers
v0x1257c6460_0 .net "pos_full_out", 0 0, v0x1257c4d50_0;  1 drivers
v0x1257c6510_0 .var "ready_out", 0 0;
v0x1257c65a0_0 .var "req_ready_n", 0 0;
o0x12802a830 .functor BUFZ 1, C4<z>; HiZ drive
v0x1257c6630_0 .net "rst_in", 0 0, o0x12802a830;  0 drivers
o0x12802b190 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1257c6700_0 .net "v_addr_in", 31 0, o0x12802b190;  0 drivers
o0x12802b1c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1257c6790_0 .net "valid_in", 0 0, o0x12802b1c0;  0 drivers
E_0x1257c30d0 .event anyedge, v0x1257c65a0_0, v0x1257c3c90_0;
L_0x1257cbaa0 .cmp/ne 32, o0x12802a770, L_0x128060208;
L_0x1257cbcb0 .concat [ 3 29 0 0], v0x1257c57d0_0, L_0x128060250;
L_0x1257cbe70 .cmp/gt 32, L_0x128060298, L_0x1257cbcb0;
S_0x1257c3130 .scope module, "neighbors" "FIFO" 9 80, 10 4 0, S_0x1257aa490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x1257c3300 .param/l "DATA_WIDTH" 0 10 4, +C4<00000000000000000000000000100000>;
P_0x1257c3340 .param/l "DEPTH" 0 10 4, +C4<00000000000000000000000000000010>;
v0x1257c38d0_0 .net "clk_in", 0 0, o0x12802a6b0;  alias, 0 drivers
v0x1257c3980_0 .var "data_out", 31 0;
v0x1257c3a20_0 .net "deq_in", 0 0, o0x12802a710;  alias, 0 drivers
v0x1257c3ab0_0 .var "empty_out", 0 0;
v0x1257c3b40_0 .net "enq_data_in", 31 0, o0x12802a770;  alias, 0 drivers
v0x1257c3bf0_0 .net "enq_in", 0 0, L_0x1257cbbe0;  1 drivers
v0x1257c3c90_0 .var "full_out", 0 0;
v0x1257c3d30 .array "queue", 0 1, 31 0;
v0x1257c3dd0_0 .var "read_ptr", 1 0;
v0x1257c3ee0_0 .net "rst_in", 0 0, o0x12802a830;  alias, 0 drivers
v0x1257c3f80 .array "valid", 0 1, 0 0;
v0x1257c4040_0 .var "valid_out", 0 0;
v0x1257c40e0_0 .var "write_ptr", 1 0;
E_0x1257c3590 .event posedge, v0x1257c38d0_0;
v0x1257c3f80_0 .array/port v0x1257c3f80, 0;
v0x1257c3f80_1 .array/port v0x1257c3f80, 1;
E_0x1257c35e0 .event anyedge, v0x1257c3dd0_0, v0x1257c40e0_0, v0x1257c3f80_0, v0x1257c3f80_1;
S_0x1257c3640 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 10 27, 10 27 0, S_0x1257c3130;
 .timescale -9 -12;
v0x1257c3810_0 .var/2s "i", 31 0;
S_0x1257c4270 .scope module, "position" "FIFO" 9 95, 10 4 0, S_0x1257aa490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x1257c43e0 .param/l "DATA_WIDTH" 0 10 4, +C4<00000000000000000000000000100000>;
P_0x1257c4420 .param/l "DEPTH" 0 10 4, +C4<00000000000000000000000000000010>;
v0x1257c4990_0 .net "clk_in", 0 0, o0x12802a6b0;  alias, 0 drivers
v0x1257c4a50_0 .var "data_out", 31 0;
v0x1257c4ae0_0 .net "deq_in", 0 0, o0x12802ab30;  alias, 0 drivers
v0x1257c4b70_0 .var "empty_out", 0 0;
v0x1257c4c00_0 .net "enq_data_in", 31 0, o0x12802ab90;  alias, 0 drivers
v0x1257c4cb0_0 .net "enq_in", 0 0, L_0x1257cbf90;  1 drivers
v0x1257c4d50_0 .var "full_out", 0 0;
v0x1257c4df0 .array "queue", 0 1, 31 0;
v0x1257c4e90_0 .var "read_ptr", 1 0;
v0x1257c4fa0_0 .net "rst_in", 0 0, o0x12802a830;  alias, 0 drivers
v0x1257c5050 .array "valid", 0 1, 0 0;
v0x1257c50e0_0 .var "valid_out", 0 0;
v0x1257c5170_0 .var "write_ptr", 1 0;
v0x1257c5050_0 .array/port v0x1257c5050, 0;
v0x1257c5050_1 .array/port v0x1257c5050, 1;
E_0x1257c46b0 .event anyedge, v0x1257c4e90_0, v0x1257c5170_0, v0x1257c5050_0, v0x1257c5050_1;
S_0x1257c4710 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 10 27, 10 27 0, S_0x1257c4270;
 .timescale -9 -12;
v0x1257c48d0_0 .var/2s "i", 31 0;
S_0x125797b40 .scope module, "graph_memory" "graph_memory" 11 11;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 36 "idx_addr";
    .port_info 3 /INPUT 1 "idx_validin";
    .port_info 4 /INPUT 36 "data_addra";
    .port_info 5 /INPUT 36 "data_addrb";
    .port_info 6 /INPUT 1 "data_validina";
    .port_info 7 /INPUT 1 "data_validinb";
    .port_info 8 /OUTPUT 32 "rowidx_out";
    .port_info 9 /OUTPUT 32 "data_outa";
    .port_info 10 /OUTPUT 32 "data_outb";
    .port_info 11 /OUTPUT 1 "data_valid_outa";
    .port_info 12 /OUTPUT 1 "data_valid_outb";
    .port_info 13 /OUTPUT 1 "rowidx_valid_out";
P_0x1257b0490 .param/l "DIM" 0 11 11, +C4<00000000000000000000000000000010>;
P_0x1257b04d0 .param/l "PROC_BITS" 0 11 11, +C4<00000000000000000000000000000100>;
o0x12802b760 .functor BUFZ 1, C4<z>; HiZ drive
v0x1257c9c20_0 .net "clk_in", 0 0, o0x12802b760;  0 drivers
v0x1257c9cb0_0 .var "cta", 1 0;
v0x1257c9d40_0 .var "ctb", 0 0;
v0x1257c9dd0_0 .var "ctc", 1 0;
o0x12802c120 .functor BUFZ 36, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1257c9e70_0 .net "data_addra", 35 0, o0x12802c120;  0 drivers
o0x12802c150 .functor BUFZ 36, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1257c9f60_0 .net "data_addrb", 35 0, o0x12802c150;  0 drivers
v0x1257ca010_0 .net "data_outa", 31 0, L_0x1257cc040;  1 drivers
v0x1257ca0b0_0 .net "data_outb", 31 0, L_0x1257cc0f0;  1 drivers
v0x1257ca160_0 .var "data_valid_outa", 0 0;
v0x1257ca270_0 .var "data_valid_outb", 0 0;
o0x12802c1e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1257ca310_0 .net "data_validina", 0 0, o0x12802c1e0;  0 drivers
o0x12802c210 .functor BUFZ 1, C4<z>; HiZ drive
v0x1257ca3b0_0 .net "data_validinb", 0 0, o0x12802c210;  0 drivers
o0x12802c240 .functor BUFZ 36, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1257ca450_0 .net "idx_addr", 35 0, o0x12802c240;  0 drivers
o0x12802c270 .functor BUFZ 1, C4<z>; HiZ drive
v0x1257ca500_0 .net "idx_validin", 0 0, o0x12802c270;  0 drivers
v0x1257ca5a0_0 .net "rowidx_out", 31 0, L_0x1257cbdf0;  1 drivers
v0x1257ca660_0 .var "rowidx_valid_out", 0 0;
o0x12802b9a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1257ca6f0_0 .net "rst_in", 0 0, o0x12802b9a0;  0 drivers
L_0x1257cc1a0 .part o0x12802c120, 0, 10;
L_0x1257cc260 .part o0x12802c150, 0, 10;
L_0x1257cc580 .part o0x12802c240, 0, 10;
S_0x1257c6a30 .scope module, "data_mem" "xilinx_true_dual_port_read_first_2_clock_ram" 11 87, 12 10 0, S_0x125797b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 32 "dina";
    .port_info 3 /INPUT 32 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 32 "douta";
    .port_info 15 /OUTPUT 32 "doutb";
P_0x1257c6bf0 .param/str "INIT_FILE" 0 12 14, "data/out_addrs2.mem";
P_0x1257c6c30 .param/l "RAM_DEPTH" 0 12 12, +C4<00000000000000000000010000000000>;
P_0x1257c6c70 .param/str "RAM_PERFORMANCE" 0 12 13, "HIGH_PERFORMANCE";
P_0x1257c6cb0 .param/l "RAM_WIDTH" 0 12 11, +C4<00000000000000000000000000100000>;
v0x1257c7850 .array "BRAM", 0 1023, 31 0;
v0x1257c78f0_0 .net "addra", 9 0, L_0x1257cc1a0;  1 drivers
v0x1257c79a0_0 .net "addrb", 9 0, L_0x1257cc260;  1 drivers
v0x1257c7a60_0 .net "clka", 0 0, o0x12802b760;  alias, 0 drivers
v0x1257c7b00_0 .net "clkb", 0 0, o0x12802b760;  alias, 0 drivers
L_0x1280602e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1257c7bd0_0 .net "dina", 31 0, L_0x1280602e0;  1 drivers
L_0x128060328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1257c7c70_0 .net "dinb", 31 0, L_0x128060328;  1 drivers
v0x1257c7d20_0 .net "douta", 31 0, L_0x1257cc040;  alias, 1 drivers
v0x1257c7dd0_0 .net "doutb", 31 0, L_0x1257cc0f0;  alias, 1 drivers
L_0x128060400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1257c7f00_0 .net "ena", 0 0, L_0x128060400;  1 drivers
L_0x128060448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1257c7fa0_0 .net "enb", 0 0, L_0x128060448;  1 drivers
v0x1257c8040_0 .var/i "idx", 31 0;
v0x1257c80f0_0 .var "ram_data_a", 31 0;
v0x1257c81a0_0 .var "ram_data_b", 31 0;
L_0x128060490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1257c8250_0 .net "regcea", 0 0, L_0x128060490;  1 drivers
L_0x1280604d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1257c82f0_0 .net "regceb", 0 0, L_0x1280604d8;  1 drivers
v0x1257c8390_0 .net "rsta", 0 0, o0x12802b9a0;  alias, 0 drivers
v0x1257c8520_0 .net "rstb", 0 0, o0x12802b9a0;  alias, 0 drivers
L_0x128060370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1257c85b0_0 .net "wea", 0 0, L_0x128060370;  1 drivers
L_0x1280603b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1257c8640_0 .net "web", 0 0, L_0x1280603b8;  1 drivers
S_0x1257c6fb0 .scope function.vec4.u32, "clogb2" "clogb2" 12 113, 12 113 0, S_0x1257c6a30;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x1257c6fb0
v0x1257c7230_0 .var/i "depth", 31 0;
TD_graph_memory.data_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0x1257c7230_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x1257c7230_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1257c7230_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0x1257c72e0 .scope generate, "output_register" "output_register" 12 81, 12 81 0, S_0x1257c6a30;
 .timescale -9 -12;
L_0x1257cc040 .functor BUFZ 32, v0x1257c7500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1257cc0f0 .functor BUFZ 32, v0x1257c75c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1257c7500_0 .var "douta_reg", 31 0;
v0x1257c75c0_0 .var "doutb_reg", 31 0;
E_0x1257c74b0 .event posedge, v0x1257c7a60_0;
S_0x1257c7670 .scope generate, "use_init_file" "use_init_file" 12 49, 12 49 0, S_0x1257c6a30;
 .timescale -9 -12;
S_0x1257c87d0 .scope module, "ptr_mem" "xilinx_single_port_ram_read_first" 11 111, 8 10 0, S_0x125797b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 32 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 32 "douta";
P_0x1257c89a0 .param/str "INIT_FILE" 0 8 14, "data/out_ids2.mem";
P_0x1257c89e0 .param/l "RAM_DEPTH" 0 8 12, +C4<00000000000000000000010000000000>;
P_0x1257c8a20 .param/str "RAM_PERFORMANCE" 0 8 13, "HIGH_PERFORMANCE";
P_0x1257c8a60 .param/l "RAM_WIDTH" 0 8 11, +C4<00000000000000000000000000100000>;
v0x1257c9430 .array "BRAM", 0 1023, 31 0;
v0x1257c94d0_0 .net "addra", 9 0, L_0x1257cc580;  1 drivers
v0x1257c9580_0 .net "clka", 0 0, o0x12802b760;  alias, 0 drivers
L_0x128060520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1257c9670_0 .net "dina", 31 0, L_0x128060520;  1 drivers
v0x1257c9710_0 .net "douta", 31 0, L_0x1257cbdf0;  alias, 1 drivers
L_0x1280605b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1257c97e0_0 .net "ena", 0 0, L_0x1280605b0;  1 drivers
v0x1257c9880_0 .var "ram_data", 31 0;
L_0x1280605f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1257c9930_0 .net "regcea", 0 0, L_0x1280605f8;  1 drivers
v0x1257c99d0_0 .net "rsta", 0 0, o0x12802b9a0;  alias, 0 drivers
L_0x128060568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1257c9ae0_0 .net "wea", 0 0, L_0x128060568;  1 drivers
S_0x1257c8d20 .scope function.vec4.u32, "clogb2" "clogb2" 8 74, 8 74 0, S_0x1257c87d0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x1257c8d20
v0x1257c8fa0_0 .var/i "depth", 31 0;
TD_graph_memory.ptr_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v0x1257c8fa0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0x1257c8fa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1257c8fa0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_0x1257c9040 .scope generate, "output_register" "output_register" 8 51, 8 51 0, S_0x1257c87d0;
 .timescale -9 -12;
L_0x1257cbdf0 .functor BUFZ 32, v0x1257c91b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1257c91b0_0 .var "douta_reg", 31 0;
S_0x1257c9250 .scope generate, "use_init_file" "use_init_file" 8 31, 8 31 0, S_0x1257c87d0;
 .timescale -9 -12;
    .scope S_0x1257ba360;
T_4 ;
    %wait E_0x1257ba530;
    %load/vec4 v0x1257ba8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1257ba770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257ba6e0_0, 0;
T_4.0 ;
    %load/vec4 v0x1257ba640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1257ba800, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1257ba800, 4;
    %add;
    %store/vec4 v0x1257ba770_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257ba6e0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257ba6e0_0, 0;
T_4.3 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1257b9ce0;
T_5 ;
    %wait E_0x1257ba530;
    %load/vec4 v0x1257bb170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1257bb220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257bad70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1257bb220_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x1257bad70_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x1257bab40, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x1257bad70_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x1257bb0a0, 4;
    %load/vec4 v0x1257bad70_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x1257bb3d0, 4;
    %sub;
    %load/vec4 v0x1257bad70_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x1257baed0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x1257bad70_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257bb340, 0, 4;
    %load/vec4 v0x1257bad70_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.6, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257bad70_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x1257bad70_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x1257bad70_0, 0;
T_5.7 ;
    %load/vec4 v0x1257bad70_0;
    %assign/vec4 v0x1257baf70_0, 0;
T_5.4 ;
    %load/vec4 v0x1257baf70_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x1257bb340, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x1257baf70_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x1257baed0, 4;
    %load/vec4 v0x1257baf70_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x1257baed0, 4;
    %mul;
    %load/vec4 v0x1257baf70_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x1257bae00, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x1257baf70_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257bb2b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1257baf70_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257bb340, 0, 4;
    %load/vec4 v0x1257baf70_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.10, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257baf70_0, 0;
T_5.10 ;
T_5.8 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1257bb2b0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1257bb220_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257bb2b0, 0, 4;
T_5.12 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x1257bb220_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_5.14, 4;
    %load/vec4 v0x1257babf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1257bb220_0, 0;
T_5.16 ;
T_5.14 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1257bc050;
T_6 ;
Ewait_0 .event/or E_0x1257bc2f0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1257bce00_0;
    %load/vec4 v0x1257bd190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.0, 4;
    %load/vec4 v0x1257bce00_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1257bcfa0, 4;
    %nor/r;
    %and;
T_6.0;
    %store/vec4 v0x1257bca30_0, 0, 1;
    %load/vec4 v0x1257bce00_0;
    %load/vec4 v0x1257bd190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.1, 4;
    %load/vec4 v0x1257bce00_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1257bcfa0, 4;
    %and;
T_6.1;
    %store/vec4 v0x1257bcc00_0, 0, 1;
    %load/vec4 v0x1257bce00_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1257bcca0, 4;
    %store/vec4 v0x1257bc910_0, 0, 4;
    %load/vec4 v0x1257bce00_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1257bcfa0, 4;
    %store/vec4 v0x1257bd0f0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1257bc050;
T_7 ;
    %wait E_0x1257ba530;
    %load/vec4 v0x1257bcf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_1, S_0x1257bc5b0;
    %jmp t_0;
    .scope S_0x1257bc5b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1257bc770_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x1257bc770_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v0x1257bc770_0;
    %pad/s 4;
    %ix/getv/s 3, v0x1257bc770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257bcca0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x1257bc770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257bcfa0, 0, 4;
    %load/vec4 v0x1257bc770_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1257bc770_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x1257bc050;
t_0 %join;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1257bc910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257bcc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257bca30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1257bce00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1257bd190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257bd0f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1257bc9a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.7, 10;
    %load/vec4 v0x1257bca30_0;
    %nor/r;
    %and;
T_7.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x1257bce00_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1257bcfa0, 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1257bce00_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257bcfa0, 0, 4;
    %load/vec4 v0x1257bce00_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %load/vec4 v0x1257bce00_0;
    %addi 1, 0, 4;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %assign/vec4 v0x1257bce00_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257bd0f0_0, 0;
T_7.5 ;
    %load/vec4 v0x1257bcb60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.13, 10;
    %load/vec4 v0x1257bcc00_0;
    %nor/r;
    %and;
T_7.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.12, 9;
    %load/vec4 v0x1257bd190_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1257bcfa0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0x1257bcac0_0;
    %load/vec4 v0x1257bd190_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257bcca0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x1257bd190_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257bcfa0, 0, 4;
    %load/vec4 v0x1257bd190_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %load/vec4 v0x1257bd190_0;
    %addi 1, 0, 4;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %assign/vec4 v0x1257bd190_0, 0;
T_7.10 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1257bb520;
T_8 ;
Ewait_1 .event/or E_0x1257bba90, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x1257bddb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1257bd640_0, 0, 1;
    %load/vec4 v0x1257bddb0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1257bd940_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x1257bd450_0, 0, 32;
    %fork t_3, S_0x1257bbb60;
    %jmp t_2;
    .scope S_0x1257bbb60;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1257bbd30_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x1257bbd30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v0x1257bbd30_0;
    %load/vec4a v0x1257bdff0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %ix/getv/s 4, v0x1257bbd30_0;
    %load/vec4a v0x1257bda60, 4;
    %load/vec4 v0x1257bd450_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1257bbd30_0;
    %pad/s 4;
    %store/vec4 v0x1257bdbb0_0, 0, 4;
    %ix/getv/s 4, v0x1257bbd30_0;
    %load/vec4a v0x1257bda60, 4;
    %store/vec4 v0x1257bd450_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x1257bbd30_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1257bbd30_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_0x1257bb520;
t_2 %join;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1257bb520;
T_9 ;
    %wait E_0x1257ba530;
    %load/vec4 v0x1257bdd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %fork t_5, S_0x1257bbdf0;
    %jmp t_4;
    .scope S_0x1257bbdf0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1257bbfc0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x1257bbfc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1257bbfc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257bda60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1257bbfc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257bd320, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x1257bbfc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257bdff0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1257bdbb0_0, 0;
    %load/vec4 v0x1257bbfc0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1257bbfc0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %end;
    .scope S_0x1257bb520;
t_4 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1257bd4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257bd940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257bd640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257be140_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1257bddb0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1257bd570_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.7, 10;
    %load/vec4 v0x1257bd640_0;
    %nor/r;
    %and;
T_9.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %load/vec4 v0x1257bdbb0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1257bdff0, 4;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1257bdbb0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1257bd320, 4;
    %assign/vec4 v0x1257bd4e0_0, 0;
    %load/vec4 v0x1257bdbb0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1257bda60, 4;
    %assign/vec4 v0x1257bde40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257bd9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257be140_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1257bdbb0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257bdff0, 0, 4;
    %load/vec4 v0x1257bdbb0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_9.8, 8;
    %load/vec4 v0x1257bdbb0_0;
    %addi 1, 0, 4;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %assign/vec4 v0x1257bdbb0_0, 0;
    %load/vec4 v0x1257bddb0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x1257bddb0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257be140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257bd9d0_0, 0;
T_9.5 ;
    %load/vec4 v0x1257bd790_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.13, 10;
    %load/vec4 v0x1257bd940_0;
    %nor/r;
    %and;
T_9.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.12, 9;
    %load/vec4 v0x1257be1e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1257bdff0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %load/vec4 v0x1257bddb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1257bddb0_0, 0;
    %load/vec4 v0x1257bd6e0_0;
    %load/vec4 v0x1257be1e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257bd320, 0, 4;
    %load/vec4 v0x1257bd830_0;
    %load/vec4 v0x1257be1e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257bda60, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257bdc70_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x1257be1e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257bdff0, 0, 4;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257bdc70_0, 0;
T_9.11 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1257b9840;
T_10 ;
    %wait E_0x1257ba530;
    %load/vec4 v0x1257bed30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257bf0d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1257bee40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1257be590_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1257bee40_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x1257bf2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x1257bf230_0;
    %load/vec4 v0x1257be590_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257be8c0, 0, 4;
    %load/vec4 v0x1257be590_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_10.6, 5;
    %load/vec4 v0x1257be590_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x1257be590_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x1257be590_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257be810, 0, 4;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1257be590_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257be810, 0, 4;
T_10.7 ;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x1257be6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x1257beb40_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.10, 5;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x1257bee40_0, 0;
T_10.10 ;
T_10.8 ;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x1257bee40_0;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0x1257bee40_0;
    %cmpi/e 2, 0, 5;
    %jmp/0xz  T_10.14, 4;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v0x1257bee40_0;
    %cmpi/e 3, 0, 5;
    %jmp/0xz  T_10.16, 4;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0x1257bee40_0;
    %cmpi/e 4, 0, 5;
    %jmp/0xz  T_10.18, 4;
    %jmp T_10.19;
T_10.18 ;
    %load/vec4 v0x1257bee40_0;
    %cmpi/e 5, 0, 5;
    %jmp/0xz  T_10.20, 4;
    %jmp T_10.21;
T_10.20 ;
    %load/vec4 v0x1257bee40_0;
    %cmpi/e 6, 0, 5;
    %jmp/0xz  T_10.22, 4;
T_10.22 ;
T_10.21 ;
T_10.19 ;
T_10.17 ;
T_10.15 ;
T_10.13 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1257b4000;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x1257bf3d0_0;
    %nor/r;
    %store/vec4 v0x1257bf3d0_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1257bf510, 4;
    %store/vec4 v0x1257bf5b0_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1257bf510, 4;
    %store/vec4 v0x1257bf660_0, 0, 32;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1257b4000;
T_12 ;
    %vpi_call/w 3 55 "$dumpfile", "bfis_tb.vcd" {0 0 0};
    %vpi_call/w 3 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1257b4000 {0 0 0};
    %vpi_call/w 3 57 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1257bf3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1257bf750_0, 0, 1;
    %fork t_7, S_0x1257ad520;
    %jmp t_6;
    .scope S_0x1257ad520;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x125746a30_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x125746a30_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x125746a30_0;
    %store/vec4a v0x1257bf510, 4, 0;
    %load/vec4 v0x125746a30_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x125746a30_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .scope S_0x1257b4000;
t_6 %join;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1257bf750_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1257bf750_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1257bf510, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1257bf510, 4, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x1257bf990_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x1257bfaa0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1257bfb40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1257bfb40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x1257bfaa0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1257bfb40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1257bfb40_0, 0, 1;
    %delay 40000, 0;
    %delay 500000, 0;
    %vpi_call/w 3 87 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 88 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x1257c0730;
T_13 ;
    %vpi_call/w 8 33 "$readmemh", P_0x1257bfdb0, v0x1257c0910, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x1257c04c0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1257c0670_0, 0, 1;
    %end;
    .thread T_14, $init;
    .scope S_0x1257c04c0;
T_15 ;
    %wait E_0x1257c0630;
    %load/vec4 v0x1257c0ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c0670_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1257c0e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x1257c0d50_0;
    %assign/vec4 v0x1257c0670_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1257bfbf0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1257c0d50_0, 0, 1;
    %end;
    .thread T_16, $init;
    .scope S_0x1257bfbf0;
T_17 ;
    %wait E_0x1257c0630;
    %load/vec4 v0x1257c0cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x1257c0fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x1257c0b10_0;
    %load/vec4 v0x1257c09b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257c0910, 0, 4;
T_17.2 ;
    %load/vec4 v0x1257c09b0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x1257c0910, 4;
    %assign/vec4 v0x1257c0d50_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1257c1b70;
T_18 ;
    %vpi_call/w 8 33 "$readmemh", P_0x1257c1290, v0x1257c1d50, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x1257c1960;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1257c1ad0_0, 0, 1;
    %end;
    .thread T_19, $init;
    .scope S_0x1257c1960;
T_20 ;
    %wait E_0x1257c0630;
    %load/vec4 v0x1257c22e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c1ad0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1257c2240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x1257c2190_0;
    %assign/vec4 v0x1257c1ad0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1257c10c0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1257c2190_0, 0, 1;
    %end;
    .thread T_21, $init;
    .scope S_0x1257c10c0;
T_22 ;
    %wait E_0x1257c0630;
    %load/vec4 v0x1257c20f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x1257c23f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x1257c1f70_0;
    %load/vec4 v0x1257c1df0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257c1d50, 0, 4;
T_22.2 ;
    %load/vec4 v0x1257c1df0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x1257c1d50, 4;
    %assign/vec4 v0x1257c2190_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1257a6180;
T_23 ;
    %wait E_0x1257c0630;
    %load/vec4 v0x1257c2920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c2b90_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1257c25c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257c27c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c2b90_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x1257c27c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c27c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257c2b90_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c2b90_0, 0;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1257a6180;
T_24 ;
    %wait E_0x1257c0630;
    %load/vec4 v0x1257c2920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c2c20_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1257c25c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257c2890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c2c20_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x1257c2890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c2890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257c2c20_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c2c20_0, 0;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1257c3130;
T_25 ;
Ewait_2 .event/or E_0x1257c35e0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x1257c3dd0_0;
    %load/vec4 v0x1257c40e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_25.0, 4;
    %load/vec4 v0x1257c3dd0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x1257c3f80, 4;
    %nor/r;
    %and;
T_25.0;
    %store/vec4 v0x1257c3ab0_0, 0, 1;
    %load/vec4 v0x1257c3dd0_0;
    %load/vec4 v0x1257c40e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_25.1, 4;
    %load/vec4 v0x1257c3dd0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x1257c3f80, 4;
    %and;
T_25.1;
    %store/vec4 v0x1257c3c90_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x1257c3130;
T_26 ;
    %wait E_0x1257c3590;
    %load/vec4 v0x1257c3ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %fork t_9, S_0x1257c3640;
    %jmp t_8;
    .scope S_0x1257c3640;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1257c3810_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x1257c3810_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1257c3810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257c3d30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x1257c3810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257c3f80, 0, 4;
    %load/vec4 v0x1257c3810_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1257c3810_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %end;
    .scope S_0x1257c3130;
t_8 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1257c3980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c3ab0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1257c3dd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1257c40e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c4040_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x1257c3a20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_26.7, 10;
    %load/vec4 v0x1257c3ab0_0;
    %nor/r;
    %and;
T_26.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.6, 9;
    %load/vec4 v0x1257c3dd0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x1257c3f80, 4;
    %and;
T_26.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x1257c3dd0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x1257c3d30, 4;
    %assign/vec4 v0x1257c3980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257c4040_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1257c3dd0_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257c3f80, 0, 4;
    %load/vec4 v0x1257c3dd0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_26.8, 8;
    %load/vec4 v0x1257c3dd0_0;
    %addi 1, 0, 2;
    %jmp/1 T_26.9, 8;
T_26.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_26.9, 8;
 ; End of false expr.
    %blend;
T_26.9;
    %assign/vec4 v0x1257c3dd0_0, 0;
    %jmp T_26.5;
T_26.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c4040_0, 0;
T_26.5 ;
    %load/vec4 v0x1257c3bf0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_26.13, 10;
    %load/vec4 v0x1257c3c90_0;
    %nor/r;
    %and;
T_26.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.12, 9;
    %load/vec4 v0x1257c40e0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x1257c3f80, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_26.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %load/vec4 v0x1257c3b40_0;
    %load/vec4 v0x1257c40e0_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257c3d30, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x1257c40e0_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257c3f80, 0, 4;
    %load/vec4 v0x1257c40e0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_26.14, 8;
    %load/vec4 v0x1257c40e0_0;
    %addi 1, 0, 2;
    %jmp/1 T_26.15, 8;
T_26.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_26.15, 8;
 ; End of false expr.
    %blend;
T_26.15;
    %assign/vec4 v0x1257c40e0_0, 0;
T_26.10 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1257c4270;
T_27 ;
Ewait_3 .event/or E_0x1257c46b0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x1257c4e90_0;
    %load/vec4 v0x1257c5170_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_27.0, 4;
    %load/vec4 v0x1257c4e90_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x1257c5050, 4;
    %nor/r;
    %and;
T_27.0;
    %store/vec4 v0x1257c4b70_0, 0, 1;
    %load/vec4 v0x1257c4e90_0;
    %load/vec4 v0x1257c5170_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_27.1, 4;
    %load/vec4 v0x1257c4e90_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x1257c5050, 4;
    %and;
T_27.1;
    %store/vec4 v0x1257c4d50_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x1257c4270;
T_28 ;
    %wait E_0x1257c3590;
    %load/vec4 v0x1257c4fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %fork t_11, S_0x1257c4710;
    %jmp t_10;
    .scope S_0x1257c4710;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1257c48d0_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x1257c48d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1257c48d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257c4df0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x1257c48d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257c5050, 0, 4;
    %load/vec4 v0x1257c48d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1257c48d0_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %end;
    .scope S_0x1257c4270;
t_10 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1257c4a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c4b70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1257c4e90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1257c5170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c50e0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x1257c4ae0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_28.7, 10;
    %load/vec4 v0x1257c4b70_0;
    %nor/r;
    %and;
T_28.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.6, 9;
    %load/vec4 v0x1257c4e90_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x1257c5050, 4;
    %and;
T_28.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0x1257c4e90_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x1257c4df0, 4;
    %assign/vec4 v0x1257c4a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257c50e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1257c4e90_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257c5050, 0, 4;
    %load/vec4 v0x1257c4e90_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_28.8, 8;
    %load/vec4 v0x1257c4e90_0;
    %addi 1, 0, 2;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %assign/vec4 v0x1257c4e90_0, 0;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c50e0_0, 0;
T_28.5 ;
    %load/vec4 v0x1257c4cb0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_28.13, 10;
    %load/vec4 v0x1257c4d50_0;
    %nor/r;
    %and;
T_28.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.12, 9;
    %load/vec4 v0x1257c5170_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x1257c5050, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %load/vec4 v0x1257c4c00_0;
    %load/vec4 v0x1257c5170_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257c4df0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x1257c5170_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257c5050, 0, 4;
    %load/vec4 v0x1257c5170_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_28.14, 8;
    %load/vec4 v0x1257c5170_0;
    %addi 1, 0, 2;
    %jmp/1 T_28.15, 8;
T_28.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_28.15, 8;
 ; End of false expr.
    %blend;
T_28.15;
    %assign/vec4 v0x1257c5170_0, 0;
T_28.10 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1257aa490;
T_29 ;
Ewait_4 .event/or E_0x1257c30d0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x1257c65a0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x1257c61e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_29.0;
    %store/vec4 v0x1257c5f70_0, 0, 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x1257aa490;
T_30 ;
    %wait E_0x1257c3590;
    %load/vec4 v0x1257c6630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257c6510_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1257c57d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c5dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c65a0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x1257c6790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x1257c6700_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x1257c5b60_0, 0;
    %load/vec4 v0x1257c6700_0;
    %addi 3, 0, 32;
    %assign/vec4 v0x1257c5bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257c5dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257c65a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1257c57d0_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x1257c5c90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.6, 9;
    %load/vec4 v0x1257c5b60_0;
    %load/vec4 v0x1257c6700_0;
    %addi 2, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_30.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x1257c5b60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x1257c5b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257c5dd0_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c5dd0_0, 0;
T_30.5 ;
    %load/vec4 v0x1257c5ab0_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.9, 4;
    %load/vec4 v0x1257c5d30_0;
    %and;
T_30.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.7, 8;
    %load/vec4 v0x1257c5bf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x1257c5bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257c65a0_0, 0;
    %jmp T_30.8;
T_30.7 ;
    %load/vec4 v0x1257c5ab0_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.12, 4;
    %load/vec4 v0x1257c61e0_0;
    %and;
T_30.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257c65a0_0, 0;
    %jmp T_30.11;
T_30.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c65a0_0, 0;
T_30.11 ;
T_30.8 ;
    %load/vec4 v0x1257c5c90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.15, 9;
    %load/vec4 v0x1257c6460_0;
    %inv;
    %and;
T_30.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.13, 8;
    %load/vec4 v0x1257c57d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1257c57d0_0, 0;
T_30.13 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1257c7670;
T_31 ;
    %vpi_call/w 12 51 "$readmemh", P_0x1257c6bf0, v0x1257c7850, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x1257c72e0;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1257c7500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1257c75c0_0, 0, 32;
    %end;
    .thread T_32, $init;
    .scope S_0x1257c72e0;
T_33 ;
    %wait E_0x1257c74b0;
    %load/vec4 v0x1257c8390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1257c7500_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1257c8250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x1257c80f0_0;
    %assign/vec4 v0x1257c7500_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1257c72e0;
T_34 ;
    %wait E_0x1257c74b0;
    %load/vec4 v0x1257c8520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1257c75c0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x1257c82f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x1257c81a0_0;
    %assign/vec4 v0x1257c75c0_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1257c6a30;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1257c80f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1257c81a0_0, 0, 32;
    %end;
    .thread T_35, $init;
    .scope S_0x1257c6a30;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1257c8040_0, 0, 32;
T_36.0 ;
    %load/vec4 v0x1257c8040_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_36.1, 5;
    %vpi_call/w 12 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x1257c7850, v0x1257c8040_0 > {0 0 0};
    %load/vec4 v0x1257c8040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1257c8040_0, 0, 32;
    %jmp T_36.0;
T_36.1 ;
    %end;
    .thread T_36;
    .scope S_0x1257c6a30;
T_37 ;
    %wait E_0x1257c74b0;
    %load/vec4 v0x1257c7f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x1257c85b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x1257c7bd0_0;
    %load/vec4 v0x1257c78f0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257c7850, 0, 4;
T_37.2 ;
    %load/vec4 v0x1257c78f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x1257c7850, 4;
    %assign/vec4 v0x1257c80f0_0, 0;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1257c6a30;
T_38 ;
    %wait E_0x1257c74b0;
    %load/vec4 v0x1257c7fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x1257c8640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x1257c7c70_0;
    %load/vec4 v0x1257c79a0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257c7850, 0, 4;
T_38.2 ;
    %load/vec4 v0x1257c79a0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x1257c7850, 4;
    %assign/vec4 v0x1257c81a0_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1257c9250;
T_39 ;
    %vpi_call/w 8 33 "$readmemh", P_0x1257c89a0, v0x1257c9430, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_39;
    .scope S_0x1257c9040;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1257c91b0_0, 0, 32;
    %end;
    .thread T_40, $init;
    .scope S_0x1257c9040;
T_41 ;
    %wait E_0x1257c74b0;
    %load/vec4 v0x1257c99d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1257c91b0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x1257c9930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x1257c9880_0;
    %assign/vec4 v0x1257c91b0_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x1257c87d0;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1257c9880_0, 0, 32;
    %end;
    .thread T_42, $init;
    .scope S_0x1257c87d0;
T_43 ;
    %wait E_0x1257c74b0;
    %load/vec4 v0x1257c97e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x1257c9ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x1257c9670_0;
    %load/vec4 v0x1257c94d0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1257c9430, 0, 4;
T_43.2 ;
    %load/vec4 v0x1257c94d0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x1257c9430, 4;
    %assign/vec4 v0x1257c9880_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x125797b40;
T_44 ;
    %wait E_0x1257c74b0;
    %load/vec4 v0x1257ca6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1257c9cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c9d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c9d40_0, 0;
T_44.0 ;
    %load/vec4 v0x1257ca500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1257c9dd0_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x1257c9dd0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x1257c9dd0_0, 0;
T_44.3 ;
    %load/vec4 v0x1257ca310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1257c9cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257ca160_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1257c9cb0_0, 0;
    %load/vec4 v0x1257c9cb0_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_44.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257ca160_0, 0;
    %jmp T_44.7;
T_44.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257ca160_0, 0;
T_44.7 ;
T_44.5 ;
    %load/vec4 v0x1257ca3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257c9d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257ca270_0, 0;
    %jmp T_44.9;
T_44.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257c9d40_0, 0;
    %load/vec4 v0x1257c9d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257ca270_0, 0;
    %jmp T_44.11;
T_44.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257ca270_0, 0;
T_44.11 ;
T_44.9 ;
    %load/vec4 v0x1257c9dd0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_44.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1257ca660_0, 0;
    %jmp T_44.13;
T_44.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1257ca660_0, 0;
T_44.13 ;
    %jmp T_44;
    .thread T_44;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "sim/bfis_tb.sv";
    "hdl/bfis.sv";
    "hdl/distance_calc.sv";
    "hdl/pq.sv";
    "hdl/checked_visited.sv";
    "hdl/xilinx_single_port_ram_read_first.v";
    "hdl/graph_fetch.sv";
    "hdl/fifo.sv";
    "hdl/storage.sv";
    "hdl/xilinx_true_dual_port_read_first_2_clock_ram.v";
