
../repos/coreutils/src/cksum:     file format elf32-littlearm


Disassembly of section .init:

00011110 <.init>:
   11110:	push	{r3, lr}
   11114:	bl	1146c <__assert_fail@plt+0x48>
   11118:	pop	{r3, pc}

Disassembly of section .plt:

0001111c <fdopen@plt-0x14>:
   1111c:	push	{lr}		; (str lr, [sp, #-4]!)
   11120:	ldr	lr, [pc, #4]	; 1112c <fdopen@plt-0x4>
   11124:	add	lr, pc, lr
   11128:	ldr	pc, [lr, #8]!
   1112c:	ldrdeq	r5, [r3], -r4

00011130 <fdopen@plt>:
   11130:	add	ip, pc, #0, 12
   11134:	add	ip, ip, #217088	; 0x35000
   11138:	ldr	pc, [ip, #3796]!	; 0xed4

0001113c <calloc@plt>:
   1113c:	add	ip, pc, #0, 12
   11140:	add	ip, ip, #217088	; 0x35000
   11144:	ldr	pc, [ip, #3788]!	; 0xecc

00011148 <fputs_unlocked@plt>:
   11148:	add	ip, pc, #0, 12
   1114c:	add	ip, ip, #217088	; 0x35000
   11150:	ldr	pc, [ip, #3780]!	; 0xec4

00011154 <raise@plt>:
   11154:	add	ip, pc, #0, 12
   11158:	add	ip, ip, #217088	; 0x35000
   1115c:	ldr	pc, [ip, #3772]!	; 0xebc

00011160 <__getdelim@plt>:
   11160:	add	ip, pc, #0, 12
   11164:	add	ip, ip, #217088	; 0x35000
   11168:	ldr	pc, [ip, #3764]!	; 0xeb4

0001116c <strcmp@plt>:
   1116c:	add	ip, pc, #0, 12
   11170:	add	ip, ip, #217088	; 0x35000
   11174:	ldr	pc, [ip, #3756]!	; 0xeac

00011178 <posix_fadvise64@plt>:
   11178:	add	ip, pc, #0, 12
   1117c:	add	ip, ip, #217088	; 0x35000
   11180:	ldr	pc, [ip, #3748]!	; 0xea4

00011184 <fflush@plt>:
   11184:	add	ip, pc, #0, 12
   11188:	add	ip, ip, #217088	; 0x35000
   1118c:	ldr	pc, [ip, #3740]!	; 0xe9c

00011190 <memmove@plt>:
   11190:	add	ip, pc, #0, 12
   11194:	add	ip, ip, #217088	; 0x35000
   11198:	ldr	pc, [ip, #3732]!	; 0xe94

0001119c <free@plt>:
   1119c:	add	ip, pc, #0, 12
   111a0:	add	ip, ip, #217088	; 0x35000
   111a4:	ldr	pc, [ip, #3724]!	; 0xe8c

000111a8 <ferror@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #217088	; 0x35000
   111b0:	ldr	pc, [ip, #3716]!	; 0xe84

000111b4 <_exit@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #217088	; 0x35000
   111bc:	ldr	pc, [ip, #3708]!	; 0xe7c

000111c0 <memcpy@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #217088	; 0x35000
   111c8:	ldr	pc, [ip, #3700]!	; 0xe74

000111cc <__strtoull_internal@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #217088	; 0x35000
   111d4:	ldr	pc, [ip, #3692]!	; 0xe6c

000111d8 <mbsinit@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #217088	; 0x35000
   111e0:	ldr	pc, [ip, #3684]!	; 0xe64

000111e4 <memcmp@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #217088	; 0x35000
   111ec:	ldr	pc, [ip, #3676]!	; 0xe5c

000111f0 <dcgettext@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #217088	; 0x35000
   111f8:	ldr	pc, [ip, #3668]!	; 0xe54

000111fc <realloc@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #217088	; 0x35000
   11204:	ldr	pc, [ip, #3660]!	; 0xe4c

00011208 <textdomain@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #217088	; 0x35000
   11210:	ldr	pc, [ip, #3652]!	; 0xe44

00011214 <iswprint@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #217088	; 0x35000
   1121c:	ldr	pc, [ip, #3644]!	; 0xe3c

00011220 <fwrite@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #217088	; 0x35000
   11228:	ldr	pc, [ip, #3636]!	; 0xe34

0001122c <lseek64@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #217088	; 0x35000
   11234:	ldr	pc, [ip, #3628]!	; 0xe2c

00011238 <__ctype_get_mb_cur_max@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #217088	; 0x35000
   11240:	ldr	pc, [ip, #3620]!	; 0xe24

00011244 <fread@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #217088	; 0x35000
   1124c:	ldr	pc, [ip, #3612]!	; 0xe1c

00011250 <__fpending@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #217088	; 0x35000
   11258:	ldr	pc, [ip, #3604]!	; 0xe14

0001125c <mbrtowc@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #217088	; 0x35000
   11264:	ldr	pc, [ip, #3596]!	; 0xe0c

00011268 <error@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #217088	; 0x35000
   11270:	ldr	pc, [ip, #3588]!	; 0xe04

00011274 <getenv@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #217088	; 0x35000
   1127c:	ldr	pc, [ip, #3580]!	; 0xdfc

00011280 <malloc@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #217088	; 0x35000
   11288:	ldr	pc, [ip, #3572]!	; 0xdf4

0001128c <__libc_start_main@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #217088	; 0x35000
   11294:	ldr	pc, [ip, #3564]!	; 0xdec

00011298 <__freading@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #217088	; 0x35000
   112a0:	ldr	pc, [ip, #3556]!	; 0xde4

000112a4 <__ctype_tolower_loc@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #217088	; 0x35000
   112ac:	ldr	pc, [ip, #3548]!	; 0xddc

000112b0 <__gmon_start__@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #217088	; 0x35000
   112b8:	ldr	pc, [ip, #3540]!	; 0xdd4

000112bc <getopt_long@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #217088	; 0x35000
   112c4:	ldr	pc, [ip, #3532]!	; 0xdcc

000112c8 <__ctype_b_loc@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #217088	; 0x35000
   112d0:	ldr	pc, [ip, #3524]!	; 0xdc4

000112d4 <exit@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #217088	; 0x35000
   112dc:	ldr	pc, [ip, #3516]!	; 0xdbc

000112e0 <feof@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #217088	; 0x35000
   112e8:	ldr	pc, [ip, #3508]!	; 0xdb4

000112ec <strlen@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #217088	; 0x35000
   112f4:	ldr	pc, [ip, #3500]!	; 0xdac

000112f8 <strchr@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #217088	; 0x35000
   11300:	ldr	pc, [ip, #3492]!	; 0xda4

00011304 <__errno_location@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #217088	; 0x35000
   1130c:	ldr	pc, [ip, #3484]!	; 0xd9c

00011310 <__sprintf_chk@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #217088	; 0x35000
   11318:	ldr	pc, [ip, #3476]!	; 0xd94

0001131c <__cxa_atexit@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #217088	; 0x35000
   11324:	ldr	pc, [ip, #3468]!	; 0xd8c

00011328 <setvbuf@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #217088	; 0x35000
   11330:	ldr	pc, [ip, #3460]!	; 0xd84

00011334 <memset@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #217088	; 0x35000
   1133c:	ldr	pc, [ip, #3452]!	; 0xd7c

00011340 <__printf_chk@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #217088	; 0x35000
   11348:	ldr	pc, [ip, #3444]!	; 0xd74

0001134c <fileno@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #217088	; 0x35000
   11354:	ldr	pc, [ip, #3436]!	; 0xd6c

00011358 <__fprintf_chk@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #217088	; 0x35000
   11360:	ldr	pc, [ip, #3428]!	; 0xd64

00011364 <fclose@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #217088	; 0x35000
   1136c:	ldr	pc, [ip, #3420]!	; 0xd5c

00011370 <fseeko64@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #217088	; 0x35000
   11378:	ldr	pc, [ip, #3412]!	; 0xd54

0001137c <fcntl64@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #217088	; 0x35000
   11384:	ldr	pc, [ip, #3404]!	; 0xd4c

00011388 <__overflow@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #217088	; 0x35000
   11390:	ldr	pc, [ip, #3396]!	; 0xd44

00011394 <setlocale@plt>:
   11394:	add	ip, pc, #0, 12
   11398:	add	ip, ip, #217088	; 0x35000
   1139c:	ldr	pc, [ip, #3388]!	; 0xd3c

000113a0 <strrchr@plt>:
   113a0:	add	ip, pc, #0, 12
   113a4:	add	ip, ip, #217088	; 0x35000
   113a8:	ldr	pc, [ip, #3380]!	; 0xd34

000113ac <nl_langinfo@plt>:
   113ac:	add	ip, pc, #0, 12
   113b0:	add	ip, ip, #217088	; 0x35000
   113b4:	ldr	pc, [ip, #3372]!	; 0xd2c

000113b8 <localeconv@plt>:
   113b8:	add	ip, pc, #0, 12
   113bc:	add	ip, ip, #217088	; 0x35000
   113c0:	ldr	pc, [ip, #3364]!	; 0xd24

000113c4 <clearerr_unlocked@plt>:
   113c4:	add	ip, pc, #0, 12
   113c8:	add	ip, ip, #217088	; 0x35000
   113cc:	ldr	pc, [ip, #3356]!	; 0xd1c

000113d0 <fopen64@plt>:
   113d0:	add	ip, pc, #0, 12
   113d4:	add	ip, ip, #217088	; 0x35000
   113d8:	ldr	pc, [ip, #3348]!	; 0xd14

000113dc <bindtextdomain@plt>:
   113dc:	add	ip, pc, #0, 12
   113e0:	add	ip, ip, #217088	; 0x35000
   113e4:	ldr	pc, [ip, #3340]!	; 0xd0c

000113e8 <fread_unlocked@plt>:
   113e8:	add	ip, pc, #0, 12
   113ec:	add	ip, ip, #217088	; 0x35000
   113f0:	ldr	pc, [ip, #3332]!	; 0xd04

000113f4 <strncmp@plt>:
   113f4:	add	ip, pc, #0, 12
   113f8:	add	ip, ip, #217088	; 0x35000
   113fc:	ldr	pc, [ip, #3324]!	; 0xcfc

00011400 <abort@plt>:
   11400:	add	ip, pc, #0, 12
   11404:	add	ip, ip, #217088	; 0x35000
   11408:	ldr	pc, [ip, #3316]!	; 0xcf4

0001140c <close@plt>:
   1140c:	add	ip, pc, #0, 12
   11410:	add	ip, ip, #217088	; 0x35000
   11414:	ldr	pc, [ip, #3308]!	; 0xcec

00011418 <dcngettext@plt>:
   11418:	add	ip, pc, #0, 12
   1141c:	add	ip, ip, #217088	; 0x35000
   11420:	ldr	pc, [ip, #3300]!	; 0xce4

00011424 <__assert_fail@plt>:
   11424:	add	ip, pc, #0, 12
   11428:	add	ip, ip, #217088	; 0x35000
   1142c:	ldr	pc, [ip, #3292]!	; 0xcdc

Disassembly of section .text:

00011430 <.text>:
   11430:	mov	fp, #0
   11434:	mov	lr, #0
   11438:	pop	{r1}		; (ldr r1, [sp], #4)
   1143c:	mov	r2, sp
   11440:	push	{r2}		; (str r2, [sp, #-4]!)
   11444:	push	{r0}		; (str r0, [sp, #-4]!)
   11448:	ldr	ip, [pc, #16]	; 11460 <__assert_fail@plt+0x3c>
   1144c:	push	{ip}		; (str ip, [sp, #-4]!)
   11450:	ldr	r0, [pc, #12]	; 11464 <__assert_fail@plt+0x40>
   11454:	ldr	r3, [pc, #12]	; 11468 <__assert_fail@plt+0x44>
   11458:	bl	1128c <__libc_start_main@plt>
   1145c:	bl	11400 <abort@plt>
   11460:	strdeq	r2, [r3], -r8
   11464:			; <UNDEFINED> instruction: 0x000118b4
   11468:	muleq	r3, r8, r8
   1146c:	ldr	r3, [pc, #20]	; 11488 <__assert_fail@plt+0x64>
   11470:	ldr	r2, [pc, #20]	; 1148c <__assert_fail@plt+0x68>
   11474:	add	r3, pc, r3
   11478:	ldr	r2, [r3, r2]
   1147c:	cmp	r2, #0
   11480:	bxeq	lr
   11484:	b	112b0 <__gmon_start__@plt>
   11488:	andeq	r5, r3, r4, lsl #23
   1148c:	andeq	r0, r0, ip, lsl #2
   11490:	ldr	r0, [pc, #24]	; 114b0 <__assert_fail@plt+0x8c>
   11494:	ldr	r3, [pc, #24]	; 114b4 <__assert_fail@plt+0x90>
   11498:	cmp	r3, r0
   1149c:	bxeq	lr
   114a0:	ldr	r3, [pc, #16]	; 114b8 <__assert_fail@plt+0x94>
   114a4:	cmp	r3, #0
   114a8:	bxeq	lr
   114ac:	bx	r3
   114b0:	andeq	r7, r4, r0, ror r1
   114b4:	andeq	r7, r4, r0, ror r1
   114b8:	andeq	r0, r0, r0
   114bc:	ldr	r0, [pc, #36]	; 114e8 <__assert_fail@plt+0xc4>
   114c0:	ldr	r1, [pc, #36]	; 114ec <__assert_fail@plt+0xc8>
   114c4:	sub	r1, r1, r0
   114c8:	asr	r1, r1, #2
   114cc:	add	r1, r1, r1, lsr #31
   114d0:	asrs	r1, r1, #1
   114d4:	bxeq	lr
   114d8:	ldr	r3, [pc, #16]	; 114f0 <__assert_fail@plt+0xcc>
   114dc:	cmp	r3, #0
   114e0:	bxeq	lr
   114e4:	bx	r3
   114e8:	andeq	r7, r4, r0, ror r1
   114ec:	andeq	r7, r4, r0, ror r1
   114f0:	andeq	r0, r0, r0
   114f4:	push	{r4, lr}
   114f8:	ldr	r4, [pc, #24]	; 11518 <__assert_fail@plt+0xf4>
   114fc:	ldrb	r3, [r4]
   11500:	cmp	r3, #0
   11504:	popne	{r4, pc}
   11508:	bl	11490 <__assert_fail@plt+0x6c>
   1150c:	mov	r3, #1
   11510:	strb	r3, [r4]
   11514:	pop	{r4, pc}
   11518:	muleq	r4, r4, r1
   1151c:	b	114bc <__assert_fail@plt+0x98>
   11520:	push	{fp, lr}
   11524:	mov	fp, sp
   11528:	sub	sp, sp, #56	; 0x38
   1152c:	mov	r4, r0
   11530:	cmp	r0, #0
   11534:	bne	11870 <__assert_fail@plt+0x44c>
   11538:	movw	r1, #10571	; 0x294b
   1153c:	mov	r0, #0
   11540:	mov	r2, #5
   11544:	movt	r1, #3
   11548:	bl	111f0 <dcgettext@plt>
   1154c:	mov	r1, r0
   11550:	movw	r0, #29124	; 0x71c4
   11554:	movt	r0, #4
   11558:	ldr	r2, [r0]
   1155c:	mov	r0, #1
   11560:	bl	11340 <__printf_chk@plt>
   11564:	movw	r1, #10604	; 0x296c
   11568:	mov	r0, #0
   1156c:	mov	r2, #5
   11570:	movt	r1, #3
   11574:	bl	111f0 <dcgettext@plt>
   11578:	movw	r7, #29068	; 0x718c
   1157c:	movt	r7, #4
   11580:	ldr	r1, [r7]
   11584:	bl	11148 <fputs_unlocked@plt>
   11588:	movw	r1, #13121	; 0x3341
   1158c:	mov	r0, #0
   11590:	mov	r2, #5
   11594:	movt	r1, #3
   11598:	bl	111f0 <dcgettext@plt>
   1159c:	ldr	r1, [r7]
   115a0:	bl	11148 <fputs_unlocked@plt>
   115a4:	movw	r1, #13177	; 0x3379
   115a8:	mov	r0, #0
   115ac:	mov	r2, #5
   115b0:	movt	r1, #3
   115b4:	bl	111f0 <dcgettext@plt>
   115b8:	ldr	r1, [r7]
   115bc:	bl	11148 <fputs_unlocked@plt>
   115c0:	movw	r1, #10673	; 0x29b1
   115c4:	mov	r0, #0
   115c8:	mov	r2, #5
   115cc:	movt	r1, #3
   115d0:	bl	111f0 <dcgettext@plt>
   115d4:	ldr	r1, [r7]
   115d8:	bl	11148 <fputs_unlocked@plt>
   115dc:	movw	r1, #10748	; 0x29fc
   115e0:	mov	r0, #0
   115e4:	mov	r2, #5
   115e8:	movt	r1, #3
   115ec:	bl	111f0 <dcgettext@plt>
   115f0:	ldr	r1, [r7]
   115f4:	bl	11148 <fputs_unlocked@plt>
   115f8:	movw	r1, #10818	; 0x2a42
   115fc:	mov	r0, #0
   11600:	mov	r2, #5
   11604:	movt	r1, #3
   11608:	bl	111f0 <dcgettext@plt>
   1160c:	ldr	r1, [r7]
   11610:	bl	11148 <fputs_unlocked@plt>
   11614:	movw	r1, #10969	; 0x2ad9
   11618:	mov	r0, #0
   1161c:	mov	r2, #5
   11620:	movt	r1, #3
   11624:	bl	111f0 <dcgettext@plt>
   11628:	ldr	r1, [r7]
   1162c:	bl	11148 <fputs_unlocked@plt>
   11630:	movw	r1, #11036	; 0x2b1c
   11634:	mov	r0, #0
   11638:	mov	r2, #5
   1163c:	movt	r1, #3
   11640:	bl	111f0 <dcgettext@plt>
   11644:	ldr	r1, [r7]
   11648:	bl	11148 <fputs_unlocked@plt>
   1164c:	movw	r1, #11115	; 0x2b6b
   11650:	mov	r0, #0
   11654:	mov	r2, #5
   11658:	movt	r1, #3
   1165c:	bl	111f0 <dcgettext@plt>
   11660:	ldr	r1, [r7]
   11664:	bl	11148 <fputs_unlocked@plt>
   11668:	movw	r1, #11241	; 0x2be9
   1166c:	mov	r0, #0
   11670:	mov	r2, #5
   11674:	movt	r1, #3
   11678:	bl	111f0 <dcgettext@plt>
   1167c:	ldr	r1, [r7]
   11680:	bl	11148 <fputs_unlocked@plt>
   11684:	movw	r1, #11680	; 0x2da0
   11688:	mov	r0, #0
   1168c:	mov	r2, #5
   11690:	movt	r1, #3
   11694:	bl	111f0 <dcgettext@plt>
   11698:	ldr	r1, [r7]
   1169c:	bl	11148 <fputs_unlocked@plt>
   116a0:	movw	r1, #11740	; 0x2ddc
   116a4:	mov	r0, #0
   116a8:	mov	r2, #5
   116ac:	movt	r1, #3
   116b0:	bl	111f0 <dcgettext@plt>
   116b4:	ldr	r1, [r7]
   116b8:	bl	11148 <fputs_unlocked@plt>
   116bc:	movw	r1, #11785	; 0x2e09
   116c0:	mov	r0, #0
   116c4:	mov	r2, #5
   116c8:	movt	r1, #3
   116cc:	bl	111f0 <dcgettext@plt>
   116d0:	ldr	r1, [r7]
   116d4:	bl	11148 <fputs_unlocked@plt>
   116d8:	movw	r1, #11839	; 0x2e3f
   116dc:	mov	r0, #0
   116e0:	mov	r2, #5
   116e4:	movt	r1, #3
   116e8:	bl	111f0 <dcgettext@plt>
   116ec:	ldr	r1, [r7]
   116f0:	bl	11148 <fputs_unlocked@plt>
   116f4:	movw	r1, #12312	; 0x3018
   116f8:	mov	r0, #0
   116fc:	mov	r2, #5
   11700:	movt	r1, #3
   11704:	bl	111f0 <dcgettext@plt>
   11708:	ldr	r1, [r7]
   1170c:	bl	11148 <fputs_unlocked@plt>
   11710:	movw	r0, #14680	; 0x3958
   11714:	mov	r2, #48	; 0x30
   11718:	mov	r6, sp
   1171c:	movw	r5, #12415	; 0x307f
   11720:	movt	r0, #3
   11724:	movt	r5, #3
   11728:	add	r1, r0, #32
   1172c:	add	r3, r0, #16
   11730:	vld1.64	{d18-d19}, [r0], r2
   11734:	vld1.64	{d16-d17}, [r1]
   11738:	vld1.64	{d20-d21}, [r3]
   1173c:	add	r1, r6, #32
   11740:	vldr	d22, [r0]
   11744:	add	r0, r6, #16
   11748:	vst1.64	{d16-d17}, [r1]
   1174c:	movw	r1, #13252	; 0x33c4
   11750:	vst1.64	{d20-d21}, [r0]
   11754:	mov	r0, r6
   11758:	vst1.64	{d18-d19}, [r0], r2
   1175c:	movt	r1, #3
   11760:	vstr	d22, [r0]
   11764:	mov	r0, r5
   11768:	bl	1116c <strcmp@plt>
   1176c:	cmp	r0, #0
   11770:	ldrne	r1, [r6, #8]!
   11774:	cmpne	r1, #0
   11778:	bne	11764 <__assert_fail@plt+0x340>
   1177c:	ldr	r6, [r6, #4]
   11780:	movw	r1, #13347	; 0x3423
   11784:	mov	r0, #0
   11788:	mov	r2, #5
   1178c:	movt	r1, #3
   11790:	bl	111f0 <dcgettext@plt>
   11794:	movw	r2, #12531	; 0x30f3
   11798:	movw	r3, #13370	; 0x343a
   1179c:	mov	r1, r0
   117a0:	mov	r0, #1
   117a4:	movt	r2, #3
   117a8:	movt	r3, #3
   117ac:	bl	11340 <__printf_chk@plt>
   117b0:	cmp	r6, #0
   117b4:	mov	r0, #5
   117b8:	mov	r1, #0
   117bc:	moveq	r6, r5
   117c0:	bl	11394 <setlocale@plt>
   117c4:	cmp	r0, #0
   117c8:	beq	11800 <__assert_fail@plt+0x3dc>
   117cc:	movw	r1, #13410	; 0x3462
   117d0:	mov	r2, #3
   117d4:	movt	r1, #3
   117d8:	bl	113f4 <strncmp@plt>
   117dc:	cmp	r0, #0
   117e0:	beq	11800 <__assert_fail@plt+0x3dc>
   117e4:	movw	r1, #13414	; 0x3466
   117e8:	mov	r0, #0
   117ec:	mov	r2, #5
   117f0:	movt	r1, #3
   117f4:	bl	111f0 <dcgettext@plt>
   117f8:	ldr	r1, [r7]
   117fc:	bl	11148 <fputs_unlocked@plt>
   11800:	movw	r1, #13485	; 0x34ad
   11804:	mov	r0, #0
   11808:	mov	r2, #5
   1180c:	movt	r1, #3
   11810:	bl	111f0 <dcgettext@plt>
   11814:	movw	r2, #13370	; 0x343a
   11818:	mov	r1, r0
   1181c:	mov	r0, #1
   11820:	mov	r3, r5
   11824:	movt	r2, #3
   11828:	bl	11340 <__printf_chk@plt>
   1182c:	movw	r1, #13512	; 0x34c8
   11830:	mov	r0, #0
   11834:	mov	r2, #5
   11838:	movt	r1, #3
   1183c:	bl	111f0 <dcgettext@plt>
   11840:	movw	r3, #12311	; 0x3017
   11844:	mov	r1, r0
   11848:	movw	r0, #13280	; 0x33e0
   1184c:	cmp	r6, r5
   11850:	mov	r2, r6
   11854:	movt	r0, #3
   11858:	movt	r3, #3
   1185c:	moveq	r3, r0
   11860:	mov	r0, #1
   11864:	bl	11340 <__printf_chk@plt>
   11868:	mov	r0, r4
   1186c:	bl	112d4 <exit@plt>
   11870:	movw	r0, #29056	; 0x7180
   11874:	movw	r1, #10532	; 0x2924
   11878:	mov	r2, #5
   1187c:	movt	r0, #4
   11880:	movt	r1, #3
   11884:	ldr	r5, [r0]
   11888:	mov	r0, #0
   1188c:	bl	111f0 <dcgettext@plt>
   11890:	mov	r2, r0
   11894:	movw	r0, #29124	; 0x71c4
   11898:	mov	r1, #1
   1189c:	movt	r0, #4
   118a0:	ldr	r3, [r0]
   118a4:	mov	r0, r5
   118a8:	bl	11358 <__fprintf_chk@plt>
   118ac:	mov	r0, r4
   118b0:	bl	112d4 <exit@plt>
   118b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   118b8:	add	fp, sp, #28
   118bc:	sub	sp, sp, #316	; 0x13c
   118c0:	str	r0, [sp, #80]	; 0x50
   118c4:	ldr	r0, [r1]
   118c8:	mov	r4, r1
   118cc:	bl	2e454 <__assert_fail@plt+0x1d030>
   118d0:	movw	r6, #12311	; 0x3017
   118d4:	mov	r0, #6
   118d8:	movt	r6, #3
   118dc:	mov	r1, r6
   118e0:	bl	11394 <setlocale@plt>
   118e4:	movw	r5, #12535	; 0x30f7
   118e8:	movw	r1, #12421	; 0x3085
   118ec:	movt	r5, #3
   118f0:	movt	r1, #3
   118f4:	mov	r0, r5
   118f8:	bl	113dc <bindtextdomain@plt>
   118fc:	mov	r0, r5
   11900:	bl	11208 <textdomain@plt>
   11904:	movw	r0, #44252	; 0xacdc
   11908:	movt	r0, #1
   1190c:	bl	328fc <__assert_fail@plt+0x214d8>
   11910:	movw	r0, #29068	; 0x718c
   11914:	mov	r1, #0
   11918:	mov	r2, #1
   1191c:	mov	r3, #0
   11920:	mov	sl, #1
   11924:	mov	r9, #0
   11928:	movt	r0, #4
   1192c:	ldr	r0, [r0]
   11930:	bl	11328 <setvbuf@plt>
   11934:	add	r0, sp, #144	; 0x90
   11938:	movw	r5, #12445	; 0x309d
   1193c:	movw	r7, #14256	; 0x37b0
   11940:	movw	r8, #29072	; 0x7190
   11944:	add	r0, r0, #7
   11948:	movt	r5, #3
   1194c:	movt	r7, #3
   11950:	movt	r8, #4
   11954:	and	r1, r0, #7
   11958:	sub	r0, r0, r1
   1195c:	str	r0, [sp, #72]	; 0x48
   11960:	mov	r0, #1
   11964:	str	r0, [sp, #40]	; 0x28
   11968:	mov	r0, #0
   1196c:	b	11978 <__assert_fail@plt+0x554>
   11970:	str	r0, [sp, #40]	; 0x28
   11974:	ldr	r0, [sp, #108]	; 0x6c
   11978:	str	r0, [sp, #108]	; 0x6c
   1197c:	ldr	r0, [sp, #80]	; 0x50
   11980:	mov	r1, r4
   11984:	mov	r2, r5
   11988:	mov	r3, r7
   1198c:	str	r9, [sp]
   11990:	bl	112bc <getopt_long@plt>
   11994:	cmp	r0, #255	; 0xff
   11998:	ble	119e0 <__assert_fail@plt+0x5bc>
   1199c:	sub	r0, r0, #256	; 0x100
   119a0:	cmp	r0, #6
   119a4:	bhi	131cc <__assert_fail@plt+0x1da8>
   119a8:	add	r1, pc, #0
   119ac:	ldr	pc, [r1, r0, lsl #2]
   119b0:	andeq	r1, r1, ip, asr #19
   119b4:	andeq	r1, r1, r0, lsr #22
   119b8:	andeq	r1, r1, r0, ror #21
   119bc:	strdeq	r1, [r1], -r8
   119c0:	ldrdeq	r1, [r1], -r8
   119c4:	muleq	r1, r8, fp
   119c8:			; <UNDEFINED> instruction: 0x00011bbc
   119cc:	movw	r0, #29080	; 0x7198
   119d0:	movt	r0, #4
   119d4:	strb	sl, [r0, #4]
   119d8:	ldr	r0, [sp, #108]	; 0x6c
   119dc:	b	11978 <__assert_fail@plt+0x554>
   119e0:	cmp	r0, #96	; 0x60
   119e4:	ble	11bd0 <__assert_fail@plt+0x7ac>
   119e8:	sub	r1, r0, #97	; 0x61
   119ec:	cmp	r1, #25
   119f0:	bhi	131cc <__assert_fail@plt+0x1da8>
   119f4:	add	r2, pc, #4
   119f8:	mov	r0, #1
   119fc:	ldr	pc, [r2, r1, lsl #2]
   11a00:	andeq	r1, r1, r8, ror #20
   11a04:	andeq	r3, r1, ip, asr #3
   11a08:	andeq	r1, r1, r8, ror r9
   11a0c:	andeq	r3, r1, ip, asr #3
   11a10:	andeq	r3, r1, ip, asr #3
   11a14:	andeq	r3, r1, ip, asr #3
   11a18:	andeq	r3, r1, ip, asr #3
   11a1c:	andeq	r3, r1, ip, asr #3
   11a20:	andeq	r3, r1, ip, asr #3
   11a24:	andeq	r3, r1, ip, asr #3
   11a28:	andeq	r3, r1, ip, asr #3
   11a2c:	andeq	r1, r1, r0, lsr fp
   11a30:	andeq	r3, r1, ip, asr #3
   11a34:	andeq	r3, r1, ip, asr #3
   11a38:	andeq	r3, r1, ip, asr #3
   11a3c:	andeq	r3, r1, ip, asr #3
   11a40:	andeq	r3, r1, ip, asr #3
   11a44:	andeq	r3, r1, ip, asr #3
   11a48:	andeq	r3, r1, ip, asr #3
   11a4c:	andeq	r3, r1, ip, asr #3
   11a50:	andeq	r3, r1, ip, asr #3
   11a54:	andeq	r3, r1, ip, asr #3
   11a58:	andeq	r1, r1, r0, lsr #23
   11a5c:	andeq	r3, r1, ip, asr #3
   11a60:	andeq	r3, r1, ip, asr #3
   11a64:	andeq	r1, r1, ip, lsl #22
   11a68:	movw	r0, #28964	; 0x7124
   11a6c:	ldr	r1, [r8]
   11a70:	mov	r2, #4
   11a74:	mov	sl, r8
   11a78:	movw	r8, #14496	; 0x38a0
   11a7c:	movt	r0, #4
   11a80:	str	r2, [sp]
   11a84:	movw	r2, #14540	; 0x38cc
   11a88:	movt	r8, #3
   11a8c:	ldr	r0, [r0]
   11a90:	movt	r2, #3
   11a94:	mov	r3, r8
   11a98:	stmib	sp, {r0, r9}
   11a9c:	movw	r0, #12455	; 0x30a7
   11aa0:	movt	r0, #3
   11aa4:	bl	1ab08 <__assert_fail@plt+0x96e4>
   11aa8:	movw	r1, #29080	; 0x7198
   11aac:	ldr	r0, [r8, r0, lsl #2]
   11ab0:	mov	r2, #1
   11ab4:	mov	r8, sl
   11ab8:	mov	sl, #1
   11abc:	movt	r1, #4
   11ac0:	strb	r2, [r1]
   11ac4:	movw	r1, #28952	; 0x7118
   11ac8:	movt	r1, #4
   11acc:	str	r0, [r1]
   11ad0:	ldr	r0, [sp, #108]	; 0x6c
   11ad4:	b	11978 <__assert_fail@plt+0x554>
   11ad8:	mov	r0, #1
   11adc:	b	11970 <__assert_fail@plt+0x54c>
   11ae0:	movw	r0, #29080	; 0x7198
   11ae4:	movt	r0, #4
   11ae8:	strh	r9, [r0, #1]
   11aec:	strb	sl, [r0, #3]
   11af0:	ldr	r0, [sp, #108]	; 0x6c
   11af4:	b	11978 <__assert_fail@plt+0x554>
   11af8:	movw	r0, #29080	; 0x7198
   11afc:	movt	r0, #4
   11b00:	strb	sl, [r0, #5]
   11b04:	ldr	r0, [sp, #108]	; 0x6c
   11b08:	b	11978 <__assert_fail@plt+0x554>
   11b0c:	movw	r0, #29080	; 0x7198
   11b10:	movt	r0, #4
   11b14:	strb	sl, [r0, #6]
   11b18:	ldr	r0, [sp, #108]	; 0x6c
   11b1c:	b	11978 <__assert_fail@plt+0x554>
   11b20:	movw	r0, #29080	; 0x7198
   11b24:	movt	r0, #4
   11b28:	strh	sl, [r0, #1]
   11b2c:	b	11bb0 <__assert_fail@plt+0x78c>
   11b30:	ldr	r6, [r8]
   11b34:	movw	r1, #12467	; 0x30b3
   11b38:	mov	r0, #0
   11b3c:	mov	r2, #5
   11b40:	movt	r1, #3
   11b44:	bl	111f0 <dcgettext@plt>
   11b48:	mvn	r1, #0
   11b4c:	str	r0, [sp, #12]
   11b50:	mov	r0, r6
   11b54:	mov	r2, #0
   11b58:	mov	r3, #0
   11b5c:	str	r9, [sp, #16]
   11b60:	str	r1, [sp]
   11b64:	str	r1, [sp, #4]
   11b68:	movw	r1, #12311	; 0x3017
   11b6c:	movt	r1, #3
   11b70:	str	r1, [sp, #8]
   11b74:	bl	3114c <__assert_fail@plt+0x1fd28>
   11b78:	movw	r2, #29080	; 0x7198
   11b7c:	ldr	r6, [r8]
   11b80:	tst	r0, #7
   11b84:	movt	r2, #4
   11b88:	strd	r0, [r2, #24]
   11b8c:	ldr	r0, [sp, #108]	; 0x6c
   11b90:	beq	11978 <__assert_fail@plt+0x554>
   11b94:	b	131d4 <__assert_fail@plt+0x1db0>
   11b98:	mov	r0, #0
   11b9c:	b	11970 <__assert_fail@plt+0x54c>
   11ba0:	movw	r0, #29080	; 0x7198
   11ba4:	mov	r1, #256	; 0x100
   11ba8:	movt	r0, #4
   11bac:	strh	r1, [r0, #1]
   11bb0:	strb	r9, [r0, #3]
   11bb4:	ldr	r0, [sp, #108]	; 0x6c
   11bb8:	b	11978 <__assert_fail@plt+0x554>
   11bbc:	movw	r0, #29436	; 0x72fc
   11bc0:	movt	r0, #4
   11bc4:	strb	sl, [r0]
   11bc8:	ldr	r0, [sp, #108]	; 0x6c
   11bcc:	b	11978 <__assert_fail@plt+0x554>
   11bd0:	cmn	r0, #1
   11bd4:	bne	13160 <__assert_fail@plt+0x1d3c>
   11bd8:	movw	r9, #29080	; 0x7198
   11bdc:	mov	r0, #1
   11be0:	movt	r9, #4
   11be4:	strb	r0, [r9, #8]
   11be8:	movw	r0, #28952	; 0x7118
   11bec:	movt	r0, #4
   11bf0:	ldrd	r2, [r9, #24]
   11bf4:	ldr	r1, [r0]
   11bf8:	orrs	r0, r2, r3
   11bfc:	cmpne	r1, #9
   11c00:	bne	13214 <__assert_fail@plt+0x1df0>
   11c04:	movw	r7, #513	; 0x201
   11c08:	subs	r7, r2, r7
   11c0c:	sbcs	r7, r3, #0
   11c10:	bcs	13220 <__assert_fail@plt+0x1dfc>
   11c14:	cmp	r0, #0
   11c18:	beq	11c28 <__assert_fail@plt+0x804>
   11c1c:	lsr	r0, r2, #2
   11c20:	orr	r0, r0, r3, lsl #30
   11c24:	b	11c44 <__assert_fail@plt+0x820>
   11c28:	movw	r0, #14780	; 0x39bc
   11c2c:	movt	r0, #3
   11c30:	ldr	r0, [r0, r1, lsl #2]
   11c34:	asr	r3, r0, #31
   11c38:	str	r0, [r9, #24]
   11c3c:	asr	r0, r0, #2
   11c40:	str	r3, [r9, #28]
   11c44:	ldr	r2, [sp, #108]	; 0x6c
   11c48:	str	r0, [r9, #16]
   11c4c:	cmp	r1, #2
   11c50:	eor	r0, r2, #1
   11c54:	bhi	11c68 <__assert_fail@plt+0x844>
   11c58:	tst	r0, #1
   11c5c:	ldrbeq	r1, [r9]
   11c60:	cmpeq	r1, #1
   11c64:	beq	1330c <__assert_fail@plt+0x1ee8>
   11c68:	ldrb	r1, [r9, #6]
   11c6c:	mvn	r1, r1
   11c70:	orr	r1, r0, r1
   11c74:	tst	r1, #1
   11c78:	beq	132a4 <__assert_fail@plt+0x1e80>
   11c7c:	ldrb	r1, [r9, #4]
   11c80:	mvn	r1, r1
   11c84:	orr	r1, r2, r1
   11c88:	tst	r1, #1
   11c8c:	beq	132b0 <__assert_fail@plt+0x1e8c>
   11c90:	ldrb	r1, [r9, #1]
   11c94:	mvn	r1, r1
   11c98:	orr	r1, r2, r1
   11c9c:	tst	r1, #1
   11ca0:	beq	132bc <__assert_fail@plt+0x1e98>
   11ca4:	ldrb	r1, [r9, #2]
   11ca8:	mvn	r1, r1
   11cac:	orr	r1, r2, r1
   11cb0:	tst	r1, #1
   11cb4:	beq	132c8 <__assert_fail@plt+0x1ea4>
   11cb8:	ldrb	r1, [r9, #3]
   11cbc:	mvn	r1, r1
   11cc0:	orr	r1, r2, r1
   11cc4:	tst	r1, #1
   11cc8:	beq	132d4 <__assert_fail@plt+0x1eb0>
   11ccc:	ldrb	r1, [r9, #5]
   11cd0:	and	r0, r1, r0
   11cd4:	tst	r0, #1
   11cd8:	bne	132e0 <__assert_fail@plt+0x1ebc>
   11cdc:	movw	r0, #29048	; 0x7178
   11ce0:	ldr	r1, [sp, #80]	; 0x50
   11ce4:	movt	r0, #4
   11ce8:	ldr	r0, [r0]
   11cec:	add	r3, r4, r1, lsl #2
   11cf0:	cmp	r0, r1
   11cf4:	add	r0, r4, r0, lsl #2
   11cf8:	movweq	r1, #23858	; 0x5d32
   11cfc:	movteq	r1, #3
   11d00:	streq	r1, [r3], #4
   11d04:	mov	r1, #1
   11d08:	cmp	r0, r3
   11d0c:	bcs	130e8 <__assert_fail@plt+0x1cc4>
   11d10:	sub	r6, fp, #120	; 0x78
   11d14:	mov	r7, r0
   11d18:	sub	sl, fp, #128	; 0x80
   11d1c:	str	r3, [sp, #76]	; 0x4c
   11d20:	add	r0, r6, #7
   11d24:	and	r1, r0, #7
   11d28:	sub	r0, r0, r1
   11d2c:	str	r0, [sp, #24]
   11d30:	rsb	r0, r1, #7
   11d34:	mov	r1, #1
   11d38:	add	r0, r6, r0
   11d3c:	str	r0, [sp, #28]
   11d40:	mov	r0, r7
   11d44:	ldr	r5, [r0]
   11d48:	str	r0, [sp, #104]	; 0x68
   11d4c:	tst	r2, #1
   11d50:	str	r1, [sp, #88]	; 0x58
   11d54:	mov	r0, r5
   11d58:	beq	11d9c <__assert_fail@plt+0x978>
   11d5c:	movw	r1, #23858	; 0x5d32
   11d60:	movt	r1, #3
   11d64:	bl	1116c <strcmp@plt>
   11d68:	mov	r4, r0
   11d6c:	cmp	r0, #0
   11d70:	beq	11e44 <__assert_fail@plt+0xa20>
   11d74:	movw	r1, #14229	; 0x3795
   11d78:	mov	r0, r5
   11d7c:	movt	r1, #3
   11d80:	bl	2d700 <__assert_fail@plt+0x1c2dc>
   11d84:	cmp	r0, #0
   11d88:	beq	1302c <__assert_fail@plt+0x1c08>
   11d8c:	mov	r6, r0
   11d90:	str	r4, [sp, #68]	; 0x44
   11d94:	str	r5, [sp, #84]	; 0x54
   11d98:	b	11e74 <__assert_fail@plt+0xa50>
   11d9c:	ldr	r1, [sp, #72]	; 0x48
   11da0:	sub	r2, fp, #40	; 0x28
   11da4:	sub	r3, fp, #120	; 0x78
   11da8:	bl	1335c <__assert_fail@plt+0x1f38>
   11dac:	mov	r1, #0
   11db0:	cmp	r0, #0
   11db4:	beq	11e28 <__assert_fail@plt+0xa04>
   11db8:	movw	r1, #29048	; 0x7178
   11dbc:	ldrb	r2, [r9, #6]
   11dc0:	ldr	r6, [sp, #80]	; 0x50
   11dc4:	movw	r0, #28952	; 0x7118
   11dc8:	ldr	r3, [fp, #-120]	; 0xffffff88
   11dcc:	ldr	r7, [fp, #-116]	; 0xffffff8c
   11dd0:	movt	r1, #4
   11dd4:	movt	r0, #4
   11dd8:	ldr	r1, [r1]
   11ddc:	ldr	r0, [r0]
   11de0:	cmp	r2, #0
   11de4:	mov	r2, #10
   11de8:	movwne	r2, #0
   11dec:	subs	r1, r1, r6
   11df0:	str	r2, [sp]
   11df4:	movwne	r1, #1
   11df8:	stmib	sp, {r1, r3, r7}
   11dfc:	movw	r1, #14636	; 0x392c
   11e00:	movt	r1, #3
   11e04:	ldr	r2, [sp, #72]	; 0x48
   11e08:	ldr	r7, [r1, r0, lsl #2]
   11e0c:	ldr	r0, [sp, #40]	; 0x28
   11e10:	mov	r1, #1
   11e14:	and	r3, r0, #1
   11e18:	mov	r0, r5
   11e1c:	blx	r7
   11e20:	ldr	r1, [sp, #88]	; 0x58
   11e24:	sub	sl, fp, #128	; 0x80
   11e28:	ldr	r2, [sp, #108]	; 0x6c
   11e2c:	ldr	r3, [sp, #76]	; 0x4c
   11e30:	ldr	r0, [sp, #104]	; 0x68
   11e34:	add	r0, r0, #4
   11e38:	cmp	r0, r3
   11e3c:	bcc	11d44 <__assert_fail@plt+0x920>
   11e40:	b	130e8 <__assert_fail@plt+0x1cc4>
   11e44:	movw	r1, #13106	; 0x3332
   11e48:	mov	r0, #1
   11e4c:	mov	r2, #5
   11e50:	str	r4, [sp, #68]	; 0x44
   11e54:	strb	r0, [r9, #9]
   11e58:	mov	r0, #0
   11e5c:	movt	r1, #3
   11e60:	bl	111f0 <dcgettext@plt>
   11e64:	str	r0, [sp, #84]	; 0x54
   11e68:	movw	r0, #29064	; 0x7188
   11e6c:	movt	r0, #4
   11e70:	ldr	r6, [r0]
   11e74:	mov	r0, #0
   11e78:	mov	r1, #0
   11e7c:	mov	r5, #0
   11e80:	mov	r4, #0
   11e84:	mov	r9, #0
   11e88:	mov	r7, #0
   11e8c:	str	r6, [sp, #128]	; 0x80
   11e90:	str	r0, [sp, #44]	; 0x2c
   11e94:	mov	r0, #0
   11e98:	str	r1, [fp, #-128]	; 0xffffff80
   11e9c:	str	r1, [fp, #-124]	; 0xffffff84
   11ea0:	str	r0, [sp, #60]	; 0x3c
   11ea4:	mov	r0, #0
   11ea8:	str	r0, [sp, #56]	; 0x38
   11eac:	mov	r0, #0
   11eb0:	str	r0, [sp, #52]	; 0x34
   11eb4:	mov	r0, #0
   11eb8:	str	r0, [sp, #48]	; 0x30
   11ebc:	mov	r0, #0
   11ec0:	str	r0, [sp, #64]	; 0x40
   11ec4:	mov	r0, #0
   11ec8:	str	r0, [sp, #120]	; 0x78
   11ecc:	mov	r0, #0
   11ed0:	str	r0, [sp, #124]	; 0x7c
   11ed4:	adds	r5, r5, #1
   11ed8:	adc	r4, r4, #0
   11edc:	str	r5, [sp, #140]	; 0x8c
   11ee0:	orrs	r0, r5, r4
   11ee4:	str	r4, [sp, #136]	; 0x88
   11ee8:	beq	13124 <__assert_fail@plt+0x1d00>
   11eec:	sub	r0, fp, #124	; 0x7c
   11ef0:	mov	r1, sl
   11ef4:	mov	r2, #10
   11ef8:	mov	r3, r6
   11efc:	bl	11160 <__getdelim@plt>
   11f00:	cmp	r0, #1
   11f04:	blt	12d1c <__assert_fail@plt+0x18f8>
   11f08:	mov	r8, r0
   11f0c:	ldr	r0, [fp, #-124]	; 0xffffff84
   11f10:	ldrb	r1, [r0]
   11f14:	cmp	r1, #35	; 0x23
   11f18:	beq	11fd8 <__assert_fail@plt+0xbb4>
   11f1c:	add	r1, r0, r8
   11f20:	ldrb	r1, [r1, #-1]
   11f24:	sub	r1, r1, #10
   11f28:	clz	r1, r1
   11f2c:	lsr	r3, r1, #5
   11f30:	sub	r1, r8, r3
   11f34:	cmp	r1, #0
   11f38:	mov	r2, r1
   11f3c:	subgt	r2, r2, #1
   11f40:	ldrb	r2, [r0, r2]
   11f44:	sub	r2, r2, #13
   11f48:	clz	r2, r2
   11f4c:	lsr	r5, r2, #5
   11f50:	subs	r2, r1, r5
   11f54:	beq	11fd8 <__assert_fail@plt+0xbb4>
   11f58:	mov	sl, #0
   11f5c:	movw	r1, #29080	; 0x7198
   11f60:	str	r9, [sp, #116]	; 0x74
   11f64:	strb	sl, [r0, r2]
   11f68:	movt	r1, #4
   11f6c:	ldr	r6, [fp, #-124]	; 0xffffff84
   11f70:	ldrb	r0, [r6, sl]
   11f74:	cmp	r0, #9
   11f78:	cmpne	r0, #32
   11f7c:	bne	11f94 <__assert_fail@plt+0xb70>
   11f80:	add	sl, sl, #1
   11f84:	ldrb	r0, [r6, sl]
   11f88:	cmp	r0, #9
   11f8c:	cmpne	r0, #32
   11f90:	beq	11f80 <__assert_fail@plt+0xb5c>
   11f94:	cmp	r0, #92	; 0x5c
   11f98:	str	r7, [sp, #132]	; 0x84
   11f9c:	str	r2, [sp, #112]	; 0x70
   11fa0:	str	r3, [sp, #96]	; 0x60
   11fa4:	str	r5, [sp, #92]	; 0x5c
   11fa8:	movne	r0, #0
   11fac:	addeq	sl, sl, #1
   11fb0:	moveq	r0, #1
   11fb4:	str	r0, [sp, #100]	; 0x64
   11fb8:	ldrb	r0, [r1]
   11fbc:	cmp	r0, #0
   11fc0:	beq	11ff4 <__assert_fail@plt+0xbd0>
   11fc4:	movw	r0, #28952	; 0x7118
   11fc8:	add	r9, r6, sl
   11fcc:	movt	r0, #4
   11fd0:	ldr	r4, [r0]
   11fd4:	b	12124 <__assert_fail@plt+0xd00>
   11fd8:	ldr	r6, [sp, #128]	; 0x80
   11fdc:	ldr	r5, [sp, #140]	; 0x8c
   11fe0:	ldr	r4, [sp, #136]	; 0x88
   11fe4:	ldrb	r0, [r6]
   11fe8:	tst	r0, #48	; 0x30
   11fec:	beq	11ed4 <__assert_fail@plt+0xab0>
   11ff0:	b	12d20 <__assert_fail@plt+0x18fc>
   11ff4:	ldrb	r0, [r1, #12]
   11ff8:	add	r9, r6, sl
   11ffc:	mov	r5, #0
   12000:	cmp	r0, #0
   12004:	movwne	r0, #7
   12008:	moveq	r0, #1
   1200c:	strbeq	r0, [r1, #12]
   12010:	moveq	r0, #7
   12014:	ldrb	r7, [r9, r5]
   12018:	cmp	r7, #45	; 0x2d
   1201c:	bhi	120e0 <__assert_fail@plt+0xcbc>
   12020:	add	r1, pc, #0
   12024:	ldr	pc, [r1, r7, lsl #2]
   12028:	strdeq	r2, [r1], -r0
   1202c:	andeq	r2, r1, r0, ror #1
   12030:	andeq	r2, r1, r0, ror #1
   12034:	andeq	r2, r1, r0, ror #1
   12038:	andeq	r2, r1, r0, ror #1
   1203c:	andeq	r2, r1, r0, ror #1
   12040:	andeq	r2, r1, r0, ror #1
   12044:	andeq	r2, r1, r0, ror #1
   12048:	andeq	r2, r1, r0, ror #1
   1204c:	strdeq	r2, [r1], -r0
   12050:	andeq	r2, r1, r0, ror #1
   12054:	andeq	r2, r1, r0, ror #1
   12058:	andeq	r2, r1, r0, ror #1
   1205c:	andeq	r2, r1, r0, ror #1
   12060:	andeq	r2, r1, r0, ror #1
   12064:	andeq	r2, r1, r0, ror #1
   12068:	andeq	r2, r1, r0, ror #1
   1206c:	andeq	r2, r1, r0, ror #1
   12070:	andeq	r2, r1, r0, ror #1
   12074:	andeq	r2, r1, r0, ror #1
   12078:	andeq	r2, r1, r0, ror #1
   1207c:	andeq	r2, r1, r0, ror #1
   12080:	andeq	r2, r1, r0, ror #1
   12084:	andeq	r2, r1, r0, ror #1
   12088:	andeq	r2, r1, r0, ror #1
   1208c:	andeq	r2, r1, r0, ror #1
   12090:	andeq	r2, r1, r0, ror #1
   12094:	andeq	r2, r1, r0, ror #1
   12098:	andeq	r2, r1, r0, ror #1
   1209c:	andeq	r2, r1, r0, ror #1
   120a0:	andeq	r2, r1, r0, ror #1
   120a4:	andeq	r2, r1, r0, ror #1
   120a8:	strdeq	r2, [r1], -r0
   120ac:	andeq	r2, r1, r0, ror #1
   120b0:	andeq	r2, r1, r0, ror #1
   120b4:	andeq	r2, r1, r0, ror #1
   120b8:	andeq	r2, r1, r0, ror #1
   120bc:	andeq	r2, r1, r0, ror #1
   120c0:	andeq	r2, r1, r0, ror #1
   120c4:	andeq	r2, r1, r0, ror #1
   120c8:	strdeq	r2, [r1], -r0
   120cc:	andeq	r2, r1, r0, ror #1
   120d0:	andeq	r2, r1, r0, ror #1
   120d4:	andeq	r2, r1, r0, ror #1
   120d8:	andeq	r2, r1, r0, ror #1
   120dc:	strdeq	r2, [r1], -r0
   120e0:	add	r5, r5, #1
   120e4:	cmp	r5, r0
   120e8:	bls	12014 <__assert_fail@plt+0xbf0>
   120ec:	b	12860 <__assert_fail@plt+0x143c>
   120f0:	movw	r1, #14588	; 0x38fc
   120f4:	mov	r0, #0
   120f8:	strb	r0, [r9, r5]
   120fc:	mov	r0, r9
   12100:	movt	r1, #3
   12104:	bl	1a91c <__assert_fail@plt+0x94f8>
   12108:	cmp	r0, #3
   1210c:	strb	r7, [r9, r5]
   12110:	blt	12860 <__assert_fail@plt+0x143c>
   12114:	mov	r4, r0
   12118:	movw	r0, #28952	; 0x7118
   1211c:	movt	r0, #4
   12120:	str	r4, [r0]
   12124:	movw	r0, #14588	; 0x38fc
   12128:	movt	r0, #3
   1212c:	ldr	r7, [r0, r4, lsl #2]
   12130:	mov	r0, r7
   12134:	bl	112ec <strlen@plt>
   12138:	mov	r5, r0
   1213c:	mov	r0, r9
   12140:	mov	r1, r7
   12144:	mov	r2, r5
   12148:	bl	113f4 <strncmp@plt>
   1214c:	cmp	r0, #0
   12150:	beq	12220 <__assert_fail@plt+0xdfc>
   12154:	movw	r0, #29080	; 0x7198
   12158:	ldrb	r1, [r9]
   1215c:	movt	r0, #4
   12160:	ldrb	r0, [r0, #8]
   12164:	sub	r1, r1, #92	; 0x5c
   12168:	clz	r1, r1
   1216c:	cmp	r0, #0
   12170:	ldr	r0, [sp, #112]	; 0x70
   12174:	lsr	r1, r1, #5
   12178:	addne	r1, r1, #3
   1217c:	sub	r0, r0, sl
   12180:	cmp	r0, r1
   12184:	bcc	12860 <__assert_fail@plt+0x143c>
   12188:	movw	r0, #29080	; 0x7198
   1218c:	cmp	r4, #9
   12190:	movt	r0, #4
   12194:	bne	122dc <__assert_fail@plt+0xeb8>
   12198:	mov	r1, #0
   1219c:	str	r1, [r0, #16]
   121a0:	bl	112c8 <__ctype_b_loc@plt>
   121a4:	ldrb	r2, [r9]
   121a8:	ldr	r1, [r0]
   121ac:	add	r0, r1, r2, lsl #1
   121b0:	ldrb	r0, [r0, #1]
   121b4:	tst	r0, #16
   121b8:	beq	12860 <__assert_fail@plt+0x143c>
   121bc:	add	r2, r9, #1
   121c0:	mov	r0, #0
   121c4:	mov	r5, #0
   121c8:	ldrb	r3, [r2, r5]
   121cc:	add	r0, r0, #4
   121d0:	add	r5, r5, #1
   121d4:	add	r3, r1, r3, lsl #1
   121d8:	ldrb	r3, [r3, #1]
   121dc:	tst	r3, #16
   121e0:	bne	121c8 <__assert_fail@plt+0xda4>
   121e4:	movw	r1, #29080	; 0x7198
   121e8:	cmp	r5, #2
   121ec:	movt	r1, #4
   121f0:	str	r5, [r1, #16]
   121f4:	bcc	12860 <__assert_fail@plt+0x143c>
   121f8:	cmp	r5, #128	; 0x80
   121fc:	bhi	12860 <__assert_fail@plt+0x143c>
   12200:	ands	r1, r5, #1
   12204:	bne	12860 <__assert_fail@plt+0x143c>
   12208:	movw	r1, #29080	; 0x7198
   1220c:	mov	r2, #0
   12210:	movt	r1, #4
   12214:	str	r0, [r1, #24]
   12218:	str	r2, [r1, #28]
   1221c:	b	122e0 <__assert_fail@plt+0xebc>
   12220:	add	r5, r5, sl
   12224:	mov	r0, #0
   12228:	mov	r1, r7
   1222c:	ldrb	sl, [r6, r5]
   12230:	strb	r0, [r6, r5]
   12234:	mov	r0, r9
   12238:	bl	1116c <strcmp@plt>
   1223c:	cmp	r0, #0
   12240:	bne	12860 <__assert_fail@plt+0x143c>
   12244:	cmp	sl, #40	; 0x28
   12248:	movw	r7, #29080	; 0x7198
   1224c:	moveq	r0, #40	; 0x28
   12250:	movt	r7, #4
   12254:	strbeq	r0, [r6, r5]
   12258:	movw	r0, #14780	; 0x39bc
   1225c:	addne	r5, r5, #1
   12260:	cmp	sl, #45	; 0x2d
   12264:	movt	r0, #3
   12268:	ldr	r0, [r0, r4, lsl #2]
   1226c:	asr	r1, r0, #31
   12270:	strd	r0, [r7, #24]
   12274:	bne	12448 <__assert_fail@plt+0x1024>
   12278:	mov	r0, #0
   1227c:	sub	r1, fp, #44	; 0x2c
   12280:	mov	r2, #0
   12284:	sub	r3, fp, #40	; 0x28
   12288:	str	r0, [sp]
   1228c:	add	r0, r6, r5
   12290:	bl	31154 <__assert_fail@plt+0x1fd30>
   12294:	ldr	r2, [fp, #-40]	; 0xffffffd8
   12298:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1229c:	subs	r1, r2, #1
   122a0:	sbc	r4, r3, #0
   122a4:	tst	r2, #7
   122a8:	cmpeq	r0, #0
   122ac:	bne	12860 <__assert_fail@plt+0x143c>
   122b0:	ldr	r0, [r7, #24]
   122b4:	ldr	r5, [r7, #28]
   122b8:	subs	r0, r1, r0
   122bc:	sbcs	r0, r4, r5
   122c0:	bcs	12860 <__assert_fail@plt+0x143c>
   122c4:	lsr	r0, r2, #2
   122c8:	strd	r2, [r7, #24]
   122cc:	orr	r1, r0, r3, lsl #30
   122d0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   122d4:	sub	r5, r0, r6
   122d8:	b	1244c <__assert_fail@plt+0x1028>
   122dc:	ldr	r5, [r0, #16]
   122e0:	add	r7, r5, sl
   122e4:	ldrb	r0, [r6, r7]
   122e8:	cmp	r0, #32
   122ec:	cmpne	r0, #9
   122f0:	bne	12860 <__assert_fail@plt+0x143c>
   122f4:	mov	r0, #0
   122f8:	cmp	r5, #0
   122fc:	strb	r0, [r6, r7]
   12300:	mov	r0, r9
   12304:	beq	12338 <__assert_fail@plt+0xf14>
   12308:	bl	112c8 <__ctype_b_loc@plt>
   1230c:	ldr	r1, [r0]
   12310:	mov	r0, #0
   12314:	ldrb	r2, [r9, r0]
   12318:	add	r2, r1, r2, lsl #1
   1231c:	ldrb	r2, [r2, #1]
   12320:	tst	r2, #16
   12324:	beq	12860 <__assert_fail@plt+0x143c>
   12328:	add	r0, r0, #1
   1232c:	cmp	r0, r5
   12330:	bcc	12314 <__assert_fail@plt+0xef0>
   12334:	add	r0, r9, r0
   12338:	ldrb	r0, [r0]
   1233c:	cmp	r0, #0
   12340:	bne	12860 <__assert_fail@plt+0x143c>
   12344:	ldr	r2, [sp, #112]	; 0x70
   12348:	add	r0, r7, #1
   1234c:	sub	r1, r2, r0
   12350:	cmp	r1, #1
   12354:	beq	1253c <__assert_fail@plt+0x1118>
   12358:	ldrb	r1, [r6, r0]
   1235c:	cmp	r1, #32
   12360:	cmpne	r1, #42	; 0x2a
   12364:	bne	1253c <__assert_fail@plt+0x1118>
   12368:	movw	r1, #28952	; 0x7118
   1236c:	movt	r1, #4
   12370:	ldr	r1, [r1, #4]
   12374:	cmp	r1, #1
   12378:	beq	12390 <__assert_fail@plt+0xf6c>
   1237c:	movw	r0, #28952	; 0x7118
   12380:	mov	r1, #0
   12384:	movt	r0, #4
   12388:	str	r1, [r0, #4]
   1238c:	add	r0, r7, #2
   12390:	ldr	r1, [sp, #100]	; 0x64
   12394:	add	ip, r6, r0
   12398:	cmp	r1, #0
   1239c:	beq	126e8 <__assert_fail@plt+0x12c4>
   123a0:	subs	r1, r2, r0
   123a4:	mov	r0, ip
   123a8:	beq	12428 <__assert_fail@plt+0x1004>
   123ac:	sub	r2, r1, #1
   123b0:	mov	r3, #0
   123b4:	mov	r0, ip
   123b8:	ldrb	r7, [ip, r3]
   123bc:	cmp	r7, #92	; 0x5c
   123c0:	beq	123d0 <__assert_fail@plt+0xfac>
   123c4:	cmp	r7, #0
   123c8:	bne	12400 <__assert_fail@plt+0xfdc>
   123cc:	b	12860 <__assert_fail@plt+0x143c>
   123d0:	cmp	r3, r2
   123d4:	beq	12860 <__assert_fail@plt+0x143c>
   123d8:	add	r3, r3, #1
   123dc:	ldrb	r5, [ip, r3]
   123e0:	cmp	r5, #92	; 0x5c
   123e4:	beq	12414 <__assert_fail@plt+0xff0>
   123e8:	mov	r7, #10
   123ec:	cmp	r5, #110	; 0x6e
   123f0:	beq	12400 <__assert_fail@plt+0xfdc>
   123f4:	cmp	r5, #114	; 0x72
   123f8:	bne	12860 <__assert_fail@plt+0x143c>
   123fc:	mov	r7, #13
   12400:	add	r3, r3, #1
   12404:	strb	r7, [r0], #1
   12408:	cmp	r3, r1
   1240c:	bcc	123b8 <__assert_fail@plt+0xf94>
   12410:	b	12428 <__assert_fail@plt+0x1004>
   12414:	mov	r7, #92	; 0x5c
   12418:	add	r3, r3, #1
   1241c:	strb	r7, [r0], #1
   12420:	cmp	r3, r1
   12424:	bcc	123b8 <__assert_fail@plt+0xf94>
   12428:	ldr	r1, [sp, #112]	; 0x70
   1242c:	add	r1, r6, r1
   12430:	cmp	r0, r1
   12434:	movcc	r1, #0
   12438:	strbcc	r1, [r0]
   1243c:	cmp	ip, #0
   12440:	bne	126e8 <__assert_fail@plt+0x12c4>
   12444:	b	12860 <__assert_fail@plt+0x143c>
   12448:	asr	r1, r0, #2
   1244c:	str	r1, [r7, #16]
   12450:	str	r1, [sp, #36]	; 0x24
   12454:	ldrb	r0, [r6, r5]
   12458:	sub	r0, r0, #32
   1245c:	clz	r0, r0
   12460:	lsr	r1, r0, #5
   12464:	add	r0, r5, r1
   12468:	ldrb	r2, [r6, r0]
   1246c:	cmp	r2, #40	; 0x28
   12470:	bne	12860 <__assert_fail@plt+0x143c>
   12474:	ldr	r2, [sp, #112]	; 0x70
   12478:	add	r0, r0, #1
   1247c:	subs	r2, r2, r0
   12480:	beq	12860 <__assert_fail@plt+0x143c>
   12484:	ldr	r3, [sp, #96]	; 0x60
   12488:	ldr	r7, [sp, #92]	; 0x5c
   1248c:	add	r0, r6, r0
   12490:	str	r0, [sp, #32]
   12494:	add	r2, r3, r7
   12498:	sub	r0, r6, r2
   1249c:	sub	r2, r8, r2
   124a0:	add	r2, r6, r2
   124a4:	add	r6, r2, #2
   124a8:	add	r4, r2, #1
   124ac:	add	r2, r5, r3
   124b0:	add	r2, r2, r7
   124b4:	add	r1, r2, r1
   124b8:	add	r3, r1, #2
   124bc:	add	r2, r1, #3
   124c0:	add	lr, r1, #1
   124c4:	mov	ip, lr
   124c8:	mov	r5, r2
   124cc:	mov	r1, r3
   124d0:	mov	r7, r0
   124d4:	mov	r9, r4
   124d8:	mov	sl, r6
   124dc:	cmp	r8, r3
   124e0:	beq	12578 <__assert_fail@plt+0x1154>
   124e4:	add	r0, r7, r8
   124e8:	sub	r4, r9, #1
   124ec:	add	r3, r1, #1
   124f0:	add	r2, r5, #1
   124f4:	add	lr, ip, #1
   124f8:	ldrb	r0, [r0, #-1]
   124fc:	str	r0, [sp, #112]	; 0x70
   12500:	sub	r0, sl, #1
   12504:	ldr	r6, [sp, #112]	; 0x70
   12508:	str	r0, [sp, #96]	; 0x60
   1250c:	sub	r0, r7, #1
   12510:	cmp	r6, #41	; 0x29
   12514:	ldr	r6, [sp, #96]	; 0x60
   12518:	bne	124c4 <__assert_fail@plt+0x10a0>
   1251c:	str	ip, [sp, #112]	; 0x70
   12520:	ldr	ip, [sp, #32]
   12524:	add	r6, r0, r8
   12528:	mov	r0, #0
   1252c:	ldr	r2, [sp, #100]	; 0x64
   12530:	cmp	r2, #0
   12534:	bne	125a0 <__assert_fail@plt+0x117c>
   12538:	b	12638 <__assert_fail@plt+0x1214>
   1253c:	movw	r1, #28952	; 0x7118
   12540:	movt	r1, #4
   12544:	ldr	r1, [r1, #4]
   12548:	cmp	r1, #0
   1254c:	beq	12860 <__assert_fail@plt+0x143c>
   12550:	movw	r1, #28952	; 0x7118
   12554:	mov	r2, #1
   12558:	movt	r1, #4
   1255c:	str	r2, [r1, #4]
   12560:	ldr	r2, [sp, #112]	; 0x70
   12564:	ldr	r1, [sp, #100]	; 0x64
   12568:	add	ip, r6, r0
   1256c:	cmp	r1, #0
   12570:	bne	123a0 <__assert_fail@plt+0xf7c>
   12574:	b	126e8 <__assert_fail@plt+0x12c4>
   12578:	str	ip, [sp, #112]	; 0x70
   1257c:	ldr	ip, [sp, #32]
   12580:	mov	r0, #1
   12584:	ldrb	r2, [ip]
   12588:	mov	r6, ip
   1258c:	cmp	r2, #41	; 0x29
   12590:	bne	12860 <__assert_fail@plt+0x143c>
   12594:	ldr	r2, [sp, #100]	; 0x64
   12598:	cmp	r2, #0
   1259c:	beq	12638 <__assert_fail@plt+0x1214>
   125a0:	cmp	r0, #0
   125a4:	mov	r0, ip
   125a8:	bne	1262c <__assert_fail@plt+0x1208>
   125ac:	sub	r1, r8, r1
   125b0:	mov	r3, #0
   125b4:	mov	r0, ip
   125b8:	ldrb	r4, [ip, r3]
   125bc:	cmp	r4, #92	; 0x5c
   125c0:	beq	125d0 <__assert_fail@plt+0x11ac>
   125c4:	cmp	r4, #0
   125c8:	bne	12604 <__assert_fail@plt+0x11e0>
   125cc:	b	12860 <__assert_fail@plt+0x143c>
   125d0:	sub	r2, r8, r3
   125d4:	cmp	r2, r5
   125d8:	beq	12860 <__assert_fail@plt+0x143c>
   125dc:	add	r3, r3, #1
   125e0:	ldrb	r2, [ip, r3]
   125e4:	cmp	r2, #92	; 0x5c
   125e8:	beq	12618 <__assert_fail@plt+0x11f4>
   125ec:	mov	r4, #10
   125f0:	cmp	r2, #110	; 0x6e
   125f4:	beq	12604 <__assert_fail@plt+0x11e0>
   125f8:	cmp	r2, #114	; 0x72
   125fc:	bne	12860 <__assert_fail@plt+0x143c>
   12600:	mov	r4, #13
   12604:	add	r3, r3, #1
   12608:	strb	r4, [r0], #1
   1260c:	cmp	r3, r1
   12610:	bcc	125b8 <__assert_fail@plt+0x1194>
   12614:	b	1262c <__assert_fail@plt+0x1208>
   12618:	mov	r4, #92	; 0x5c
   1261c:	add	r3, r3, #1
   12620:	strb	r4, [r0], #1
   12624:	cmp	r3, r1
   12628:	bcc	125b8 <__assert_fail@plt+0x1194>
   1262c:	cmp	r0, r6
   12630:	movcc	r1, #0
   12634:	strbcc	r1, [r0]
   12638:	ldr	r0, [sp, #112]	; 0x70
   1263c:	mov	r1, #0
   12640:	strb	r1, [r6]
   12644:	sub	r0, r8, r0
   12648:	ldrb	r1, [r7, r8]
   1264c:	cmp	r1, #9
   12650:	cmpne	r1, #32
   12654:	bne	12678 <__assert_fail@plt+0x1254>
   12658:	add	sl, sl, #1
   1265c:	add	r9, r9, #1
   12660:	add	r8, r8, #1
   12664:	add	r0, r0, #1
   12668:	ldrb	r1, [r7, r8]
   1266c:	cmp	r1, #9
   12670:	cmpne	r1, #32
   12674:	beq	12658 <__assert_fail@plt+0x1234>
   12678:	cmp	r1, #61	; 0x3d
   1267c:	beq	1268c <__assert_fail@plt+0x1268>
   12680:	b	12860 <__assert_fail@plt+0x143c>
   12684:	add	sl, sl, #1
   12688:	add	r9, r9, #1
   1268c:	ldrb	r5, [r9]
   12690:	cmp	r5, #32
   12694:	cmpne	r5, #9
   12698:	beq	12684 <__assert_fail@plt+0x1260>
   1269c:	ldr	r0, [sp, #36]	; 0x24
   126a0:	cmp	r0, #0
   126a4:	beq	126e0 <__assert_fail@plt+0x12bc>
   126a8:	bl	112c8 <__ctype_b_loc@plt>
   126ac:	ldr	ip, [sp, #32]
   126b0:	ldr	r0, [r0]
   126b4:	mov	r1, #0
   126b8:	uxtb	r2, r5
   126bc:	add	r2, r0, r2, lsl #1
   126c0:	ldrb	r2, [r2, #1]
   126c4:	tst	r2, #16
   126c8:	beq	12860 <__assert_fail@plt+0x143c>
   126cc:	ldr	r2, [sp, #36]	; 0x24
   126d0:	ldrb	r5, [sl], #1
   126d4:	add	r1, r1, #1
   126d8:	cmp	r1, r2
   126dc:	bcc	126b8 <__assert_fail@plt+0x1294>
   126e0:	cmp	r5, #0
   126e4:	bne	12860 <__assert_fail@plt+0x143c>
   126e8:	ldr	r0, [sp, #68]	; 0x44
   126ec:	mov	r5, ip
   126f0:	cmp	r0, #0
   126f4:	bne	12714 <__assert_fail@plt+0x12f0>
   126f8:	movw	r1, #23858	; 0x5d32
   126fc:	mov	r0, ip
   12700:	movt	r1, #3
   12704:	bl	1116c <strcmp@plt>
   12708:	mov	ip, r5
   1270c:	cmp	r0, #0
   12710:	beq	12860 <__assert_fail@plt+0x143c>
   12714:	movw	r0, #29080	; 0x7198
   12718:	mov	r8, #0
   1271c:	movt	r0, #4
   12720:	ldrb	r0, [r0, #1]
   12724:	cmp	r0, #0
   12728:	bne	12748 <__assert_fail@plt+0x1324>
   1272c:	mov	r0, ip
   12730:	mov	r1, #10
   12734:	bl	112f8 <strchr@plt>
   12738:	mov	r8, r0
   1273c:	cmp	r0, #0
   12740:	mov	ip, r5
   12744:	movwne	r8, #1
   12748:	ldr	r1, [sp, #24]
   1274c:	mov	r0, ip
   12750:	sub	r2, fp, #44	; 0x2c
   12754:	sub	r3, fp, #40	; 0x28
   12758:	bl	1335c <__assert_fail@plt+0x1f38>
   1275c:	cmp	r0, #0
   12760:	ldr	r0, [sp, #56]	; 0x38
   12764:	ldr	r1, [sp, #52]	; 0x34
   12768:	ldr	r2, [sp, #64]	; 0x40
   1276c:	beq	12924 <__assert_fail@plt+0x1500>
   12770:	ldrb	r0, [fp, #-44]	; 0xffffffd4
   12774:	sub	sl, fp, #128	; 0x80
   12778:	cmp	r0, #0
   1277c:	movwne	r0, #29080	; 0x7198
   12780:	movtne	r0, #4
   12784:	ldrbne	r0, [r0, #4]
   12788:	cmpne	r0, #0
   1278c:	bne	12a84 <__assert_fail@plt+0x1660>
   12790:	movw	r0, #29080	; 0x7198
   12794:	ldr	r6, [sp, #48]	; 0x30
   12798:	movw	r4, #14828	; 0x39ec
   1279c:	mov	r7, #0
   127a0:	mov	ip, r5
   127a4:	movt	r0, #4
   127a8:	movt	r4, #3
   127ac:	ldr	r0, [r0, #16]
   127b0:	lsr	sl, r0, #1
   127b4:	cmp	r7, r0, lsr #1
   127b8:	beq	1280c <__assert_fail@plt+0x13e8>
   127bc:	bl	112a4 <__ctype_tolower_loc@plt>
   127c0:	ldr	r0, [r0]
   127c4:	mov	ip, r5
   127c8:	mov	r7, #0
   127cc:	ldr	r1, [sp, #28]
   127d0:	ldrb	r3, [r9, r7, lsl #1]
   127d4:	ldrb	r1, [r1, r7]
   127d8:	ldr	r3, [r0, r3, lsl #2]
   127dc:	ldrb	r2, [r4, r1, lsr #4]
   127e0:	cmp	r3, r2
   127e4:	addeq	r2, r9, r7, lsl #1
   127e8:	andeq	r1, r1, #15
   127ec:	ldrbeq	r2, [r2, #1]
   127f0:	ldrbeq	r1, [r4, r1]
   127f4:	ldreq	r2, [r0, r2, lsl #2]
   127f8:	cmpeq	r2, r1
   127fc:	bne	1280c <__assert_fail@plt+0x13e8>
   12800:	add	r7, r7, #1
   12804:	cmp	r7, sl
   12808:	bcc	127cc <__assert_fail@plt+0x13a8>
   1280c:	movw	r9, #29080	; 0x7198
   12810:	ldr	r1, [sp, #64]	; 0x40
   12814:	adds	r4, r6, #1
   12818:	mov	r0, r6
   1281c:	movt	r9, #4
   12820:	ldrb	r2, [r9, #1]
   12824:	adc	r3, r1, #0
   12828:	cmp	r7, sl
   1282c:	movne	r0, r4
   12830:	movne	r1, r3
   12834:	cmp	r2, #0
   12838:	beq	12a90 <__assert_fail@plt+0x166c>
   1283c:	ldr	r3, [sp, #44]	; 0x2c
   12840:	sub	r2, r7, sl
   12844:	str	r0, [sp, #48]	; 0x30
   12848:	str	r1, [sp, #64]	; 0x40
   1284c:	clz	r2, r2
   12850:	lsr	r2, r2, #5
   12854:	orr	r3, r3, r2
   12858:	str	r3, [sp, #44]	; 0x2c
   1285c:	b	12aac <__assert_fail@plt+0x1688>
   12860:	ldr	r0, [sp, #124]	; 0x7c
   12864:	movw	r9, #29080	; 0x7198
   12868:	ldr	r5, [sp, #140]	; 0x8c
   1286c:	ldr	r4, [sp, #136]	; 0x88
   12870:	movt	r9, #4
   12874:	adds	r0, r0, #1
   12878:	str	r0, [sp, #124]	; 0x7c
   1287c:	ldr	r0, [sp, #132]	; 0x84
   12880:	adc	r0, r0, #0
   12884:	str	r0, [sp, #132]	; 0x84
   12888:	ldrb	r0, [r9, #2]
   1288c:	cmp	r0, #1
   12890:	bne	128f4 <__assert_fail@plt+0x14d0>
   12894:	movw	r1, #13790	; 0x35de
   12898:	mov	r0, #0
   1289c:	mov	r2, #5
   128a0:	movt	r1, #3
   128a4:	bl	111f0 <dcgettext@plt>
   128a8:	ldr	r2, [sp, #84]	; 0x54
   128ac:	mov	r6, r0
   128b0:	mov	r0, #0
   128b4:	mov	r1, #3
   128b8:	bl	30124 <__assert_fail@plt+0x1ed00>
   128bc:	mov	r3, r0
   128c0:	movw	r0, #28952	; 0x7118
   128c4:	movw	r1, #14588	; 0x38fc
   128c8:	mov	r2, r6
   128cc:	str	r4, [sp, #4]
   128d0:	str	r5, [sp]
   128d4:	movt	r0, #4
   128d8:	movt	r1, #3
   128dc:	ldr	r0, [r0]
   128e0:	ldr	r0, [r1, r0, lsl #2]
   128e4:	mov	r1, #0
   128e8:	str	r0, [sp, #8]
   128ec:	mov	r0, #0
   128f0:	bl	11268 <error@plt>
   128f4:	ldr	r9, [sp, #116]	; 0x74
   128f8:	ldr	r0, [sp, #120]	; 0x78
   128fc:	ldr	r7, [sp, #132]	; 0x84
   12900:	ldr	r6, [sp, #128]	; 0x80
   12904:	sub	sl, fp, #128	; 0x80
   12908:	adds	r9, r9, #1
   1290c:	adc	r0, r0, #0
   12910:	str	r0, [sp, #120]	; 0x78
   12914:	ldrb	r0, [r6]
   12918:	tst	r0, #48	; 0x30
   1291c:	beq	11ed4 <__assert_fail@plt+0xab0>
   12920:	b	12d20 <__assert_fail@plt+0x18fc>
   12924:	movw	r9, #29080	; 0x7198
   12928:	adds	r0, r0, #1
   1292c:	sub	sl, fp, #128	; 0x80
   12930:	str	r2, [sp, #64]	; 0x40
   12934:	movt	r9, #4
   12938:	str	r0, [sp, #56]	; 0x38
   1293c:	adc	r1, r1, #0
   12940:	ldrb	r0, [r9, #1]
   12944:	ldr	r9, [sp, #116]	; 0x74
   12948:	str	r1, [sp, #52]	; 0x34
   1294c:	cmp	r0, #0
   12950:	bne	12ab4 <__assert_fail@plt+0x1690>
   12954:	movw	r0, #29068	; 0x718c
   12958:	ldr	r7, [sp, #132]	; 0x84
   1295c:	cmp	r8, #0
   12960:	movt	r0, #4
   12964:	ldr	r1, [r0]
   12968:	ldr	r0, [sp, #124]	; 0x7c
   1296c:	str	r0, [sp, #124]	; 0x7c
   12970:	beq	12ac8 <__assert_fail@plt+0x16a4>
   12974:	ldr	r0, [r1, #20]
   12978:	ldr	r2, [r1, #24]
   1297c:	cmp	r0, r2
   12980:	bcs	12cf4 <__assert_fail@plt+0x18d0>
   12984:	add	r2, r0, #1
   12988:	mov	r8, r5
   1298c:	str	r2, [r1, #20]
   12990:	mov	r1, #92	; 0x5c
   12994:	strb	r1, [r0]
   12998:	ldr	r6, [sp, #128]	; 0x80
   1299c:	ldr	r5, [sp, #140]	; 0x8c
   129a0:	ldr	r4, [sp, #136]	; 0x88
   129a4:	ldrb	r1, [r8]
   129a8:	cmp	r1, #12
   129ac:	bgt	129c8 <__assert_fail@plt+0x15a4>
   129b0:	b	12a08 <__assert_fail@plt+0x15e4>
   129b4:	bl	11148 <fputs_unlocked@plt>
   129b8:	add	r8, r8, #1
   129bc:	ldrb	r1, [r8]
   129c0:	cmp	r1, #12
   129c4:	ble	12a08 <__assert_fail@plt+0x15e4>
   129c8:	cmp	r1, #13
   129cc:	beq	129f0 <__assert_fail@plt+0x15cc>
   129d0:	cmp	r1, #92	; 0x5c
   129d4:	bne	12a30 <__assert_fail@plt+0x160c>
   129d8:	movw	r0, #29068	; 0x718c
   129dc:	movt	r0, #4
   129e0:	ldr	r1, [r0]
   129e4:	movw	r0, #14231	; 0x3797
   129e8:	movt	r0, #3
   129ec:	b	129b4 <__assert_fail@plt+0x1590>
   129f0:	movw	r0, #29068	; 0x718c
   129f4:	movt	r0, #4
   129f8:	ldr	r1, [r0]
   129fc:	movw	r0, #14228	; 0x3794
   12a00:	movt	r0, #3
   12a04:	b	129b4 <__assert_fail@plt+0x1590>
   12a08:	cmp	r1, #10
   12a0c:	bne	12a28 <__assert_fail@plt+0x1604>
   12a10:	movw	r0, #29068	; 0x718c
   12a14:	movt	r0, #4
   12a18:	ldr	r1, [r0]
   12a1c:	movw	r0, #14225	; 0x3791
   12a20:	movt	r0, #3
   12a24:	b	129b4 <__assert_fail@plt+0x1590>
   12a28:	cmp	r1, #0
   12a2c:	beq	12adc <__assert_fail@plt+0x16b8>
   12a30:	movw	r0, #29068	; 0x718c
   12a34:	movt	r0, #4
   12a38:	ldr	r0, [r0]
   12a3c:	ldr	r2, [r0, #20]
   12a40:	ldr	r3, [r0, #24]
   12a44:	cmp	r2, r3
   12a48:	bcs	12a6c <__assert_fail@plt+0x1648>
   12a4c:	add	r3, r2, #1
   12a50:	add	r8, r8, #1
   12a54:	str	r3, [r0, #20]
   12a58:	strb	r1, [r2]
   12a5c:	ldrb	r1, [r8]
   12a60:	cmp	r1, #12
   12a64:	bgt	129c8 <__assert_fail@plt+0x15a4>
   12a68:	b	12a08 <__assert_fail@plt+0x15e4>
   12a6c:	bl	11388 <__overflow@plt>
   12a70:	add	r8, r8, #1
   12a74:	ldrb	r1, [r8]
   12a78:	cmp	r1, #12
   12a7c:	bgt	129c8 <__assert_fail@plt+0x15a4>
   12a80:	b	12a08 <__assert_fail@plt+0x15e4>
   12a84:	ldr	r9, [sp, #116]	; 0x74
   12a88:	str	r2, [sp, #64]	; 0x40
   12a8c:	b	12ab4 <__assert_fail@plt+0x1690>
   12a90:	cmp	r7, sl
   12a94:	bne	12b08 <__assert_fail@plt+0x16e4>
   12a98:	ldrb	r0, [r9, #3]
   12a9c:	cmp	r0, #0
   12aa0:	beq	12b08 <__assert_fail@plt+0x16e4>
   12aa4:	mov	r0, #1
   12aa8:	str	r0, [sp, #44]	; 0x2c
   12aac:	ldr	r9, [sp, #116]	; 0x74
   12ab0:	sub	sl, fp, #128	; 0x80
   12ab4:	ldr	r7, [sp, #132]	; 0x84
   12ab8:	ldr	r6, [sp, #128]	; 0x80
   12abc:	ldr	r5, [sp, #140]	; 0x8c
   12ac0:	ldr	r4, [sp, #136]	; 0x88
   12ac4:	b	12cdc <__assert_fail@plt+0x18b8>
   12ac8:	mov	r0, r5
   12acc:	bl	11148 <fputs_unlocked@plt>
   12ad0:	ldr	r6, [sp, #128]	; 0x80
   12ad4:	ldr	r5, [sp, #140]	; 0x8c
   12ad8:	ldr	r4, [sp, #136]	; 0x88
   12adc:	movw	r1, #13838	; 0x360e
   12ae0:	mov	r0, #0
   12ae4:	mov	r2, #5
   12ae8:	movt	r1, #3
   12aec:	bl	111f0 <dcgettext@plt>
   12af0:	movw	r1, #24665	; 0x6059
   12af4:	mov	r2, r0
   12af8:	mov	r0, #1
   12afc:	movt	r1, #3
   12b00:	bl	11340 <__printf_chk@plt>
   12b04:	b	12cdc <__assert_fail@plt+0x18b8>
   12b08:	movw	r0, #29068	; 0x718c
   12b0c:	cmp	r8, #0
   12b10:	str	r3, [sp, #112]	; 0x70
   12b14:	str	r4, [sp, #100]	; 0x64
   12b18:	movt	r0, #4
   12b1c:	ldr	r1, [r0]
   12b20:	beq	12c2c <__assert_fail@plt+0x1808>
   12b24:	ldr	r0, [r1, #20]
   12b28:	ldr	r2, [r1, #24]
   12b2c:	cmp	r0, r2
   12b30:	bcs	12d08 <__assert_fail@plt+0x18e4>
   12b34:	add	r2, r0, #1
   12b38:	str	r2, [r1, #20]
   12b3c:	mov	r1, #92	; 0x5c
   12b40:	strb	r1, [r0]
   12b44:	ldr	r6, [sp, #128]	; 0x80
   12b48:	ldr	r5, [sp, #140]	; 0x8c
   12b4c:	ldr	r4, [sp, #136]	; 0x88
   12b50:	ldrb	r1, [ip]
   12b54:	cmp	r1, #12
   12b58:	bgt	12b74 <__assert_fail@plt+0x1750>
   12b5c:	b	12bb4 <__assert_fail@plt+0x1790>
   12b60:	mov	ip, r8
   12b64:	add	ip, r8, #1
   12b68:	ldrb	r1, [ip]
   12b6c:	cmp	r1, #12
   12b70:	ble	12bb4 <__assert_fail@plt+0x1790>
   12b74:	cmp	r1, #13
   12b78:	beq	12b9c <__assert_fail@plt+0x1778>
   12b7c:	cmp	r1, #92	; 0x5c
   12b80:	bne	12be4 <__assert_fail@plt+0x17c0>
   12b84:	movw	r0, #29068	; 0x718c
   12b88:	movt	r0, #4
   12b8c:	ldr	r1, [r0]
   12b90:	movw	r0, #14231	; 0x3797
   12b94:	movt	r0, #3
   12b98:	b	12bd0 <__assert_fail@plt+0x17ac>
   12b9c:	movw	r0, #29068	; 0x718c
   12ba0:	movt	r0, #4
   12ba4:	ldr	r1, [r0]
   12ba8:	movw	r0, #14228	; 0x3794
   12bac:	movt	r0, #3
   12bb0:	b	12bd0 <__assert_fail@plt+0x17ac>
   12bb4:	cmp	r1, #10
   12bb8:	bne	12bdc <__assert_fail@plt+0x17b8>
   12bbc:	movw	r0, #29068	; 0x718c
   12bc0:	movt	r0, #4
   12bc4:	ldr	r1, [r0]
   12bc8:	movw	r0, #14225	; 0x3791
   12bcc:	movt	r0, #3
   12bd0:	mov	r8, ip
   12bd4:	bl	11148 <fputs_unlocked@plt>
   12bd8:	b	12b60 <__assert_fail@plt+0x173c>
   12bdc:	cmp	r1, #0
   12be0:	beq	12c40 <__assert_fail@plt+0x181c>
   12be4:	movw	r0, #29068	; 0x718c
   12be8:	movt	r0, #4
   12bec:	ldr	r0, [r0]
   12bf0:	ldr	r2, [r0, #20]
   12bf4:	ldr	r3, [r0, #24]
   12bf8:	cmp	r2, r3
   12bfc:	bcs	12c20 <__assert_fail@plt+0x17fc>
   12c00:	add	r3, r2, #1
   12c04:	add	ip, ip, #1
   12c08:	str	r3, [r0, #20]
   12c0c:	strb	r1, [r2]
   12c10:	ldrb	r1, [ip]
   12c14:	cmp	r1, #12
   12c18:	bgt	12b74 <__assert_fail@plt+0x1750>
   12c1c:	b	12bb4 <__assert_fail@plt+0x1790>
   12c20:	mov	r8, ip
   12c24:	bl	11388 <__overflow@plt>
   12c28:	b	12b60 <__assert_fail@plt+0x173c>
   12c2c:	mov	r0, ip
   12c30:	bl	11148 <fputs_unlocked@plt>
   12c34:	ldr	r6, [sp, #128]	; 0x80
   12c38:	ldr	r5, [sp, #140]	; 0x8c
   12c3c:	ldr	r4, [sp, #136]	; 0x88
   12c40:	cmp	r7, sl
   12c44:	beq	12c8c <__assert_fail@plt+0x1868>
   12c48:	movw	r1, #13858	; 0x3622
   12c4c:	mov	r0, #0
   12c50:	mov	r2, #5
   12c54:	movt	r1, #3
   12c58:	bl	111f0 <dcgettext@plt>
   12c5c:	movw	r1, #24665	; 0x6059
   12c60:	mov	r2, r0
   12c64:	mov	r0, #1
   12c68:	movt	r1, #3
   12c6c:	bl	11340 <__printf_chk@plt>
   12c70:	ldr	r0, [sp, #100]	; 0x64
   12c74:	ldr	r9, [sp, #116]	; 0x74
   12c78:	sub	sl, fp, #128	; 0x80
   12c7c:	str	r0, [sp, #48]	; 0x30
   12c80:	ldr	r0, [sp, #112]	; 0x70
   12c84:	str	r0, [sp, #64]	; 0x40
   12c88:	b	12cd8 <__assert_fail@plt+0x18b4>
   12c8c:	ldrb	r0, [r9, #3]
   12c90:	ldr	r9, [sp, #116]	; 0x74
   12c94:	mov	r1, #1
   12c98:	str	r1, [sp, #44]	; 0x2c
   12c9c:	cmp	r0, #0
   12ca0:	bne	12cd4 <__assert_fail@plt+0x18b0>
   12ca4:	movw	r1, #13865	; 0x3629
   12ca8:	mov	r0, #0
   12cac:	mov	r2, #5
   12cb0:	movt	r1, #3
   12cb4:	bl	111f0 <dcgettext@plt>
   12cb8:	movw	r1, #24665	; 0x6059
   12cbc:	mov	r2, r0
   12cc0:	mov	r0, #1
   12cc4:	str	r0, [sp, #44]	; 0x2c
   12cc8:	mov	r0, #1
   12ccc:	movt	r1, #3
   12cd0:	bl	11340 <__printf_chk@plt>
   12cd4:	sub	sl, fp, #128	; 0x80
   12cd8:	ldr	r7, [sp, #132]	; 0x84
   12cdc:	mov	r0, #1
   12ce0:	str	r0, [sp, #60]	; 0x3c
   12ce4:	ldrb	r0, [r6]
   12ce8:	tst	r0, #48	; 0x30
   12cec:	beq	11ed4 <__assert_fail@plt+0xab0>
   12cf0:	b	12d20 <__assert_fail@plt+0x18fc>
   12cf4:	mov	r0, r1
   12cf8:	mov	r1, #92	; 0x5c
   12cfc:	bl	11388 <__overflow@plt>
   12d00:	mov	r8, r5
   12d04:	b	12998 <__assert_fail@plt+0x1574>
   12d08:	mov	r0, r1
   12d0c:	mov	r1, #92	; 0x5c
   12d10:	bl	11388 <__overflow@plt>
   12d14:	mov	ip, r5
   12d18:	b	12b44 <__assert_fail@plt+0x1720>
   12d1c:	ldr	r6, [sp, #128]	; 0x80
   12d20:	ldr	r0, [fp, #-124]	; 0xffffff84
   12d24:	mov	r8, r7
   12d28:	ldr	r7, [sp, #124]	; 0x7c
   12d2c:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   12d30:	ldr	r0, [r6]
   12d34:	mov	r4, #0
   12d38:	ands	r5, r0, #32
   12d3c:	ldr	r0, [sp, #68]	; 0x44
   12d40:	mvneq	r4, #0
   12d44:	cmp	r0, #0
   12d48:	beq	12dc4 <__assert_fail@plt+0x19a0>
   12d4c:	mov	r0, r6
   12d50:	bl	2d5fc <__assert_fail@plt+0x1c1d8>
   12d54:	cmp	r5, #0
   12d58:	bne	130d8 <__assert_fail@plt+0x1cb4>
   12d5c:	cmp	r0, #0
   12d60:	mov	r5, r7
   12d64:	beq	12d70 <__assert_fail@plt+0x194c>
   12d68:	bl	11304 <__errno_location@plt>
   12d6c:	ldr	r4, [r0]
   12d70:	cmp	r4, #0
   12d74:	blt	12dd8 <__assert_fail@plt+0x19b4>
   12d78:	movw	r5, #23262	; 0x5ade
   12d7c:	movt	r5, #3
   12d80:	bne	12d9c <__assert_fail@plt+0x1978>
   12d84:	movw	r1, #13868	; 0x362c
   12d88:	mov	r0, #0
   12d8c:	mov	r2, #5
   12d90:	movt	r1, #3
   12d94:	bl	111f0 <dcgettext@plt>
   12d98:	mov	r5, r0
   12d9c:	ldr	r2, [sp, #84]	; 0x54
   12da0:	mov	r0, #0
   12da4:	mov	r1, #3
   12da8:	mov	r6, #0
   12dac:	bl	30124 <__assert_fail@plt+0x1ed00>
   12db0:	mov	r3, r0
   12db4:	mov	r0, #0
   12db8:	mov	r1, r4
   12dbc:	mov	r2, r5
   12dc0:	b	130a8 <__assert_fail@plt+0x1c84>
   12dc4:	mov	r0, r6
   12dc8:	bl	113c4 <clearerr_unlocked@plt>
   12dcc:	mov	r5, r7
   12dd0:	cmp	r4, #0
   12dd4:	bge	12d78 <__assert_fail@plt+0x1954>
   12dd8:	ldr	r0, [sp, #60]	; 0x3c
   12ddc:	tst	r0, #1
   12de0:	beq	1306c <__assert_fail@plt+0x1c48>
   12de4:	str	r9, [sp, #116]	; 0x74
   12de8:	movw	r9, #29080	; 0x7198
   12dec:	ldr	r2, [sp, #108]	; 0x6c
   12df0:	ldr	r3, [sp, #76]	; 0x4c
   12df4:	ldr	r6, [sp, #44]	; 0x2c
   12df8:	ldr	r4, [sp, #64]	; 0x40
   12dfc:	movt	r9, #4
   12e00:	ldrb	r0, [r9, #1]
   12e04:	cmp	r0, #0
   12e08:	bne	12fd8 <__assert_fail@plt+0x1bb4>
   12e0c:	mov	r7, r8
   12e10:	orrs	r0, r5, r8
   12e14:	beq	12e84 <__assert_fail@plt+0x1a60>
   12e18:	cmp	r7, #0
   12e1c:	mov	r3, r5
   12e20:	beq	12e48 <__assert_fail@plt+0x1a24>
   12e24:	movw	r4, #16960	; 0x4240
   12e28:	mov	r0, r5
   12e2c:	mov	r1, r7
   12e30:	mov	r3, #0
   12e34:	movt	r4, #15
   12e38:	mov	r2, r4
   12e3c:	bl	326e0 <__assert_fail@plt+0x212bc>
   12e40:	add	r3, r2, r4
   12e44:	ldr	r4, [sp, #64]	; 0x40
   12e48:	movw	r1, #13930	; 0x366a
   12e4c:	movw	r2, #13973	; 0x3695
   12e50:	mov	r0, #5
   12e54:	str	r0, [sp]
   12e58:	mov	r0, #0
   12e5c:	movt	r1, #3
   12e60:	movt	r2, #3
   12e64:	bl	11418 <dcngettext@plt>
   12e68:	mov	r2, r0
   12e6c:	mov	r0, #0
   12e70:	mov	r1, #0
   12e74:	stm	sp, {r5, r7}
   12e78:	bl	11268 <error@plt>
   12e7c:	ldr	r2, [sp, #108]	; 0x6c
   12e80:	ldr	r3, [sp, #76]	; 0x4c
   12e84:	ldr	r5, [sp, #56]	; 0x38
   12e88:	ldr	r8, [sp, #52]	; 0x34
   12e8c:	orrs	r0, r5, r8
   12e90:	beq	12f00 <__assert_fail@plt+0x1adc>
   12e94:	cmp	r8, #0
   12e98:	mov	r3, r5
   12e9c:	beq	12ec4 <__assert_fail@plt+0x1aa0>
   12ea0:	movw	r4, #16960	; 0x4240
   12ea4:	mov	r0, r5
   12ea8:	mov	r1, r8
   12eac:	mov	r3, #0
   12eb0:	movt	r4, #15
   12eb4:	mov	r2, r4
   12eb8:	bl	326e0 <__assert_fail@plt+0x212bc>
   12ebc:	add	r3, r2, r4
   12ec0:	ldr	r4, [sp, #64]	; 0x40
   12ec4:	movw	r1, #14018	; 0x36c2
   12ec8:	movw	r2, #14062	; 0x36ee
   12ecc:	mov	r0, #5
   12ed0:	str	r0, [sp]
   12ed4:	mov	r0, #0
   12ed8:	movt	r1, #3
   12edc:	movt	r2, #3
   12ee0:	bl	11418 <dcngettext@plt>
   12ee4:	mov	r2, r0
   12ee8:	mov	r0, #0
   12eec:	mov	r1, #0
   12ef0:	stm	sp, {r5, r8}
   12ef4:	bl	11268 <error@plt>
   12ef8:	ldr	r2, [sp, #108]	; 0x6c
   12efc:	ldr	r3, [sp, #76]	; 0x4c
   12f00:	ldr	r5, [sp, #48]	; 0x30
   12f04:	orrs	r0, r5, r4
   12f08:	beq	12f7c <__assert_fail@plt+0x1b58>
   12f0c:	cmp	r4, #0
   12f10:	mov	r3, r5
   12f14:	beq	12f3c <__assert_fail@plt+0x1b18>
   12f18:	mov	r1, r4
   12f1c:	movw	r4, #16960	; 0x4240
   12f20:	mov	r0, r5
   12f24:	mov	r3, #0
   12f28:	movt	r4, #15
   12f2c:	mov	r2, r4
   12f30:	bl	326e0 <__assert_fail@plt+0x212bc>
   12f34:	add	r3, r2, r4
   12f38:	ldr	r4, [sp, #64]	; 0x40
   12f3c:	movw	r1, #14107	; 0x371b
   12f40:	movw	r2, #14153	; 0x3749
   12f44:	mov	r0, #5
   12f48:	str	r0, [sp]
   12f4c:	mov	r0, #0
   12f50:	movt	r1, #3
   12f54:	movt	r2, #3
   12f58:	bl	11418 <dcngettext@plt>
   12f5c:	mov	r2, r0
   12f60:	mov	r0, #0
   12f64:	mov	r1, #0
   12f68:	str	r5, [sp]
   12f6c:	str	r4, [sp, #4]
   12f70:	bl	11268 <error@plt>
   12f74:	ldr	r2, [sp, #108]	; 0x6c
   12f78:	ldr	r3, [sp, #76]	; 0x4c
   12f7c:	ldrb	r0, [r9, #4]
   12f80:	mvn	r0, r0
   12f84:	orr	r0, r6, r0
   12f88:	tst	r0, #1
   12f8c:	bne	12fd8 <__assert_fail@plt+0x1bb4>
   12f90:	movw	r1, #14200	; 0x3778
   12f94:	mov	r0, #0
   12f98:	mov	r2, #5
   12f9c:	movt	r1, #3
   12fa0:	bl	111f0 <dcgettext@plt>
   12fa4:	ldr	r2, [sp, #84]	; 0x54
   12fa8:	mov	r4, r0
   12fac:	mov	r0, #0
   12fb0:	mov	r1, #3
   12fb4:	bl	30124 <__assert_fail@plt+0x1ed00>
   12fb8:	mov	r2, r4
   12fbc:	ldr	r4, [sp, #64]	; 0x40
   12fc0:	mov	r3, r0
   12fc4:	mov	r0, #0
   12fc8:	mov	r1, #0
   12fcc:	bl	11268 <error@plt>
   12fd0:	ldr	r3, [sp, #76]	; 0x4c
   12fd4:	ldr	r2, [sp, #108]	; 0x6c
   12fd8:	ldr	r0, [sp, #56]	; 0x38
   12fdc:	ldr	r1, [sp, #48]	; 0x30
   12fe0:	orr	r0, r0, r1
   12fe4:	ldr	r1, [sp, #52]	; 0x34
   12fe8:	orr	r1, r1, r4
   12fec:	orrs	r0, r0, r1
   12ff0:	mvn	r1, r6
   12ff4:	mov	r6, #0
   12ff8:	movwne	r0, #1
   12ffc:	orr	r0, r1, r0
   13000:	tst	r0, #1
   13004:	bne	130bc <__assert_fail@plt+0x1c98>
   13008:	ldr	r0, [sp, #120]	; 0x78
   1300c:	ldr	r1, [sp, #116]	; 0x74
   13010:	orr	r0, r1, r0
   13014:	ldrb	r1, [r9, #5]
   13018:	clz	r0, r0
   1301c:	lsr	r0, r0, #5
   13020:	eor	r1, r1, #1
   13024:	orr	r6, r0, r1
   13028:	b	130bc <__assert_fail@plt+0x1c98>
   1302c:	bl	11304 <__errno_location@plt>
   13030:	ldr	r4, [r0]
   13034:	mov	r0, #0
   13038:	mov	r1, #3
   1303c:	mov	r2, r5
   13040:	mov	r6, #0
   13044:	bl	30124 <__assert_fail@plt+0x1ed00>
   13048:	movw	r2, #23262	; 0x5ade
   1304c:	mov	r3, r0
   13050:	mov	r0, #0
   13054:	mov	r1, r4
   13058:	movt	r2, #3
   1305c:	bl	11268 <error@plt>
   13060:	ldr	r2, [sp, #108]	; 0x6c
   13064:	ldr	r3, [sp, #76]	; 0x4c
   13068:	b	130bc <__assert_fail@plt+0x1c98>
   1306c:	movw	r1, #13883	; 0x363b
   13070:	mov	r0, #0
   13074:	mov	r2, #5
   13078:	mov	r6, #0
   1307c:	movt	r1, #3
   13080:	bl	111f0 <dcgettext@plt>
   13084:	ldr	r2, [sp, #84]	; 0x54
   13088:	mov	r4, r0
   1308c:	mov	r0, #0
   13090:	mov	r1, #3
   13094:	bl	30124 <__assert_fail@plt+0x1ed00>
   13098:	mov	r3, r0
   1309c:	mov	r0, #0
   130a0:	mov	r1, #0
   130a4:	mov	r2, r4
   130a8:	bl	11268 <error@plt>
   130ac:	ldr	r2, [sp, #108]	; 0x6c
   130b0:	ldr	r3, [sp, #76]	; 0x4c
   130b4:	movw	r9, #29080	; 0x7198
   130b8:	movt	r9, #4
   130bc:	ldr	r1, [sp, #88]	; 0x58
   130c0:	and	r1, r1, r6
   130c4:	ldr	r0, [sp, #104]	; 0x68
   130c8:	add	r0, r0, #4
   130cc:	cmp	r0, r3
   130d0:	bcc	11d44 <__assert_fail@plt+0x920>
   130d4:	b	130e8 <__assert_fail@plt+0x1cc4>
   130d8:	mov	r5, r7
   130dc:	cmp	r4, #0
   130e0:	bge	12d78 <__assert_fail@plt+0x1954>
   130e4:	b	12dd8 <__assert_fail@plt+0x19b4>
   130e8:	ldrb	r0, [r9, #9]
   130ec:	cmp	r0, #0
   130f0:	beq	13114 <__assert_fail@plt+0x1cf0>
   130f4:	movw	r0, #29064	; 0x7188
   130f8:	mov	r4, r1
   130fc:	movt	r0, #4
   13100:	ldr	r0, [r0]
   13104:	bl	2d5fc <__assert_fail@plt+0x1c1d8>
   13108:	mov	r1, r4
   1310c:	cmn	r0, #1
   13110:	beq	13330 <__assert_fail@plt+0x1f0c>
   13114:	mov	r0, #1
   13118:	bic	r0, r0, r1
   1311c:	sub	sp, fp, #28
   13120:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13124:	movw	r1, #13762	; 0x35c2
   13128:	mov	r0, #0
   1312c:	mov	r2, #5
   13130:	movt	r1, #3
   13134:	bl	111f0 <dcgettext@plt>
   13138:	ldr	r2, [sp, #84]	; 0x54
   1313c:	mov	r4, r0
   13140:	mov	r0, #0
   13144:	mov	r1, #3
   13148:	bl	30124 <__assert_fail@plt+0x1ed00>
   1314c:	mov	r3, r0
   13150:	mov	r0, #1
   13154:	mov	r1, #0
   13158:	mov	r2, r4
   1315c:	bl	11268 <error@plt>
   13160:	cmn	r0, #3
   13164:	bne	131bc <__assert_fail@plt+0x1d98>
   13168:	movw	r0, #28960	; 0x7120
   1316c:	movw	r2, #12559	; 0x310f
   13170:	mov	r1, #0
   13174:	movw	r7, #12545	; 0x3101
   13178:	movt	r0, #4
   1317c:	movt	r2, #3
   13180:	str	r1, [sp, #8]
   13184:	movw	r1, #12415	; 0x307f
   13188:	movt	r7, #3
   1318c:	ldr	r3, [r0]
   13190:	movw	r0, #29068	; 0x718c
   13194:	str	r2, [sp, #4]
   13198:	movw	r2, #12531	; 0x30f3
   1319c:	movt	r1, #3
   131a0:	str	r7, [sp]
   131a4:	movt	r0, #4
   131a8:	movt	r2, #3
   131ac:	ldr	r0, [r0]
   131b0:	bl	30880 <__assert_fail@plt+0x1f45c>
   131b4:	mov	r0, #0
   131b8:	bl	112d4 <exit@plt>
   131bc:	cmn	r0, #2
   131c0:	bne	131cc <__assert_fail@plt+0x1da8>
   131c4:	mov	r0, #0
   131c8:	bl	11520 <__assert_fail@plt+0xfc>
   131cc:	mov	r0, #1
   131d0:	bl	11520 <__assert_fail@plt+0xfc>
   131d4:	movw	r1, #12482	; 0x30c2
   131d8:	mov	r0, #0
   131dc:	mov	r2, #5
   131e0:	movt	r1, #3
   131e4:	bl	111f0 <dcgettext@plt>
   131e8:	mov	r4, r0
   131ec:	mov	r0, r6
   131f0:	bl	303d0 <__assert_fail@plt+0x1efac>
   131f4:	mov	r3, r0
   131f8:	mov	r0, #0
   131fc:	mov	r1, #0
   13200:	mov	r2, r4
   13204:	bl	11268 <error@plt>
   13208:	movw	r1, #12501	; 0x30d5
   1320c:	movt	r1, #3
   13210:	b	13314 <__assert_fail@plt+0x1ef0>
   13214:	movw	r1, #12572	; 0x311c
   13218:	movt	r1, #3
   1321c:	b	13314 <__assert_fail@plt+0x1ef0>
   13220:	movw	r1, #12482	; 0x30c2
   13224:	mov	r0, #0
   13228:	mov	r2, #5
   1322c:	movt	r1, #3
   13230:	bl	111f0 <dcgettext@plt>
   13234:	mov	r4, r0
   13238:	mov	r0, r6
   1323c:	bl	303d0 <__assert_fail@plt+0x1efac>
   13240:	mov	r3, r0
   13244:	mov	r0, #0
   13248:	mov	r1, #0
   1324c:	mov	r2, r4
   13250:	bl	11268 <error@plt>
   13254:	movw	r1, #12624	; 0x3150
   13258:	mov	r0, #0
   1325c:	mov	r2, #5
   13260:	movt	r1, #3
   13264:	bl	111f0 <dcgettext@plt>
   13268:	mov	r4, r0
   1326c:	movw	r0, #28952	; 0x7118
   13270:	movw	r1, #14588	; 0x38fc
   13274:	movt	r0, #4
   13278:	movt	r1, #3
   1327c:	ldr	r0, [r0]
   13280:	ldr	r0, [r1, r0, lsl #2]
   13284:	bl	303d0 <__assert_fail@plt+0x1efac>
   13288:	mov	r3, r0
   1328c:	mov	r0, #512	; 0x200
   13290:	str	r0, [sp]
   13294:	mov	r0, #1
   13298:	mov	r1, #0
   1329c:	mov	r2, r4
   132a0:	bl	11268 <error@plt>
   132a4:	movw	r1, #12721	; 0x31b1
   132a8:	movt	r1, #3
   132ac:	b	132e8 <__assert_fail@plt+0x1ec4>
   132b0:	movw	r1, #12781	; 0x31ed
   132b4:	movt	r1, #3
   132b8:	b	132e8 <__assert_fail@plt+0x1ec4>
   132bc:	movw	r1, #12853	; 0x3235
   132c0:	movt	r1, #3
   132c4:	b	132e8 <__assert_fail@plt+0x1ec4>
   132c8:	movw	r1, #12917	; 0x3275
   132cc:	movt	r1, #3
   132d0:	b	132e8 <__assert_fail@plt+0x1ec4>
   132d4:	movw	r1, #12979	; 0x32b3
   132d8:	movt	r1, #3
   132dc:	b	132e8 <__assert_fail@plt+0x1ec4>
   132e0:	movw	r1, #13042	; 0x32f2
   132e4:	movt	r1, #3
   132e8:	mov	r0, #0
   132ec:	mov	r2, #5
   132f0:	bl	111f0 <dcgettext@plt>
   132f4:	mov	r2, r0
   132f8:	mov	r0, #0
   132fc:	mov	r1, #0
   13300:	bl	11268 <error@plt>
   13304:	mov	r0, #1
   13308:	bl	11520 <__assert_fail@plt+0xfc>
   1330c:	movw	r1, #12664	; 0x3178
   13310:	movt	r1, #3
   13314:	mov	r0, #0
   13318:	mov	r2, #5
   1331c:	bl	111f0 <dcgettext@plt>
   13320:	mov	r2, r0
   13324:	mov	r0, #1
   13328:	mov	r1, #0
   1332c:	bl	11268 <error@plt>
   13330:	bl	11304 <__errno_location@plt>
   13334:	ldr	r4, [r0]
   13338:	movw	r1, #13106	; 0x3332
   1333c:	mov	r0, #0
   13340:	mov	r2, #5
   13344:	movt	r1, #3
   13348:	bl	111f0 <dcgettext@plt>
   1334c:	mov	r2, r0
   13350:	mov	r0, #1
   13354:	mov	r1, r4
   13358:	bl	11268 <error@plt>
   1335c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13360:	add	fp, sp, #24
   13364:	mov	r9, r1
   13368:	movw	r1, #23858	; 0x5d32
   1336c:	mov	r6, r3
   13370:	mov	r4, r2
   13374:	mov	r8, r0
   13378:	movt	r1, #3
   1337c:	bl	1116c <strcmp@plt>
   13380:	mov	r5, r0
   13384:	mov	r0, #0
   13388:	cmp	r5, #0
   1338c:	strb	r0, [r4]
   13390:	beq	133d8 <__assert_fail@plt+0x1fb4>
   13394:	movw	r1, #14229	; 0x3795
   13398:	mov	r0, r8
   1339c:	movt	r1, #3
   133a0:	bl	2d700 <__assert_fail@plt+0x1c2dc>
   133a4:	mov	r7, r0
   133a8:	cmp	r0, #0
   133ac:	bne	133f4 <__assert_fail@plt+0x1fd0>
   133b0:	movw	r0, #29080	; 0x7198
   133b4:	movt	r0, #4
   133b8:	ldrb	r5, [r0, #4]
   133bc:	bl	11304 <__errno_location@plt>
   133c0:	cmp	r5, #1
   133c4:	ldreq	r1, [r0]
   133c8:	cmpeq	r1, #2
   133cc:	beq	134e4 <__assert_fail@plt+0x20c0>
   133d0:	ldr	r4, [r0]
   133d4:	b	134b0 <__assert_fail@plt+0x208c>
   133d8:	movw	r0, #29080	; 0x7198
   133dc:	mov	r1, #1
   133e0:	movt	r0, #4
   133e4:	strb	r1, [r0, #9]
   133e8:	movw	r0, #29064	; 0x7188
   133ec:	movt	r0, #4
   133f0:	ldr	r7, [r0]
   133f4:	mov	r0, r7
   133f8:	mov	r1, #2
   133fc:	bl	2d5c0 <__assert_fail@plt+0x1c19c>
   13400:	movw	r0, #28952	; 0x7118
   13404:	movt	r0, #4
   13408:	ldr	r0, [r0]
   1340c:	cmp	r0, #9
   13410:	bne	13434 <__assert_fail@plt+0x2010>
   13414:	movw	r1, #29080	; 0x7198
   13418:	movt	r1, #4
   1341c:	ldrd	r2, [r1, #24]
   13420:	lsr	r2, r2, #3
   13424:	lsr	r1, r3, #3
   13428:	orr	r2, r2, r3, lsl #29
   1342c:	str	r2, [r6]
   13430:	str	r1, [r6, #4]
   13434:	movw	r1, #14736	; 0x3990
   13438:	mov	r2, r6
   1343c:	movt	r1, #3
   13440:	ldr	r3, [r1, r0, lsl #2]
   13444:	mov	r0, r7
   13448:	mov	r1, r9
   1344c:	blx	r3
   13450:	cmp	r0, #0
   13454:	beq	1348c <__assert_fail@plt+0x2068>
   13458:	bl	11304 <__errno_location@plt>
   1345c:	ldr	r4, [r0]
   13460:	mov	r0, r7
   13464:	cmp	r5, #0
   13468:	beq	1349c <__assert_fail@plt+0x2078>
   1346c:	bl	2d5fc <__assert_fail@plt+0x1c1d8>
   13470:	cmp	r4, #0
   13474:	bne	134a0 <__assert_fail@plt+0x207c>
   13478:	cmp	r0, #0
   1347c:	beq	134a0 <__assert_fail@plt+0x207c>
   13480:	bl	11304 <__errno_location@plt>
   13484:	ldr	r4, [r0]
   13488:	b	134a0 <__assert_fail@plt+0x207c>
   1348c:	mov	r4, #0
   13490:	mov	r0, r7
   13494:	cmp	r5, #0
   13498:	bne	1346c <__assert_fail@plt+0x2048>
   1349c:	bl	113c4 <clearerr_unlocked@plt>
   134a0:	cmp	r4, #0
   134a4:	moveq	r5, #1
   134a8:	moveq	r0, r5
   134ac:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   134b0:	mov	r0, #0
   134b4:	mov	r1, #3
   134b8:	mov	r2, r8
   134bc:	mov	r5, #0
   134c0:	bl	30124 <__assert_fail@plt+0x1ed00>
   134c4:	movw	r2, #23262	; 0x5ade
   134c8:	mov	r3, r0
   134cc:	mov	r0, #0
   134d0:	mov	r1, r4
   134d4:	movt	r2, #3
   134d8:	bl	11268 <error@plt>
   134dc:	mov	r0, r5
   134e0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   134e4:	mov	r5, #1
   134e8:	mov	r0, r5
   134ec:	strb	r5, [r4]
   134f0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   134f4:	b	1adc8 <__assert_fail@plt+0x99a4>
   134f8:	b	1bcd4 <__assert_fail@plt+0xa8b0>
   134fc:	b	1d83c <__assert_fail@plt+0xc418>
   13500:	b	1d764 <__assert_fail@plt+0xc340>
   13504:	b	20734 <__assert_fail@plt+0xf310>
   13508:	b	2065c <__assert_fail@plt+0xf238>
   1350c:	ldr	r2, [r2]
   13510:	b	19e54 <__assert_fail@plt+0x8a30>
   13514:	b	2aa00 <__assert_fail@plt+0x195dc>
   13518:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1351c:	add	fp, sp, #28
   13520:	sub	sp, sp, #12
   13524:	ldr	r1, [fp, #8]
   13528:	mov	r9, r0
   1352c:	mov	sl, r3
   13530:	mov	r7, r2
   13534:	mov	r8, #0
   13538:	cmp	r1, #10
   1353c:	mov	r0, r1
   13540:	str	r1, [sp, #8]
   13544:	bne	135b4 <__assert_fail@plt+0x2190>
   13548:	mov	r0, r9
   1354c:	mov	r1, #92	; 0x5c
   13550:	bl	112f8 <strchr@plt>
   13554:	cmp	r0, #0
   13558:	bne	13584 <__assert_fail@plt+0x2160>
   1355c:	mov	r0, r9
   13560:	mov	r1, #10
   13564:	bl	112f8 <strchr@plt>
   13568:	cmp	r0, #0
   1356c:	bne	13584 <__assert_fail@plt+0x2160>
   13570:	mov	r0, r9
   13574:	mov	r1, #13
   13578:	bl	112f8 <strchr@plt>
   1357c:	cmp	r0, #0
   13580:	beq	135b4 <__assert_fail@plt+0x2190>
   13584:	movw	r0, #29068	; 0x718c
   13588:	movt	r0, #4
   1358c:	ldr	r0, [r0]
   13590:	ldr	r1, [r0, #20]
   13594:	ldr	r2, [r0, #24]
   13598:	cmp	r1, r2
   1359c:	bcs	13900 <__assert_fail@plt+0x24dc>
   135a0:	add	r2, r1, #1
   135a4:	str	r2, [r0, #20]
   135a8:	mov	r0, #92	; 0x5c
   135ac:	strb	r0, [r1]
   135b0:	mov	r8, #1
   135b4:	cmp	sl, #0
   135b8:	beq	1372c <__assert_fail@plt+0x2308>
   135bc:	movw	r4, #28952	; 0x7118
   135c0:	movw	r1, #14588	; 0x38fc
   135c4:	str	r8, [sp, #4]
   135c8:	movw	r8, #29068	; 0x718c
   135cc:	movt	r4, #4
   135d0:	movt	r1, #3
   135d4:	movt	r8, #4
   135d8:	ldr	r0, [r4]
   135dc:	ldr	r0, [r1, r0, lsl #2]
   135e0:	ldr	r1, [r8]
   135e4:	bl	11148 <fputs_unlocked@plt>
   135e8:	ldr	r0, [r4]
   135ec:	cmp	r0, #9
   135f0:	bne	13624 <__assert_fail@plt+0x2200>
   135f4:	movw	r0, #29080	; 0x7198
   135f8:	movt	r0, #4
   135fc:	ldrd	r2, [r0, #24]
   13600:	lsr	r0, r2, #9
   13604:	orr	r0, r0, r3, lsl #23
   13608:	orr	r0, r0, r3, lsr #9
   1360c:	cmp	r0, #0
   13610:	bne	13624 <__assert_fail@plt+0x2200>
   13614:	movw	r1, #14234	; 0x379a
   13618:	mov	r0, #1
   1361c:	movt	r1, #3
   13620:	bl	11340 <__printf_chk@plt>
   13624:	ldr	r1, [r8]
   13628:	movw	r0, #14240	; 0x37a0
   1362c:	movt	r0, #3
   13630:	bl	11148 <fputs_unlocked@plt>
   13634:	ldr	r0, [sp, #4]
   13638:	cmp	r0, #0
   1363c:	beq	1370c <__assert_fail@plt+0x22e8>
   13640:	movw	r6, #14228	; 0x3794
   13644:	movw	r4, #14231	; 0x3797
   13648:	mov	r5, r9
   1364c:	movt	r6, #3
   13650:	movt	r4, #3
   13654:	ldrb	r1, [r5]
   13658:	cmp	r1, #12
   1365c:	bgt	13678 <__assert_fail@plt+0x2254>
   13660:	b	136a0 <__assert_fail@plt+0x227c>
   13664:	bl	11148 <fputs_unlocked@plt>
   13668:	add	r5, r5, #1
   1366c:	ldrb	r1, [r5]
   13670:	cmp	r1, #12
   13674:	ble	136a0 <__assert_fail@plt+0x227c>
   13678:	cmp	r1, #13
   1367c:	beq	13694 <__assert_fail@plt+0x2270>
   13680:	cmp	r1, #92	; 0x5c
   13684:	bne	136c0 <__assert_fail@plt+0x229c>
   13688:	ldr	r1, [r8]
   1368c:	mov	r0, r4
   13690:	b	13664 <__assert_fail@plt+0x2240>
   13694:	ldr	r1, [r8]
   13698:	mov	r0, r6
   1369c:	b	13664 <__assert_fail@plt+0x2240>
   136a0:	cmp	r1, #10
   136a4:	bne	136b8 <__assert_fail@plt+0x2294>
   136a8:	ldr	r1, [r8]
   136ac:	movw	r0, #14225	; 0x3791
   136b0:	movt	r0, #3
   136b4:	b	13664 <__assert_fail@plt+0x2240>
   136b8:	cmp	r1, #0
   136bc:	beq	13718 <__assert_fail@plt+0x22f4>
   136c0:	ldr	r0, [r8]
   136c4:	ldr	r2, [r0, #20]
   136c8:	ldr	r3, [r0, #24]
   136cc:	cmp	r2, r3
   136d0:	bcs	136f4 <__assert_fail@plt+0x22d0>
   136d4:	add	r3, r2, #1
   136d8:	add	r5, r5, #1
   136dc:	str	r3, [r0, #20]
   136e0:	strb	r1, [r2]
   136e4:	ldrb	r1, [r5]
   136e8:	cmp	r1, #12
   136ec:	bgt	13678 <__assert_fail@plt+0x2254>
   136f0:	b	136a0 <__assert_fail@plt+0x227c>
   136f4:	bl	11388 <__overflow@plt>
   136f8:	add	r5, r5, #1
   136fc:	ldrb	r1, [r5]
   13700:	cmp	r1, #12
   13704:	bgt	13678 <__assert_fail@plt+0x2254>
   13708:	b	136a0 <__assert_fail@plt+0x227c>
   1370c:	ldr	r1, [r8]
   13710:	mov	r0, r9
   13714:	bl	11148 <fputs_unlocked@plt>
   13718:	ldr	r1, [r8]
   1371c:	movw	r0, #14243	; 0x37a3
   13720:	movt	r0, #3
   13724:	bl	11148 <fputs_unlocked@plt>
   13728:	ldr	r8, [sp, #4]
   1372c:	movw	r5, #29080	; 0x7198
   13730:	movt	r5, #4
   13734:	ldr	r0, [r5, #16]
   13738:	cmp	r0, #2
   1373c:	bcc	1376c <__assert_fail@plt+0x2348>
   13740:	movw	r4, #14248	; 0x37a8
   13744:	mov	r6, #0
   13748:	movt	r4, #3
   1374c:	ldrb	r2, [r7, r6]
   13750:	mov	r0, #1
   13754:	mov	r1, r4
   13758:	bl	11340 <__printf_chk@plt>
   1375c:	ldr	r0, [r5, #16]
   13760:	add	r6, r6, #1
   13764:	cmp	r6, r0, lsr #1
   13768:	bcc	1374c <__assert_fail@plt+0x2328>
   1376c:	cmp	sl, #0
   13770:	bne	138c0 <__assert_fail@plt+0x249c>
   13774:	movw	r4, #29068	; 0x718c
   13778:	movt	r4, #4
   1377c:	ldr	r0, [r4]
   13780:	ldr	r1, [r0, #20]
   13784:	ldr	r2, [r0, #24]
   13788:	cmp	r1, r2
   1378c:	bcs	13898 <__assert_fail@plt+0x2474>
   13790:	add	r2, r1, #1
   13794:	str	r2, [r0, #20]
   13798:	mov	r0, #32
   1379c:	strb	r0, [r1]
   137a0:	ldr	r0, [r4]
   137a4:	ldr	r1, [r0, #20]
   137a8:	ldr	r2, [r0, #24]
   137ac:	cmp	r1, r2
   137b0:	bcs	138a4 <__assert_fail@plt+0x2480>
   137b4:	add	r2, r1, #1
   137b8:	str	r2, [r0, #20]
   137bc:	mov	r0, #32
   137c0:	strb	r0, [r1]
   137c4:	cmp	r8, #0
   137c8:	beq	138b4 <__assert_fail@plt+0x2490>
   137cc:	movw	r8, #14225	; 0x3791
   137d0:	movw	r6, #14228	; 0x3794
   137d4:	movw	r7, #14231	; 0x3797
   137d8:	movt	r8, #3
   137dc:	movt	r6, #3
   137e0:	movt	r7, #3
   137e4:	ldrb	r1, [r9]
   137e8:	cmp	r1, #12
   137ec:	bgt	13808 <__assert_fail@plt+0x23e4>
   137f0:	b	13830 <__assert_fail@plt+0x240c>
   137f4:	bl	11148 <fputs_unlocked@plt>
   137f8:	add	r9, r9, #1
   137fc:	ldrb	r1, [r9]
   13800:	cmp	r1, #12
   13804:	ble	13830 <__assert_fail@plt+0x240c>
   13808:	cmp	r1, #13
   1380c:	beq	13824 <__assert_fail@plt+0x2400>
   13810:	cmp	r1, #92	; 0x5c
   13814:	bne	1384c <__assert_fail@plt+0x2428>
   13818:	ldr	r1, [r4]
   1381c:	mov	r0, r7
   13820:	b	137f4 <__assert_fail@plt+0x23d0>
   13824:	ldr	r1, [r4]
   13828:	mov	r0, r6
   1382c:	b	137f4 <__assert_fail@plt+0x23d0>
   13830:	cmp	r1, #10
   13834:	bne	13844 <__assert_fail@plt+0x2420>
   13838:	ldr	r1, [r4]
   1383c:	mov	r0, r8
   13840:	b	137f4 <__assert_fail@plt+0x23d0>
   13844:	cmp	r1, #0
   13848:	beq	138c0 <__assert_fail@plt+0x249c>
   1384c:	ldr	r0, [r4]
   13850:	ldr	r2, [r0, #20]
   13854:	ldr	r3, [r0, #24]
   13858:	cmp	r2, r3
   1385c:	bcs	13880 <__assert_fail@plt+0x245c>
   13860:	add	r3, r2, #1
   13864:	add	r9, r9, #1
   13868:	str	r3, [r0, #20]
   1386c:	strb	r1, [r2]
   13870:	ldrb	r1, [r9]
   13874:	cmp	r1, #12
   13878:	bgt	13808 <__assert_fail@plt+0x23e4>
   1387c:	b	13830 <__assert_fail@plt+0x240c>
   13880:	bl	11388 <__overflow@plt>
   13884:	add	r9, r9, #1
   13888:	ldrb	r1, [r9]
   1388c:	cmp	r1, #12
   13890:	bgt	13808 <__assert_fail@plt+0x23e4>
   13894:	b	13830 <__assert_fail@plt+0x240c>
   13898:	mov	r1, #32
   1389c:	bl	11388 <__overflow@plt>
   138a0:	b	137a0 <__assert_fail@plt+0x237c>
   138a4:	mov	r1, #32
   138a8:	bl	11388 <__overflow@plt>
   138ac:	cmp	r8, #0
   138b0:	bne	137cc <__assert_fail@plt+0x23a8>
   138b4:	ldr	r1, [r4]
   138b8:	mov	r0, r9
   138bc:	bl	11148 <fputs_unlocked@plt>
   138c0:	movw	r0, #29068	; 0x718c
   138c4:	movt	r0, #4
   138c8:	ldr	r0, [r0]
   138cc:	ldr	r1, [r0, #20]
   138d0:	ldr	r2, [r0, #24]
   138d4:	cmp	r1, r2
   138d8:	addcc	r2, r1, #1
   138dc:	strcc	r2, [r0, #20]
   138e0:	ldrcc	r0, [sp, #8]
   138e4:	strbcc	r0, [r1]
   138e8:	subcc	sp, fp, #28
   138ec:	popcc	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   138f0:	ldr	r1, [sp, #8]
   138f4:	sub	sp, fp, #28
   138f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   138fc:	b	11388 <__overflow@plt>
   13900:	mov	r1, #92	; 0x5c
   13904:	bl	11388 <__overflow@plt>
   13908:	b	135b0 <__assert_fail@plt+0x218c>
   1390c:	andeq	r0, r0, r0
   13910:	push	{r4, r5, fp, lr}
   13914:	add	fp, sp, #8
   13918:	mov	r5, r1
   1391c:	mov	r4, r0
   13920:	add	r0, r0, #64	; 0x40
   13924:	mov	r1, #0
   13928:	mov	r2, #176	; 0xb0
   1392c:	bl	11334 <memset@plt>
   13930:	movw	r0, #14848	; 0x3a00
   13934:	mov	r2, #48	; 0x30
   13938:	movt	r0, #3
   1393c:	add	r1, r0, #32
   13940:	add	r3, r0, #16
   13944:	vld1.64	{d18-d19}, [r0], r2
   13948:	vld1.64	{d20-d21}, [r3]
   1394c:	vld1.64	{d16-d17}, [r1]
   13950:	add	r1, r4, #32
   13954:	movw	r3, #58983	; 0xe667
   13958:	movt	r3, #27145	; 0x6a09
   1395c:	vld1.64	{d22-d23}, [r0]
   13960:	add	r0, r4, #16
   13964:	vst1.64	{d20-d21}, [r0]
   13968:	add	r0, r4, #48	; 0x30
   1396c:	vst1.64	{d16-d17}, [r1]
   13970:	mov	r1, #228	; 0xe4
   13974:	vst1.64	{d22-d23}, [r0]
   13978:	mov	r0, r4
   1397c:	vst1.64	{d18-d19}, [r0], r1
   13980:	movw	r1, #44677	; 0xae85
   13984:	ldr	r2, [r5, #4]
   13988:	ldr	ip, [r5]
   1398c:	movt	r1, #47975	; 0xbb67
   13990:	eor	r2, r2, r3
   13994:	str	r2, [r4, #4]
   13998:	movw	r2, #51464	; 0xc908
   1399c:	movt	r2, #62396	; 0xf3bc
   139a0:	eor	r2, ip, r2
   139a4:	str	r2, [r4]
   139a8:	ldr	r3, [r5, #12]
   139ac:	ldr	r2, [r5, #8]
   139b0:	eor	r1, r3, r1
   139b4:	movw	r3, #62322	; 0xf372
   139b8:	str	r1, [r4, #12]
   139bc:	movw	r1, #42811	; 0xa73b
   139c0:	movt	r3, #15470	; 0x3c6e
   139c4:	movt	r1, #33994	; 0x84ca
   139c8:	eor	r1, r2, r1
   139cc:	str	r1, [r4, #8]
   139d0:	ldr	r2, [r5, #20]
   139d4:	ldr	r1, [r5, #16]
   139d8:	eor	r2, r2, r3
   139dc:	movw	r3, #62778	; 0xf53a
   139e0:	str	r2, [r4, #20]
   139e4:	movw	r2, #63531	; 0xf82b
   139e8:	movt	r3, #42319	; 0xa54f
   139ec:	movt	r2, #65172	; 0xfe94
   139f0:	eor	r1, r1, r2
   139f4:	str	r1, [r4, #16]
   139f8:	ldr	r2, [r5, #28]
   139fc:	ldr	r1, [r5, #24]
   13a00:	eor	r2, r2, r3
   13a04:	movw	r3, #21119	; 0x527f
   13a08:	str	r2, [r4, #28]
   13a0c:	movw	r2, #14065	; 0x36f1
   13a10:	movt	r3, #20750	; 0x510e
   13a14:	movt	r2, #24349	; 0x5f1d
   13a18:	eor	r1, r1, r2
   13a1c:	str	r1, [r4, #24]
   13a20:	ldr	r2, [r5, #36]	; 0x24
   13a24:	ldr	r1, [r5, #32]
   13a28:	eor	r2, r2, r3
   13a2c:	movw	r3, #26764	; 0x688c
   13a30:	str	r2, [r4, #36]	; 0x24
   13a34:	movw	r2, #33489	; 0x82d1
   13a38:	movt	r3, #39685	; 0x9b05
   13a3c:	movt	r2, #44518	; 0xade6
   13a40:	eor	r1, r1, r2
   13a44:	str	r1, [r4, #32]
   13a48:	ldr	r2, [r5, #44]	; 0x2c
   13a4c:	ldr	r1, [r5, #40]	; 0x28
   13a50:	eor	r2, r2, r3
   13a54:	movw	r3, #55723	; 0xd9ab
   13a58:	str	r2, [r4, #44]	; 0x2c
   13a5c:	movw	r2, #27679	; 0x6c1f
   13a60:	movt	r3, #8067	; 0x1f83
   13a64:	movt	r2, #11070	; 0x2b3e
   13a68:	eor	r1, r1, r2
   13a6c:	str	r1, [r4, #40]	; 0x28
   13a70:	ldr	r2, [r5, #52]	; 0x34
   13a74:	ldr	r1, [r5, #48]	; 0x30
   13a78:	eor	r2, r2, r3
   13a7c:	uxtb	r3, ip
   13a80:	str	r2, [r4, #52]	; 0x34
   13a84:	movw	r2, #48491	; 0xbd6b
   13a88:	movt	r2, #64321	; 0xfb41
   13a8c:	eor	r1, r1, r2
   13a90:	str	r1, [r4, #48]	; 0x30
   13a94:	ldr	r2, [r5, #60]	; 0x3c
   13a98:	ldr	r1, [r5, #56]	; 0x38
   13a9c:	str	r3, [r0]
   13aa0:	movw	r0, #52505	; 0xcd19
   13aa4:	movt	r0, #23520	; 0x5be0
   13aa8:	eor	r0, r2, r0
   13aac:	str	r0, [r4, #60]	; 0x3c
   13ab0:	movw	r0, #8569	; 0x2179
   13ab4:	movt	r0, #4990	; 0x137e
   13ab8:	eor	r0, r1, r0
   13abc:	str	r0, [r4, #56]	; 0x38
   13ac0:	mov	r0, #0
   13ac4:	pop	{r4, r5, fp, pc}
   13ac8:	nop	{0}
   13acc:	nop	{0}
   13ad0:	push	{r4, r5, r6, sl, fp, lr}
   13ad4:	add	fp, sp, #16
   13ad8:	mov	r4, r0
   13adc:	sub	r0, r1, #1
   13ae0:	mvn	r5, #0
   13ae4:	cmp	r0, #63	; 0x3f
   13ae8:	bhi	13b74 <__assert_fail@plt+0x2750>
   13aec:	mov	r6, r1
   13af0:	add	r0, r4, #64	; 0x40
   13af4:	mov	r1, #0
   13af8:	mov	r2, #176	; 0xb0
   13afc:	mov	r5, #0
   13b00:	bl	11334 <memset@plt>
   13b04:	movw	r0, #58983	; 0xe667
   13b08:	add	r1, pc, #112	; 0x70
   13b0c:	add	r2, pc, #124	; 0x7c
   13b10:	add	r3, pc, #136	; 0x88
   13b14:	movt	r0, #27145	; 0x6a09
   13b18:	vld1.64	{d20-d21}, [r1 :128]
   13b1c:	movw	r1, #52505	; 0xcd19
   13b20:	vld1.64	{d16-d17}, [r3 :128]
   13b24:	vld1.64	{d18-d19}, [r2 :128]
   13b28:	str	r0, [r4, #4]
   13b2c:	movw	r0, #8569	; 0x2179
   13b30:	movt	r1, #23520	; 0x5be0
   13b34:	movt	r0, #4990	; 0x137e
   13b38:	strd	r0, [r4, #56]	; 0x38
   13b3c:	uxtb	r0, r6
   13b40:	movw	r1, #51464	; 0xc908
   13b44:	str	r0, [r4, #228]	; 0xe4
   13b48:	orr	r0, r0, #65536	; 0x10000
   13b4c:	movt	r1, #62396	; 0xf3bc
   13b50:	orr	r0, r0, #16777216	; 0x1000000
   13b54:	eor	r0, r0, r1
   13b58:	str	r0, [r4]
   13b5c:	add	r0, r4, #8
   13b60:	vst1.64	{d16-d17}, [r0]
   13b64:	add	r0, r4, #24
   13b68:	vst1.64	{d18-d19}, [r0]
   13b6c:	add	r0, r4, #40	; 0x28
   13b70:	vst1.64	{d20-d21}, [r0]
   13b74:	mov	r0, r5
   13b78:	pop	{r4, r5, r6, sl, fp, pc}
   13b7c:	nop	{0}
   13b80:	blcs	faec04 <optarg@@GLIBC_2.4+0xf67a74>
   13b84:	blls	16ddbc <optarg@@GLIBC_2.4+0x126c2c>
   13b88:	blx	108313e <optarg@@GLIBC_2.4+0x103bfae>
   13b8c:	svcne	0x0083d9ab
   13b90:	svcpl	0x001d36f1
   13b94:	strbge	pc, [pc, #-1338]	; 13662 <__assert_fail@plt+0x223e>	; <UNPREDICTABLE>
   13b98:	sfmge	f0, 3, [r6, #836]!	; 0x344
   13b9c:	tstpl	lr, pc, ror r2
   13ba0:	strbhi	sl, [sl], #1851	; 0x73b
   13ba4:	bllt	19ff5c0 <optarg@@GLIBC_2.4+0x19b8430>
   13ba8:	vcmla.f32	d15, d4, d27[0], #90
   13bac:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   13bb0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13bb4:	add	fp, sp, #24
   13bb8:	sub	sp, sp, #128	; 0x80
   13bbc:	mov	r5, r0
   13bc0:	sub	r0, r1, #1
   13bc4:	mvn	r4, #0
   13bc8:	cmp	r0, #63	; 0x3f
   13bcc:	bhi	13cd8 <__assert_fail@plt+0x28b4>
   13bd0:	mov	r8, r2
   13bd4:	cmp	r2, #0
   13bd8:	beq	13cd8 <__assert_fail@plt+0x28b4>
   13bdc:	sub	r0, r3, #1
   13be0:	mov	r6, r3
   13be4:	cmp	r0, #63	; 0x3f
   13be8:	bhi	13cd8 <__assert_fail@plt+0x28b4>
   13bec:	mov	r7, r1
   13bf0:	add	r0, r5, #64	; 0x40
   13bf4:	mov	r1, #0
   13bf8:	mov	r2, #176	; 0xb0
   13bfc:	mov	r4, #0
   13c00:	bl	11334 <memset@plt>
   13c04:	movw	r0, #58983	; 0xe667
   13c08:	add	r1, pc, #224	; 0xe0
   13c0c:	add	r2, pc, #236	; 0xec
   13c10:	add	r3, pc, #248	; 0xf8
   13c14:	movt	r0, #27145	; 0x6a09
   13c18:	vld1.64	{d16-d17}, [r3 :128]
   13c1c:	vld1.64	{d18-d19}, [r2 :128]
   13c20:	vld1.64	{d20-d21}, [r1 :128]
   13c24:	movw	r1, #52505	; 0xcd19
   13c28:	rsb	r2, r6, #128	; 0x80
   13c2c:	str	r0, [r5, #4]
   13c30:	movw	r0, #8569	; 0x2179
   13c34:	movt	r1, #23520	; 0x5be0
   13c38:	movt	r0, #4990	; 0x137e
   13c3c:	strd	r0, [r5, #56]	; 0x38
   13c40:	uxtb	r0, r7
   13c44:	add	r1, r5, #8
   13c48:	mov	r7, sp
   13c4c:	str	r0, [r5, #228]	; 0xe4
   13c50:	vst1.64	{d16-d17}, [r1]
   13c54:	add	r1, r5, #24
   13c58:	vst1.64	{d18-d19}, [r1]
   13c5c:	add	r1, r5, #40	; 0x28
   13c60:	vst1.64	{d20-d21}, [r1]
   13c64:	uxtb	r1, r6
   13c68:	orr	r0, r0, r1, lsl #8
   13c6c:	movw	r1, #51464	; 0xc908
   13c70:	orr	r0, r0, #65536	; 0x10000
   13c74:	movt	r1, #62396	; 0xf3bc
   13c78:	orr	r0, r0, #16777216	; 0x1000000
   13c7c:	eor	r0, r0, r1
   13c80:	mov	r1, #0
   13c84:	str	r0, [r5]
   13c88:	add	r0, r7, r6
   13c8c:	bl	11334 <memset@plt>
   13c90:	mov	r0, r7
   13c94:	mov	r1, r8
   13c98:	mov	r2, r6
   13c9c:	bl	111c0 <memcpy@plt>
   13ca0:	add	r0, r5, #96	; 0x60
   13ca4:	mov	r1, r7
   13ca8:	mov	r2, #128	; 0x80
   13cac:	bl	111c0 <memcpy@plt>
   13cb0:	ldr	r0, [r5, #224]	; 0xe0
   13cb4:	mov	r1, #0
   13cb8:	mov	r2, #128	; 0x80
   13cbc:	add	r0, r0, #128	; 0x80
   13cc0:	str	r0, [r5, #224]	; 0xe0
   13cc4:	movw	r0, #14912	; 0x3a40
   13cc8:	movt	r0, #3
   13ccc:	ldr	r3, [r0]
   13cd0:	mov	r0, r7
   13cd4:	blx	r3
   13cd8:	mov	r0, r4
   13cdc:	sub	sp, fp, #24
   13ce0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13ce4:	nop	{0}
   13ce8:	nop	{0}
   13cec:	nop	{0}
   13cf0:	blcs	faed74 <optarg@@GLIBC_2.4+0xf67be4>
   13cf4:	blls	16df2c <optarg@@GLIBC_2.4+0x126d9c>
   13cf8:	blx	10832ae <optarg@@GLIBC_2.4+0x103c11e>
   13cfc:	svcne	0x0083d9ab
   13d00:	svcpl	0x001d36f1
   13d04:	strbge	pc, [pc, #-1338]	; 137d2 <__assert_fail@plt+0x23ae>	; <UNPREDICTABLE>
   13d08:	sfmge	f0, 3, [r6, #836]!	; 0x344
   13d0c:	tstpl	lr, pc, ror r2
   13d10:	strbhi	sl, [sl], #1851	; 0x73b
   13d14:	bllt	19ff730 <optarg@@GLIBC_2.4+0x19b85a0>
   13d18:	vcmla.f32	d15, d4, d27[0], #90
   13d1c:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   13d20:	cmp	r2, #0
   13d24:	beq	13edc <__assert_fail@plt+0x2ab8>
   13d28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13d2c:	add	fp, sp, #28
   13d30:	sub	sp, sp, #20
   13d34:	mov	r6, r0
   13d38:	ldr	r0, [r0, #224]	; 0xe0
   13d3c:	mov	r4, r2
   13d40:	mov	r5, r1
   13d44:	rsb	r7, r0, #128	; 0x80
   13d48:	cmp	r7, r2
   13d4c:	bcs	13eb0 <__assert_fail@plt+0x2a8c>
   13d50:	add	r1, r6, #96	; 0x60
   13d54:	mov	sl, #0
   13d58:	str	r0, [sp, #8]
   13d5c:	mov	r2, r7
   13d60:	str	r1, [sp, #16]
   13d64:	add	r0, r1, r0
   13d68:	mov	r1, r5
   13d6c:	str	sl, [r6, #224]	; 0xe0
   13d70:	bl	111c0 <memcpy@plt>
   13d74:	mov	r8, r6
   13d78:	mov	r9, r6
   13d7c:	ldr	r0, [r8, #64]!	; 0x40
   13d80:	adds	r1, r0, #128	; 0x80
   13d84:	str	r1, [r8]
   13d88:	ldr	r1, [r6, #68]	; 0x44
   13d8c:	ldr	ip, [r6, #76]	; 0x4c
   13d90:	adc	r3, r1, #0
   13d94:	str	r3, [r6, #68]	; 0x44
   13d98:	str	ip, [sp, #12]
   13d9c:	ldr	lr, [r9, #72]!	; 0x48
   13da0:	adds	r2, lr, #1
   13da4:	adc	r3, ip, #0
   13da8:	mvn	ip, #128	; 0x80
   13dac:	subs	r0, ip, r0
   13db0:	mvn	r0, #0
   13db4:	sbcs	r0, r0, r1
   13db8:	ldr	r1, [sp, #16]
   13dbc:	ldr	r0, [sp, #12]
   13dc0:	movwcc	sl, #1
   13dc4:	cmp	sl, #0
   13dc8:	moveq	r2, lr
   13dcc:	str	r2, [r9]
   13dd0:	moveq	r3, r0
   13dd4:	mov	r0, r6
   13dd8:	str	r3, [r6, #76]	; 0x4c
   13ddc:	bl	13ef0 <__assert_fail@plt+0x2acc>
   13de0:	sub	sl, r4, r7
   13de4:	add	r7, r5, r7
   13de8:	cmp	sl, #129	; 0x81
   13dec:	bcc	13ea8 <__assert_fail@plt+0x2a84>
   13df0:	ldr	r2, [sp, #8]
   13df4:	movw	r1, #257	; 0x101
   13df8:	str	r5, [sp, #16]
   13dfc:	add	r0, r2, r4
   13e00:	sub	r1, r0, r1
   13e04:	sub	r0, r0, #256	; 0x100
   13e08:	bic	r1, r1, #127	; 0x7f
   13e0c:	str	r0, [sp, #4]
   13e10:	str	r1, [sp, #12]
   13e14:	add	r1, r1, #256	; 0x100
   13e18:	sub	r1, r1, r2
   13e1c:	str	r1, [sp, #8]
   13e20:	ldm	r8, {r2, r5}
   13e24:	mov	ip, r6
   13e28:	mvn	r6, #128	; 0x80
   13e2c:	adds	r0, r2, #128	; 0x80
   13e30:	adc	r3, r5, #0
   13e34:	stm	r8, {r0, r3}
   13e38:	ldr	r4, [r9]
   13e3c:	ldr	r3, [r9, #4]
   13e40:	adds	r0, r4, #1
   13e44:	adc	r1, r3, #0
   13e48:	subs	r2, r6, r2
   13e4c:	mov	r6, ip
   13e50:	mvn	r2, #0
   13e54:	sbcs	r2, r2, r5
   13e58:	mov	r2, #0
   13e5c:	movwcc	r2, #1
   13e60:	cmp	r2, #0
   13e64:	moveq	r0, r4
   13e68:	moveq	r1, r3
   13e6c:	strd	r0, [r9]
   13e70:	mov	r0, ip
   13e74:	mov	r1, r7
   13e78:	bl	13ef0 <__assert_fail@plt+0x2acc>
   13e7c:	sub	sl, sl, #128	; 0x80
   13e80:	add	r7, r7, #128	; 0x80
   13e84:	cmp	sl, #128	; 0x80
   13e88:	bhi	13e20 <__assert_fail@plt+0x29fc>
   13e8c:	ldr	r0, [sp, #12]
   13e90:	ldr	r1, [sp, #4]
   13e94:	ldr	r5, [sp, #16]
   13e98:	sub	r4, r1, r0
   13e9c:	ldr	r0, [sp, #8]
   13ea0:	add	r5, r5, r0
   13ea4:	b	13eb0 <__assert_fail@plt+0x2a8c>
   13ea8:	mov	r5, r7
   13eac:	mov	r4, sl
   13eb0:	ldr	r0, [r6, #224]	; 0xe0
   13eb4:	mov	r1, r5
   13eb8:	mov	r2, r4
   13ebc:	add	r0, r6, r0
   13ec0:	add	r0, r0, #96	; 0x60
   13ec4:	bl	111c0 <memcpy@plt>
   13ec8:	ldr	r0, [r6, #224]	; 0xe0
   13ecc:	add	r0, r0, r4
   13ed0:	str	r0, [r6, #224]	; 0xe0
   13ed4:	sub	sp, fp, #28
   13ed8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13edc:	mov	r0, #0
   13ee0:	bx	lr
   13ee4:	nop	{0}
   13ee8:	nop	{0}
   13eec:	nop	{0}
   13ef0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13ef4:	add	fp, sp, #28
   13ef8:	sub	sp, sp, #556	; 0x22c
   13efc:	mov	r4, r0
   13f00:	sub	r0, fp, #160	; 0xa0
   13f04:	mov	r2, #128	; 0x80
   13f08:	bl	111c0 <memcpy@plt>
   13f0c:	add	r0, r4, #32
   13f10:	add	r1, r4, #48	; 0x30
   13f14:	add	r2, r4, #16
   13f18:	sub	r6, fp, #288	; 0x120
   13f1c:	mov	r3, #72	; 0x48
   13f20:	mov	ip, r4
   13f24:	vld1.64	{d16-d17}, [r0]
   13f28:	add	r0, pc, #1008	; 0x3f0
   13f2c:	vld1.64	{d24-d25}, [r1]
   13f30:	vld1.64	{d22-d23}, [r2]
   13f34:	vld1.64	{d20-d21}, [ip], r3
   13f38:	add	r7, r6, #32
   13f3c:	add	r1, r6, #80	; 0x50
   13f40:	ldr	r3, [fp, #-156]	; 0xffffff64
   13f44:	ldr	r8, [fp, #-152]	; 0xffffff68
   13f48:	ldr	sl, [fp, #-148]	; 0xffffff6c
   13f4c:	str	r4, [sp, #160]	; 0xa0
   13f50:	vld1.64	{d18-d19}, [r0 :128]
   13f54:	ldr	r0, [fp, #-160]	; 0xffffff60
   13f58:	vst1.64	{d16-d17}, [r7]
   13f5c:	str	r3, [sp, #232]	; 0xe8
   13f60:	str	r8, [sp, #176]	; 0xb0
   13f64:	str	sl, [sp, #172]	; 0xac
   13f68:	vst1.64	{d18-d19}, [r1]
   13f6c:	add	r1, r6, #48	; 0x30
   13f70:	str	r0, [sp, #228]	; 0xe4
   13f74:	vst1.64	{d24-d25}, [r1]
   13f78:	add	r1, r6, #16
   13f7c:	vst1.64	{d22-d23}, [r1]
   13f80:	mov	r1, #56	; 0x38
   13f84:	vst1.64	{d20-d21}, [r6], r1
   13f88:	ldr	r1, [fp, #-288]	; 0xfffffee0
   13f8c:	ldr	r7, [fp, #-256]	; 0xffffff00
   13f90:	str	r6, [sp, #292]	; 0x124
   13f94:	ldr	r2, [fp, #-284]	; 0xfffffee4
   13f98:	ldr	r6, [fp, #-252]	; 0xffffff04
   13f9c:	adds	r1, r7, r1
   13fa0:	adc	r2, r6, r2
   13fa4:	adds	r9, r1, r0
   13fa8:	mov	r0, r4
   13fac:	ldrd	r4, [r4, #64]	; 0x40
   13fb0:	adc	r2, r2, r3
   13fb4:	movw	r3, #21119	; 0x527f
   13fb8:	ldr	r1, [r0, #80]	; 0x50
   13fbc:	movt	r3, #20750	; 0x510e
   13fc0:	eor	r5, r2, r5
   13fc4:	eor	r3, r5, r3
   13fc8:	eor	r5, r9, r4
   13fcc:	movw	r4, #33489	; 0x82d1
   13fd0:	str	r1, [sp, #280]	; 0x118
   13fd4:	ldr	r1, [r0, #84]	; 0x54
   13fd8:	movw	r0, #58983	; 0xe667
   13fdc:	movt	r4, #44518	; 0xade6
   13fe0:	movt	r0, #27145	; 0x6a09
   13fe4:	eor	r5, r5, r4
   13fe8:	movw	r4, #51464	; 0xc908
   13fec:	movt	r4, #62396	; 0xf3bc
   13ff0:	adds	r4, r3, r4
   13ff4:	str	r1, [sp, #276]	; 0x114
   13ff8:	adc	r0, r5, r0
   13ffc:	eor	r7, r4, r7
   14000:	lsl	r1, r7, #8
   14004:	eor	r6, r0, r6
   14008:	lsr	r7, r7, #24
   1400c:	orr	r1, r1, r6, lsr #24
   14010:	orr	r7, r7, r6, lsl #8
   14014:	adds	r6, r8, r9
   14018:	adc	r2, sl, r2
   1401c:	adds	lr, r6, r7
   14020:	adc	sl, r2, r1
   14024:	eor	r3, lr, r3
   14028:	str	lr, [sp, #240]	; 0xf0
   1402c:	eor	r5, sl, r5
   14030:	lsl	r2, r3, #16
   14034:	orr	r6, r2, r5, lsr #16
   14038:	lsr	r2, r3, #16
   1403c:	orr	r3, r2, r5, lsl #16
   14040:	str	r6, [sp, #260]	; 0x104
   14044:	adds	r2, r3, r4
   14048:	mov	r8, r3
   1404c:	str	r3, [sp, #264]	; 0x108
   14050:	adc	r3, r6, r0
   14054:	str	r2, [sp, #252]	; 0xfc
   14058:	eor	r0, r3, r1
   1405c:	eor	r1, r2, r7
   14060:	mov	r7, r2
   14064:	str	r3, [sp, #256]	; 0x100
   14068:	mov	r9, r3
   1406c:	movw	r3, #8569	; 0x2179
   14070:	lsl	r2, r0, #1
   14074:	movt	r3, #4990	; 0x137e
   14078:	orr	r4, r2, r1, lsr #31
   1407c:	lsl	r1, r1, #1
   14080:	orr	r5, r1, r0, lsr #31
   14084:	str	r4, [sp, #144]	; 0x90
   14088:	str	r5, [sp, #140]	; 0x8c
   1408c:	ldrd	r0, [ip]
   14090:	ldr	ip, [sp, #160]	; 0xa0
   14094:	ldr	r2, [ip, #88]	; 0x58
   14098:	ldr	ip, [ip, #92]	; 0x5c
   1409c:	eor	r2, r2, r3
   140a0:	movw	r3, #52505	; 0xcd19
   140a4:	movt	r3, #23520	; 0x5be0
   140a8:	str	r2, [fp, #-168]	; 0xffffff58
   140ac:	str	r2, [sp, #244]	; 0xf4
   140b0:	eor	r3, ip, r3
   140b4:	str	r3, [fp, #-164]	; 0xffffff5c
   140b8:	str	lr, [fp, #-288]	; 0xfffffee0
   140bc:	str	sl, [fp, #-284]	; 0xfffffee4
   140c0:	str	r6, [fp, #-188]	; 0xffffff44
   140c4:	str	r8, [fp, #-192]	; 0xffffff40
   140c8:	str	r7, [fp, #-224]	; 0xffffff20
   140cc:	str	r9, [fp, #-220]	; 0xffffff24
   140d0:	str	r4, [fp, #-252]	; 0xffffff04
   140d4:	str	r5, [fp, #-256]	; 0xffffff00
   140d8:	str	r3, [sp, #248]	; 0xf8
   140dc:	ldr	r7, [fp, #-144]	; 0xffffff70
   140e0:	ldr	r6, [fp, #-140]	; 0xffffff74
   140e4:	movw	r4, #27679	; 0x6c1f
   140e8:	ldr	r9, [fp, #-136]	; 0xffffff78
   140ec:	ldr	r8, [fp, #-132]	; 0xffffff7c
   140f0:	ldr	r2, [fp, #-280]	; 0xfffffee8
   140f4:	ldr	lr, [fp, #-248]	; 0xffffff08
   140f8:	ldr	r3, [fp, #-276]	; 0xfffffeec
   140fc:	ldr	r5, [fp, #-244]	; 0xffffff0c
   14100:	movt	r4, #11070	; 0x2b3e
   14104:	str	r7, [sp, #288]	; 0x120
   14108:	str	r6, [sp, #284]	; 0x11c
   1410c:	str	r8, [sp, #180]	; 0xb4
   14110:	str	r9, [sp, #184]	; 0xb8
   14114:	adds	r2, lr, r2
   14118:	adc	r3, r5, r3
   1411c:	adds	r2, r2, r7
   14120:	eor	r0, r2, r0
   14124:	adc	r3, r3, r6
   14128:	eor	ip, r0, r4
   1412c:	movw	r4, #26764	; 0x688c
   14130:	eor	r1, r3, r1
   14134:	movt	r4, #39685	; 0x9b05
   14138:	eor	r1, r1, r4
   1413c:	movw	r4, #42811	; 0xa73b
   14140:	movt	r4, #33994	; 0x84ca
   14144:	adds	r7, r1, r4
   14148:	movw	r4, #44677	; 0xae85
   1414c:	movt	r4, #47975	; 0xbb67
   14150:	adc	r0, ip, r4
   14154:	adds	r2, r9, r2
   14158:	eor	r4, r0, r5
   1415c:	eor	r5, r7, lr
   14160:	adc	r3, r8, r3
   14164:	lsl	r6, r5, #8
   14168:	lsr	r5, r5, #24
   1416c:	orr	lr, r6, r4, lsr #24
   14170:	orr	r6, r5, r4, lsl #8
   14174:	adds	r4, r2, r6
   14178:	adc	r3, r3, lr
   1417c:	eor	r1, r4, r1
   14180:	mov	r8, r4
   14184:	str	r4, [sp, #268]	; 0x10c
   14188:	eor	r2, r3, ip
   1418c:	mov	ip, r3
   14190:	str	r3, [sp, #272]	; 0x110
   14194:	lsl	r3, r1, #16
   14198:	lsr	r1, r1, #16
   1419c:	str	r8, [fp, #-280]	; 0xfffffee8
   141a0:	orr	r1, r1, r2, lsl #16
   141a4:	orr	r3, r3, r2, lsr #16
   141a8:	str	ip, [fp, #-276]	; 0xfffffeec
   141ac:	ldr	ip, [fp, #-120]	; 0xffffff88
   141b0:	adds	r2, r1, r7
   141b4:	mov	r5, r1
   141b8:	str	r1, [sp, #200]	; 0xc8
   141bc:	str	r3, [fp, #-180]	; 0xffffff4c
   141c0:	str	r3, [sp, #196]	; 0xc4
   141c4:	adc	r1, r3, r0
   141c8:	mov	r7, r2
   141cc:	str	r2, [sp, #132]	; 0x84
   141d0:	str	r5, [fp, #-184]	; 0xffffff48
   141d4:	ldr	r5, [fp, #-124]	; 0xffffff84
   141d8:	eor	r0, r1, lr
   141dc:	mov	r4, r1
   141e0:	str	r1, [sp, #136]	; 0x88
   141e4:	eor	r1, r2, r6
   141e8:	str	r7, [fp, #-216]	; 0xffffff28
   141ec:	ldr	r7, [fp, #-128]	; 0xffffff80
   141f0:	ldr	lr, [fp, #-116]	; 0xffffff8c
   141f4:	lsl	r2, r0, #1
   141f8:	str	r4, [fp, #-212]	; 0xffffff2c
   141fc:	movw	r4, #55723	; 0xd9ab
   14200:	str	ip, [sp, #208]	; 0xd0
   14204:	orr	r2, r2, r1, lsr #31
   14208:	lsl	r1, r1, #1
   1420c:	ldr	r3, [fp, #-236]	; 0xffffff14
   14210:	movt	r4, #8067	; 0x1f83
   14214:	orr	r0, r1, r0, lsr #31
   14218:	ldr	r1, [sp, #240]	; 0xf0
   1421c:	str	r2, [sp, #148]	; 0x94
   14220:	str	r5, [sp, #212]	; 0xd4
   14224:	str	r0, [sp, #152]	; 0x98
   14228:	str	r7, [sp, #216]	; 0xd8
   1422c:	str	lr, [sp, #204]	; 0xcc
   14230:	adds	r0, r0, r1
   14234:	ldr	r1, [fp, #-268]	; 0xfffffef4
   14238:	str	r0, [sp, #128]	; 0x80
   1423c:	adc	r0, r2, sl
   14240:	ldr	r2, [fp, #-240]	; 0xffffff10
   14244:	str	r0, [sp, #124]	; 0x7c
   14248:	ldr	r0, [fp, #-272]	; 0xfffffef0
   1424c:	adds	r0, r2, r0
   14250:	adc	r1, r3, r1
   14254:	adds	r6, r0, r7
   14258:	ldr	r0, [sp, #276]	; 0x114
   1425c:	adc	r1, r1, r5
   14260:	movw	r5, #48491	; 0xbd6b
   14264:	movt	r5, #64321	; 0xfb41
   14268:	eor	r0, r1, r0
   1426c:	eor	r4, r0, r4
   14270:	ldr	r0, [sp, #280]	; 0x118
   14274:	eor	r0, r6, r0
   14278:	eor	r5, r0, r5
   1427c:	movw	r0, #63531	; 0xf82b
   14280:	movt	r0, #65172	; 0xfe94
   14284:	adds	r7, r4, r0
   14288:	movw	r0, #62322	; 0xf372
   1428c:	movt	r0, #15470	; 0x3c6e
   14290:	eor	r2, r7, r2
   14294:	str	r7, [sp, #116]	; 0x74
   14298:	adc	r0, r5, r0
   1429c:	lsl	r7, r2, #8
   142a0:	lsr	r2, r2, #24
   142a4:	eor	r3, r0, r3
   142a8:	str	r0, [sp, #120]	; 0x78
   142ac:	orr	r0, r7, r3, lsr #24
   142b0:	orr	r3, r2, r3, lsl #8
   142b4:	adds	r2, ip, r6
   142b8:	str	r3, [sp, #92]	; 0x5c
   142bc:	adc	r1, lr, r1
   142c0:	adds	r3, r2, r3
   142c4:	str	r0, [sp, #88]	; 0x58
   142c8:	adc	r7, r1, r0
   142cc:	eor	r2, r3, r4
   142d0:	ldr	r0, [sp, #292]	; 0x124
   142d4:	str	r3, [sp, #224]	; 0xe0
   142d8:	str	r3, [fp, #-272]	; 0xfffffef0
   142dc:	lsr	r4, r2, #16
   142e0:	eor	r1, r7, r5
   142e4:	lsl	r2, r2, #16
   142e8:	str	r7, [sp, #220]	; 0xdc
   142ec:	str	r7, [fp, #-268]	; 0xfffffef4
   142f0:	orr	r9, r4, r1, lsl #16
   142f4:	orr	r1, r2, r1, lsr #16
   142f8:	str	r1, [sp, #156]	; 0x9c
   142fc:	str	r1, [fp, #-172]	; 0xffffff54
   14300:	str	r9, [fp, #-176]	; 0xffffff50
   14304:	str	r9, [sp, #112]	; 0x70
   14308:	ldm	r0, {r2, r5}
   1430c:	ldr	r1, [fp, #-264]	; 0xfffffef8
   14310:	ldr	r0, [fp, #-112]	; 0xffffff90
   14314:	b	14330 <__assert_fail@plt+0x2f0c>
   14318:	nop	{0}
   1431c:	nop	{0}
   14320:	vcmla.f32	d15, d4, d27[0], #90
   14324:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   14328:	svcpl	0x001d36f1
   1432c:	strbge	pc, [pc, #-1338]	; 13dfa <__assert_fail@plt+0x29d6>	; <UNPREDICTABLE>
   14330:	ldr	r4, [fp, #-260]	; 0xfffffefc
   14334:	ldr	ip, [fp, #-104]	; 0xffffff98
   14338:	ldr	r7, [fp, #-100]	; 0xffffff9c
   1433c:	ldr	lr, [fp, #-84]	; 0xffffffac
   14340:	adds	r6, r2, r1
   14344:	str	r0, [sp, #168]	; 0xa8
   14348:	ldr	r1, [fp, #-108]	; 0xffffff94
   1434c:	str	r7, [sp, #188]	; 0xbc
   14350:	str	ip, [sp, #192]	; 0xc0
   14354:	str	lr, [sp, #276]	; 0x114
   14358:	adc	r4, r5, r4
   1435c:	adds	r6, r6, r0
   14360:	ldr	r0, [sp, #244]	; 0xf4
   14364:	str	r1, [sp, #164]	; 0xa4
   14368:	adc	r4, r4, r1
   1436c:	movw	r1, #14065	; 0x36f1
   14370:	eor	r8, r6, r0
   14374:	ldr	r0, [sp, #248]	; 0xf8
   14378:	movt	r1, #24349	; 0x5f1d
   1437c:	eor	r0, r4, r0
   14380:	adds	r3, r0, r1
   14384:	movw	r1, #62778	; 0xf53a
   14388:	movt	r1, #42319	; 0xa54f
   1438c:	eor	r2, r3, r2
   14390:	str	r3, [sp, #76]	; 0x4c
   14394:	adc	r1, r8, r1
   14398:	lsl	sl, r2, #8
   1439c:	lsr	r2, r2, #24
   143a0:	eor	r5, r1, r5
   143a4:	str	r1, [sp, #80]	; 0x50
   143a8:	orr	r1, r2, r5, lsl #8
   143ac:	adds	r2, ip, r6
   143b0:	orr	r3, sl, r5, lsr #24
   143b4:	ldr	ip, [fp, #-88]	; 0xffffffa8
   143b8:	str	r1, [sp, #84]	; 0x54
   143bc:	adc	r4, r7, r4
   143c0:	adds	r1, r2, r1
   143c4:	str	r3, [sp, #72]	; 0x48
   143c8:	adc	r2, r4, r3
   143cc:	mov	r3, r1
   143d0:	str	r1, [fp, #-264]	; 0xfffffef8
   143d4:	str	r1, [sp, #104]	; 0x68
   143d8:	ldr	r1, [fp, #-96]	; 0xffffffa0
   143dc:	ldr	r4, [sp, #128]	; 0x80
   143e0:	mov	r6, r2
   143e4:	str	r2, [fp, #-260]	; 0xfffffefc
   143e8:	str	r2, [sp, #108]	; 0x6c
   143ec:	ldr	r2, [fp, #-92]	; 0xffffffa4
   143f0:	eor	r0, r3, r0
   143f4:	lsr	r3, r0, #16
   143f8:	eor	r7, r6, r8
   143fc:	lsl	r0, r0, #16
   14400:	str	ip, [sp, #280]	; 0x118
   14404:	orr	r0, r0, r7, lsr #16
   14408:	str	r1, [sp, #240]	; 0xf0
   1440c:	adds	sl, r4, r1
   14410:	ldr	r1, [sp, #124]	; 0x7c
   14414:	str	r0, [sp, #68]	; 0x44
   14418:	str	r2, [sp, #236]	; 0xec
   1441c:	adc	r5, r1, r2
   14420:	ldr	r1, [sp, #116]	; 0x74
   14424:	ldr	r2, [sp, #120]	; 0x78
   14428:	adds	r4, r9, r1
   1442c:	ldr	r1, [sp, #156]	; 0x9c
   14430:	str	r4, [sp, #248]	; 0xf8
   14434:	adc	r2, r1, r2
   14438:	orr	r1, r3, r7, lsl #16
   1443c:	eor	r3, r0, r5
   14440:	ldr	r0, [sp, #148]	; 0x94
   14444:	eor	r7, r1, sl
   14448:	adds	r8, r3, r4
   1444c:	str	r1, [sp, #60]	; 0x3c
   14450:	str	r2, [sp, #244]	; 0xf4
   14454:	adc	r6, r7, r2
   14458:	eor	r1, r6, r0
   1445c:	ldr	r0, [sp, #152]	; 0x98
   14460:	eor	r0, r8, r0
   14464:	lsl	r9, r0, #8
   14468:	lsr	r0, r0, #24
   1446c:	orr	r9, r9, r1, lsr #24
   14470:	orr	r0, r0, r1, lsl #8
   14474:	adds	r1, ip, sl
   14478:	adc	r4, lr, r5
   1447c:	adds	r5, r1, r0
   14480:	adc	r4, r4, r9
   14484:	eor	r3, r5, r3
   14488:	mov	lr, r5
   1448c:	str	r5, [sp, #96]	; 0x60
   14490:	mov	ip, r4
   14494:	eor	r1, r4, r7
   14498:	str	r4, [sp, #100]	; 0x64
   1449c:	lsl	r4, r3, #16
   144a0:	lsr	r3, r3, #16
   144a4:	str	lr, [fp, #-288]	; 0xfffffee0
   144a8:	orr	r7, r4, r1, lsr #16
   144ac:	orr	r1, r3, r1, lsl #16
   144b0:	str	ip, [fp, #-284]	; 0xfffffee4
   144b4:	adds	r2, r1, r8
   144b8:	mov	r8, r1
   144bc:	str	r1, [sp, #128]	; 0x80
   144c0:	str	r7, [sp, #124]	; 0x7c
   144c4:	str	r7, [fp, #-164]	; 0xffffff5c
   144c8:	adc	r3, r7, r6
   144cc:	eor	r0, r2, r0
   144d0:	mov	r4, r2
   144d4:	str	r2, [sp, #116]	; 0x74
   144d8:	ldr	r7, [fp, #-80]	; 0xffffffb0
   144dc:	str	r8, [fp, #-168]	; 0xffffff58
   144e0:	eor	r1, r3, r9
   144e4:	mov	r6, r3
   144e8:	str	r3, [sp, #120]	; 0x78
   144ec:	str	r4, [fp, #-208]	; 0xffffff30
   144f0:	lsl	r2, r1, #1
   144f4:	str	r6, [fp, #-204]	; 0xffffff34
   144f8:	ldr	r6, [fp, #-76]	; 0xffffffb4
   144fc:	orr	r5, r2, r0, lsr #31
   14500:	lsl	r0, r0, #1
   14504:	ldr	r2, [sp, #248]	; 0xf8
   14508:	orr	sl, r0, r1, lsr #31
   1450c:	ldr	r0, [sp, #88]	; 0x58
   14510:	ldr	r1, [sp, #244]	; 0xf4
   14514:	str	r5, [sp, #152]	; 0x98
   14518:	str	r5, [fp, #-244]	; 0xffffff0c
   1451c:	ldr	r5, [fp, #-72]	; 0xffffffb8
   14520:	mov	r4, sl
   14524:	str	sl, [sp, #64]	; 0x40
   14528:	str	sl, [fp, #-248]	; 0xffffff08
   1452c:	eor	r0, r1, r0
   14530:	ldr	r1, [sp, #92]	; 0x5c
   14534:	str	r5, [sp, #248]	; 0xf8
   14538:	eor	r1, r2, r1
   1453c:	lsl	r2, r0, #1
   14540:	orr	r9, r2, r1, lsr #31
   14544:	lsl	r1, r1, #1
   14548:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1454c:	orr	r3, r1, r0, lsr #31
   14550:	ldr	r0, [sp, #268]	; 0x10c
   14554:	str	r6, [sp, #268]	; 0x10c
   14558:	str	r2, [sp, #244]	; 0xf4
   1455c:	adds	r1, r3, r0
   14560:	ldr	r0, [sp, #272]	; 0x110
   14564:	str	r7, [sp, #272]	; 0x110
   14568:	adc	r0, r9, r0
   1456c:	adds	r1, r1, r7
   14570:	ldr	r7, [sp, #60]	; 0x3c
   14574:	adc	r6, r0, r6
   14578:	ldr	r0, [sp, #260]	; 0x104
   1457c:	eor	ip, r6, r0
   14580:	ldr	r0, [sp, #76]	; 0x4c
   14584:	adds	r8, r7, r0
   14588:	ldr	r0, [sp, #80]	; 0x50
   1458c:	ldr	r7, [sp, #68]	; 0x44
   14590:	str	r8, [sp, #260]	; 0x104
   14594:	adc	r7, r7, r0
   14598:	ldr	r0, [sp, #264]	; 0x108
   1459c:	adds	sl, ip, r8
   145a0:	eor	r3, sl, r3
   145a4:	str	r7, [sp, #56]	; 0x38
   145a8:	eor	lr, r1, r0
   145ac:	adc	r8, lr, r7
   145b0:	lsl	r7, r3, #8
   145b4:	adds	r1, r5, r1
   145b8:	lsr	r3, r3, #24
   145bc:	ldr	r5, [sp, #220]	; 0xdc
   145c0:	eor	r0, r8, r9
   145c4:	orr	r9, r7, r0, lsr #24
   145c8:	orr	r0, r3, r0, lsl #8
   145cc:	adc	r3, r2, r6
   145d0:	ldr	r2, [sp, #216]	; 0xd8
   145d4:	ldr	r7, [sp, #152]	; 0x98
   145d8:	adds	r1, r1, r0
   145dc:	adc	r3, r3, r9
   145e0:	adds	r6, r4, r2
   145e4:	ldr	r2, [sp, #212]	; 0xd4
   145e8:	adc	r7, r7, r2
   145ec:	adds	r2, r6, r1
   145f0:	eor	r1, r1, ip
   145f4:	ldr	ip, [fp, #-52]	; 0xffffffcc
   145f8:	str	r2, [sp, #52]	; 0x34
   145fc:	adc	r2, r7, r3
   14600:	str	r2, [sp, #148]	; 0x94
   14604:	eor	r2, r3, lr
   14608:	lsl	r3, r1, #16
   1460c:	lsr	r1, r1, #16
   14610:	orr	r1, r1, r2, lsl #16
   14614:	orr	r3, r3, r2, lsr #16
   14618:	adds	r2, r1, sl
   1461c:	str	r3, [sp, #76]	; 0x4c
   14620:	str	r1, [sp, #80]	; 0x50
   14624:	adc	r3, r3, r8
   14628:	mov	r7, r2
   1462c:	eor	r0, r2, r0
   14630:	str	r2, [sp, #88]	; 0x58
   14634:	eor	r1, r3, r9
   14638:	str	r7, [fp, #-200]	; 0xffffff38
   1463c:	ldr	r7, [fp, #-64]	; 0xffffffc0
   14640:	str	r3, [fp, #-196]	; 0xffffff3c
   14644:	str	r3, [sp, #92]	; 0x5c
   14648:	lsl	r2, r1, #1
   1464c:	orr	r6, r2, r0, lsr #31
   14650:	lsl	r0, r0, #1
   14654:	ldr	r2, [sp, #260]	; 0x104
   14658:	str	ip, [sp, #260]	; 0x104
   1465c:	orr	r4, r0, r1, lsr #31
   14660:	ldr	r0, [sp, #72]	; 0x48
   14664:	ldr	r1, [sp, #56]	; 0x38
   14668:	str	r6, [sp, #68]	; 0x44
   1466c:	str	r6, [fp, #-236]	; 0xffffff14
   14670:	ldr	r6, [fp, #-60]	; 0xffffffc4
   14674:	str	r4, [sp, #60]	; 0x3c
   14678:	str	r4, [fp, #-240]	; 0xffffff10
   1467c:	ldr	r4, [sp, #252]	; 0xfc
   14680:	eor	r0, r1, r0
   14684:	ldr	r1, [sp, #84]	; 0x54
   14688:	str	r6, [sp, #220]	; 0xdc
   1468c:	eor	r1, r2, r1
   14690:	lsl	r2, r0, #1
   14694:	orr	r2, r2, r1, lsr #31
   14698:	lsl	r1, r1, #1
   1469c:	orr	r0, r1, r0, lsr #31
   146a0:	ldr	r1, [sp, #224]	; 0xe0
   146a4:	str	r7, [sp, #224]	; 0xe0
   146a8:	adds	r1, r0, r1
   146ac:	adc	lr, r2, r5
   146b0:	adds	r1, r1, r7
   146b4:	ldr	r7, [sp, #196]	; 0xc4
   146b8:	ldr	r5, [fp, #-56]	; 0xffffffc8
   146bc:	adc	r3, lr, r6
   146c0:	ldr	r6, [sp, #200]	; 0xc8
   146c4:	eor	r7, r3, r7
   146c8:	str	r5, [sp, #264]	; 0x108
   146cc:	adds	r8, r7, r4
   146d0:	ldr	r4, [sp, #256]	; 0x100
   146d4:	eor	r6, r1, r6
   146d8:	eor	r0, r8, r0
   146dc:	adc	lr, r6, r4
   146e0:	lsl	r4, r0, #8
   146e4:	lsr	r0, r0, #24
   146e8:	eor	r2, lr, r2
   146ec:	orr	r4, r4, r2, lsr #24
   146f0:	orr	r2, r0, r2, lsl #8
   146f4:	adds	r0, r5, r1
   146f8:	ldr	r5, [sp, #144]	; 0x90
   146fc:	adc	r1, ip, r3
   14700:	adds	r3, r0, r2
   14704:	adc	r0, r1, r4
   14708:	eor	r1, r3, r7
   1470c:	str	r3, [sp, #40]	; 0x28
   14710:	str	r0, [sp, #44]	; 0x2c
   14714:	lsl	r3, r1, #16
   14718:	eor	r0, r0, r6
   1471c:	lsr	r1, r1, #16
   14720:	orr	r7, r1, r0, lsl #16
   14724:	orr	r3, r3, r0, lsr #16
   14728:	ldr	r0, [sp, #148]	; 0x94
   1472c:	adds	r6, r7, r8
   14730:	eor	r2, r6, r2
   14734:	str	r6, [sp, #28]
   14738:	eor	r0, r3, r0
   1473c:	str	r0, [sp, #32]
   14740:	adc	r0, r3, lr
   14744:	eor	r1, r0, r4
   14748:	str	r0, [sp, #48]	; 0x30
   1474c:	ldr	r0, [sp, #104]	; 0x68
   14750:	lsl	r3, r1, #1
   14754:	orr	r3, r3, r2, lsr #31
   14758:	lsl	r2, r2, #1
   1475c:	orr	r6, r2, r1, lsr #31
   14760:	ldr	r2, [sp, #140]	; 0x8c
   14764:	str	r3, [sp, #56]	; 0x38
   14768:	str	r6, [sp, #36]	; 0x24
   1476c:	adds	r1, r0, r2
   14770:	ldr	r0, [sp, #108]	; 0x6c
   14774:	adc	ip, r0, r5
   14778:	ldr	r0, [sp, #292]	; 0x124
   1477c:	str	r6, [r0]
   14780:	str	r3, [r0, #4]
   14784:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14788:	ldr	r6, [fp, #-44]	; 0xffffffd4
   1478c:	ldr	r4, [fp, #-40]	; 0xffffffd8
   14790:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14794:	str	r3, [sp, #256]	; 0x100
   14798:	adds	r3, r1, r3
   1479c:	ldr	r1, [sp, #156]	; 0x9c
   147a0:	str	r6, [sp, #252]	; 0xfc
   147a4:	str	r0, [sp, #196]	; 0xc4
   147a8:	str	r4, [sp, #200]	; 0xc8
   147ac:	adc	sl, ip, r6
   147b0:	eor	r9, sl, r1
   147b4:	ldr	r1, [sp, #112]	; 0x70
   147b8:	eor	r6, r3, r1
   147bc:	ldr	r1, [sp, #132]	; 0x84
   147c0:	adds	ip, r9, r1
   147c4:	ldr	r1, [sp, #136]	; 0x88
   147c8:	eor	r2, ip, r2
   147cc:	adc	r1, r6, r1
   147d0:	eor	lr, r1, r5
   147d4:	lsl	r5, r2, #8
   147d8:	lsr	r2, r2, #24
   147dc:	orr	r8, r2, lr, lsl #8
   147e0:	adds	r2, r4, r3
   147e4:	orr	r5, r5, lr, lsr #24
   147e8:	adc	r3, r0, sl
   147ec:	adds	r0, r2, r8
   147f0:	str	r5, [sp, #132]	; 0x84
   147f4:	adc	r2, r3, r5
   147f8:	eor	r4, r0, r9
   147fc:	str	r0, [sp, #144]	; 0x90
   14800:	str	r2, [sp, #156]	; 0x9c
   14804:	lsl	r3, r4, #16
   14808:	eor	r2, r2, r6
   1480c:	lsr	r4, r4, #16
   14810:	orr	r9, r4, r2, lsl #16
   14814:	orr	r0, r3, r2, lsr #16
   14818:	ldr	r3, [sp, #52]	; 0x34
   1481c:	adds	r5, r9, ip
   14820:	ldr	ip, [sp, #32]
   14824:	str	r0, [sp, #136]	; 0x88
   14828:	adc	r4, r0, r1
   1482c:	ldr	r0, [sp, #152]	; 0x98
   14830:	eor	r2, r7, r3
   14834:	ldr	r7, [sp, #148]	; 0x94
   14838:	adds	r6, r5, ip
   1483c:	adc	lr, r4, r2
   14840:	eor	r1, lr, r0
   14844:	ldr	r0, [sp, #64]	; 0x40
   14848:	eor	r0, r6, r0
   1484c:	lsl	sl, r0, #8
   14850:	lsr	r0, r0, #24
   14854:	orr	sl, sl, r1, lsr #24
   14858:	orr	r0, r0, r1, lsl #8
   1485c:	ldr	r1, [sp, #240]	; 0xf0
   14860:	adds	r1, r3, r1
   14864:	ldr	r3, [sp, #236]	; 0xec
   14868:	adc	r3, r7, r3
   1486c:	adds	r7, r1, r0
   14870:	adc	r1, r3, sl
   14874:	str	r7, [sp, #72]	; 0x48
   14878:	str	r1, [sp, #84]	; 0x54
   1487c:	eor	r1, r1, r2
   14880:	eor	r2, r7, ip
   14884:	ldr	r7, [sp, #100]	; 0x64
   14888:	lsl	r3, r2, #16
   1488c:	lsr	r2, r2, #16
   14890:	orr	r3, r3, r1, lsr #16
   14894:	orr	r1, r2, r1, lsl #16
   14898:	adds	r2, r1, r6
   1489c:	str	r1, [sp, #112]	; 0x70
   148a0:	str	r3, [sp, #140]	; 0x8c
   148a4:	adc	r1, r3, lr
   148a8:	str	r2, [sp, #104]	; 0x68
   148ac:	eor	r0, r2, r0
   148b0:	ldr	r3, [sp, #96]	; 0x60
   148b4:	str	r1, [sp, #108]	; 0x6c
   148b8:	eor	r1, r1, sl
   148bc:	lsl	r2, r1, #1
   148c0:	orr	sl, r2, r0, lsr #31
   148c4:	lsl	r0, r0, #1
   148c8:	orr	ip, r0, r1, lsr #31
   148cc:	ldr	r0, [sp, #132]	; 0x84
   148d0:	eor	r1, r5, r8
   148d4:	ldr	r5, [sp, #28]
   148d8:	str	ip, [sp, #152]	; 0x98
   148dc:	eor	r0, r4, r0
   148e0:	lsl	r2, r0, #1
   148e4:	orr	r2, r2, r1, lsr #31
   148e8:	lsl	r1, r1, #1
   148ec:	orr	r0, r1, r0, lsr #31
   148f0:	ldr	r1, [sp, #256]	; 0x100
   148f4:	adds	r1, r1, r3
   148f8:	ldr	r3, [sp, #252]	; 0xfc
   148fc:	adc	r3, r3, r7
   14900:	ldr	r7, [sp, #76]	; 0x4c
   14904:	adds	r1, r1, r0
   14908:	adc	r3, r3, r2
   1490c:	eor	r6, r3, r7
   14910:	ldr	r7, [sp, #80]	; 0x50
   14914:	str	r6, [sp, #96]	; 0x60
   14918:	adds	r6, r6, r5
   1491c:	ldr	r5, [sp, #48]	; 0x30
   14920:	eor	r0, r6, r0
   14924:	str	r6, [sp, #64]	; 0x40
   14928:	ldr	r6, [sp, #68]	; 0x44
   1492c:	eor	r7, r1, r7
   14930:	str	r7, [sp, #32]
   14934:	adc	r7, r7, r5
   14938:	ldr	r5, [sp, #60]	; 0x3c
   1493c:	str	r7, [sp, #76]	; 0x4c
   14940:	eor	r2, r7, r2
   14944:	lsl	r7, r0, #8
   14948:	lsr	r0, r0, #24
   1494c:	orr	r7, r7, r2, lsr #24
   14950:	orr	r2, r0, r2, lsl #8
   14954:	ldr	r0, [sp, #272]	; 0x110
   14958:	str	r2, [sp, #52]	; 0x34
   1495c:	str	r7, [sp, #48]	; 0x30
   14960:	adds	r0, r1, r0
   14964:	ldr	r1, [sp, #268]	; 0x10c
   14968:	adc	r1, r3, r1
   1496c:	adds	r2, r0, r2
   14970:	ldr	r0, [sp, #176]	; 0xb0
   14974:	adc	r3, r1, r7
   14978:	ldr	r1, [sp, #172]	; 0xac
   1497c:	str	r2, [sp, #28]
   14980:	ldr	r7, [sp, #116]	; 0x74
   14984:	str	r3, [sp, #24]
   14988:	adds	r0, ip, r0
   1498c:	adc	r1, sl, r1
   14990:	adds	r0, r0, r2
   14994:	ldr	r2, [sp, #40]	; 0x28
   14998:	str	r0, [sp, #148]	; 0x94
   1499c:	ldr	r0, [sp, #280]	; 0x118
   149a0:	adc	lr, r1, r3
   149a4:	ldr	r1, [sp, #276]	; 0x114
   149a8:	adds	r0, r5, r0
   149ac:	adc	r1, r6, r1
   149b0:	adds	r0, r0, r2
   149b4:	ldr	r2, [sp, #44]	; 0x2c
   149b8:	eor	r3, r9, r0
   149bc:	adc	r1, r1, r2
   149c0:	ldr	r2, [sp, #136]	; 0x88
   149c4:	eor	r2, r2, r1
   149c8:	adds	r8, r2, r7
   149cc:	ldr	r7, [sp, #120]	; 0x78
   149d0:	eor	r5, r8, r5
   149d4:	lsl	r4, r5, #8
   149d8:	lsr	r5, r5, #24
   149dc:	adc	r9, r3, r7
   149e0:	eor	r7, r9, r6
   149e4:	orr	r6, r4, r7, lsr #24
   149e8:	orr	r5, r5, r7, lsl #8
   149ec:	ldr	r7, [sp, #200]	; 0xc8
   149f0:	str	r5, [sp, #68]	; 0x44
   149f4:	str	r6, [sp, #60]	; 0x3c
   149f8:	adds	r0, r7, r0
   149fc:	ldr	r7, [sp, #196]	; 0xc4
   14a00:	adc	r1, r7, r1
   14a04:	adds	r7, r0, r5
   14a08:	adc	r0, r1, r6
   14a0c:	eor	r1, r7, r2
   14a10:	str	r7, [sp, #80]	; 0x50
   14a14:	ldr	r7, [sp, #36]	; 0x24
   14a18:	ldr	r6, [sp, #56]	; 0x38
   14a1c:	str	r0, [sp, #120]	; 0x78
   14a20:	lsl	r2, r1, #16
   14a24:	eor	r0, r0, r3
   14a28:	lsr	r1, r1, #16
   14a2c:	orr	r2, r2, r0, lsr #16
   14a30:	orr	r0, r1, r0, lsl #16
   14a34:	ldr	r1, [sp, #260]	; 0x104
   14a38:	adds	r5, r0, r8
   14a3c:	str	r0, [sp, #44]	; 0x2c
   14a40:	ldr	r0, [sp, #264]	; 0x108
   14a44:	str	r2, [sp, #40]	; 0x28
   14a48:	adc	r9, r2, r9
   14a4c:	ldr	r2, [sp, #144]	; 0x90
   14a50:	str	r5, [sp, #12]
   14a54:	str	r9, [sp, #8]
   14a58:	adds	r0, r7, r0
   14a5c:	adc	r1, r6, r1
   14a60:	adds	r8, r0, r2
   14a64:	ldr	r0, [sp, #156]	; 0x9c
   14a68:	adc	r2, r1, r0
   14a6c:	ldr	r0, [sp, #124]	; 0x7c
   14a70:	eor	ip, r2, r0
   14a74:	ldr	r0, [sp, #128]	; 0x80
   14a78:	eor	r3, r8, r0
   14a7c:	ldr	r0, [sp, #88]	; 0x58
   14a80:	adds	r4, ip, r0
   14a84:	ldr	r0, [sp, #92]	; 0x5c
   14a88:	str	r4, [sp, #88]	; 0x58
   14a8c:	adc	r0, r3, r0
   14a90:	str	r0, [sp, #92]	; 0x5c
   14a94:	eor	r1, r0, r6
   14a98:	eor	r0, r4, r7
   14a9c:	lsl	r7, r0, #8
   14aa0:	lsr	r0, r0, #24
   14aa4:	orr	r6, r0, r1, lsl #8
   14aa8:	ldr	r0, [sp, #168]	; 0xa8
   14aac:	orr	r7, r7, r1, lsr #24
   14ab0:	ldr	r1, [sp, #164]	; 0xa4
   14ab4:	str	r6, [sp, #128]	; 0x80
   14ab8:	str	r7, [sp, #124]	; 0x7c
   14abc:	adds	r0, r8, r0
   14ac0:	adc	r1, r2, r1
   14ac4:	adds	r2, r0, r6
   14ac8:	str	r2, [sp, #16]
   14acc:	adc	r0, r1, r7
   14ad0:	eor	r2, r2, ip
   14ad4:	str	r0, [sp, #20]
   14ad8:	lsr	r1, r2, #16
   14adc:	eor	r0, r0, r3
   14ae0:	lsl	r2, r2, #16
   14ae4:	orr	r6, r2, r0, lsr #16
   14ae8:	mov	r2, lr
   14aec:	orr	r1, r1, r0, lsl #16
   14af0:	ldr	r0, [sp, #152]	; 0x98
   14af4:	eor	r4, lr, r6
   14af8:	ldr	lr, [sp, #148]	; 0x94
   14afc:	str	r1, [sp, #56]	; 0x38
   14b00:	adds	r7, r4, r5
   14b04:	eor	r0, r7, r0
   14b08:	eor	r3, lr, r1
   14b0c:	lsl	r8, r0, #8
   14b10:	lsr	r0, r0, #24
   14b14:	adc	r5, r3, r9
   14b18:	ldr	r9, [sp, #224]	; 0xe0
   14b1c:	eor	r1, r5, sl
   14b20:	ldr	sl, [sp, #220]	; 0xdc
   14b24:	orr	r8, r8, r1, lsr #24
   14b28:	orr	ip, r0, r1, lsl #8
   14b2c:	adds	r1, lr, r9
   14b30:	adc	lr, r2, sl
   14b34:	adds	r0, r1, ip
   14b38:	adc	r1, lr, r8
   14b3c:	eor	r2, r0, r4
   14b40:	str	r0, [sp, #100]	; 0x64
   14b44:	eor	lr, r1, r3
   14b48:	lsl	r3, r2, #16
   14b4c:	lsr	r2, r2, #16
   14b50:	str	r1, [sp, #116]	; 0x74
   14b54:	orr	r1, r2, lr, lsl #16
   14b58:	orr	r3, r3, lr, lsr #16
   14b5c:	adds	r2, r1, r7
   14b60:	str	r1, [sp, #156]	; 0x9c
   14b64:	str	r3, [sp, #152]	; 0x98
   14b68:	ldr	r7, [sp, #84]	; 0x54
   14b6c:	adc	r1, r3, r5
   14b70:	str	r2, [sp, #144]	; 0x90
   14b74:	eor	r0, r2, ip
   14b78:	ldr	r3, [sp, #72]	; 0x48
   14b7c:	str	r1, [sp, #148]	; 0x94
   14b80:	eor	r1, r1, r8
   14b84:	lsl	r2, r1, #1
   14b88:	orr	r2, r2, r0, lsr #31
   14b8c:	lsl	r0, r0, #1
   14b90:	orr	r0, r0, r1, lsr #31
   14b94:	ldr	r1, [sp, #8]
   14b98:	str	r2, [sp, #132]	; 0x84
   14b9c:	ldr	r2, [sp, #12]
   14ba0:	str	r0, [sp, #136]	; 0x88
   14ba4:	ldr	r0, [sp, #60]	; 0x3c
   14ba8:	eor	r0, r1, r0
   14bac:	ldr	r1, [sp, #68]	; 0x44
   14bb0:	eor	r1, r2, r1
   14bb4:	lsl	r2, r0, #1
   14bb8:	orr	lr, r2, r1, lsr #31
   14bbc:	lsl	r1, r1, #1
   14bc0:	orr	ip, r1, r0, lsr #31
   14bc4:	ldr	r1, [sp, #228]	; 0xe4
   14bc8:	ldr	r0, [sp, #88]	; 0x58
   14bcc:	adds	r1, r3, r1
   14bd0:	ldr	r3, [sp, #232]	; 0xe8
   14bd4:	adc	r3, r7, r3
   14bd8:	adds	r8, r1, ip
   14bdc:	ldr	r1, [sp, #56]	; 0x38
   14be0:	adc	r7, r3, lr
   14be4:	ldr	r3, [sp, #24]
   14be8:	adds	r0, r1, r0
   14bec:	ldr	r1, [sp, #92]	; 0x5c
   14bf0:	str	r0, [sp, #12]
   14bf4:	adc	r2, r6, r1
   14bf8:	ldr	r1, [sp, #32]
   14bfc:	str	r2, [sp, #8]
   14c00:	eor	r6, r3, r1
   14c04:	ldr	r1, [sp, #96]	; 0x60
   14c08:	ldr	r3, [sp, #28]
   14c0c:	eor	r5, r3, r1
   14c10:	lsr	r4, r5, #16
   14c14:	lsl	r5, r5, #16
   14c18:	orr	r4, r4, r6, lsl #16
   14c1c:	orr	r6, r5, r6, lsr #16
   14c20:	eor	r3, r6, r7
   14c24:	eor	r1, r4, r8
   14c28:	str	r6, [fp, #-188]	; 0xffffff44
   14c2c:	str	r4, [fp, #-192]	; 0xffffff40
   14c30:	str	r3, [sp, #72]	; 0x48
   14c34:	adds	r3, r3, r0
   14c38:	str	r1, [sp, #68]	; 0x44
   14c3c:	adc	r5, r1, r2
   14c40:	eor	r0, r3, ip
   14c44:	str	r3, [sp, #92]	; 0x5c
   14c48:	ldr	r1, [sp, #284]	; 0x11c
   14c4c:	str	r5, [sp, #96]	; 0x60
   14c50:	eor	r2, r5, lr
   14c54:	lsl	r5, r0, #8
   14c58:	lsr	r0, r0, #24
   14c5c:	orr	r3, r5, r2, lsr #24
   14c60:	orr	r2, r0, r2, lsl #8
   14c64:	ldr	r0, [sp, #288]	; 0x120
   14c68:	str	r2, [sp, #88]	; 0x58
   14c6c:	str	r3, [sp, #84]	; 0x54
   14c70:	adds	r0, r8, r0
   14c74:	adc	r1, r7, r1
   14c78:	adds	r0, r0, r2
   14c7c:	ldr	r2, [sp, #136]	; 0x88
   14c80:	adc	r1, r1, r3
   14c84:	str	r0, [sp, #60]	; 0x3c
   14c88:	adds	r0, r0, r9
   14c8c:	ldr	r3, [sp, #40]	; 0x28
   14c90:	str	r1, [sp, #56]	; 0x38
   14c94:	adc	r1, r1, sl
   14c98:	ldr	sl, [sp, #112]	; 0x70
   14c9c:	adds	r0, r0, r2
   14ca0:	str	r0, [sp, #36]	; 0x24
   14ca4:	ldr	r0, [sp, #132]	; 0x84
   14ca8:	adc	r0, r1, r0
   14cac:	ldr	r1, [sp, #16]
   14cb0:	str	r0, [sp, #32]
   14cb4:	ldr	r0, [sp, #64]	; 0x40
   14cb8:	adds	r9, r4, r0
   14cbc:	ldr	r0, [sp, #76]	; 0x4c
   14cc0:	str	r9, [fp, #-224]	; 0xffffff20
   14cc4:	adc	r8, r6, r0
   14cc8:	ldr	r0, [sp, #48]	; 0x30
   14ccc:	str	r8, [fp, #-220]	; 0xffffff24
   14cd0:	eor	r2, r8, r0
   14cd4:	ldr	r0, [sp, #52]	; 0x34
   14cd8:	lsl	r6, r2, #1
   14cdc:	eor	r7, r9, r0
   14ce0:	ldr	r0, [sp, #208]	; 0xd0
   14ce4:	orr	r6, r6, r7, lsr #31
   14ce8:	lsl	r7, r7, #1
   14cec:	orr	r2, r7, r2, lsr #31
   14cf0:	str	r6, [fp, #-252]	; 0xffffff04
   14cf4:	str	r2, [fp, #-256]	; 0xffffff00
   14cf8:	str	sl, [fp, #-184]	; 0xffffff48
   14cfc:	adds	r7, r1, r0
   14d00:	ldr	r0, [sp, #204]	; 0xcc
   14d04:	ldr	r1, [sp, #20]
   14d08:	adc	r5, r1, r0
   14d0c:	ldr	r0, [sp, #140]	; 0x8c
   14d10:	ldr	r1, [sp, #108]	; 0x6c
   14d14:	adds	lr, r7, r2
   14d18:	adc	r5, r5, r6
   14d1c:	eor	r7, r5, r3
   14d20:	str	r0, [fp, #-180]	; 0xffffff4c
   14d24:	ldr	r0, [sp, #104]	; 0x68
   14d28:	str	r1, [fp, #-212]	; 0xffffff2c
   14d2c:	str	r0, [fp, #-216]	; 0xffffff28
   14d30:	str	r3, [fp, #-172]	; 0xffffff54
   14d34:	ldr	r3, [sp, #44]	; 0x2c
   14d38:	adds	ip, r7, r0
   14d3c:	eor	r2, ip, r2
   14d40:	lsl	r4, r2, #8
   14d44:	lsr	r2, r2, #24
   14d48:	str	r3, [fp, #-176]	; 0xffffff50
   14d4c:	eor	r3, lr, r3
   14d50:	adc	r1, r3, r1
   14d54:	eor	r6, r1, r6
   14d58:	orr	r0, r2, r6, lsl #8
   14d5c:	ldr	r2, [sp, #184]	; 0xb8
   14d60:	orr	r4, r4, r6, lsr #24
   14d64:	ldr	r6, [sp, #180]	; 0xb4
   14d68:	str	r4, [sp, #52]	; 0x34
   14d6c:	str	r0, [sp, #64]	; 0x40
   14d70:	adds	r2, lr, r2
   14d74:	adc	r5, r5, r6
   14d78:	adds	r6, r2, r0
   14d7c:	adc	r2, r5, r4
   14d80:	str	r6, [sp, #76]	; 0x4c
   14d84:	str	r2, [sp, #104]	; 0x68
   14d88:	eor	r2, r2, r3
   14d8c:	eor	r3, r6, r7
   14d90:	lsl	r7, r3, #16
   14d94:	lsr	r3, r3, #16
   14d98:	orr	r7, r7, r2, lsr #16
   14d9c:	orr	r2, r3, r2, lsl #16
   14da0:	adds	r4, r2, ip
   14da4:	str	r2, [sp, #48]	; 0x30
   14da8:	ldr	r2, [sp, #12]
   14dac:	str	r7, [sp, #44]	; 0x2c
   14db0:	adc	r0, r7, r1
   14db4:	ldr	r1, [sp, #8]
   14db8:	str	r4, [sp]
   14dbc:	str	r0, [sp, #4]
   14dc0:	ldr	r0, [sp, #124]	; 0x7c
   14dc4:	eor	r0, r1, r0
   14dc8:	ldr	r1, [sp, #128]	; 0x80
   14dcc:	lsl	r3, r0, #1
   14dd0:	eor	r1, r2, r1
   14dd4:	ldr	r2, [sp, #248]	; 0xf8
   14dd8:	orr	r7, r3, r1, lsr #31
   14ddc:	lsl	r1, r1, #1
   14de0:	ldr	r3, [sp, #244]	; 0xf4
   14de4:	orr	r0, r1, r0, lsr #31
   14de8:	ldr	r1, [sp, #80]	; 0x50
   14dec:	adds	r1, r1, r2
   14df0:	ldr	r2, [sp, #120]	; 0x78
   14df4:	adc	r3, r2, r3
   14df8:	ldr	r2, [sp, #140]	; 0x8c
   14dfc:	adds	r1, r1, r0
   14e00:	adc	r5, r3, r7
   14e04:	eor	r3, r1, sl
   14e08:	eor	r2, r5, r2
   14e0c:	adds	sl, r2, r9
   14e10:	adc	r6, r3, r8
   14e14:	eor	r0, sl, r0
   14e18:	ldr	r8, [sp, #4]
   14e1c:	str	r6, [sp, #28]
   14e20:	eor	r7, r6, r7
   14e24:	lsl	r6, r0, #8
   14e28:	lsr	r0, r0, #24
   14e2c:	orr	r6, r6, r7, lsr #24
   14e30:	orr	r7, r0, r7, lsl #8
   14e34:	ldr	r0, [sp, #192]	; 0xc0
   14e38:	str	r7, [sp, #140]	; 0x8c
   14e3c:	str	r6, [sp, #112]	; 0x70
   14e40:	adds	r0, r1, r0
   14e44:	ldr	r1, [sp, #188]	; 0xbc
   14e48:	adc	r1, r5, r1
   14e4c:	adds	r7, r0, r7
   14e50:	adc	r0, r1, r6
   14e54:	eor	r2, r7, r2
   14e58:	ldr	r6, [sp, #36]	; 0x24
   14e5c:	str	r7, [sp, #24]
   14e60:	str	r0, [sp, #40]	; 0x28
   14e64:	lsr	r1, r2, #16
   14e68:	eor	r0, r0, r3
   14e6c:	lsl	r2, r2, #16
   14e70:	orr	r3, r2, r0, lsr #16
   14e74:	orr	r1, r1, r0, lsl #16
   14e78:	ldr	r0, [sp, #152]	; 0x98
   14e7c:	ldr	r2, [sp, #32]
   14e80:	str	r3, [sp, #20]
   14e84:	str	r1, [sp, #12]
   14e88:	str	r0, [fp, #-164]	; 0xffffff5c
   14e8c:	ldr	r0, [sp, #156]	; 0x9c
   14e90:	eor	lr, r2, r3
   14e94:	eor	r3, r6, r1
   14e98:	ldr	r1, [sp, #228]	; 0xe4
   14e9c:	adds	r4, lr, r4
   14ea0:	adc	r7, r3, r8
   14ea4:	str	r0, [fp, #-168]	; 0xffffff58
   14ea8:	ldr	r0, [sp, #144]	; 0x90
   14eac:	str	r0, [fp, #-208]	; 0xffffff30
   14eb0:	ldr	r0, [sp, #148]	; 0x94
   14eb4:	str	r0, [fp, #-204]	; 0xffffff34
   14eb8:	ldr	r0, [sp, #132]	; 0x84
   14ebc:	str	r0, [fp, #-244]	; 0xffffff0c
   14ec0:	eor	r5, r7, r0
   14ec4:	ldr	r0, [sp, #136]	; 0x88
   14ec8:	str	r0, [fp, #-248]	; 0xffffff08
   14ecc:	eor	r0, r4, r0
   14ed0:	lsl	r9, r0, #8
   14ed4:	lsr	r0, r0, #24
   14ed8:	orr	r9, r9, r5, lsr #24
   14edc:	orr	ip, r0, r5, lsl #8
   14ee0:	adds	r5, r6, r1
   14ee4:	ldr	r1, [sp, #232]	; 0xe8
   14ee8:	adc	r1, r2, r1
   14eec:	adds	r5, r5, ip
   14ef0:	adc	r0, r1, r9
   14ef4:	eor	r2, r5, lr
   14ef8:	str	r5, [sp, #80]	; 0x50
   14efc:	eor	r1, r0, r3
   14f00:	lsl	r3, r2, #16
   14f04:	lsr	r2, r2, #16
   14f08:	str	r0, [sp, #108]	; 0x6c
   14f0c:	orr	r3, r3, r1, lsr #16
   14f10:	orr	r1, r2, r1, lsl #16
   14f14:	adds	r2, r1, r4
   14f18:	str	r1, [sp, #132]	; 0x84
   14f1c:	str	r3, [sp, #120]	; 0x78
   14f20:	adc	r1, r3, r7
   14f24:	str	r2, [sp, #124]	; 0x7c
   14f28:	eor	r0, r2, ip
   14f2c:	ldr	r7, [sp, #244]	; 0xf4
   14f30:	str	r1, [sp, #128]	; 0x80
   14f34:	eor	r1, r1, r9
   14f38:	lsl	r2, r1, #1
   14f3c:	orr	r9, r2, r0, lsr #31
   14f40:	lsl	r0, r0, #1
   14f44:	ldr	r2, [sp]
   14f48:	orr	lr, r0, r1, lsr #31
   14f4c:	ldr	r0, [sp, #52]	; 0x34
   14f50:	ldr	r1, [sp, #64]	; 0x40
   14f54:	str	r9, [sp, #16]
   14f58:	str	lr, [sp, #136]	; 0x88
   14f5c:	eor	r0, r8, r0
   14f60:	eor	r1, r2, r1
   14f64:	lsl	r2, r0, #1
   14f68:	orr	r3, r2, r1, lsr #31
   14f6c:	lsl	r1, r1, #1
   14f70:	ldr	r2, [sp, #248]	; 0xf8
   14f74:	orr	r0, r1, r0, lsr #31
   14f78:	ldr	r1, [sp, #100]	; 0x64
   14f7c:	adds	r1, r1, r2
   14f80:	ldr	r2, [sp, #116]	; 0x74
   14f84:	adc	r2, r2, r7
   14f88:	adds	r5, r1, r0
   14f8c:	ldr	r1, [sp, #12]
   14f90:	adc	r6, r2, r3
   14f94:	ldr	r2, [sp, #20]
   14f98:	adds	sl, r1, sl
   14f9c:	ldr	r1, [sp, #28]
   14fa0:	adc	r8, r2, r1
   14fa4:	ldr	r1, [sp, #68]	; 0x44
   14fa8:	ldr	r2, [sp, #56]	; 0x38
   14fac:	eor	r7, r2, r1
   14fb0:	ldr	r1, [sp, #72]	; 0x48
   14fb4:	ldr	r2, [sp, #60]	; 0x3c
   14fb8:	eor	r4, r2, r1
   14fbc:	lsr	r2, r4, #16
   14fc0:	lsl	r4, r4, #16
   14fc4:	orr	r4, r4, r7, lsr #16
   14fc8:	orr	ip, r2, r7, lsl #16
   14fcc:	eor	r1, r6, r4
   14fd0:	eor	r7, r5, ip
   14fd4:	adds	r2, r1, sl
   14fd8:	str	r1, [sp, #56]	; 0x38
   14fdc:	str	r7, [sp, #52]	; 0x34
   14fe0:	adc	r1, r7, r8
   14fe4:	eor	r0, r2, r0
   14fe8:	str	r2, [sp, #68]	; 0x44
   14fec:	lsl	r7, r0, #8
   14ff0:	eor	r3, r1, r3
   14ff4:	lsr	r0, r0, #24
   14ff8:	str	r1, [sp, #72]	; 0x48
   14ffc:	ldr	r1, [sp, #236]	; 0xec
   15000:	orr	r2, r0, r3, lsl #8
   15004:	ldr	r0, [sp, #240]	; 0xf0
   15008:	orr	r7, r7, r3, lsr #24
   1500c:	str	r2, [sp, #64]	; 0x40
   15010:	str	r7, [sp, #60]	; 0x3c
   15014:	adds	r0, r5, r0
   15018:	adc	r3, r6, r1
   1501c:	adds	r2, r0, r2
   15020:	ldr	r0, [sp, #272]	; 0x110
   15024:	ldr	r1, [sp, #268]	; 0x10c
   15028:	adc	r5, r3, r7
   1502c:	str	r2, [sp, #32]
   15030:	str	r5, [sp, #28]
   15034:	adds	r0, lr, r0
   15038:	adc	r3, r9, r1
   1503c:	adds	r0, r0, r2
   15040:	ldr	r1, [sp, #24]
   15044:	str	r0, [sp, #116]	; 0x74
   15048:	adc	r0, r3, r5
   1504c:	str	r0, [sp, #8]
   15050:	ldr	r0, [sp, #92]	; 0x5c
   15054:	adds	lr, ip, r0
   15058:	ldr	r0, [sp, #96]	; 0x60
   1505c:	adc	r9, r4, r0
   15060:	ldr	r0, [sp, #84]	; 0x54
   15064:	eor	r2, r9, r0
   15068:	ldr	r0, [sp, #88]	; 0x58
   1506c:	lsl	r6, r2, #1
   15070:	eor	r3, lr, r0
   15074:	ldr	r0, [sp, #208]	; 0xd0
   15078:	orr	r6, r6, r3, lsr #31
   1507c:	lsl	r3, r3, #1
   15080:	orr	r2, r3, r2, lsr #31
   15084:	str	r6, [fp, #-236]	; 0xffffff14
   15088:	str	r2, [fp, #-240]	; 0xffffff10
   1508c:	str	lr, [fp, #-200]	; 0xffffff38
   15090:	str	r9, [fp, #-196]	; 0xffffff3c
   15094:	adds	r3, r1, r0
   15098:	ldr	r0, [sp, #204]	; 0xcc
   1509c:	ldr	r1, [sp, #40]	; 0x28
   150a0:	adc	r5, r1, r0
   150a4:	ldr	r0, [sp, #44]	; 0x2c
   150a8:	adds	r3, r3, r2
   150ac:	ldr	r1, [sp, #148]	; 0x94
   150b0:	adc	r5, r5, r6
   150b4:	eor	ip, r0, r5
   150b8:	ldr	r0, [sp, #48]	; 0x30
   150bc:	eor	r4, r0, r3
   150c0:	ldr	r0, [sp, #144]	; 0x90
   150c4:	adds	r0, ip, r0
   150c8:	adc	r1, r4, r1
   150cc:	eor	r2, r0, r2
   150d0:	lsl	r7, r2, #8
   150d4:	eor	r6, r1, r6
   150d8:	lsr	r2, r2, #24
   150dc:	orr	r7, r7, r6, lsr #24
   150e0:	orr	r6, r2, r6, lsl #8
   150e4:	ldr	r2, [sp, #288]	; 0x120
   150e8:	str	r7, [sp, #84]	; 0x54
   150ec:	str	r6, [sp, #92]	; 0x5c
   150f0:	adds	r2, r3, r2
   150f4:	ldr	r3, [sp, #284]	; 0x11c
   150f8:	adc	r3, r5, r3
   150fc:	adds	r5, r2, r6
   15100:	adc	r2, r3, r7
   15104:	eor	r3, r5, ip
   15108:	str	r5, [sp, #96]	; 0x60
   1510c:	str	r2, [sp, #100]	; 0x64
   15110:	lsl	r5, r3, #16
   15114:	eor	r2, r2, r4
   15118:	lsr	r3, r3, #16
   1511c:	orr	r7, r5, r2, lsr #16
   15120:	orr	r2, r3, r2, lsl #16
   15124:	ldr	r3, [sp, #76]	; 0x4c
   15128:	adds	r0, r2, r0
   1512c:	str	r2, [sp, #88]	; 0x58
   15130:	str	r7, [sp, #40]	; 0x28
   15134:	str	r0, [sp, #44]	; 0x2c
   15138:	ldr	r0, [sp, #112]	; 0x70
   1513c:	adc	ip, r7, r1
   15140:	ldr	r1, [sp, #140]	; 0x8c
   15144:	str	ip, [sp, #24]
   15148:	eor	r0, r8, r0
   1514c:	eor	r1, sl, r1
   15150:	lsl	r2, r0, #1
   15154:	orr	r4, r2, r1, lsr #31
   15158:	lsl	r1, r1, #1
   1515c:	ldr	r2, [sp, #196]	; 0xc4
   15160:	orr	r0, r1, r0, lsr #31
   15164:	ldr	r1, [sp, #200]	; 0xc8
   15168:	adds	r1, r0, r1
   1516c:	adc	r2, r4, r2
   15170:	adds	r1, r1, r3
   15174:	ldr	r3, [sp, #104]	; 0x68
   15178:	adc	r3, r2, r3
   1517c:	ldr	r2, [sp, #152]	; 0x98
   15180:	eor	sl, r3, r2
   15184:	ldr	r2, [sp, #156]	; 0x9c
   15188:	adds	r5, sl, lr
   1518c:	str	r5, [sp, #48]	; 0x30
   15190:	eor	r2, r1, r2
   15194:	adc	r7, r2, r9
   15198:	str	r7, [sp, #104]	; 0x68
   1519c:	eor	lr, r7, r4
   151a0:	ldr	r7, [sp, #292]	; 0x124
   151a4:	stm	r7, {r0, r4}
   151a8:	eor	r0, r5, r0
   151ac:	lsl	r4, r0, #8
   151b0:	lsr	r0, r0, #24
   151b4:	ldr	r9, [sp, #44]	; 0x2c
   151b8:	orr	r6, r0, lr, lsl #8
   151bc:	ldr	r0, [sp, #264]	; 0x108
   151c0:	orr	r7, r4, lr, lsr #24
   151c4:	str	r6, [sp, #76]	; 0x4c
   151c8:	str	r7, [sp, #36]	; 0x24
   151cc:	adds	r0, r1, r0
   151d0:	ldr	r1, [sp, #260]	; 0x104
   151d4:	adc	r1, r3, r1
   151d8:	adds	r3, r0, r6
   151dc:	ldr	r6, [sp, #116]	; 0x74
   151e0:	adc	r0, r1, r7
   151e4:	str	r3, [sp, #12]
   151e8:	str	r0, [sp, #20]
   151ec:	eor	r0, r0, r2
   151f0:	eor	r2, r3, sl
   151f4:	lsr	r1, r2, #16
   151f8:	lsl	r2, r2, #16
   151fc:	orr	r4, r2, r0, lsr #16
   15200:	ldr	r2, [sp, #8]
   15204:	orr	r5, r1, r0, lsl #16
   15208:	ldr	r0, [sp, #16]
   1520c:	eor	r3, r6, r5
   15210:	eor	r8, r2, r4
   15214:	adds	sl, r8, r9
   15218:	adc	lr, r3, ip
   1521c:	eor	r1, lr, r0
   15220:	ldr	r0, [sp, #136]	; 0x88
   15224:	eor	r0, sl, r0
   15228:	lsl	r7, r0, #8
   1522c:	lsr	r0, r0, #24
   15230:	orr	r7, r7, r1, lsr #24
   15234:	orr	r0, r0, r1, lsl #8
   15238:	ldr	r1, [sp, #256]	; 0x100
   1523c:	adds	r1, r6, r1
   15240:	ldr	r6, [sp, #252]	; 0xfc
   15244:	adc	ip, r2, r6
   15248:	adds	r6, r1, r0
   1524c:	adc	r1, ip, r7
   15250:	eor	r2, r6, r8
   15254:	str	r6, [sp, #112]	; 0x70
   15258:	eor	ip, r1, r3
   1525c:	lsl	r3, r2, #16
   15260:	lsr	r2, r2, #16
   15264:	str	r1, [sp, #116]	; 0x74
   15268:	orr	r1, r2, ip, lsl #16
   1526c:	orr	r3, r3, ip, lsr #16
   15270:	ldr	ip, [sp, #180]	; 0xb4
   15274:	adds	r2, r1, sl
   15278:	str	r1, [sp, #156]	; 0x9c
   1527c:	str	r3, [sp, #152]	; 0x98
   15280:	adc	r1, r3, lr
   15284:	str	r2, [sp, #144]	; 0x90
   15288:	eor	r0, r2, r0
   1528c:	ldr	r3, [sp, #108]	; 0x6c
   15290:	str	r1, [sp, #148]	; 0x94
   15294:	eor	r1, r1, r7
   15298:	ldr	r7, [sp, #184]	; 0xb8
   1529c:	lsl	r2, r1, #1
   152a0:	orr	r2, r2, r0, lsr #31
   152a4:	lsl	r0, r0, #1
   152a8:	orr	r0, r0, r1, lsr #31
   152ac:	ldr	r1, [sp, #24]
   152b0:	str	r2, [sp, #136]	; 0x88
   152b4:	str	r0, [sp, #140]	; 0x8c
   152b8:	ldr	r0, [sp, #84]	; 0x54
   152bc:	eor	r0, r1, r0
   152c0:	ldr	r1, [sp, #92]	; 0x5c
   152c4:	lsl	r2, r0, #1
   152c8:	eor	r1, r9, r1
   152cc:	orr	sl, r2, r1, lsr #31
   152d0:	lsl	r1, r1, #1
   152d4:	ldr	r2, [sp, #52]	; 0x34
   152d8:	orr	lr, r1, r0, lsr #31
   152dc:	ldr	r1, [sp, #80]	; 0x50
   152e0:	ldr	r0, [sp, #48]	; 0x30
   152e4:	adds	r6, r1, r7
   152e8:	ldr	r1, [sp, #104]	; 0x68
   152ec:	adc	r3, r3, ip
   152f0:	adds	r8, r6, lr
   152f4:	adc	r9, r3, sl
   152f8:	ldr	r3, [sp, #28]
   152fc:	adds	r0, r5, r0
   15300:	str	r0, [sp, #8]
   15304:	adc	r1, r4, r1
   15308:	str	r1, [sp, #4]
   1530c:	eor	r5, r3, r2
   15310:	ldr	r2, [sp, #56]	; 0x38
   15314:	ldr	r3, [sp, #32]
   15318:	eor	r4, r3, r2
   1531c:	lsr	r6, r4, #16
   15320:	lsl	r4, r4, #16
   15324:	orr	r6, r6, r5, lsl #16
   15328:	orr	r5, r4, r5, lsr #16
   1532c:	eor	r3, r5, r9
   15330:	eor	r2, r6, r8
   15334:	str	r6, [fp, #-192]	; 0xffffff40
   15338:	str	r5, [fp, #-188]	; 0xffffff44
   1533c:	adds	r4, r3, r0
   15340:	str	r3, [sp, #56]	; 0x38
   15344:	str	r2, [sp, #52]	; 0x34
   15348:	adc	r3, r2, r1
   1534c:	eor	r0, r4, lr
   15350:	str	r4, [sp, #104]	; 0x68
   15354:	ldr	r1, [sp, #140]	; 0x8c
   15358:	eor	r2, r3, sl
   1535c:	lsl	r4, r0, #8
   15360:	lsr	r0, r0, #24
   15364:	str	r3, [sp, #108]	; 0x6c
   15368:	ldr	sl, [sp, #120]	; 0x78
   1536c:	orr	r3, r4, r2, lsr #24
   15370:	orr	r4, r0, r2, lsl #8
   15374:	ldr	r0, [sp, #168]	; 0xa8
   15378:	ldr	r2, [sp, #164]	; 0xa4
   1537c:	str	r3, [sp, #84]	; 0x54
   15380:	str	r4, [sp, #92]	; 0x5c
   15384:	adds	r0, r8, r0
   15388:	adc	r2, r9, r2
   1538c:	adds	r0, r0, r4
   15390:	adc	r2, r2, r3
   15394:	str	r0, [sp, #48]	; 0x30
   15398:	adds	r0, r0, r7
   1539c:	ldr	r3, [sp, #132]	; 0x84
   153a0:	ldr	r7, [sp, #40]	; 0x28
   153a4:	str	r2, [sp, #44]	; 0x2c
   153a8:	adc	r2, r2, ip
   153ac:	adds	r0, r0, r1
   153b0:	str	r0, [sp, #24]
   153b4:	ldr	r0, [sp, #136]	; 0x88
   153b8:	adc	r0, r2, r0
   153bc:	str	r0, [sp, #16]
   153c0:	ldr	r0, [sp, #68]	; 0x44
   153c4:	adds	r8, r6, r0
   153c8:	ldr	r0, [sp, #72]	; 0x48
   153cc:	str	r8, [fp, #-224]	; 0xffffff20
   153d0:	adc	ip, r5, r0
   153d4:	ldr	r0, [sp, #60]	; 0x3c
   153d8:	str	ip, [fp, #-220]	; 0xffffff24
   153dc:	eor	r1, ip, r0
   153e0:	ldr	r0, [sp, #64]	; 0x40
   153e4:	lsl	r6, r1, #1
   153e8:	eor	r2, r8, r0
   153ec:	ldr	r0, [sp, #280]	; 0x118
   153f0:	orr	r9, r6, r2, lsr #31
   153f4:	lsl	r2, r2, #1
   153f8:	orr	r6, r2, r1, lsr #31
   153fc:	ldr	r1, [sp, #12]
   15400:	str	r9, [fp, #-252]	; 0xffffff04
   15404:	str	r6, [fp, #-256]	; 0xffffff00
   15408:	str	sl, [fp, #-180]	; 0xffffff4c
   1540c:	str	r3, [fp, #-184]	; 0xffffff48
   15410:	adds	r2, r1, r0
   15414:	ldr	r0, [sp, #276]	; 0x114
   15418:	ldr	r1, [sp, #20]
   1541c:	adc	r5, r1, r0
   15420:	ldr	r0, [sp, #128]	; 0x80
   15424:	ldr	r1, [sp, #124]	; 0x7c
   15428:	adds	r2, r2, r6
   1542c:	adc	r4, r5, r9
   15430:	eor	r5, r4, r7
   15434:	str	r0, [fp, #-212]	; 0xffffff2c
   15438:	str	r1, [fp, #-216]	; 0xffffff28
   1543c:	str	r7, [fp, #-172]	; 0xffffff54
   15440:	ldr	r7, [sp, #88]	; 0x58
   15444:	adds	lr, r5, r1
   15448:	eor	r1, lr, r6
   1544c:	lsl	r6, r1, #8
   15450:	lsr	r1, r1, #24
   15454:	str	r7, [fp, #-176]	; 0xffffff50
   15458:	eor	r7, r2, r7
   1545c:	adc	r0, r7, r0
   15460:	eor	r9, r0, r9
   15464:	orr	r6, r6, r9, lsr #24
   15468:	orr	r9, r1, r9, lsl #8
   1546c:	ldr	r1, [sp, #216]	; 0xd8
   15470:	str	r9, [sp, #72]	; 0x48
   15474:	str	r6, [sp, #68]	; 0x44
   15478:	adds	r1, r2, r1
   1547c:	ldr	r2, [sp, #212]	; 0xd4
   15480:	adc	r2, r4, r2
   15484:	adds	r4, r1, r9
   15488:	adc	r1, r2, r6
   1548c:	eor	r2, r4, r5
   15490:	str	r4, [sp, #80]	; 0x50
   15494:	ldr	r6, [sp, #188]	; 0xbc
   15498:	str	r1, [sp, #88]	; 0x58
   1549c:	lsl	r4, r2, #16
   154a0:	eor	r1, r1, r7
   154a4:	lsr	r2, r2, #16
   154a8:	orr	r4, r4, r1, lsr #16
   154ac:	orr	r1, r2, r1, lsl #16
   154b0:	ldr	r2, [sp, #8]
   154b4:	str	r1, [sp, #40]	; 0x28
   154b8:	adds	r1, r1, lr
   154bc:	str	r4, [sp, #28]
   154c0:	str	r1, [sp]
   154c4:	adc	r9, r4, r0
   154c8:	ldr	r0, [sp, #36]	; 0x24
   154cc:	ldr	r1, [sp, #4]
   154d0:	eor	r0, r1, r0
   154d4:	ldr	r1, [sp, #76]	; 0x4c
   154d8:	lsl	r7, r0, #1
   154dc:	eor	r2, r2, r1
   154e0:	ldr	r1, [sp, #192]	; 0xc0
   154e4:	orr	r7, r7, r2, lsr #31
   154e8:	lsl	r2, r2, #1
   154ec:	orr	r2, r2, r0, lsr #31
   154f0:	ldr	r0, [sp, #96]	; 0x60
   154f4:	adds	r0, r0, r1
   154f8:	ldr	r1, [sp, #100]	; 0x64
   154fc:	adc	r4, r1, r6
   15500:	adds	r5, r0, r2
   15504:	adc	r0, r4, r7
   15508:	eor	r1, r5, r3
   1550c:	eor	r4, r0, sl
   15510:	adds	r3, r4, r8
   15514:	str	r3, [sp, #60]	; 0x3c
   15518:	eor	r2, r3, r2
   1551c:	ldr	r3, [sp, #176]	; 0xb0
   15520:	adc	r6, r1, ip
   15524:	ldr	ip, [sp]
   15528:	str	r6, [sp, #64]	; 0x40
   1552c:	eor	r7, r6, r7
   15530:	lsl	r6, r2, #8
   15534:	lsr	r2, r2, #24
   15538:	orr	r6, r6, r7, lsr #24
   1553c:	orr	r7, r2, r7, lsl #8
   15540:	str	r7, [sp, #36]	; 0x24
   15544:	str	r6, [sp, #32]
   15548:	adds	r2, r5, r3
   1554c:	ldr	r5, [sp, #172]	; 0xac
   15550:	adc	r0, r0, r5
   15554:	adds	r2, r2, r7
   15558:	adc	r0, r0, r6
   1555c:	str	r2, [sp, #20]
   15560:	str	r0, [sp, #100]	; 0x64
   15564:	eor	r0, r0, r1
   15568:	eor	r1, r2, r4
   1556c:	ldr	r4, [sp, #16]
   15570:	lsr	r2, r1, #16
   15574:	lsl	r1, r1, #16
   15578:	orr	r7, r2, r0, lsl #16
   1557c:	orr	r1, r1, r0, lsr #16
   15580:	ldr	r0, [sp, #152]	; 0x98
   15584:	ldr	r2, [sp, #24]
   15588:	str	r1, [sp, #12]
   1558c:	str	r7, [sp, #8]
   15590:	eor	lr, r4, r1
   15594:	adds	sl, lr, ip
   15598:	str	r0, [fp, #-164]	; 0xffffff5c
   1559c:	ldr	r0, [sp, #156]	; 0x9c
   155a0:	eor	r1, r2, r7
   155a4:	adc	r6, r1, r9
   155a8:	str	r0, [fp, #-168]	; 0xffffff58
   155ac:	ldr	r0, [sp, #144]	; 0x90
   155b0:	str	r0, [fp, #-208]	; 0xffffff30
   155b4:	ldr	r0, [sp, #148]	; 0x94
   155b8:	str	r0, [fp, #-204]	; 0xffffff34
   155bc:	ldr	r0, [sp, #136]	; 0x88
   155c0:	str	r0, [fp, #-244]	; 0xffffff0c
   155c4:	eor	r7, r6, r0
   155c8:	ldr	r0, [sp, #140]	; 0x8c
   155cc:	str	r0, [fp, #-248]	; 0xffffff08
   155d0:	eor	r0, sl, r0
   155d4:	lsl	r8, r0, #8
   155d8:	lsr	r0, r0, #24
   155dc:	orr	r8, r8, r7, lsr #24
   155e0:	orr	r0, r0, r7, lsl #8
   155e4:	adds	r7, r2, r3
   155e8:	adc	r2, r4, r5
   155ec:	adds	r3, r7, r0
   155f0:	ldr	r7, [sp, #188]	; 0xbc
   155f4:	ldr	r5, [sp, #48]	; 0x30
   155f8:	adc	r2, r2, r8
   155fc:	str	r3, [sp, #76]	; 0x4c
   15600:	str	r2, [sp, #96]	; 0x60
   15604:	eor	r1, r2, r1
   15608:	eor	r2, r3, lr
   1560c:	lsl	r3, r2, #16
   15610:	lsr	r2, r2, #16
   15614:	orr	r3, r3, r1, lsr #16
   15618:	orr	r1, r2, r1, lsl #16
   1561c:	adds	r2, r1, sl
   15620:	str	r1, [sp, #132]	; 0x84
   15624:	str	r3, [sp, #128]	; 0x80
   15628:	adc	r1, r3, r6
   1562c:	str	r2, [sp, #120]	; 0x78
   15630:	eor	r0, r2, r0
   15634:	ldr	r3, [sp, #192]	; 0xc0
   15638:	str	r1, [sp, #124]	; 0x7c
   1563c:	eor	r1, r1, r8
   15640:	lsl	r2, r1, #1
   15644:	orr	r8, r2, r0, lsr #31
   15648:	lsl	r0, r0, #1
   1564c:	orr	sl, r0, r1, lsr #31
   15650:	ldr	r0, [sp, #68]	; 0x44
   15654:	ldr	r1, [sp, #72]	; 0x48
   15658:	str	r8, [sp, #136]	; 0x88
   1565c:	str	sl, [sp, #140]	; 0x8c
   15660:	eor	r0, r9, r0
   15664:	eor	r1, ip, r1
   15668:	lsl	r2, r0, #1
   1566c:	orr	r2, r2, r1, lsr #31
   15670:	lsl	r1, r1, #1
   15674:	orr	r0, r1, r0, lsr #31
   15678:	ldr	r1, [sp, #112]	; 0x70
   1567c:	adds	r1, r1, r3
   15680:	ldr	r3, [sp, #116]	; 0x74
   15684:	adc	r3, r3, r7
   15688:	adds	r6, r1, r0
   1568c:	ldr	r1, [sp, #60]	; 0x3c
   15690:	ldr	r7, [sp, #12]
   15694:	adc	r9, r3, r2
   15698:	ldr	r3, [sp, #8]
   1569c:	adds	r3, r3, r1
   156a0:	ldr	r1, [sp, #64]	; 0x40
   156a4:	str	r3, [sp, #16]
   156a8:	adc	lr, r7, r1
   156ac:	ldr	r1, [sp, #52]	; 0x34
   156b0:	ldr	r7, [sp, #44]	; 0x2c
   156b4:	eor	r7, r7, r1
   156b8:	ldr	r1, [sp, #56]	; 0x38
   156bc:	eor	r4, r5, r1
   156c0:	lsr	r5, r4, #16
   156c4:	lsl	r4, r4, #16
   156c8:	orr	r4, r4, r7, lsr #16
   156cc:	orr	ip, r5, r7, lsl #16
   156d0:	eor	r1, r9, r4
   156d4:	eor	r7, r6, ip
   156d8:	adds	r5, r1, r3
   156dc:	str	r1, [sp, #56]	; 0x38
   156e0:	str	r7, [sp, #52]	; 0x34
   156e4:	adc	r1, r7, lr
   156e8:	eor	r0, r5, r0
   156ec:	str	r5, [sp, #68]	; 0x44
   156f0:	lsl	r7, r0, #8
   156f4:	eor	r2, r1, r2
   156f8:	lsr	r0, r0, #24
   156fc:	str	r1, [sp, #72]	; 0x48
   15700:	ldr	r1, [sp, #276]	; 0x114
   15704:	orr	r5, r0, r2, lsl #8
   15708:	ldr	r0, [sp, #280]	; 0x118
   1570c:	orr	r7, r7, r2, lsr #24
   15710:	str	r5, [sp, #64]	; 0x40
   15714:	str	r7, [sp, #60]	; 0x3c
   15718:	adds	r0, r6, r0
   1571c:	adc	r2, r9, r1
   15720:	adds	r3, r0, r5
   15724:	ldr	r0, [sp, #288]	; 0x120
   15728:	ldr	r1, [sp, #284]	; 0x11c
   1572c:	adc	r5, r2, r7
   15730:	str	r3, [sp, #48]	; 0x30
   15734:	str	r5, [sp, #24]
   15738:	adds	r0, sl, r0
   1573c:	adc	r2, r8, r1
   15740:	adds	r0, r0, r3
   15744:	ldr	r1, [sp, #20]
   15748:	str	r0, [sp, #116]	; 0x74
   1574c:	adc	r0, r2, r5
   15750:	str	r0, [sp, #112]	; 0x70
   15754:	ldr	r0, [sp, #104]	; 0x68
   15758:	adds	r8, ip, r0
   1575c:	ldr	r0, [sp, #108]	; 0x6c
   15760:	str	r8, [fp, #-200]	; 0xffffff38
   15764:	adc	r9, r4, r0
   15768:	ldr	r0, [sp, #84]	; 0x54
   1576c:	str	r9, [fp, #-196]	; 0xffffff3c
   15770:	eor	r2, r9, r0
   15774:	ldr	r0, [sp, #92]	; 0x5c
   15778:	lsl	r5, r2, #1
   1577c:	eor	r3, r8, r0
   15780:	ldr	r0, [sp, #264]	; 0x108
   15784:	orr	r5, r5, r3, lsr #31
   15788:	lsl	r3, r3, #1
   1578c:	orr	r2, r3, r2, lsr #31
   15790:	str	r5, [fp, #-236]	; 0xffffff14
   15794:	str	r2, [fp, #-240]	; 0xffffff10
   15798:	adds	r3, r1, r0
   1579c:	ldr	r0, [sp, #260]	; 0x104
   157a0:	ldr	r1, [sp, #100]	; 0x64
   157a4:	adc	r4, r1, r0
   157a8:	ldr	r0, [sp, #28]
   157ac:	adds	r3, r3, r2
   157b0:	ldr	r1, [sp, #148]	; 0x94
   157b4:	adc	r4, r4, r5
   157b8:	eor	ip, r0, r4
   157bc:	ldr	r0, [sp, #40]	; 0x28
   157c0:	eor	sl, r0, r3
   157c4:	ldr	r0, [sp, #144]	; 0x90
   157c8:	adds	r0, ip, r0
   157cc:	adc	r1, sl, r1
   157d0:	eor	r2, r0, r2
   157d4:	lsl	r6, r2, #8
   157d8:	eor	r5, r1, r5
   157dc:	lsr	r2, r2, #24
   157e0:	orr	r6, r6, r5, lsr #24
   157e4:	orr	r5, r2, r5, lsl #8
   157e8:	ldr	r2, [sp, #224]	; 0xe0
   157ec:	str	r5, [sp, #108]	; 0x6c
   157f0:	str	r6, [sp, #104]	; 0x68
   157f4:	adds	r2, r3, r2
   157f8:	ldr	r3, [sp, #220]	; 0xdc
   157fc:	adc	r3, r4, r3
   15800:	adds	r4, r2, r5
   15804:	adc	r2, r3, r6
   15808:	eor	r3, r4, ip
   1580c:	str	r4, [sp, #84]	; 0x54
   15810:	str	r2, [sp, #100]	; 0x64
   15814:	lsl	r4, r3, #16
   15818:	eor	r2, r2, sl
   1581c:	lsr	r3, r3, #16
   15820:	orr	r7, r4, r2, lsr #16
   15824:	orr	r2, r3, r2, lsl #16
   15828:	ldr	r4, [sp, #292]	; 0x124
   1582c:	adds	r0, r2, r0
   15830:	str	r2, [sp, #92]	; 0x5c
   15834:	ldr	r2, [sp, #16]
   15838:	str	r7, [sp, #40]	; 0x28
   1583c:	str	r0, [sp, #12]
   15840:	ldr	r0, [sp, #32]
   15844:	adc	r5, r7, r1
   15848:	ldr	r1, [sp, #36]	; 0x24
   1584c:	ldr	r7, [sp, #80]	; 0x50
   15850:	eor	r0, lr, r0
   15854:	eor	r3, r2, r1
   15858:	lsl	r2, r0, #1
   1585c:	orr	r1, r2, r3, lsr #31
   15860:	lsl	r2, r3, #1
   15864:	ldr	r3, [sp, #244]	; 0xf4
   15868:	orr	r0, r2, r0, lsr #31
   1586c:	ldr	r2, [sp, #248]	; 0xf8
   15870:	strd	r0, [r4]
   15874:	adds	r2, r0, r2
   15878:	adc	r3, r1, r3
   1587c:	adds	sl, r2, r7
   15880:	ldr	r2, [sp, #88]	; 0x58
   15884:	ldr	r7, [sp, #116]	; 0x74
   15888:	adc	r3, r3, r2
   1588c:	ldr	r2, [sp, #152]	; 0x98
   15890:	eor	lr, r3, r2
   15894:	ldr	r2, [sp, #156]	; 0x9c
   15898:	adds	r6, lr, r8
   1589c:	eor	r0, r6, r0
   158a0:	str	r6, [sp, #28]
   158a4:	eor	ip, sl, r2
   158a8:	adc	r2, ip, r9
   158ac:	str	r2, [sp, #88]	; 0x58
   158b0:	eor	r2, r2, r1
   158b4:	lsl	r1, r0, #8
   158b8:	lsr	r0, r0, #24
   158bc:	orr	r4, r1, r2, lsr #24
   158c0:	orr	r2, r0, r2, lsl #8
   158c4:	ldr	r0, [sp, #256]	; 0x100
   158c8:	ldr	r1, [sp, #252]	; 0xfc
   158cc:	str	r2, [sp, #44]	; 0x2c
   158d0:	str	r4, [sp, #36]	; 0x24
   158d4:	adds	r0, sl, r0
   158d8:	ldr	sl, [sp, #12]
   158dc:	adc	r1, r3, r1
   158e0:	adds	r2, r0, r2
   158e4:	adc	r0, r1, r4
   158e8:	ldr	r4, [sp, #112]	; 0x70
   158ec:	str	r2, [sp, #32]
   158f0:	eor	r2, r2, lr
   158f4:	str	r0, [sp, #80]	; 0x50
   158f8:	lsr	r1, r2, #16
   158fc:	eor	r0, r0, ip
   15900:	lsl	r2, r2, #16
   15904:	orr	r1, r1, r0, lsl #16
   15908:	orr	r6, r2, r0, lsr #16
   1590c:	ldr	r0, [sp, #136]	; 0x88
   15910:	eor	r3, r7, r1
   15914:	str	r1, [sp, #20]
   15918:	eor	r2, r4, r6
   1591c:	adds	lr, r2, sl
   15920:	adc	r8, r3, r5
   15924:	eor	r1, r8, r0
   15928:	ldr	r0, [sp, #140]	; 0x8c
   1592c:	eor	r0, lr, r0
   15930:	lsl	r9, r0, #8
   15934:	lsr	r0, r0, #24
   15938:	orr	r9, r9, r1, lsr #24
   1593c:	orr	r0, r0, r1, lsl #8
   15940:	ldr	r1, [sp, #168]	; 0xa8
   15944:	adds	r1, r7, r1
   15948:	ldr	r7, [sp, #164]	; 0xa4
   1594c:	adc	ip, r4, r7
   15950:	adds	r7, r1, r0
   15954:	ldr	r4, [sp, #208]	; 0xd0
   15958:	adc	r1, ip, r9
   1595c:	eor	r2, r7, r2
   15960:	str	r7, [sp, #112]	; 0x70
   15964:	eor	ip, r1, r3
   15968:	lsl	r3, r2, #16
   1596c:	lsr	r2, r2, #16
   15970:	str	r1, [sp, #116]	; 0x74
   15974:	orr	r1, r2, ip, lsl #16
   15978:	orr	r3, r3, ip, lsr #16
   1597c:	ldr	ip, [sp, #204]	; 0xcc
   15980:	adds	r2, r1, lr
   15984:	str	r1, [sp, #156]	; 0x9c
   15988:	str	r3, [sp, #152]	; 0x98
   1598c:	adc	r1, r3, r8
   15990:	str	r2, [sp, #136]	; 0x88
   15994:	eor	r0, r2, r0
   15998:	str	r1, [sp, #140]	; 0x8c
   1599c:	eor	r1, r1, r9
   159a0:	lsl	r2, r1, #1
   159a4:	orr	r2, r2, r0, lsr #31
   159a8:	lsl	r0, r0, #1
   159ac:	orr	r0, r0, r1, lsr #31
   159b0:	ldr	r1, [sp, #108]	; 0x6c
   159b4:	str	r2, [sp, #144]	; 0x90
   159b8:	str	r0, [sp, #148]	; 0x94
   159bc:	ldr	r0, [sp, #104]	; 0x68
   159c0:	eor	r1, sl, r1
   159c4:	eor	r0, r5, r0
   159c8:	lsl	r2, r0, #1
   159cc:	orr	r8, r2, r1, lsr #31
   159d0:	lsl	r1, r1, #1
   159d4:	ldr	r2, [sp, #96]	; 0x60
   159d8:	orr	lr, r1, r0, lsr #31
   159dc:	ldr	r1, [sp, #76]	; 0x4c
   159e0:	ldr	r0, [sp, #28]
   159e4:	adds	r3, r1, r4
   159e8:	ldr	r1, [sp, #20]
   159ec:	adc	r2, r2, ip
   159f0:	adds	sl, r3, lr
   159f4:	ldr	r3, [sp, #24]
   159f8:	adc	r9, r2, r8
   159fc:	ldr	r2, [sp, #52]	; 0x34
   15a00:	adds	r0, r1, r0
   15a04:	ldr	r1, [sp, #88]	; 0x58
   15a08:	str	r0, [sp, #20]
   15a0c:	eor	r7, r3, r2
   15a10:	ldr	r2, [sp, #56]	; 0x38
   15a14:	ldr	r3, [sp, #48]	; 0x30
   15a18:	adc	r1, r6, r1
   15a1c:	str	r1, [sp, #16]
   15a20:	eor	r5, r3, r2
   15a24:	lsr	r6, r5, #16
   15a28:	lsl	r5, r5, #16
   15a2c:	orr	r6, r6, r7, lsl #16
   15a30:	orr	r7, r5, r7, lsr #16
   15a34:	eor	r2, r7, r9
   15a38:	eor	r3, r6, sl
   15a3c:	str	r7, [fp, #-188]	; 0xffffff44
   15a40:	str	r6, [fp, #-192]	; 0xffffff40
   15a44:	adds	r5, r2, r0
   15a48:	str	r2, [sp, #76]	; 0x4c
   15a4c:	str	r3, [sp, #56]	; 0x38
   15a50:	adc	r2, r3, r1
   15a54:	eor	r0, r5, lr
   15a58:	str	r5, [sp, #104]	; 0x68
   15a5c:	ldr	r1, [sp, #148]	; 0x94
   15a60:	lsl	r5, r0, #8
   15a64:	eor	r3, r2, r8
   15a68:	lsr	r0, r0, #24
   15a6c:	str	r2, [sp, #108]	; 0x6c
   15a70:	orr	r2, r0, r3, lsl #8
   15a74:	ldr	r0, [sp, #272]	; 0x110
   15a78:	orr	r5, r5, r3, lsr #24
   15a7c:	ldr	r3, [sp, #268]	; 0x10c
   15a80:	str	r2, [sp, #96]	; 0x60
   15a84:	str	r5, [sp, #88]	; 0x58
   15a88:	adds	r0, sl, r0
   15a8c:	adc	r3, r9, r3
   15a90:	adds	r0, r0, r2
   15a94:	adc	r2, r3, r5
   15a98:	str	r0, [sp, #52]	; 0x34
   15a9c:	adds	r0, r0, r4
   15aa0:	ldr	r4, [sp, #40]	; 0x28
   15aa4:	str	r2, [sp, #48]	; 0x30
   15aa8:	adc	r2, r2, ip
   15aac:	adds	r0, r0, r1
   15ab0:	str	r0, [sp, #28]
   15ab4:	ldr	r0, [sp, #144]	; 0x90
   15ab8:	adc	r0, r2, r0
   15abc:	ldr	r2, [sp, #32]
   15ac0:	str	r0, [sp, #24]
   15ac4:	ldr	r0, [sp, #68]	; 0x44
   15ac8:	adds	r9, r6, r0
   15acc:	ldr	r0, [sp, #72]	; 0x48
   15ad0:	str	r9, [fp, #-224]	; 0xffffff20
   15ad4:	adc	r8, r7, r0
   15ad8:	ldr	r0, [sp, #60]	; 0x3c
   15adc:	str	r8, [fp, #-220]	; 0xffffff24
   15ae0:	eor	r1, r8, r0
   15ae4:	ldr	r0, [sp, #64]	; 0x40
   15ae8:	lsl	r6, r1, #1
   15aec:	eor	r7, r9, r0
   15af0:	ldr	r0, [sp, #200]	; 0xc8
   15af4:	orr	r6, r6, r7, lsr #31
   15af8:	lsl	r7, r7, #1
   15afc:	orr	r1, r7, r1, lsr #31
   15b00:	str	r6, [fp, #-252]	; 0xffffff04
   15b04:	str	r1, [fp, #-256]	; 0xffffff00
   15b08:	adds	r7, r2, r0
   15b0c:	ldr	r0, [sp, #196]	; 0xc4
   15b10:	ldr	r2, [sp, #80]	; 0x50
   15b14:	adc	r5, r2, r0
   15b18:	ldr	r0, [sp, #128]	; 0x80
   15b1c:	ldr	r2, [sp, #120]	; 0x78
   15b20:	adds	sl, r7, r1
   15b24:	adc	lr, r5, r6
   15b28:	eor	r5, lr, r4
   15b2c:	str	r0, [fp, #-180]	; 0xffffff4c
   15b30:	ldr	r0, [sp, #132]	; 0x84
   15b34:	adds	r7, r5, r2
   15b38:	eor	r1, r7, r1
   15b3c:	str	r0, [fp, #-184]	; 0xffffff48
   15b40:	ldr	r0, [sp, #124]	; 0x7c
   15b44:	str	r2, [fp, #-216]	; 0xffffff28
   15b48:	lsl	r2, r1, #8
   15b4c:	lsr	r1, r1, #24
   15b50:	str	r0, [fp, #-212]	; 0xffffff2c
   15b54:	str	r4, [fp, #-172]	; 0xffffff54
   15b58:	ldr	r4, [sp, #92]	; 0x5c
   15b5c:	str	r4, [fp, #-176]	; 0xffffff50
   15b60:	eor	r4, sl, r4
   15b64:	adc	ip, r4, r0
   15b68:	eor	r6, ip, r6
   15b6c:	orr	r0, r1, r6, lsl #8
   15b70:	ldr	r1, [sp, #240]	; 0xf0
   15b74:	orr	r3, r2, r6, lsr #24
   15b78:	ldr	r2, [sp, #236]	; 0xec
   15b7c:	str	r0, [sp, #72]	; 0x48
   15b80:	str	r3, [sp, #68]	; 0x44
   15b84:	adds	r1, sl, r1
   15b88:	adc	r2, lr, r2
   15b8c:	adds	r6, r1, r0
   15b90:	ldr	r0, [sp, #36]	; 0x24
   15b94:	adc	r1, r2, r3
   15b98:	eor	r2, r6, r5
   15b9c:	str	r6, [sp, #80]	; 0x50
   15ba0:	str	r1, [sp, #92]	; 0x5c
   15ba4:	lsl	r5, r2, #16
   15ba8:	eor	r1, r1, r4
   15bac:	lsr	r2, r2, #16
   15bb0:	orr	r6, r5, r1, lsr #16
   15bb4:	orr	r1, r2, r1, lsl #16
   15bb8:	ldr	r2, [sp, #20]
   15bbc:	adds	lr, r1, r7
   15bc0:	str	r1, [sp, #120]	; 0x78
   15bc4:	ldr	r1, [sp, #16]
   15bc8:	ldr	r7, [sp, #100]	; 0x64
   15bcc:	str	r6, [sp, #32]
   15bd0:	adc	ip, r6, ip
   15bd4:	str	lr, [sp, #12]
   15bd8:	str	ip, [sp, #8]
   15bdc:	eor	r0, r1, r0
   15be0:	ldr	r1, [sp, #44]	; 0x2c
   15be4:	eor	r1, r2, r1
   15be8:	lsl	r2, r0, #1
   15bec:	orr	r4, r2, r1, lsr #31
   15bf0:	lsl	r1, r1, #1
   15bf4:	ldr	r2, [sp, #84]	; 0x54
   15bf8:	orr	r0, r1, r0, lsr #31
   15bfc:	ldr	r1, [sp, #216]	; 0xd8
   15c00:	adds	r1, r2, r1
   15c04:	ldr	r2, [sp, #212]	; 0xd4
   15c08:	adc	r2, r7, r2
   15c0c:	adds	r5, r1, r0
   15c10:	ldr	r1, [sp, #128]	; 0x80
   15c14:	adc	r7, r2, r4
   15c18:	ldr	r2, [sp, #132]	; 0x84
   15c1c:	eor	sl, r7, r1
   15c20:	adds	r6, sl, r9
   15c24:	eor	r2, r5, r2
   15c28:	adc	r1, r2, r8
   15c2c:	eor	r0, r6, r0
   15c30:	str	r6, [sp, #60]	; 0x3c
   15c34:	eor	r3, r1, r4
   15c38:	lsl	r4, r0, #8
   15c3c:	lsr	r0, r0, #24
   15c40:	str	r1, [sp, #64]	; 0x40
   15c44:	orr	r6, r4, r3, lsr #24
   15c48:	orr	r3, r0, r3, lsl #8
   15c4c:	ldr	r0, [sp, #228]	; 0xe4
   15c50:	ldr	r4, [sp, #232]	; 0xe8
   15c54:	str	r3, [sp, #132]	; 0x84
   15c58:	str	r6, [sp, #40]	; 0x28
   15c5c:	adds	r0, r5, r0
   15c60:	ldr	r5, [sp, #24]
   15c64:	adc	r7, r7, r4
   15c68:	adds	r3, r0, r3
   15c6c:	adc	r0, r7, r6
   15c70:	eor	r1, r3, sl
   15c74:	str	r3, [sp, #36]	; 0x24
   15c78:	ldr	r3, [sp, #28]
   15c7c:	str	r0, [sp, #44]	; 0x2c
   15c80:	eor	r0, r0, r2
   15c84:	lsr	r2, r1, #16
   15c88:	lsl	r1, r1, #16
   15c8c:	orr	sl, r2, r0, lsl #16
   15c90:	orr	r6, r1, r0, lsr #16
   15c94:	ldr	r0, [sp, #152]	; 0x98
   15c98:	eor	r4, r5, r6
   15c9c:	eor	r2, r3, sl
   15ca0:	adds	r8, r4, lr
   15ca4:	adc	r7, r2, ip
   15ca8:	str	r0, [fp, #-164]	; 0xffffff5c
   15cac:	ldr	r0, [sp, #156]	; 0x9c
   15cb0:	str	r0, [fp, #-168]	; 0xffffff58
   15cb4:	ldr	r0, [sp, #136]	; 0x88
   15cb8:	str	r0, [fp, #-208]	; 0xffffff30
   15cbc:	ldr	r0, [sp, #140]	; 0x8c
   15cc0:	str	r0, [fp, #-204]	; 0xffffff34
   15cc4:	ldr	r0, [sp, #144]	; 0x90
   15cc8:	str	r0, [fp, #-244]	; 0xffffff0c
   15ccc:	eor	r1, r7, r0
   15cd0:	ldr	r0, [sp, #148]	; 0x94
   15cd4:	str	r0, [fp, #-248]	; 0xffffff08
   15cd8:	eor	r0, r8, r0
   15cdc:	lsl	lr, r0, #8
   15ce0:	lsr	r0, r0, #24
   15ce4:	orr	lr, lr, r1, lsr #24
   15ce8:	orr	ip, r0, r1, lsl #8
   15cec:	ldr	r1, [sp, #192]	; 0xc0
   15cf0:	adds	r1, r3, r1
   15cf4:	ldr	r3, [sp, #188]	; 0xbc
   15cf8:	adc	r3, r5, r3
   15cfc:	adds	r0, r1, ip
   15d00:	ldr	r5, [sp, #52]	; 0x34
   15d04:	adc	r1, r3, lr
   15d08:	str	r0, [sp, #84]	; 0x54
   15d0c:	str	r1, [sp, #100]	; 0x64
   15d10:	eor	r1, r1, r2
   15d14:	eor	r2, r0, r4
   15d18:	lsl	r3, r2, #16
   15d1c:	lsr	r2, r2, #16
   15d20:	orr	r3, r3, r1, lsr #16
   15d24:	orr	r1, r2, r1, lsl #16
   15d28:	adds	r2, r1, r8
   15d2c:	str	r1, [sp, #148]	; 0x94
   15d30:	str	r3, [sp, #144]	; 0x90
   15d34:	adc	r1, r3, r7
   15d38:	str	r2, [sp, #124]	; 0x7c
   15d3c:	eor	r0, r2, ip
   15d40:	ldr	r3, [sp, #112]	; 0x70
   15d44:	ldr	r7, [sp, #116]	; 0x74
   15d48:	str	r1, [sp, #128]	; 0x80
   15d4c:	eor	r1, r1, lr
   15d50:	lsl	r2, r1, #1
   15d54:	orr	r9, r2, r0, lsr #31
   15d58:	lsl	r0, r0, #1
   15d5c:	ldr	r2, [sp, #12]
   15d60:	orr	r8, r0, r1, lsr #31
   15d64:	ldr	r0, [sp, #68]	; 0x44
   15d68:	ldr	r1, [sp, #8]
   15d6c:	str	r9, [sp, #24]
   15d70:	str	r8, [sp, #28]
   15d74:	eor	r0, r1, r0
   15d78:	ldr	r1, [sp, #72]	; 0x48
   15d7c:	eor	r1, r2, r1
   15d80:	lsl	r2, r0, #1
   15d84:	orr	r2, r2, r1, lsr #31
   15d88:	lsl	r1, r1, #1
   15d8c:	orr	ip, r1, r0, lsr #31
   15d90:	ldr	r1, [sp, #280]	; 0x118
   15d94:	ldr	r0, [sp, #60]	; 0x3c
   15d98:	adds	r1, r3, r1
   15d9c:	ldr	r3, [sp, #276]	; 0x114
   15da0:	adc	r3, r7, r3
   15da4:	adds	r1, r1, ip
   15da8:	ldr	r7, [sp, #56]	; 0x38
   15dac:	adc	r3, r3, r2
   15db0:	adds	sl, sl, r0
   15db4:	ldr	r0, [sp, #64]	; 0x40
   15db8:	str	sl, [sp, #20]
   15dbc:	adc	r0, r6, r0
   15dc0:	ldr	r6, [sp, #48]	; 0x30
   15dc4:	str	r0, [sp, #16]
   15dc8:	eor	r6, r6, r7
   15dcc:	ldr	r7, [sp, #76]	; 0x4c
   15dd0:	eor	r4, r5, r7
   15dd4:	lsr	r5, r4, #16
   15dd8:	lsl	r4, r4, #16
   15ddc:	orr	lr, r5, r6, lsl #16
   15de0:	orr	r6, r4, r6, lsr #16
   15de4:	eor	r7, r3, r6
   15de8:	eor	r5, r1, lr
   15dec:	adds	r4, r7, sl
   15df0:	str	r7, [sp, #60]	; 0x3c
   15df4:	str	r5, [sp, #56]	; 0x38
   15df8:	adc	r7, r5, r0
   15dfc:	eor	r0, r4, ip
   15e00:	str	r4, [sp, #72]	; 0x48
   15e04:	lsl	r4, r0, #8
   15e08:	eor	r2, r7, r2
   15e0c:	lsr	r0, r0, #24
   15e10:	str	r7, [sp, #76]	; 0x4c
   15e14:	orr	r7, r4, r2, lsr #24
   15e18:	orr	r2, r0, r2, lsl #8
   15e1c:	ldr	r0, [sp, #228]	; 0xe4
   15e20:	str	r2, [sp, #68]	; 0x44
   15e24:	str	r7, [sp, #64]	; 0x40
   15e28:	adds	r0, r1, r0
   15e2c:	ldr	r1, [sp, #232]	; 0xe8
   15e30:	adc	r1, r3, r1
   15e34:	adds	r2, r0, r2
   15e38:	ldr	r0, [sp, #256]	; 0x100
   15e3c:	adc	r3, r1, r7
   15e40:	ldr	r1, [sp, #252]	; 0xfc
   15e44:	str	r2, [sp, #52]	; 0x34
   15e48:	ldr	r7, [sp, #44]	; 0x2c
   15e4c:	str	r3, [sp, #48]	; 0x30
   15e50:	adds	r0, r8, r0
   15e54:	adc	r1, r9, r1
   15e58:	adds	r0, r0, r2
   15e5c:	str	r0, [sp, #116]	; 0x74
   15e60:	adc	r0, r1, r3
   15e64:	str	r0, [sp, #112]	; 0x70
   15e68:	ldr	r0, [sp, #104]	; 0x68
   15e6c:	adds	r4, lr, r0
   15e70:	ldr	r0, [sp, #108]	; 0x6c
   15e74:	str	r4, [fp, #-200]	; 0xffffff38
   15e78:	adc	r5, r6, r0
   15e7c:	ldr	r0, [sp, #88]	; 0x58
   15e80:	str	r5, [fp, #-196]	; 0xffffff3c
   15e84:	eor	r1, r5, r0
   15e88:	ldr	r0, [sp, #96]	; 0x60
   15e8c:	lsl	r3, r1, #1
   15e90:	eor	r2, r4, r0
   15e94:	ldr	r0, [sp, #288]	; 0x120
   15e98:	orr	r3, r3, r2, lsr #31
   15e9c:	lsl	r2, r2, #1
   15ea0:	orr	r1, r2, r1, lsr #31
   15ea4:	ldr	r2, [sp, #36]	; 0x24
   15ea8:	str	r3, [fp, #-236]	; 0xffffff14
   15eac:	str	r1, [fp, #-240]	; 0xffffff10
   15eb0:	adds	r2, r2, r0
   15eb4:	ldr	r0, [sp, #284]	; 0x11c
   15eb8:	adc	r6, r7, r0
   15ebc:	ldr	r0, [sp, #32]
   15ec0:	ldr	r7, [sp, #136]	; 0x88
   15ec4:	adds	r2, r2, r1
   15ec8:	adc	r6, r6, r3
   15ecc:	eor	sl, r0, r6
   15ed0:	ldr	r0, [sp, #120]	; 0x78
   15ed4:	adds	ip, sl, r7
   15ed8:	ldr	r7, [sp, #140]	; 0x8c
   15edc:	eor	r1, ip, r1
   15ee0:	eor	r8, r0, r2
   15ee4:	adc	lr, r8, r7
   15ee8:	lsl	r7, r1, #8
   15eec:	lsr	r1, r1, #24
   15ef0:	eor	r3, lr, r3
   15ef4:	orr	r0, r1, r3, lsl #8
   15ef8:	ldr	r1, [sp, #216]	; 0xd8
   15efc:	orr	r7, r7, r3, lsr #24
   15f00:	str	r0, [sp, #108]	; 0x6c
   15f04:	str	r7, [sp, #104]	; 0x68
   15f08:	adds	r1, r2, r1
   15f0c:	ldr	r2, [sp, #212]	; 0xd4
   15f10:	adc	r2, r6, r2
   15f14:	adds	r3, r1, r0
   15f18:	adc	r1, r2, r7
   15f1c:	str	r3, [sp, #88]	; 0x58
   15f20:	str	r1, [sp, #120]	; 0x78
   15f24:	eor	r0, r1, r8
   15f28:	eor	r1, r3, sl
   15f2c:	ldr	r3, [sp, #156]	; 0x9c
   15f30:	lsl	r2, r1, #16
   15f34:	lsr	r1, r1, #16
   15f38:	orr	r2, r2, r0, lsr #16
   15f3c:	orr	r0, r1, r0, lsl #16
   15f40:	ldr	r1, [sp, #16]
   15f44:	adds	sl, r0, ip
   15f48:	str	r0, [sp, #96]	; 0x60
   15f4c:	ldr	r0, [sp, #40]	; 0x28
   15f50:	str	r2, [sp, #44]	; 0x2c
   15f54:	adc	lr, r2, lr
   15f58:	ldr	r2, [sp, #20]
   15f5c:	str	sl, [sp, #8]
   15f60:	eor	r0, r1, r0
   15f64:	ldr	r1, [sp, #132]	; 0x84
   15f68:	lsl	r7, r0, #1
   15f6c:	eor	r1, r2, r1
   15f70:	ldr	r2, [sp, #80]	; 0x50
   15f74:	orr	r9, r7, r1, lsr #31
   15f78:	lsl	r1, r1, #1
   15f7c:	orr	r8, r1, r0, lsr #31
   15f80:	ldr	r0, [sp, #272]	; 0x110
   15f84:	ldr	r1, [sp, #268]	; 0x10c
   15f88:	adds	r0, r8, r0
   15f8c:	adc	r1, r9, r1
   15f90:	adds	r0, r0, r2
   15f94:	ldr	r2, [sp, #92]	; 0x5c
   15f98:	eor	ip, r0, r3
   15f9c:	adc	r1, r1, r2
   15fa0:	ldr	r2, [sp, #152]	; 0x98
   15fa4:	eor	r2, r1, r2
   15fa8:	adds	r7, r2, r4
   15fac:	adc	r3, ip, r5
   15fb0:	eor	r5, r7, r8
   15fb4:	str	r7, [sp, #16]
   15fb8:	str	r3, [sp, #20]
   15fbc:	eor	r4, r3, r9
   15fc0:	ldr	r3, [sp, #292]	; 0x124
   15fc4:	strd	r8, [r3]
   15fc8:	lsl	r3, r5, #8
   15fcc:	orr	r7, r3, r4, lsr #24
   15fd0:	lsr	r3, r5, #24
   15fd4:	orr	r6, r3, r4, lsl #8
   15fd8:	ldr	r3, [sp, #200]	; 0xc8
   15fdc:	str	r7, [sp, #40]	; 0x28
   15fe0:	str	r6, [sp, #92]	; 0x5c
   15fe4:	adds	r0, r0, r3
   15fe8:	ldr	r3, [sp, #196]	; 0xc4
   15fec:	adc	r1, r1, r3
   15ff0:	adds	r3, r0, r6
   15ff4:	ldr	r6, [sp, #112]	; 0x70
   15ff8:	adc	r0, r1, r7
   15ffc:	eor	r2, r3, r2
   16000:	ldr	r7, [sp, #116]	; 0x74
   16004:	str	r3, [sp, #36]	; 0x24
   16008:	str	r0, [sp, #80]	; 0x50
   1600c:	lsr	r1, r2, #16
   16010:	eor	r0, r0, ip
   16014:	lsl	r2, r2, #16
   16018:	orr	r1, r1, r0, lsl #16
   1601c:	orr	r9, r2, r0, lsr #16
   16020:	ldr	r0, [sp, #24]
   16024:	eor	r2, r6, r9
   16028:	str	r1, [sp, #12]
   1602c:	eor	r3, r7, r1
   16030:	adds	r4, r2, sl
   16034:	adc	r5, r3, lr
   16038:	eor	r1, r5, r0
   1603c:	ldr	r0, [sp, #28]
   16040:	eor	r0, r4, r0
   16044:	lsl	r8, r0, #8
   16048:	lsr	r0, r0, #24
   1604c:	orr	r8, r8, r1, lsr #24
   16050:	orr	r0, r0, r1, lsl #8
   16054:	ldr	r1, [sp, #176]	; 0xb0
   16058:	adds	r1, r7, r1
   1605c:	ldr	r7, [sp, #172]	; 0xac
   16060:	adc	ip, r6, r7
   16064:	adds	r6, r1, r0
   16068:	ldr	r7, [sp, #100]	; 0x64
   1606c:	adc	r1, ip, r8
   16070:	eor	r2, r6, r2
   16074:	str	r6, [sp, #112]	; 0x70
   16078:	str	r1, [sp, #116]	; 0x74
   1607c:	eor	r1, r1, r3
   16080:	lsl	r3, r2, #16
   16084:	lsr	r2, r2, #16
   16088:	orr	r3, r3, r1, lsr #16
   1608c:	orr	r1, r2, r1, lsl #16
   16090:	adds	r2, r1, r4
   16094:	str	r1, [sp, #156]	; 0x9c
   16098:	str	r3, [sp, #152]	; 0x98
   1609c:	adc	r1, r3, r5
   160a0:	str	r2, [sp, #136]	; 0x88
   160a4:	eor	r0, r2, r0
   160a8:	str	r1, [sp, #140]	; 0x8c
   160ac:	eor	r1, r1, r8
   160b0:	lsl	r2, r1, #1
   160b4:	orr	r2, r2, r0, lsr #31
   160b8:	lsl	r0, r0, #1
   160bc:	orr	sl, r0, r1, lsr #31
   160c0:	ldr	r0, [sp, #104]	; 0x68
   160c4:	str	r2, [sp, #132]	; 0x84
   160c8:	ldr	r1, [sp, #108]	; 0x6c
   160cc:	ldr	r2, [sp, #8]
   160d0:	str	sl, [sp, #32]
   160d4:	eor	r0, lr, r0
   160d8:	eor	r1, r2, r1
   160dc:	lsl	r2, r0, #1
   160e0:	orr	lr, r2, r1, lsr #31
   160e4:	lsl	r1, r1, #1
   160e8:	ldr	r2, [sp, #84]	; 0x54
   160ec:	orr	r0, r1, r0, lsr #31
   160f0:	ldr	r1, [sp, #248]	; 0xf8
   160f4:	adds	r1, r2, r1
   160f8:	ldr	r2, [sp, #244]	; 0xf4
   160fc:	adc	r2, r7, r2
   16100:	adds	ip, r1, r0
   16104:	ldr	r1, [sp, #16]
   16108:	adc	r8, r2, lr
   1610c:	ldr	r2, [sp, #12]
   16110:	adds	r5, r2, r1
   16114:	ldr	r1, [sp, #20]
   16118:	ldr	r2, [sp, #48]	; 0x30
   1611c:	str	r5, [sp, #28]
   16120:	adc	r3, r9, r1
   16124:	ldr	r1, [sp, #56]	; 0x38
   16128:	ldr	r9, [sp, #168]	; 0xa8
   1612c:	str	r3, [sp, #16]
   16130:	eor	r6, r2, r1
   16134:	ldr	r1, [sp, #60]	; 0x3c
   16138:	ldr	r2, [sp, #52]	; 0x34
   1613c:	eor	r4, r2, r1
   16140:	lsr	r2, r4, #16
   16144:	lsl	r4, r4, #16
   16148:	orr	r4, r4, r6, lsr #16
   1614c:	orr	r2, r2, r6, lsl #16
   16150:	eor	r7, r4, r8
   16154:	eor	r1, r2, ip
   16158:	str	r2, [fp, #-192]	; 0xffffff40
   1615c:	str	r4, [fp, #-188]	; 0xffffff44
   16160:	str	r7, [sp, #60]	; 0x3c
   16164:	adds	r7, r7, r5
   16168:	str	r1, [sp, #56]	; 0x38
   1616c:	adc	r6, r1, r3
   16170:	eor	r0, r7, r0
   16174:	str	r7, [sp, #104]	; 0x68
   16178:	ldr	r1, [sp, #220]	; 0xdc
   1617c:	str	r6, [sp, #108]	; 0x6c
   16180:	eor	r3, r6, lr
   16184:	lsl	r6, r0, #8
   16188:	lsr	r0, r0, #24
   1618c:	orr	r7, r6, r3, lsr #24
   16190:	orr	r3, r0, r3, lsl #8
   16194:	ldr	r0, [sp, #224]	; 0xe0
   16198:	str	r3, [sp, #100]	; 0x64
   1619c:	str	r7, [sp, #84]	; 0x54
   161a0:	adds	r0, ip, r0
   161a4:	adc	r1, r8, r1
   161a8:	ldr	r8, [sp, #164]	; 0xa4
   161ac:	adds	r0, r0, r3
   161b0:	adc	r1, r1, r7
   161b4:	str	r0, [sp, #52]	; 0x34
   161b8:	adds	r0, r0, r9
   161bc:	ldr	r7, [sp, #80]	; 0x50
   161c0:	str	r1, [sp, #48]	; 0x30
   161c4:	adc	r1, r1, r8
   161c8:	adds	r0, r0, sl
   161cc:	str	r0, [sp, #24]
   161d0:	ldr	r0, [sp, #132]	; 0x84
   161d4:	adc	r0, r1, r0
   161d8:	str	r0, [sp, #20]
   161dc:	ldr	r0, [sp, #72]	; 0x48
   161e0:	adds	r5, r2, r0
   161e4:	ldr	r0, [sp, #76]	; 0x4c
   161e8:	str	r5, [fp, #-224]	; 0xffffff20
   161ec:	str	r5, [sp, #12]
   161f0:	adc	r6, r4, r0
   161f4:	ldr	r0, [sp, #64]	; 0x40
   161f8:	str	r6, [fp, #-220]	; 0xffffff24
   161fc:	eor	r1, r6, r0
   16200:	ldr	r0, [sp, #68]	; 0x44
   16204:	lsl	r3, r1, #1
   16208:	eor	r2, r5, r0
   1620c:	ldr	r0, [sp, #184]	; 0xb8
   16210:	ldr	r5, [sp, #128]	; 0x80
   16214:	orr	r3, r3, r2, lsr #31
   16218:	lsl	r2, r2, #1
   1621c:	orr	r1, r2, r1, lsr #31
   16220:	ldr	r2, [sp, #36]	; 0x24
   16224:	str	r3, [fp, #-252]	; 0xffffff04
   16228:	str	r1, [fp, #-256]	; 0xffffff00
   1622c:	adds	r2, r2, r0
   16230:	ldr	r0, [sp, #180]	; 0xb4
   16234:	adc	r4, r7, r0
   16238:	ldr	r0, [sp, #144]	; 0x90
   1623c:	adds	sl, r2, r1
   16240:	ldr	r2, [sp, #44]	; 0x2c
   16244:	adc	r4, r4, r3
   16248:	str	r0, [fp, #-180]	; 0xffffff4c
   1624c:	ldr	r0, [sp, #148]	; 0x94
   16250:	eor	r7, r4, r2
   16254:	str	r0, [fp, #-184]	; 0xffffff48
   16258:	ldr	r0, [sp, #124]	; 0x7c
   1625c:	str	r5, [fp, #-212]	; 0xffffff2c
   16260:	str	r0, [fp, #-216]	; 0xffffff28
   16264:	str	r2, [fp, #-172]	; 0xffffff54
   16268:	ldr	r2, [sp, #96]	; 0x60
   1626c:	adds	lr, r7, r0
   16270:	eor	r1, lr, r1
   16274:	str	r2, [fp, #-176]	; 0xffffff50
   16278:	eor	r2, sl, r2
   1627c:	adc	ip, r2, r5
   16280:	lsl	r5, r1, #8
   16284:	lsr	r1, r1, #24
   16288:	eor	r3, ip, r3
   1628c:	orr	r0, r1, r3, lsl #8
   16290:	ldr	r1, [sp, #264]	; 0x108
   16294:	orr	r5, r5, r3, lsr #24
   16298:	ldr	r3, [sp, #260]	; 0x104
   1629c:	str	r0, [sp, #76]	; 0x4c
   162a0:	str	r5, [sp, #72]	; 0x48
   162a4:	adds	r1, sl, r1
   162a8:	adc	r3, r4, r3
   162ac:	adds	r4, r1, r0
   162b0:	adc	r1, r3, r5
   162b4:	str	r4, [sp, #80]	; 0x50
   162b8:	str	r1, [sp, #96]	; 0x60
   162bc:	eor	r1, r1, r2
   162c0:	eor	r2, r4, r7
   162c4:	lsl	r3, r2, #16
   162c8:	lsr	r2, r2, #16
   162cc:	orr	r3, r3, r1, lsr #16
   162d0:	orr	r1, r2, r1, lsl #16
   162d4:	ldr	r2, [sp, #28]
   162d8:	adds	r0, r1, lr
   162dc:	str	r1, [sp, #44]	; 0x2c
   162e0:	ldr	r1, [sp, #16]
   162e4:	str	r3, [sp, #36]	; 0x24
   162e8:	str	r0, [sp, #8]
   162ec:	ldr	r0, [sp, #40]	; 0x28
   162f0:	adc	ip, r3, ip
   162f4:	ldr	r3, [sp, #12]
   162f8:	str	ip, [sp, #4]
   162fc:	eor	r0, r1, r0
   16300:	ldr	r1, [sp, #92]	; 0x5c
   16304:	lsl	r7, r0, #1
   16308:	eor	r2, r2, r1
   1630c:	ldr	r1, [sp, #120]	; 0x78
   16310:	orr	r7, r7, r2, lsr #31
   16314:	lsl	r2, r2, #1
   16318:	orr	r4, r2, r0, lsr #31
   1631c:	ldr	r0, [sp, #88]	; 0x58
   16320:	adds	r0, r0, r9
   16324:	adc	r2, r1, r8
   16328:	adds	r1, r0, r4
   1632c:	adc	r0, r2, r7
   16330:	ldr	r2, [sp, #144]	; 0x90
   16334:	eor	r8, r0, r2
   16338:	ldr	r2, [sp, #148]	; 0x94
   1633c:	adds	r3, r8, r3
   16340:	eor	r4, r3, r4
   16344:	str	r3, [sp, #64]	; 0x40
   16348:	ldr	r3, [sp, #240]	; 0xf0
   1634c:	lsl	r5, r4, #8
   16350:	lsr	r4, r4, #24
   16354:	eor	r2, r1, r2
   16358:	adc	r6, r2, r6
   1635c:	adds	r1, r1, r3
   16360:	ldr	r3, [sp, #236]	; 0xec
   16364:	eor	r7, r6, r7
   16368:	str	r6, [sp, #68]	; 0x44
   1636c:	ldr	r6, [sp, #8]
   16370:	orr	r5, r5, r7, lsr #24
   16374:	orr	r7, r4, r7, lsl #8
   16378:	str	r5, [sp, #144]	; 0x90
   1637c:	str	r7, [sp, #148]	; 0x94
   16380:	adc	r0, r0, r3
   16384:	adds	r1, r1, r7
   16388:	ldr	r3, [sp, #24]
   1638c:	adc	r0, r0, r5
   16390:	str	r1, [sp, #28]
   16394:	str	r0, [sp, #40]	; 0x28
   16398:	eor	r0, r0, r2
   1639c:	eor	r2, r1, r8
   163a0:	lsr	r5, r2, #16
   163a4:	lsl	r2, r2, #16
   163a8:	orr	sl, r5, r0, lsl #16
   163ac:	orr	r9, r2, r0, lsr #16
   163b0:	ldr	r0, [sp, #152]	; 0x98
   163b4:	ldr	r5, [sp, #20]
   163b8:	eor	r2, r3, sl
   163bc:	str	r0, [fp, #-164]	; 0xffffff5c
   163c0:	ldr	r0, [sp, #156]	; 0x9c
   163c4:	eor	lr, r5, r9
   163c8:	adds	r8, lr, r6
   163cc:	adc	r7, r2, ip
   163d0:	str	r0, [fp, #-168]	; 0xffffff58
   163d4:	ldr	r0, [sp, #136]	; 0x88
   163d8:	str	r0, [fp, #-208]	; 0xffffff30
   163dc:	ldr	r0, [sp, #140]	; 0x8c
   163e0:	str	r0, [fp, #-204]	; 0xffffff34
   163e4:	ldr	r0, [sp, #132]	; 0x84
   163e8:	str	r0, [fp, #-244]	; 0xffffff0c
   163ec:	eor	r1, r7, r0
   163f0:	ldr	r0, [sp, #32]
   163f4:	str	r0, [fp, #-248]	; 0xffffff08
   163f8:	eor	r0, r8, r0
   163fc:	lsl	r4, r0, #8
   16400:	lsr	r0, r0, #24
   16404:	orr	r4, r4, r1, lsr #24
   16408:	orr	ip, r0, r1, lsl #8
   1640c:	ldr	r1, [sp, #272]	; 0x110
   16410:	adds	r1, r3, r1
   16414:	ldr	r3, [sp, #268]	; 0x10c
   16418:	adc	r3, r5, r3
   1641c:	adds	r0, r1, ip
   16420:	ldr	r5, [sp, #52]	; 0x34
   16424:	adc	r1, r3, r4
   16428:	str	r0, [sp, #88]	; 0x58
   1642c:	str	r1, [sp, #92]	; 0x5c
   16430:	eor	r1, r1, r2
   16434:	eor	r2, r0, lr
   16438:	lsl	r3, r2, #16
   1643c:	lsr	r2, r2, #16
   16440:	orr	r3, r3, r1, lsr #16
   16444:	orr	r1, r2, r1, lsl #16
   16448:	adds	r2, r1, r8
   1644c:	str	r1, [sp, #132]	; 0x84
   16450:	str	r3, [sp, #120]	; 0x78
   16454:	adc	r1, r3, r7
   16458:	str	r2, [sp, #124]	; 0x7c
   1645c:	eor	r0, r2, ip
   16460:	ldr	r3, [sp, #112]	; 0x70
   16464:	ldr	r7, [sp, #116]	; 0x74
   16468:	str	r1, [sp, #128]	; 0x80
   1646c:	eor	r1, r1, r4
   16470:	lsl	r2, r1, #1
   16474:	orr	r8, r2, r0, lsr #31
   16478:	lsl	r0, r0, #1
   1647c:	orr	lr, r0, r1, lsr #31
   16480:	ldr	r0, [sp, #72]	; 0x48
   16484:	ldr	r1, [sp, #4]
   16488:	str	r8, [sp, #24]
   1648c:	str	lr, [sp, #32]
   16490:	eor	r0, r1, r0
   16494:	ldr	r1, [sp, #76]	; 0x4c
   16498:	lsl	r2, r0, #1
   1649c:	eor	r1, r6, r1
   164a0:	ldr	r6, [sp, #48]	; 0x30
   164a4:	orr	r2, r2, r1, lsr #31
   164a8:	lsl	r1, r1, #1
   164ac:	orr	r1, r1, r0, lsr #31
   164b0:	ldr	r0, [sp, #288]	; 0x120
   164b4:	adds	r0, r3, r0
   164b8:	ldr	r3, [sp, #284]	; 0x11c
   164bc:	adc	r3, r7, r3
   164c0:	adds	r7, r0, r1
   164c4:	ldr	r0, [sp, #64]	; 0x40
   164c8:	adc	r3, r3, r2
   164cc:	adds	sl, sl, r0
   164d0:	ldr	r0, [sp, #68]	; 0x44
   164d4:	str	sl, [sp, #20]
   164d8:	adc	r9, r9, r0
   164dc:	ldr	r0, [sp, #56]	; 0x38
   164e0:	eor	r6, r6, r0
   164e4:	ldr	r0, [sp, #60]	; 0x3c
   164e8:	eor	r5, r5, r0
   164ec:	lsr	r4, r5, #16
   164f0:	lsl	r5, r5, #16
   164f4:	orr	ip, r4, r6, lsl #16
   164f8:	orr	r6, r5, r6, lsr #16
   164fc:	eor	r0, r3, r6
   16500:	eor	r4, r7, ip
   16504:	adds	r5, r0, sl
   16508:	str	r0, [sp, #112]	; 0x70
   1650c:	str	r4, [sp, #60]	; 0x3c
   16510:	adc	r0, r4, r9
   16514:	eor	r1, r5, r1
   16518:	str	r5, [sp, #72]	; 0x48
   1651c:	str	r0, [sp, #76]	; 0x4c
   16520:	eor	r2, r0, r2
   16524:	ldr	r0, [sp, #224]	; 0xe0
   16528:	lsl	r5, r1, #8
   1652c:	lsr	r1, r1, #24
   16530:	orr	r4, r1, r2, lsl #8
   16534:	orr	r5, r5, r2, lsr #24
   16538:	str	r4, [sp, #68]	; 0x44
   1653c:	str	r5, [sp, #64]	; 0x40
   16540:	adds	r1, r7, r0
   16544:	ldr	r0, [sp, #220]	; 0xdc
   16548:	adc	r2, r3, r0
   1654c:	ldr	r0, [sp, #216]	; 0xd8
   16550:	adds	r3, r1, r4
   16554:	adc	r4, r2, r5
   16558:	str	r3, [sp, #56]	; 0x38
   1655c:	str	r4, [sp, #52]	; 0x34
   16560:	adds	r1, lr, r0
   16564:	ldr	r0, [sp, #212]	; 0xd4
   16568:	adc	r2, r8, r0
   1656c:	adds	r0, r1, r3
   16570:	ldr	r3, [sp, #40]	; 0x28
   16574:	str	r0, [sp, #116]	; 0x74
   16578:	adc	r0, r2, r4
   1657c:	str	r0, [sp, #48]	; 0x30
   16580:	ldr	r0, [sp, #104]	; 0x68
   16584:	adds	r5, ip, r0
   16588:	ldr	r0, [sp, #108]	; 0x6c
   1658c:	str	r5, [fp, #-200]	; 0xffffff38
   16590:	adc	r7, r6, r0
   16594:	ldr	r0, [sp, #84]	; 0x54
   16598:	str	r7, [fp, #-196]	; 0xffffff3c
   1659c:	eor	r1, r7, r0
   165a0:	ldr	r0, [sp, #100]	; 0x64
   165a4:	lsl	r6, r1, #1
   165a8:	eor	r2, r5, r0
   165ac:	ldr	r0, [sp, #228]	; 0xe4
   165b0:	orr	r6, r6, r2, lsr #31
   165b4:	lsl	r2, r2, #1
   165b8:	orr	r1, r2, r1, lsr #31
   165bc:	ldr	r2, [sp, #28]
   165c0:	str	r6, [fp, #-236]	; 0xffffff14
   165c4:	str	r1, [fp, #-240]	; 0xffffff10
   165c8:	adds	r2, r2, r0
   165cc:	ldr	r0, [sp, #232]	; 0xe8
   165d0:	adc	r4, r3, r0
   165d4:	ldr	r0, [sp, #36]	; 0x24
   165d8:	adds	r2, r2, r1
   165dc:	ldr	r3, [sp, #136]	; 0x88
   165e0:	adc	ip, r4, r6
   165e4:	ldr	r4, [sp, #140]	; 0x8c
   165e8:	eor	sl, r0, ip
   165ec:	ldr	r0, [sp, #44]	; 0x2c
   165f0:	adds	r8, sl, r3
   165f4:	eor	r1, r8, r1
   165f8:	eor	r0, r0, r2
   165fc:	adc	lr, r0, r4
   16600:	eor	r4, lr, r6
   16604:	lsl	r6, r1, #8
   16608:	lsr	r1, r1, #24
   1660c:	orr	r3, r6, r4, lsr #24
   16610:	orr	r4, r1, r4, lsl #8
   16614:	ldr	r1, [sp, #248]	; 0xf8
   16618:	str	r3, [sp, #104]	; 0x68
   1661c:	str	r4, [sp, #108]	; 0x6c
   16620:	adds	r1, r2, r1
   16624:	ldr	r2, [sp, #244]	; 0xf4
   16628:	adc	r2, ip, r2
   1662c:	adds	r6, r1, r4
   16630:	adc	r1, r2, r3
   16634:	str	r6, [sp, #100]	; 0x64
   16638:	str	r1, [sp, #140]	; 0x8c
   1663c:	eor	r0, r1, r0
   16640:	eor	r1, r6, sl
   16644:	ldr	r6, [sp, #80]	; 0x50
   16648:	lsl	r2, r1, #16
   1664c:	lsr	r1, r1, #16
   16650:	orr	r2, r2, r0, lsr #16
   16654:	orr	r0, r1, r0, lsl #16
   16658:	ldr	r1, [sp, #148]	; 0x94
   1665c:	adds	ip, r0, r8
   16660:	str	r0, [sp, #84]	; 0x54
   16664:	str	r2, [sp, #44]	; 0x2c
   16668:	adc	r0, r2, lr
   1666c:	ldr	r2, [sp, #20]
   16670:	str	ip, [sp, #8]
   16674:	str	r0, [sp, #12]
   16678:	ldr	r0, [sp, #144]	; 0x90
   1667c:	eor	r1, r2, r1
   16680:	eor	r0, r9, r0
   16684:	lsl	r2, r0, #1
   16688:	orr	r3, r2, r1, lsr #31
   1668c:	lsl	r1, r1, #1
   16690:	ldr	r2, [sp, #236]	; 0xec
   16694:	orr	r0, r1, r0, lsr #31
   16698:	ldr	r1, [sp, #240]	; 0xf0
   1669c:	adds	r1, r0, r1
   166a0:	adc	r2, r3, r2
   166a4:	adds	r1, r1, r6
   166a8:	ldr	r6, [sp, #96]	; 0x60
   166ac:	adc	r2, r2, r6
   166b0:	ldr	r6, [sp, #152]	; 0x98
   166b4:	eor	lr, r2, r6
   166b8:	ldr	r6, [sp, #156]	; 0x9c
   166bc:	adds	r4, lr, r5
   166c0:	str	r4, [sp, #28]
   166c4:	eor	r8, r1, r6
   166c8:	adc	r5, r8, r7
   166cc:	str	r5, [sp, #16]
   166d0:	eor	r7, r5, r3
   166d4:	ldr	r5, [sp, #292]	; 0x124
   166d8:	stm	r5, {r0, r3}
   166dc:	eor	r0, r4, r0
   166e0:	lsl	r3, r0, #8
   166e4:	lsr	r0, r0, #24
   166e8:	ldr	r6, [sp, #116]	; 0x74
   166ec:	ldr	r4, [sp, #12]
   166f0:	orr	r3, r3, r7, lsr #24
   166f4:	orr	r7, r0, r7, lsl #8
   166f8:	ldr	r0, [sp, #184]	; 0xb8
   166fc:	str	r3, [sp, #40]	; 0x28
   16700:	str	r7, [sp, #80]	; 0x50
   16704:	adds	r0, r1, r0
   16708:	ldr	r1, [sp, #180]	; 0xb4
   1670c:	adc	r1, r2, r1
   16710:	adds	r2, r0, r7
   16714:	adc	r0, r1, r3
   16718:	ldr	r3, [sp, #48]	; 0x30
   1671c:	str	r2, [sp, #36]	; 0x24
   16720:	eor	r2, r2, lr
   16724:	str	r0, [sp, #96]	; 0x60
   16728:	lsr	r1, r2, #16
   1672c:	eor	r0, r0, r8
   16730:	lsl	r2, r2, #16
   16734:	orr	r5, r2, r0, lsr #16
   16738:	orr	sl, r1, r0, lsl #16
   1673c:	ldr	r0, [sp, #24]
   16740:	eor	r2, r6, sl
   16744:	eor	r9, r3, r5
   16748:	adds	r8, r9, ip
   1674c:	adc	lr, r2, r4
   16750:	eor	r1, lr, r0
   16754:	ldr	r0, [sp, #32]
   16758:	eor	r0, r8, r0
   1675c:	lsl	r7, r0, #8
   16760:	lsr	r0, r0, #24
   16764:	orr	r7, r7, r1, lsr #24
   16768:	orr	r0, r0, r1, lsl #8
   1676c:	ldr	r1, [sp, #264]	; 0x108
   16770:	adds	r1, r6, r1
   16774:	ldr	r6, [sp, #260]	; 0x104
   16778:	adc	ip, r3, r6
   1677c:	adds	r6, r1, r0
   16780:	adc	r1, ip, r7
   16784:	str	r6, [sp, #116]	; 0x74
   16788:	eor	ip, r1, r2
   1678c:	eor	r2, r6, r9
   16790:	str	r1, [sp, #136]	; 0x88
   16794:	lsl	r3, r2, #16
   16798:	lsr	r2, r2, #16
   1679c:	orr	r1, r2, ip, lsl #16
   167a0:	orr	r3, r3, ip, lsr #16
   167a4:	adds	r2, r1, r8
   167a8:	str	r1, [sp, #156]	; 0x9c
   167ac:	str	r3, [sp, #152]	; 0x98
   167b0:	adc	r1, r3, lr
   167b4:	str	r2, [sp, #144]	; 0x90
   167b8:	eor	r0, r2, r0
   167bc:	ldr	r3, [sp, #88]	; 0x58
   167c0:	str	r1, [sp, #148]	; 0x94
   167c4:	eor	r1, r1, r7
   167c8:	ldr	r7, [sp, #92]	; 0x5c
   167cc:	lsl	r2, r1, #1
   167d0:	orr	r9, r2, r0, lsr #31
   167d4:	lsl	r0, r0, #1
   167d8:	ldr	r2, [sp, #8]
   167dc:	orr	r8, r0, r1, lsr #31
   167e0:	ldr	r0, [sp, #104]	; 0x68
   167e4:	ldr	r1, [sp, #108]	; 0x6c
   167e8:	str	r9, [sp, #20]
   167ec:	str	r8, [sp, #32]
   167f0:	eor	r0, r4, r0
   167f4:	eor	r1, r2, r1
   167f8:	lsl	r2, r0, #1
   167fc:	orr	r2, r2, r1, lsr #31
   16800:	lsl	r1, r1, #1
   16804:	orr	r0, r1, r0, lsr #31
   16808:	ldr	r1, [sp, #192]	; 0xc0
   1680c:	adds	r1, r3, r1
   16810:	ldr	r3, [sp, #188]	; 0xbc
   16814:	adc	r3, r7, r3
   16818:	adds	lr, r1, r0
   1681c:	ldr	r1, [sp, #28]
   16820:	adc	ip, r3, r2
   16824:	ldr	r3, [sp, #52]	; 0x34
   16828:	adds	r7, sl, r1
   1682c:	ldr	r1, [sp, #16]
   16830:	str	r7, [sp, #28]
   16834:	adc	sl, r5, r1
   16838:	ldr	r1, [sp, #60]	; 0x3c
   1683c:	str	sl, [sp, #16]
   16840:	eor	r6, r3, r1
   16844:	ldr	r1, [sp, #112]	; 0x70
   16848:	ldr	r3, [sp, #56]	; 0x38
   1684c:	eor	r4, r3, r1
   16850:	lsr	r5, r4, #16
   16854:	lsl	r4, r4, #16
   16858:	orr	r5, r5, r6, lsl #16
   1685c:	orr	r6, r4, r6, lsr #16
   16860:	eor	r1, r6, ip
   16864:	eor	r3, r5, lr
   16868:	str	r5, [fp, #-192]	; 0xffffff40
   1686c:	str	r6, [fp, #-188]	; 0xffffff44
   16870:	str	r1, [sp, #60]	; 0x3c
   16874:	adds	r1, r1, r7
   16878:	str	r3, [sp, #56]	; 0x38
   1687c:	adc	r4, r3, sl
   16880:	eor	r0, r1, r0
   16884:	str	r1, [sp, #108]	; 0x6c
   16888:	ldr	r1, [sp, #204]	; 0xcc
   1688c:	str	r4, [sp, #112]	; 0x70
   16890:	eor	r2, r4, r2
   16894:	lsl	r4, r0, #8
   16898:	lsr	r0, r0, #24
   1689c:	orr	r3, r0, r2, lsl #8
   168a0:	ldr	r0, [sp, #208]	; 0xd0
   168a4:	orr	r4, r4, r2, lsr #24
   168a8:	str	r3, [sp, #104]	; 0x68
   168ac:	str	r4, [sp, #88]	; 0x58
   168b0:	adds	r0, lr, r0
   168b4:	adc	r2, ip, r1
   168b8:	ldr	r1, [sp, #176]	; 0xb0
   168bc:	adds	r0, r0, r3
   168c0:	adc	r2, r2, r4
   168c4:	str	r0, [sp, #52]	; 0x34
   168c8:	str	r2, [sp, #48]	; 0x30
   168cc:	adds	r3, r0, r1
   168d0:	ldr	r0, [sp, #172]	; 0xac
   168d4:	adc	r2, r2, r0
   168d8:	adds	r3, r3, r8
   168dc:	adc	r2, r2, r9
   168e0:	str	r3, [sp, #92]	; 0x5c
   168e4:	ldr	r3, [sp, #68]	; 0x44
   168e8:	ldr	r9, [sp, #120]	; 0x78
   168ec:	str	r2, [sp, #24]
   168f0:	ldr	r2, [sp, #72]	; 0x48
   168f4:	adds	r5, r5, r2
   168f8:	ldr	r2, [sp, #76]	; 0x4c
   168fc:	eor	r3, r5, r3
   16900:	str	r5, [fp, #-224]	; 0xffffff20
   16904:	str	r5, [sp, #12]
   16908:	ldr	r5, [sp, #84]	; 0x54
   1690c:	adc	r8, r6, r2
   16910:	ldr	r2, [sp, #64]	; 0x40
   16914:	str	r8, [fp, #-220]	; 0xffffff24
   16918:	eor	r2, r8, r2
   1691c:	lsl	r7, r2, #1
   16920:	orr	r7, r7, r3, lsr #31
   16924:	lsl	r3, r3, #1
   16928:	orr	r2, r3, r2, lsr #31
   1692c:	ldr	r3, [sp, #36]	; 0x24
   16930:	str	r7, [fp, #-252]	; 0xffffff04
   16934:	str	r2, [fp, #-256]	; 0xffffff00
   16938:	str	r9, [fp, #-180]	; 0xffffff4c
   1693c:	adds	r3, r3, r1
   16940:	ldr	r1, [sp, #96]	; 0x60
   16944:	adc	r6, r1, r0
   16948:	ldr	r0, [sp, #132]	; 0x84
   1694c:	adds	lr, r3, r2
   16950:	ldr	r1, [sp, #128]	; 0x80
   16954:	ldr	r3, [sp, #44]	; 0x2c
   16958:	adc	sl, r6, r7
   1695c:	str	r0, [fp, #-184]	; 0xffffff48
   16960:	ldr	r0, [sp, #124]	; 0x7c
   16964:	str	r1, [fp, #-212]	; 0xffffff2c
   16968:	str	r0, [fp, #-216]	; 0xffffff28
   1696c:	str	r3, [fp, #-172]	; 0xffffff54
   16970:	eor	r3, sl, r3
   16974:	str	r5, [fp, #-176]	; 0xffffff50
   16978:	eor	r5, lr, r5
   1697c:	adds	ip, r3, r0
   16980:	adc	r4, r5, r1
   16984:	eor	r2, ip, r2
   16988:	eor	r6, r4, r7
   1698c:	lsl	r7, r2, #8
   16990:	lsr	r2, r2, #24
   16994:	orr	r0, r2, r6, lsl #8
   16998:	ldr	r2, [sp, #280]	; 0x118
   1699c:	orr	r1, r7, r6, lsr #24
   169a0:	ldr	r7, [sp, #276]	; 0x114
   169a4:	str	r1, [sp, #72]	; 0x48
   169a8:	str	r0, [sp, #76]	; 0x4c
   169ac:	adds	r2, lr, r2
   169b0:	adc	lr, sl, r7
   169b4:	adds	r6, r2, r0
   169b8:	ldr	r0, [sp, #40]	; 0x28
   169bc:	adc	r2, lr, r1
   169c0:	ldr	r1, [sp, #16]
   169c4:	eor	r3, r6, r3
   169c8:	str	r6, [sp, #84]	; 0x54
   169cc:	ldr	r6, [sp, #200]	; 0xc8
   169d0:	str	r2, [sp, #96]	; 0x60
   169d4:	eor	r2, r2, r5
   169d8:	lsl	r5, r3, #16
   169dc:	lsr	r3, r3, #16
   169e0:	orr	r7, r5, r2, lsr #16
   169e4:	orr	r2, r3, r2, lsl #16
   169e8:	adds	lr, r2, ip
   169ec:	str	r2, [sp, #44]	; 0x2c
   169f0:	ldr	r2, [sp, #28]
   169f4:	str	r7, [sp, #36]	; 0x24
   169f8:	eor	r0, r1, r0
   169fc:	ldr	r1, [sp, #80]	; 0x50
   16a00:	adc	sl, r7, r4
   16a04:	ldr	r7, [sp, #196]	; 0xc4
   16a08:	lsl	r3, r0, #1
   16a0c:	eor	r1, r2, r1
   16a10:	ldr	r2, [sp, #140]	; 0x8c
   16a14:	orr	r4, r3, r1, lsr #31
   16a18:	lsl	r1, r1, #1
   16a1c:	orr	r0, r1, r0, lsr #31
   16a20:	ldr	r1, [sp, #100]	; 0x64
   16a24:	adds	r1, r1, r6
   16a28:	adc	r3, r2, r7
   16a2c:	ldr	r2, [sp, #132]	; 0x84
   16a30:	adds	r1, r1, r0
   16a34:	adc	r3, r3, r4
   16a38:	eor	r9, r3, r9
   16a3c:	eor	ip, r1, r2
   16a40:	ldr	r2, [sp, #12]
   16a44:	adds	r2, r9, r2
   16a48:	adc	r5, ip, r8
   16a4c:	eor	r0, r2, r0
   16a50:	str	r2, [sp, #64]	; 0x40
   16a54:	str	r5, [sp, #68]	; 0x44
   16a58:	eor	r4, r5, r4
   16a5c:	lsl	r5, r0, #8
   16a60:	lsr	r0, r0, #24
   16a64:	orr	r5, r5, r4, lsr #24
   16a68:	orr	r4, r0, r4, lsl #8
   16a6c:	ldr	r0, [sp, #256]	; 0x100
   16a70:	str	r4, [sp, #132]	; 0x84
   16a74:	str	r5, [sp, #40]	; 0x28
   16a78:	adds	r0, r1, r0
   16a7c:	ldr	r1, [sp, #252]	; 0xfc
   16a80:	adc	r1, r3, r1
   16a84:	adds	r3, r0, r4
   16a88:	ldr	r4, [sp, #24]
   16a8c:	adc	r0, r1, r5
   16a90:	eor	r2, r3, r9
   16a94:	str	r3, [sp, #28]
   16a98:	mov	r9, lr
   16a9c:	str	r0, [sp, #100]	; 0x64
   16aa0:	lsr	r1, r2, #16
   16aa4:	eor	r0, r0, ip
   16aa8:	lsl	r2, r2, #16
   16aac:	orr	r2, r2, r0, lsr #16
   16ab0:	orr	r1, r1, r0, lsl #16
   16ab4:	ldr	r0, [sp, #152]	; 0x98
   16ab8:	eor	ip, r4, r2
   16abc:	str	r2, [sp, #16]
   16ac0:	ldr	r2, [sp, #92]	; 0x5c
   16ac4:	str	r1, [sp, #8]
   16ac8:	adds	lr, ip, lr
   16acc:	str	r0, [fp, #-164]	; 0xffffff5c
   16ad0:	ldr	r0, [sp, #156]	; 0x9c
   16ad4:	eor	r3, r2, r1
   16ad8:	adc	r8, r3, sl
   16adc:	str	r0, [fp, #-168]	; 0xffffff58
   16ae0:	ldr	r0, [sp, #144]	; 0x90
   16ae4:	str	r0, [fp, #-208]	; 0xffffff30
   16ae8:	ldr	r0, [sp, #148]	; 0x94
   16aec:	str	r0, [fp, #-204]	; 0xffffff34
   16af0:	ldr	r0, [sp, #20]
   16af4:	str	r0, [fp, #-244]	; 0xffffff0c
   16af8:	eor	r1, r8, r0
   16afc:	ldr	r0, [sp, #32]
   16b00:	str	r0, [fp, #-248]	; 0xffffff08
   16b04:	eor	r0, lr, r0
   16b08:	lsl	r5, r0, #8
   16b0c:	lsr	r0, r0, #24
   16b10:	orr	r5, r5, r1, lsr #24
   16b14:	orr	r0, r0, r1, lsl #8
   16b18:	adds	r1, r2, r6
   16b1c:	adc	r2, r4, r7
   16b20:	adds	r6, r1, r0
   16b24:	ldr	r7, [sp, #136]	; 0x88
   16b28:	adc	r1, r2, r5
   16b2c:	eor	r2, r6, ip
   16b30:	str	r6, [sp, #80]	; 0x50
   16b34:	str	r1, [sp, #92]	; 0x5c
   16b38:	eor	r1, r1, r3
   16b3c:	lsl	r3, r2, #16
   16b40:	lsr	r2, r2, #16
   16b44:	orr	r3, r3, r1, lsr #16
   16b48:	orr	r1, r2, r1, lsl #16
   16b4c:	adds	r2, r1, lr
   16b50:	str	r1, [sp, #140]	; 0x8c
   16b54:	str	r3, [sp, #120]	; 0x78
   16b58:	adc	r1, r3, r8
   16b5c:	str	r2, [sp, #124]	; 0x7c
   16b60:	eor	r0, r2, r0
   16b64:	str	r1, [sp, #128]	; 0x80
   16b68:	eor	r1, r1, r5
   16b6c:	lsl	r2, r1, #1
   16b70:	orr	r8, r2, r0, lsr #31
   16b74:	lsl	r0, r0, #1
   16b78:	orr	lr, r0, r1, lsr #31
   16b7c:	ldr	r0, [sp, #72]	; 0x48
   16b80:	ldr	r1, [sp, #76]	; 0x4c
   16b84:	str	r8, [sp, #12]
   16b88:	str	lr, [sp, #24]
   16b8c:	eor	r0, sl, r0
   16b90:	eor	r1, r9, r1
   16b94:	lsl	r2, r0, #1
   16b98:	orr	r3, r2, r1, lsr #31
   16b9c:	lsl	r1, r1, #1
   16ba0:	ldr	r2, [sp, #116]	; 0x74
   16ba4:	orr	r0, r1, r0, lsr #31
   16ba8:	ldr	r1, [sp, #224]	; 0xe0
   16bac:	adds	r1, r2, r1
   16bb0:	ldr	r2, [sp, #220]	; 0xdc
   16bb4:	adc	r2, r7, r2
   16bb8:	adds	r5, r1, r0
   16bbc:	ldr	r1, [sp, #64]	; 0x40
   16bc0:	adc	sl, r2, r3
   16bc4:	ldr	r2, [sp, #8]
   16bc8:	adds	r4, r2, r1
   16bcc:	ldr	r1, [sp, #68]	; 0x44
   16bd0:	ldr	r2, [sp, #16]
   16bd4:	str	r4, [sp, #32]
   16bd8:	adc	r9, r2, r1
   16bdc:	ldr	r1, [sp, #56]	; 0x38
   16be0:	ldr	r2, [sp, #48]	; 0x30
   16be4:	eor	r7, r2, r1
   16be8:	ldr	r1, [sp, #60]	; 0x3c
   16bec:	ldr	r2, [sp, #52]	; 0x34
   16bf0:	eor	r6, r2, r1
   16bf4:	lsr	r2, r6, #16
   16bf8:	lsl	r6, r6, #16
   16bfc:	orr	ip, r2, r7, lsl #16
   16c00:	orr	r7, r6, r7, lsr #16
   16c04:	eor	r1, sl, r7
   16c08:	eor	r6, r5, ip
   16c0c:	adds	r2, r1, r4
   16c10:	str	r1, [sp, #60]	; 0x3c
   16c14:	str	r6, [sp, #56]	; 0x38
   16c18:	adc	r1, r6, r9
   16c1c:	eor	r0, r2, r0
   16c20:	str	r2, [sp, #72]	; 0x48
   16c24:	lsl	r6, r0, #8
   16c28:	eor	r3, r1, r3
   16c2c:	lsr	r0, r0, #24
   16c30:	str	r1, [sp, #76]	; 0x4c
   16c34:	ldr	r1, [sp, #204]	; 0xcc
   16c38:	orr	r2, r0, r3, lsl #8
   16c3c:	ldr	r0, [sp, #208]	; 0xd0
   16c40:	orr	r6, r6, r3, lsr #24
   16c44:	str	r2, [sp, #68]	; 0x44
   16c48:	str	r6, [sp, #64]	; 0x40
   16c4c:	adds	r0, r5, r0
   16c50:	adc	r3, sl, r1
   16c54:	adds	r2, r0, r2
   16c58:	ldr	r0, [sp, #228]	; 0xe4
   16c5c:	ldr	r1, [sp, #232]	; 0xe8
   16c60:	adc	r4, r3, r6
   16c64:	str	r2, [sp, #52]	; 0x34
   16c68:	str	r4, [sp, #48]	; 0x30
   16c6c:	adds	r0, lr, r0
   16c70:	adc	r3, r8, r1
   16c74:	adds	r0, r0, r2
   16c78:	ldr	r1, [sp, #28]
   16c7c:	str	r0, [sp, #136]	; 0x88
   16c80:	adc	r0, r3, r4
   16c84:	ldr	r4, [sp, #148]	; 0x94
   16c88:	str	r0, [sp, #116]	; 0x74
   16c8c:	ldr	r0, [sp, #108]	; 0x6c
   16c90:	adds	r6, ip, r0
   16c94:	ldr	r0, [sp, #112]	; 0x70
   16c98:	str	r6, [fp, #-200]	; 0xffffff38
   16c9c:	adc	sl, r7, r0
   16ca0:	ldr	r0, [sp, #88]	; 0x58
   16ca4:	str	sl, [fp, #-196]	; 0xffffff3c
   16ca8:	eor	r2, sl, r0
   16cac:	ldr	r0, [sp, #104]	; 0x68
   16cb0:	lsl	r7, r2, #1
   16cb4:	eor	r3, r6, r0
   16cb8:	ldr	r0, [sp, #256]	; 0x100
   16cbc:	orr	r7, r7, r3, lsr #31
   16cc0:	lsl	r3, r3, #1
   16cc4:	orr	r2, r3, r2, lsr #31
   16cc8:	str	r7, [fp, #-236]	; 0xffffff14
   16ccc:	str	r2, [fp, #-240]	; 0xffffff10
   16cd0:	adds	r3, r1, r0
   16cd4:	ldr	r0, [sp, #252]	; 0xfc
   16cd8:	ldr	r1, [sp, #100]	; 0x64
   16cdc:	adc	r5, r1, r0
   16ce0:	ldr	r0, [sp, #36]	; 0x24
   16ce4:	adds	r3, r3, r2
   16ce8:	ldr	r1, [sp, #144]	; 0x90
   16cec:	adc	r5, r5, r7
   16cf0:	eor	lr, r0, r5
   16cf4:	ldr	r0, [sp, #44]	; 0x2c
   16cf8:	adds	r8, lr, r1
   16cfc:	eor	r2, r8, r2
   16d00:	eor	r0, r0, r3
   16d04:	adc	ip, r0, r4
   16d08:	lsl	r4, r2, #8
   16d0c:	lsr	r2, r2, #24
   16d10:	eor	r7, ip, r7
   16d14:	orr	r1, r4, r7, lsr #24
   16d18:	orr	r4, r2, r7, lsl #8
   16d1c:	ldr	r2, [sp, #264]	; 0x108
   16d20:	str	r4, [sp, #108]	; 0x6c
   16d24:	str	r1, [sp, #104]	; 0x68
   16d28:	adds	r2, r3, r2
   16d2c:	ldr	r3, [sp, #260]	; 0x104
   16d30:	adc	r3, r5, r3
   16d34:	adds	r4, r2, r4
   16d38:	adc	r2, r3, r1
   16d3c:	ldr	r1, [sp, #132]	; 0x84
   16d40:	str	r4, [sp, #88]	; 0x58
   16d44:	str	r2, [sp, #100]	; 0x64
   16d48:	eor	r0, r2, r0
   16d4c:	eor	r2, r4, lr
   16d50:	lsl	r3, r2, #16
   16d54:	lsr	r2, r2, #16
   16d58:	orr	r3, r3, r0, lsr #16
   16d5c:	orr	r0, r2, r0, lsl #16
   16d60:	ldr	r2, [sp, #32]
   16d64:	adds	r7, r0, r8
   16d68:	str	r0, [sp, #44]	; 0x2c
   16d6c:	ldr	r0, [sp, #40]	; 0x28
   16d70:	str	r3, [sp, #36]	; 0x24
   16d74:	adc	ip, r3, ip
   16d78:	ldr	r3, [sp, #84]	; 0x54
   16d7c:	str	r7, [sp, #4]
   16d80:	eor	r1, r2, r1
   16d84:	eor	r0, r9, r0
   16d88:	lsl	r2, r0, #1
   16d8c:	orr	r5, r2, r1, lsr #31
   16d90:	lsl	r1, r1, #1
   16d94:	ldr	r2, [sp, #212]	; 0xd4
   16d98:	orr	r0, r1, r0, lsr #31
   16d9c:	ldr	r1, [sp, #216]	; 0xd8
   16da0:	adds	r1, r0, r1
   16da4:	adc	r2, r5, r2
   16da8:	adds	r1, r1, r3
   16dac:	ldr	r3, [sp, #96]	; 0x60
   16db0:	adc	r2, r2, r3
   16db4:	ldr	r3, [sp, #152]	; 0x98
   16db8:	eor	r8, r2, r3
   16dbc:	ldr	r3, [sp, #156]	; 0x9c
   16dc0:	eor	lr, r1, r3
   16dc4:	adds	r3, r8, r6
   16dc8:	adc	r4, lr, sl
   16dcc:	str	r3, [sp, #84]	; 0x54
   16dd0:	str	r4, [sp, #96]	; 0x60
   16dd4:	eor	r6, r4, r5
   16dd8:	ldr	r4, [sp, #292]	; 0x124
   16ddc:	stm	r4, {r0, r5}
   16de0:	eor	r0, r3, r0
   16de4:	lsl	r5, r0, #8
   16de8:	lsr	r0, r0, #24
   16dec:	ldr	sl, [sp, #192]	; 0xc0
   16df0:	ldr	r9, [sp, #188]	; 0xbc
   16df4:	orr	r5, r5, r6, lsr #24
   16df8:	orr	r6, r0, r6, lsl #8
   16dfc:	ldr	r0, [sp, #272]	; 0x110
   16e00:	str	r6, [sp, #40]	; 0x28
   16e04:	str	r5, [sp, #32]
   16e08:	adds	r0, r1, r0
   16e0c:	ldr	r1, [sp, #268]	; 0x10c
   16e10:	adc	r1, r2, r1
   16e14:	adds	r2, r0, r6
   16e18:	str	r2, [sp, #16]
   16e1c:	adc	r0, r1, r5
   16e20:	eor	r2, r2, r8
   16e24:	str	r0, [sp, #20]
   16e28:	eor	r0, r0, lr
   16e2c:	lsr	r1, r2, #16
   16e30:	lsl	r2, r2, #16
   16e34:	ldr	lr, [sp, #136]	; 0x88
   16e38:	orr	r1, r1, r0, lsl #16
   16e3c:	orr	r0, r2, r0, lsr #16
   16e40:	ldr	r2, [sp, #116]	; 0x74
   16e44:	str	r0, [sp, #28]
   16e48:	str	r1, [sp, #8]
   16e4c:	eor	r3, lr, r1
   16e50:	eor	r4, r2, r0
   16e54:	ldr	r0, [sp, #12]
   16e58:	adds	r6, r4, r7
   16e5c:	mov	r7, ip
   16e60:	adc	r8, r3, ip
   16e64:	eor	r1, r8, r0
   16e68:	ldr	r0, [sp, #24]
   16e6c:	eor	r0, r6, r0
   16e70:	lsl	r5, r0, #8
   16e74:	lsr	r0, r0, #24
   16e78:	orr	r5, r5, r1, lsr #24
   16e7c:	orr	ip, r0, r1, lsl #8
   16e80:	adds	r1, lr, sl
   16e84:	adc	lr, r2, r9
   16e88:	adds	r0, r1, ip
   16e8c:	adc	r1, lr, r5
   16e90:	eor	r2, r0, r4
   16e94:	str	r0, [sp, #112]	; 0x70
   16e98:	eor	lr, r1, r3
   16e9c:	lsl	r3, r2, #16
   16ea0:	lsr	r2, r2, #16
   16ea4:	str	r1, [sp, #116]	; 0x74
   16ea8:	orr	r1, r2, lr, lsl #16
   16eac:	orr	r3, r3, lr, lsr #16
   16eb0:	adds	r2, r1, r6
   16eb4:	str	r1, [sp, #156]	; 0x9c
   16eb8:	str	r3, [sp, #152]	; 0x98
   16ebc:	adc	r1, r3, r8
   16ec0:	str	r2, [sp, #144]	; 0x90
   16ec4:	eor	r0, r2, ip
   16ec8:	ldr	r3, [sp, #80]	; 0x50
   16ecc:	str	r1, [sp, #148]	; 0x94
   16ed0:	eor	r1, r1, r5
   16ed4:	lsl	r2, r1, #1
   16ed8:	orr	r2, r2, r0, lsr #31
   16edc:	lsl	r0, r0, #1
   16ee0:	orr	r0, r0, r1, lsr #31
   16ee4:	str	r2, [sp, #132]	; 0x84
   16ee8:	ldr	r1, [sp, #108]	; 0x6c
   16eec:	ldr	r2, [sp, #4]
   16ef0:	str	r0, [sp, #136]	; 0x88
   16ef4:	ldr	r0, [sp, #104]	; 0x68
   16ef8:	eor	r1, r2, r1
   16efc:	eor	r0, r7, r0
   16f00:	ldr	r7, [sp, #92]	; 0x5c
   16f04:	lsl	r2, r0, #1
   16f08:	orr	lr, r2, r1, lsr #31
   16f0c:	lsl	r1, r1, #1
   16f10:	ldr	r2, [sp, #28]
   16f14:	orr	ip, r1, r0, lsr #31
   16f18:	ldr	r1, [sp, #168]	; 0xa8
   16f1c:	ldr	r0, [sp, #84]	; 0x54
   16f20:	adds	r1, r3, r1
   16f24:	ldr	r3, [sp, #164]	; 0xa4
   16f28:	adc	r3, r7, r3
   16f2c:	adds	r8, r1, ip
   16f30:	ldr	r1, [sp, #8]
   16f34:	adc	r7, r3, lr
   16f38:	ldr	r3, [sp, #48]	; 0x30
   16f3c:	adds	r0, r1, r0
   16f40:	ldr	r1, [sp, #96]	; 0x60
   16f44:	str	r0, [sp, #12]
   16f48:	adc	r2, r2, r1
   16f4c:	ldr	r1, [sp, #56]	; 0x38
   16f50:	str	r2, [sp, #8]
   16f54:	eor	r6, r3, r1
   16f58:	ldr	r1, [sp, #60]	; 0x3c
   16f5c:	ldr	r3, [sp, #52]	; 0x34
   16f60:	eor	r5, r3, r1
   16f64:	lsr	r4, r5, #16
   16f68:	lsl	r5, r5, #16
   16f6c:	orr	r4, r4, r6, lsl #16
   16f70:	orr	r6, r5, r6, lsr #16
   16f74:	eor	r3, r6, r7
   16f78:	eor	r1, r4, r8
   16f7c:	str	r6, [fp, #-188]	; 0xffffff44
   16f80:	str	r4, [fp, #-192]	; 0xffffff40
   16f84:	str	r3, [sp, #60]	; 0x3c
   16f88:	adds	r3, r3, r0
   16f8c:	str	r1, [sp, #56]	; 0x38
   16f90:	adc	r5, r1, r2
   16f94:	eor	r0, r3, ip
   16f98:	str	r3, [sp, #104]	; 0x68
   16f9c:	ldr	r1, [sp, #180]	; 0xb4
   16fa0:	str	r5, [sp, #108]	; 0x6c
   16fa4:	eor	r2, r5, lr
   16fa8:	lsl	r5, r0, #8
   16fac:	lsr	r0, r0, #24
   16fb0:	orr	r3, r5, r2, lsr #24
   16fb4:	orr	r2, r0, r2, lsl #8
   16fb8:	ldr	r0, [sp, #184]	; 0xb8
   16fbc:	str	r2, [sp, #96]	; 0x60
   16fc0:	str	r3, [sp, #84]	; 0x54
   16fc4:	adds	r0, r8, r0
   16fc8:	adc	r1, r7, r1
   16fcc:	adds	r0, r0, r2
   16fd0:	ldr	r2, [sp, #136]	; 0x88
   16fd4:	adc	r1, r1, r3
   16fd8:	str	r0, [sp, #52]	; 0x34
   16fdc:	adds	r0, r0, sl
   16fe0:	ldr	r3, [sp, #36]	; 0x24
   16fe4:	str	r1, [sp, #48]	; 0x30
   16fe8:	adc	r1, r1, r9
   16fec:	ldr	r9, [sp, #120]	; 0x78
   16ff0:	adds	r0, r0, r2
   16ff4:	ldr	r2, [sp, #16]
   16ff8:	str	r0, [sp, #28]
   16ffc:	ldr	r0, [sp, #132]	; 0x84
   17000:	adc	r0, r1, r0
   17004:	str	r0, [sp, #24]
   17008:	ldr	r0, [sp, #72]	; 0x48
   1700c:	adds	sl, r4, r0
   17010:	ldr	r0, [sp, #76]	; 0x4c
   17014:	str	sl, [fp, #-224]	; 0xffffff20
   17018:	adc	r8, r6, r0
   1701c:	ldr	r0, [sp, #64]	; 0x40
   17020:	str	r8, [fp, #-220]	; 0xffffff24
   17024:	eor	r1, r8, r0
   17028:	ldr	r0, [sp, #68]	; 0x44
   1702c:	lsl	r6, r1, #1
   17030:	eor	r7, sl, r0
   17034:	ldr	r0, [sp, #240]	; 0xf0
   17038:	orr	r6, r6, r7, lsr #31
   1703c:	lsl	r7, r7, #1
   17040:	orr	r1, r7, r1, lsr #31
   17044:	str	r6, [fp, #-252]	; 0xffffff04
   17048:	str	r1, [fp, #-256]	; 0xffffff00
   1704c:	str	r9, [fp, #-180]	; 0xffffff4c
   17050:	adds	r7, r2, r0
   17054:	ldr	r0, [sp, #236]	; 0xec
   17058:	ldr	r2, [sp, #20]
   1705c:	adc	r5, r2, r0
   17060:	ldr	r0, [sp, #140]	; 0x8c
   17064:	ldr	r2, [sp, #128]	; 0x80
   17068:	adds	r4, r7, r1
   1706c:	adc	r5, r5, r6
   17070:	eor	r7, r5, r3
   17074:	str	r0, [fp, #-184]	; 0xffffff48
   17078:	ldr	r0, [sp, #124]	; 0x7c
   1707c:	str	r2, [fp, #-212]	; 0xffffff2c
   17080:	str	r0, [fp, #-216]	; 0xffffff28
   17084:	str	r3, [fp, #-172]	; 0xffffff54
   17088:	ldr	r3, [sp, #44]	; 0x2c
   1708c:	adds	ip, r7, r0
   17090:	eor	r1, ip, r1
   17094:	eor	lr, r4, r3
   17098:	str	r3, [fp, #-176]	; 0xffffff50
   1709c:	lsl	r3, r1, #8
   170a0:	lsr	r1, r1, #24
   170a4:	adc	r2, lr, r2
   170a8:	eor	r6, r2, r6
   170ac:	orr	r0, r3, r6, lsr #24
   170b0:	orr	r6, r1, r6, lsl #8
   170b4:	ldr	r1, [sp, #248]	; 0xf8
   170b8:	ldr	r3, [sp, #244]	; 0xf4
   170bc:	str	r0, [sp, #72]	; 0x48
   170c0:	str	r6, [sp, #76]	; 0x4c
   170c4:	adds	r1, r4, r1
   170c8:	adc	r3, r5, r3
   170cc:	adds	r4, r1, r6
   170d0:	adc	r1, r3, r0
   170d4:	eor	r3, r4, r7
   170d8:	ldr	r0, [sp, #32]
   170dc:	str	r4, [sp, #80]	; 0x50
   170e0:	str	r1, [sp, #92]	; 0x5c
   170e4:	lsl	r7, r3, #16
   170e8:	eor	r1, r1, lr
   170ec:	lsr	r3, r3, #16
   170f0:	orr	r7, r7, r1, lsr #16
   170f4:	orr	r1, r3, r1, lsl #16
   170f8:	adds	ip, r1, ip
   170fc:	str	r1, [sp, #124]	; 0x7c
   17100:	ldr	r1, [sp, #8]
   17104:	str	r7, [sp, #44]	; 0x2c
   17108:	adc	lr, r7, r2
   1710c:	ldr	r2, [sp, #12]
   17110:	ldr	r7, [sp, #100]	; 0x64
   17114:	str	ip, [sp, #20]
   17118:	eor	r0, r1, r0
   1711c:	ldr	r1, [sp, #40]	; 0x28
   17120:	lsl	r3, r0, #1
   17124:	eor	r2, r2, r1
   17128:	ldr	r1, [sp, #88]	; 0x58
   1712c:	orr	r3, r3, r2, lsr #31
   17130:	lsl	r2, r2, #1
   17134:	orr	r2, r2, r0, lsr #31
   17138:	ldr	r0, [sp, #280]	; 0x118
   1713c:	adds	r0, r1, r0
   17140:	ldr	r1, [sp, #276]	; 0x114
   17144:	adc	r7, r7, r1
   17148:	adds	r4, r0, r2
   1714c:	ldr	r0, [sp, #140]	; 0x8c
   17150:	adc	r1, r7, r3
   17154:	eor	r9, r1, r9
   17158:	adds	r5, r9, sl
   1715c:	eor	r0, r4, r0
   17160:	eor	r2, r5, r2
   17164:	str	r5, [sp, #64]	; 0x40
   17168:	adc	r6, r0, r8
   1716c:	str	r6, [sp, #68]	; 0x44
   17170:	eor	r3, r6, r3
   17174:	lsl	r6, r2, #8
   17178:	lsr	r2, r2, #24
   1717c:	orr	r7, r6, r3, lsr #24
   17180:	orr	r6, r2, r3, lsl #8
   17184:	ldr	r2, [sp, #288]	; 0x120
   17188:	ldr	r3, [sp, #284]	; 0x11c
   1718c:	str	r7, [sp, #40]	; 0x28
   17190:	str	r6, [sp, #120]	; 0x78
   17194:	adds	r2, r4, r2
   17198:	adc	r3, r1, r3
   1719c:	adds	r1, r2, r6
   171a0:	adc	r2, r3, r7
   171a4:	eor	r4, r1, r9
   171a8:	ldr	r7, [sp, #24]
   171ac:	str	r1, [sp, #32]
   171b0:	lsr	r3, r4, #16
   171b4:	eor	r0, r2, r0
   171b8:	lsl	r4, r4, #16
   171bc:	str	r2, [sp, #36]	; 0x24
   171c0:	ldr	r2, [sp, #28]
   171c4:	orr	r9, r3, r0, lsl #16
   171c8:	orr	r5, r4, r0, lsr #16
   171cc:	ldr	r0, [sp, #152]	; 0x98
   171d0:	mov	r4, lr
   171d4:	eor	r3, r7, r5
   171d8:	eor	r6, r2, r9
   171dc:	adds	r8, r3, ip
   171e0:	str	r0, [fp, #-164]	; 0xffffff5c
   171e4:	ldr	r0, [sp, #156]	; 0x9c
   171e8:	adc	lr, r6, lr
   171ec:	str	r0, [fp, #-168]	; 0xffffff58
   171f0:	ldr	r0, [sp, #144]	; 0x90
   171f4:	str	r0, [fp, #-208]	; 0xffffff30
   171f8:	ldr	r0, [sp, #148]	; 0x94
   171fc:	str	r0, [fp, #-204]	; 0xffffff34
   17200:	ldr	r0, [sp, #132]	; 0x84
   17204:	str	r0, [fp, #-244]	; 0xffffff0c
   17208:	eor	r1, lr, r0
   1720c:	ldr	r0, [sp, #136]	; 0x88
   17210:	str	r0, [fp, #-248]	; 0xffffff08
   17214:	eor	r0, r8, r0
   17218:	lsl	sl, r0, #8
   1721c:	lsr	r0, r0, #24
   17220:	orr	sl, sl, r1, lsr #24
   17224:	orr	ip, r0, r1, lsl #8
   17228:	ldr	r1, [sp, #256]	; 0x100
   1722c:	adds	r1, r2, r1
   17230:	ldr	r2, [sp, #252]	; 0xfc
   17234:	adc	r2, r7, r2
   17238:	adds	r0, r1, ip
   1723c:	ldr	r7, [sp, #116]	; 0x74
   17240:	adc	r1, r2, sl
   17244:	eor	r2, r0, r3
   17248:	str	r0, [sp, #88]	; 0x58
   1724c:	str	r1, [sp, #100]	; 0x64
   17250:	eor	r1, r1, r6
   17254:	lsl	r3, r2, #16
   17258:	lsr	r2, r2, #16
   1725c:	ldr	r6, [sp, #48]	; 0x30
   17260:	orr	r3, r3, r1, lsr #16
   17264:	orr	r1, r2, r1, lsl #16
   17268:	adds	r2, r1, r8
   1726c:	str	r1, [sp, #140]	; 0x8c
   17270:	str	r3, [sp, #136]	; 0x88
   17274:	adc	r1, r3, lr
   17278:	str	r2, [sp, #128]	; 0x80
   1727c:	eor	r0, r2, ip
   17280:	ldr	r3, [sp, #112]	; 0x70
   17284:	str	r1, [sp, #132]	; 0x84
   17288:	eor	r1, r1, sl
   1728c:	lsl	r2, r1, #1
   17290:	orr	r8, r2, r0, lsr #31
   17294:	lsl	r0, r0, #1
   17298:	ldr	r2, [sp, #20]
   1729c:	orr	lr, r0, r1, lsr #31
   172a0:	ldr	r0, [sp, #72]	; 0x48
   172a4:	ldr	r1, [sp, #76]	; 0x4c
   172a8:	str	r8, [sp, #24]
   172ac:	str	lr, [sp, #28]
   172b0:	eor	r0, r4, r0
   172b4:	eor	r1, r2, r1
   172b8:	lsl	r2, r0, #1
   172bc:	orr	r2, r2, r1, lsr #31
   172c0:	lsl	r1, r1, #1
   172c4:	orr	r0, r1, r0, lsr #31
   172c8:	ldr	r1, [sp, #264]	; 0x108
   172cc:	adds	r1, r3, r1
   172d0:	ldr	r3, [sp, #260]	; 0x104
   172d4:	adc	r3, r7, r3
   172d8:	ldr	r7, [sp, #64]	; 0x40
   172dc:	adds	r1, r1, r0
   172e0:	adc	r3, r3, r2
   172e4:	adds	r9, r9, r7
   172e8:	ldr	r7, [sp, #68]	; 0x44
   172ec:	str	r9, [sp, #20]
   172f0:	adc	sl, r5, r7
   172f4:	ldr	r7, [sp, #56]	; 0x38
   172f8:	ldr	r5, [sp, #52]	; 0x34
   172fc:	eor	r7, r6, r7
   17300:	ldr	r6, [sp, #60]	; 0x3c
   17304:	eor	r6, r5, r6
   17308:	lsr	r5, r6, #16
   1730c:	lsl	r6, r6, #16
   17310:	orr	r6, r6, r7, lsr #16
   17314:	orr	ip, r5, r7, lsl #16
   17318:	eor	r7, r3, r6
   1731c:	eor	r4, r1, ip
   17320:	adds	r5, r7, r9
   17324:	str	r7, [sp, #112]	; 0x70
   17328:	str	r4, [sp, #60]	; 0x3c
   1732c:	adc	r7, r4, sl
   17330:	eor	r0, r5, r0
   17334:	str	r5, [sp, #72]	; 0x48
   17338:	ldr	r4, [sp, #148]	; 0x94
   1733c:	str	r7, [sp, #76]	; 0x4c
   17340:	eor	r2, r7, r2
   17344:	lsl	r7, r0, #8
   17348:	lsr	r0, r0, #24
   1734c:	orr	r7, r7, r2, lsr #24
   17350:	orr	r2, r0, r2, lsl #8
   17354:	ldr	r0, [sp, #248]	; 0xf8
   17358:	str	r2, [sp, #68]	; 0x44
   1735c:	str	r7, [sp, #64]	; 0x40
   17360:	adds	r0, r1, r0
   17364:	ldr	r1, [sp, #244]	; 0xf4
   17368:	adc	r1, r3, r1
   1736c:	adds	r2, r0, r2
   17370:	ldr	r0, [sp, #208]	; 0xd0
   17374:	adc	r3, r1, r7
   17378:	ldr	r1, [sp, #204]	; 0xcc
   1737c:	str	r2, [sp, #56]	; 0x38
   17380:	str	r3, [sp, #52]	; 0x34
   17384:	adds	r0, lr, r0
   17388:	adc	r1, r8, r1
   1738c:	adds	r0, r0, r2
   17390:	str	r0, [sp, #116]	; 0x74
   17394:	adc	r0, r1, r3
   17398:	ldr	r1, [sp, #96]	; 0x60
   1739c:	ldr	r3, [sp, #32]
   173a0:	str	r0, [sp, #48]	; 0x30
   173a4:	ldr	r0, [sp, #104]	; 0x68
   173a8:	adds	r7, ip, r0
   173ac:	ldr	r0, [sp, #108]	; 0x6c
   173b0:	eor	r1, r7, r1
   173b4:	str	r7, [fp, #-200]	; 0xffffff38
   173b8:	adc	r5, r6, r0
   173bc:	ldr	r0, [sp, #84]	; 0x54
   173c0:	ldr	r6, [sp, #36]	; 0x24
   173c4:	str	r5, [fp, #-196]	; 0xffffff3c
   173c8:	eor	r0, r5, r0
   173cc:	lsl	r2, r0, #1
   173d0:	orr	r2, r2, r1, lsr #31
   173d4:	lsl	r1, r1, #1
   173d8:	orr	r0, r1, r0, lsr #31
   173dc:	ldr	r1, [sp, #224]	; 0xe0
   173e0:	str	r2, [fp, #-236]	; 0xffffff14
   173e4:	str	r0, [fp, #-240]	; 0xffffff10
   173e8:	adds	r1, r3, r1
   173ec:	ldr	r3, [sp, #220]	; 0xdc
   173f0:	adc	r6, r6, r3
   173f4:	ldr	r3, [sp, #44]	; 0x2c
   173f8:	adds	r1, r1, r0
   173fc:	adc	lr, r6, r2
   17400:	ldr	r6, [sp, #144]	; 0x90
   17404:	eor	r9, r3, lr
   17408:	ldr	r3, [sp, #124]	; 0x7c
   1740c:	adds	ip, r9, r6
   17410:	eor	r0, ip, r0
   17414:	lsl	r6, r0, #8
   17418:	lsr	r0, r0, #24
   1741c:	eor	r3, r3, r1
   17420:	adc	r8, r3, r4
   17424:	eor	r2, r8, r2
   17428:	orr	r4, r6, r2, lsr #24
   1742c:	orr	r2, r0, r2, lsl #8
   17430:	ldr	r0, [sp, #176]	; 0xb0
   17434:	str	r2, [sp, #108]	; 0x6c
   17438:	str	r4, [sp, #104]	; 0x68
   1743c:	adds	r0, r1, r0
   17440:	ldr	r1, [sp, #172]	; 0xac
   17444:	adc	r1, lr, r1
   17448:	adds	r2, r0, r2
   1744c:	adc	r0, r1, r4
   17450:	eor	r1, r2, r9
   17454:	str	r2, [sp, #96]	; 0x60
   17458:	str	r0, [sp, #124]	; 0x7c
   1745c:	lsl	r2, r1, #16
   17460:	eor	r0, r0, r3
   17464:	lsr	r1, r1, #16
   17468:	orr	r2, r2, r0, lsr #16
   1746c:	orr	r0, r1, r0, lsl #16
   17470:	ldr	r1, [sp, #120]	; 0x78
   17474:	adds	lr, r0, ip
   17478:	str	r0, [sp, #84]	; 0x54
   1747c:	ldr	r0, [sp, #40]	; 0x28
   17480:	str	r2, [sp, #44]	; 0x2c
   17484:	adc	r6, r2, r8
   17488:	ldr	r2, [sp, #20]
   1748c:	str	lr, [sp, #8]
   17490:	eor	r0, sl, r0
   17494:	eor	r4, r2, r1
   17498:	ldr	r2, [sp, #184]	; 0xb8
   1749c:	lsl	r3, r0, #1
   174a0:	orr	r1, r3, r4, lsr #31
   174a4:	lsl	r3, r4, #1
   174a8:	orr	r0, r3, r0, lsr #31
   174ac:	adds	r3, r0, r2
   174b0:	ldr	r2, [sp, #180]	; 0xb4
   174b4:	adc	r4, r1, r2
   174b8:	ldr	r2, [sp, #80]	; 0x50
   174bc:	adds	r3, r3, r2
   174c0:	ldr	r2, [sp, #92]	; 0x5c
   174c4:	adc	r4, r4, r2
   174c8:	ldr	r2, [sp, #152]	; 0x98
   174cc:	eor	ip, r4, r2
   174d0:	ldr	r2, [sp, #156]	; 0x9c
   174d4:	adds	r7, ip, r7
   174d8:	str	r7, [sp, #12]
   174dc:	eor	r8, r3, r2
   174e0:	adc	r2, r8, r5
   174e4:	str	r2, [sp, #20]
   174e8:	eor	r5, r2, r1
   174ec:	ldr	r2, [sp, #292]	; 0x124
   174f0:	strd	r0, [r2]
   174f4:	eor	r0, r7, r0
   174f8:	lsl	r1, r0, #8
   174fc:	lsr	r0, r0, #24
   17500:	orr	r7, r0, r5, lsl #8
   17504:	ldr	r0, [sp, #280]	; 0x118
   17508:	orr	r2, r1, r5, lsr #24
   1750c:	ldr	r1, [sp, #276]	; 0x114
   17510:	str	r7, [sp, #92]	; 0x5c
   17514:	str	r2, [sp, #80]	; 0x50
   17518:	adds	r0, r3, r0
   1751c:	adc	r1, r4, r1
   17520:	adds	r3, r0, r7
   17524:	ldr	r4, [sp, #48]	; 0x30
   17528:	ldr	r7, [sp, #116]	; 0x74
   1752c:	str	r3, [sp, #36]	; 0x24
   17530:	adc	r0, r1, r2
   17534:	eor	r3, r3, ip
   17538:	str	r0, [sp, #40]	; 0x28
   1753c:	lsr	r1, r3, #16
   17540:	eor	r0, r0, r8
   17544:	lsl	r3, r3, #16
   17548:	orr	sl, r3, r0, lsr #16
   1754c:	orr	r9, r1, r0, lsl #16
   17550:	ldr	r0, [sp, #24]
   17554:	eor	r3, r4, sl
   17558:	eor	r2, r7, r9
   1755c:	adds	r8, r3, lr
   17560:	adc	lr, r2, r6
   17564:	eor	r1, lr, r0
   17568:	ldr	r0, [sp, #28]
   1756c:	eor	r0, r8, r0
   17570:	lsl	r5, r0, #8
   17574:	lsr	r0, r0, #24
   17578:	orr	r5, r5, r1, lsr #24
   1757c:	orr	r0, r0, r1, lsl #8
   17580:	ldr	r1, [sp, #228]	; 0xe4
   17584:	adds	r1, r7, r1
   17588:	ldr	r7, [sp, #232]	; 0xe8
   1758c:	adc	ip, r4, r7
   17590:	adds	r7, r1, r0
   17594:	adc	r1, ip, r5
   17598:	str	r7, [sp, #116]	; 0x74
   1759c:	eor	ip, r1, r2
   175a0:	eor	r2, r7, r3
   175a4:	str	r1, [sp, #120]	; 0x78
   175a8:	ldr	r7, [sp, #100]	; 0x64
   175ac:	lsl	r3, r2, #16
   175b0:	lsr	r2, r2, #16
   175b4:	orr	r1, r2, ip, lsl #16
   175b8:	orr	r3, r3, ip, lsr #16
   175bc:	adds	r2, r1, r8
   175c0:	str	r1, [sp, #156]	; 0x9c
   175c4:	str	r3, [sp, #152]	; 0x98
   175c8:	adc	r1, r3, lr
   175cc:	str	r2, [sp, #144]	; 0x90
   175d0:	eor	r0, r2, r0
   175d4:	str	r1, [sp, #148]	; 0x94
   175d8:	eor	r1, r1, r5
   175dc:	lsl	r2, r1, #1
   175e0:	orr	r8, r2, r0, lsr #31
   175e4:	lsl	r0, r0, #1
   175e8:	ldr	r2, [sp, #8]
   175ec:	orr	lr, r0, r1, lsr #31
   175f0:	ldr	r0, [sp, #104]	; 0x68
   175f4:	ldr	r1, [sp, #108]	; 0x6c
   175f8:	str	r8, [sp, #16]
   175fc:	str	lr, [sp, #32]
   17600:	eor	r0, r6, r0
   17604:	eor	r1, r2, r1
   17608:	lsl	r2, r0, #1
   1760c:	orr	r3, r2, r1, lsr #31
   17610:	lsl	r1, r1, #1
   17614:	ldr	r2, [sp, #88]	; 0x58
   17618:	orr	r0, r1, r0, lsr #31
   1761c:	ldr	r1, [sp, #200]	; 0xc8
   17620:	adds	r1, r2, r1
   17624:	ldr	r2, [sp, #196]	; 0xc4
   17628:	adc	r2, r7, r2
   1762c:	adds	ip, r1, r0
   17630:	ldr	r1, [sp, #12]
   17634:	adc	r5, r2, r3
   17638:	ldr	r2, [sp, #52]	; 0x34
   1763c:	adds	r9, r9, r1
   17640:	ldr	r1, [sp, #20]
   17644:	str	r9, [sp, #28]
   17648:	adc	r6, sl, r1
   1764c:	ldr	r1, [sp, #60]	; 0x3c
   17650:	str	r6, [sp, #12]
   17654:	eor	r7, r2, r1
   17658:	ldr	r1, [sp, #112]	; 0x70
   1765c:	ldr	r2, [sp, #56]	; 0x38
   17660:	eor	r4, r2, r1
   17664:	lsr	r2, r4, #16
   17668:	lsl	r4, r4, #16
   1766c:	orr	r4, r4, r7, lsr #16
   17670:	orr	r2, r2, r7, lsl #16
   17674:	eor	r7, r4, r5
   17678:	eor	r1, r2, ip
   1767c:	str	r2, [fp, #-192]	; 0xffffff40
   17680:	str	r4, [fp, #-188]	; 0xffffff44
   17684:	str	r7, [sp, #60]	; 0x3c
   17688:	adds	r7, r7, r9
   1768c:	str	r1, [sp, #56]	; 0x38
   17690:	adc	r6, r1, r6
   17694:	eor	r0, r7, r0
   17698:	str	r7, [sp, #108]	; 0x6c
   1769c:	ldr	r1, [sp, #212]	; 0xd4
   176a0:	lsl	r7, r0, #8
   176a4:	eor	r3, r6, r3
   176a8:	lsr	r0, r0, #24
   176ac:	str	r6, [sp, #112]	; 0x70
   176b0:	orr	r7, r7, r3, lsr #24
   176b4:	orr	r3, r0, r3, lsl #8
   176b8:	ldr	r0, [sp, #216]	; 0xd8
   176bc:	str	r3, [sp, #104]	; 0x68
   176c0:	str	r7, [sp, #88]	; 0x58
   176c4:	adds	r0, ip, r0
   176c8:	adc	r1, r5, r1
   176cc:	adds	r3, r0, r3
   176d0:	ldr	r0, [sp, #256]	; 0x100
   176d4:	adc	r7, r1, r7
   176d8:	ldr	r1, [sp, #252]	; 0xfc
   176dc:	str	r3, [sp, #52]	; 0x34
   176e0:	str	r7, [sp, #48]	; 0x30
   176e4:	adds	r0, r3, r0
   176e8:	ldr	r3, [sp, #36]	; 0x24
   176ec:	adc	r1, r7, r1
   176f0:	adds	r0, r0, lr
   176f4:	ldr	r7, [sp, #40]	; 0x28
   176f8:	str	r0, [sp, #24]
   176fc:	adc	r0, r1, r8
   17700:	ldr	r1, [sp, #68]	; 0x44
   17704:	str	r0, [sp, #20]
   17708:	ldr	r0, [sp, #72]	; 0x48
   1770c:	adds	sl, r2, r0
   17710:	ldr	r0, [sp, #76]	; 0x4c
   17714:	eor	r1, sl, r1
   17718:	str	sl, [fp, #-224]	; 0xffffff20
   1771c:	adc	r9, r4, r0
   17720:	ldr	r0, [sp, #64]	; 0x40
   17724:	str	r9, [fp, #-220]	; 0xffffff24
   17728:	eor	r0, r9, r0
   1772c:	lsl	r2, r0, #1
   17730:	orr	r2, r2, r1, lsr #31
   17734:	lsl	r1, r1, #1
   17738:	orr	r0, r1, r0, lsr #31
   1773c:	ldr	r1, [sp, #288]	; 0x120
   17740:	str	r2, [fp, #-252]	; 0xffffff04
   17744:	str	r0, [fp, #-256]	; 0xffffff00
   17748:	adds	r1, r3, r1
   1774c:	ldr	r3, [sp, #284]	; 0x11c
   17750:	adc	r5, r7, r3
   17754:	adds	r6, r1, r0
   17758:	ldr	r1, [sp, #136]	; 0x88
   1775c:	ldr	r7, [sp, #132]	; 0x84
   17760:	ldr	r3, [sp, #128]	; 0x80
   17764:	adc	r8, r5, r2
   17768:	str	r1, [fp, #-180]	; 0xffffff4c
   1776c:	ldr	r1, [sp, #140]	; 0x8c
   17770:	str	r1, [fp, #-184]	; 0xffffff48
   17774:	ldr	r1, [sp, #44]	; 0x2c
   17778:	str	r7, [fp, #-212]	; 0xffffff2c
   1777c:	str	r3, [fp, #-216]	; 0xffffff28
   17780:	eor	r4, r8, r1
   17784:	str	r1, [fp, #-172]	; 0xffffff54
   17788:	ldr	r1, [sp, #84]	; 0x54
   1778c:	adds	r5, r4, r3
   17790:	eor	r0, r5, r0
   17794:	eor	ip, r6, r1
   17798:	str	r1, [fp, #-176]	; 0xffffff50
   1779c:	adc	lr, ip, r7
   177a0:	lsl	r7, r0, #8
   177a4:	lsr	r0, r0, #24
   177a8:	eor	r2, lr, r2
   177ac:	orr	r1, r0, r2, lsl #8
   177b0:	ldr	r0, [sp, #272]	; 0x110
   177b4:	orr	r3, r7, r2, lsr #24
   177b8:	ldr	r2, [sp, #268]	; 0x10c
   177bc:	str	r1, [sp, #76]	; 0x4c
   177c0:	str	r3, [sp, #72]	; 0x48
   177c4:	adds	r0, r6, r0
   177c8:	adc	r2, r8, r2
   177cc:	adds	r7, r0, r1
   177d0:	ldr	r8, [sp, #164]	; 0xa4
   177d4:	adc	r0, r2, r3
   177d8:	eor	r1, r7, r4
   177dc:	str	r7, [sp, #84]	; 0x54
   177e0:	ldr	r7, [sp, #124]	; 0x7c
   177e4:	str	r0, [sp, #100]	; 0x64
   177e8:	lsl	r2, r1, #16
   177ec:	eor	r0, r0, ip
   177f0:	lsr	r1, r1, #16
   177f4:	orr	r2, r2, r0, lsr #16
   177f8:	orr	r0, r1, r0, lsl #16
   177fc:	ldr	r1, [sp, #12]
   17800:	adds	ip, r0, r5
   17804:	str	r0, [sp, #44]	; 0x2c
   17808:	str	r2, [sp, #36]	; 0x24
   1780c:	adc	r0, r2, lr
   17810:	ldr	r2, [sp, #28]
   17814:	str	ip, [sp]
   17818:	str	r0, [sp, #8]
   1781c:	ldr	r0, [sp, #80]	; 0x50
   17820:	eor	r0, r1, r0
   17824:	ldr	r1, [sp, #92]	; 0x5c
   17828:	lsl	r3, r0, #1
   1782c:	eor	r2, r2, r1
   17830:	ldr	r1, [sp, #240]	; 0xf0
   17834:	orr	r3, r3, r2, lsr #31
   17838:	lsl	r2, r2, #1
   1783c:	orr	r0, r2, r0, lsr #31
   17840:	ldr	r2, [sp, #96]	; 0x60
   17844:	adds	r2, r2, r1
   17848:	ldr	r1, [sp, #236]	; 0xec
   1784c:	adc	r7, r7, r1
   17850:	ldr	r1, [sp, #136]	; 0x88
   17854:	adds	r5, r2, r0
   17858:	ldr	r2, [sp, #140]	; 0x8c
   1785c:	adc	r7, r7, r3
   17860:	eor	r1, r7, r1
   17864:	eor	r2, r5, r2
   17868:	adds	r6, r1, sl
   1786c:	adc	r4, r2, r9
   17870:	ldr	r9, [sp, #168]	; 0xa8
   17874:	eor	r0, r6, r0
   17878:	str	r6, [sp, #64]	; 0x40
   1787c:	str	r4, [sp, #68]	; 0x44
   17880:	eor	r3, r4, r3
   17884:	lsl	r4, r0, #8
   17888:	lsr	r0, r0, #24
   1788c:	orr	r6, r4, r3, lsr #24
   17890:	orr	r4, r0, r3, lsl #8
   17894:	str	r4, [sp, #140]	; 0x8c
   17898:	str	r6, [sp, #40]	; 0x28
   1789c:	adds	r0, r5, r9
   178a0:	adc	r3, r7, r8
   178a4:	adds	r7, r0, r4
   178a8:	ldr	r4, [sp, #20]
   178ac:	adc	r0, r3, r6
   178b0:	eor	r1, r7, r1
   178b4:	ldr	r3, [sp, #24]
   178b8:	str	r7, [sp, #28]
   178bc:	ldr	r7, [sp, #8]
   178c0:	str	r0, [sp, #96]	; 0x60
   178c4:	eor	r0, r0, r2
   178c8:	lsr	r2, r1, #16
   178cc:	lsl	r1, r1, #16
   178d0:	orr	r1, r1, r0, lsr #16
   178d4:	orr	r2, r2, r0, lsl #16
   178d8:	ldr	r0, [sp, #152]	; 0x98
   178dc:	eor	lr, r4, r1
   178e0:	str	r2, [sp, #4]
   178e4:	str	r1, [sp, #12]
   178e8:	eor	r2, r3, r2
   178ec:	adds	sl, lr, ip
   178f0:	adc	r6, r2, r7
   178f4:	str	r0, [fp, #-164]	; 0xffffff5c
   178f8:	ldr	r0, [sp, #156]	; 0x9c
   178fc:	str	r0, [fp, #-168]	; 0xffffff58
   17900:	ldr	r0, [sp, #144]	; 0x90
   17904:	str	r0, [fp, #-208]	; 0xffffff30
   17908:	ldr	r0, [sp, #148]	; 0x94
   1790c:	str	r0, [fp, #-204]	; 0xffffff34
   17910:	ldr	r0, [sp, #16]
   17914:	str	r0, [fp, #-244]	; 0xffffff0c
   17918:	eor	r1, r6, r0
   1791c:	ldr	r0, [sp, #32]
   17920:	str	r0, [fp, #-248]	; 0xffffff08
   17924:	eor	r0, sl, r0
   17928:	lsl	r5, r0, #8
   1792c:	lsr	r0, r0, #24
   17930:	orr	r5, r5, r1, lsr #24
   17934:	orr	ip, r0, r1, lsl #8
   17938:	ldr	r1, [sp, #280]	; 0x118
   1793c:	adds	r1, r3, r1
   17940:	ldr	r3, [sp, #276]	; 0x114
   17944:	adc	r3, r4, r3
   17948:	adds	r0, r1, ip
   1794c:	adc	r1, r3, r5
   17950:	str	r0, [sp, #80]	; 0x50
   17954:	str	r1, [sp, #92]	; 0x5c
   17958:	eor	r1, r1, r2
   1795c:	eor	r2, r0, lr
   17960:	lsl	r3, r2, #16
   17964:	lsr	r2, r2, #16
   17968:	orr	r3, r3, r1, lsr #16
   1796c:	orr	r1, r2, r1, lsl #16
   17970:	adds	r2, r1, sl
   17974:	str	r1, [sp, #136]	; 0x88
   17978:	str	r3, [sp, #124]	; 0x7c
   1797c:	adc	r1, r3, r6
   17980:	str	r2, [sp, #128]	; 0x80
   17984:	eor	r0, r2, ip
   17988:	ldr	r3, [sp, #120]	; 0x78
   1798c:	str	r1, [sp, #132]	; 0x84
   17990:	eor	r1, r1, r5
   17994:	ldr	r5, [sp, #52]	; 0x34
   17998:	lsl	r2, r1, #1
   1799c:	orr	sl, r2, r0, lsr #31
   179a0:	lsl	r0, r0, #1
   179a4:	ldr	r2, [sp]
   179a8:	orr	lr, r0, r1, lsr #31
   179ac:	ldr	r0, [sp, #72]	; 0x48
   179b0:	ldr	r1, [sp, #76]	; 0x4c
   179b4:	str	sl, [sp, #20]
   179b8:	str	lr, [sp, #24]
   179bc:	eor	r0, r7, r0
   179c0:	eor	r1, r2, r1
   179c4:	ldr	r7, [sp, #12]
   179c8:	lsl	r2, r0, #1
   179cc:	orr	r2, r2, r1, lsr #31
   179d0:	lsl	r1, r1, #1
   179d4:	orr	r1, r1, r0, lsr #31
   179d8:	ldr	r0, [sp, #116]	; 0x74
   179dc:	adds	r0, r0, r9
   179e0:	adc	r3, r3, r8
   179e4:	adds	r6, r0, r1
   179e8:	ldr	r0, [sp, #64]	; 0x40
   179ec:	adc	r9, r3, r2
   179f0:	ldr	r3, [sp, #4]
   179f4:	adds	r3, r3, r0
   179f8:	ldr	r0, [sp, #68]	; 0x44
   179fc:	str	r3, [sp, #32]
   17a00:	adc	r8, r7, r0
   17a04:	ldr	r0, [sp, #56]	; 0x38
   17a08:	ldr	r7, [sp, #48]	; 0x30
   17a0c:	eor	r7, r7, r0
   17a10:	ldr	r0, [sp, #60]	; 0x3c
   17a14:	eor	r5, r5, r0
   17a18:	lsr	r4, r5, #16
   17a1c:	lsl	r5, r5, #16
   17a20:	orr	ip, r4, r7, lsl #16
   17a24:	orr	r7, r5, r7, lsr #16
   17a28:	eor	r0, r9, r7
   17a2c:	eor	r4, r6, ip
   17a30:	adds	r5, r0, r3
   17a34:	str	r0, [sp, #60]	; 0x3c
   17a38:	str	r4, [sp, #56]	; 0x38
   17a3c:	adc	r0, r4, r8
   17a40:	eor	r1, r5, r1
   17a44:	str	r5, [sp, #72]	; 0x48
   17a48:	str	r0, [sp, #76]	; 0x4c
   17a4c:	eor	r2, r0, r2
   17a50:	ldr	r0, [sp, #200]	; 0xc8
   17a54:	lsl	r5, r1, #8
   17a58:	lsr	r1, r1, #24
   17a5c:	orr	r4, r1, r2, lsl #8
   17a60:	orr	r5, r5, r2, lsr #24
   17a64:	str	r4, [sp, #68]	; 0x44
   17a68:	str	r5, [sp, #64]	; 0x40
   17a6c:	adds	r1, r6, r0
   17a70:	ldr	r0, [sp, #196]	; 0xc4
   17a74:	adc	r2, r9, r0
   17a78:	ldr	r0, [sp, #224]	; 0xe0
   17a7c:	adds	r3, r1, r4
   17a80:	adc	r4, r2, r5
   17a84:	str	r3, [sp, #52]	; 0x34
   17a88:	str	r4, [sp, #48]	; 0x30
   17a8c:	adds	r1, lr, r0
   17a90:	ldr	r0, [sp, #220]	; 0xdc
   17a94:	adc	r2, sl, r0
   17a98:	adds	r0, r1, r3
   17a9c:	ldr	r1, [sp, #28]
   17aa0:	str	r0, [sp, #120]	; 0x78
   17aa4:	adc	r0, r2, r4
   17aa8:	str	r0, [sp, #116]	; 0x74
   17aac:	ldr	r0, [sp, #108]	; 0x6c
   17ab0:	adds	r9, ip, r0
   17ab4:	ldr	r0, [sp, #112]	; 0x70
   17ab8:	str	r9, [fp, #-200]	; 0xffffff38
   17abc:	adc	r6, r7, r0
   17ac0:	ldr	r0, [sp, #88]	; 0x58
   17ac4:	str	r6, [fp, #-196]	; 0xffffff3c
   17ac8:	eor	r2, r6, r0
   17acc:	ldr	r0, [sp, #104]	; 0x68
   17ad0:	lsl	r7, r2, #1
   17ad4:	eor	r3, r9, r0
   17ad8:	ldr	r0, [sp, #248]	; 0xf8
   17adc:	orr	r7, r7, r3, lsr #31
   17ae0:	lsl	r3, r3, #1
   17ae4:	orr	r2, r3, r2, lsr #31
   17ae8:	str	r7, [fp, #-236]	; 0xffffff14
   17aec:	str	r2, [fp, #-240]	; 0xffffff10
   17af0:	adds	r3, r1, r0
   17af4:	ldr	r0, [sp, #244]	; 0xf4
   17af8:	ldr	r1, [sp, #96]	; 0x60
   17afc:	adc	r5, r1, r0
   17b00:	ldr	r0, [sp, #36]	; 0x24
   17b04:	adds	r3, r3, r2
   17b08:	ldr	r1, [sp, #144]	; 0x90
   17b0c:	adc	ip, r5, r7
   17b10:	ldr	r5, [sp, #148]	; 0x94
   17b14:	eor	sl, r0, ip
   17b18:	ldr	r0, [sp, #44]	; 0x2c
   17b1c:	adds	r1, sl, r1
   17b20:	eor	r2, r1, r2
   17b24:	eor	r0, r0, r3
   17b28:	adc	lr, r0, r5
   17b2c:	eor	r5, lr, r7
   17b30:	lsl	r7, r2, #8
   17b34:	lsr	r2, r2, #24
   17b38:	orr	r4, r7, r5, lsr #24
   17b3c:	orr	r5, r2, r5, lsl #8
   17b40:	ldr	r2, [sp, #184]	; 0xb8
   17b44:	str	r4, [sp, #108]	; 0x6c
   17b48:	str	r5, [sp, #112]	; 0x70
   17b4c:	adds	r2, r3, r2
   17b50:	ldr	r3, [sp, #180]	; 0xb4
   17b54:	adc	r3, ip, r3
   17b58:	adds	r7, r2, r5
   17b5c:	adc	r2, r3, r4
   17b60:	str	r7, [sp, #96]	; 0x60
   17b64:	ldr	r4, [sp, #292]	; 0x124
   17b68:	str	r2, [sp, #148]	; 0x94
   17b6c:	eor	r0, r2, r0
   17b70:	eor	r2, r7, sl
   17b74:	ldr	r7, [sp, #84]	; 0x54
   17b78:	lsl	r3, r2, #16
   17b7c:	lsr	r2, r2, #16
   17b80:	orr	r3, r3, r0, lsr #16
   17b84:	orr	r0, r2, r0, lsl #16
   17b88:	ldr	r2, [sp, #32]
   17b8c:	adds	ip, r0, r1
   17b90:	str	r0, [sp, #44]	; 0x2c
   17b94:	ldr	r0, [sp, #40]	; 0x28
   17b98:	ldr	r1, [sp, #140]	; 0x8c
   17b9c:	str	r3, [sp, #36]	; 0x24
   17ba0:	adc	lr, r3, lr
   17ba4:	str	ip, [sp, #16]
   17ba8:	str	lr, [sp, #12]
   17bac:	eor	r0, r8, r0
   17bb0:	eor	r3, r2, r1
   17bb4:	lsl	r2, r0, #1
   17bb8:	orr	r1, r2, r3, lsr #31
   17bbc:	lsl	r2, r3, #1
   17bc0:	ldr	r3, [sp, #232]	; 0xe8
   17bc4:	orr	r0, r2, r0, lsr #31
   17bc8:	ldr	r2, [sp, #228]	; 0xe4
   17bcc:	strd	r0, [r4]
   17bd0:	ldr	r4, [sp, #116]	; 0x74
   17bd4:	adds	r2, r0, r2
   17bd8:	adc	r3, r1, r3
   17bdc:	adds	r7, r2, r7
   17be0:	ldr	r2, [sp, #100]	; 0x64
   17be4:	adc	r2, r3, r2
   17be8:	ldr	r3, [sp, #152]	; 0x98
   17bec:	eor	r8, r2, r3
   17bf0:	ldr	r3, [sp, #156]	; 0x9c
   17bf4:	adds	r5, r8, r9
   17bf8:	eor	r0, r5, r0
   17bfc:	str	r5, [sp, #88]	; 0x58
   17c00:	eor	r3, r7, r3
   17c04:	adc	r6, r3, r6
   17c08:	str	r6, [sp, #104]	; 0x68
   17c0c:	eor	r6, r6, r1
   17c10:	lsl	r1, r0, #8
   17c14:	lsr	r0, r0, #24
   17c18:	orr	r5, r1, r6, lsr #24
   17c1c:	orr	r6, r0, r6, lsl #8
   17c20:	ldr	r0, [sp, #240]	; 0xf0
   17c24:	ldr	r1, [sp, #236]	; 0xec
   17c28:	str	r5, [sp, #32]
   17c2c:	str	r6, [sp, #40]	; 0x28
   17c30:	adds	r0, r7, r0
   17c34:	adc	r1, r2, r1
   17c38:	adds	r2, r0, r6
   17c3c:	adc	r0, r1, r5
   17c40:	str	r2, [sp, #84]	; 0x54
   17c44:	str	r0, [sp, #100]	; 0x64
   17c48:	eor	r0, r0, r3
   17c4c:	eor	r3, r2, r8
   17c50:	ldr	r2, [sp, #120]	; 0x78
   17c54:	lsr	r1, r3, #16
   17c58:	lsl	r3, r3, #16
   17c5c:	orr	r5, r3, r0, lsr #16
   17c60:	orr	r9, r1, r0, lsl #16
   17c64:	ldr	r0, [sp, #20]
   17c68:	eor	r3, r4, r5
   17c6c:	eor	r7, r2, r9
   17c70:	adds	r8, r3, ip
   17c74:	adc	lr, r7, lr
   17c78:	eor	r1, lr, r0
   17c7c:	ldr	r0, [sp, #24]
   17c80:	eor	r0, r8, r0
   17c84:	lsl	r6, r0, #8
   17c88:	lsr	r0, r0, #24
   17c8c:	orr	r6, r6, r1, lsr #24
   17c90:	orr	ip, r0, r1, lsl #8
   17c94:	ldr	r1, [sp, #288]	; 0x120
   17c98:	adds	r1, r2, r1
   17c9c:	ldr	r2, [sp, #284]	; 0x11c
   17ca0:	adc	r2, r4, r2
   17ca4:	adds	r0, r1, ip
   17ca8:	adc	r1, r2, r6
   17cac:	eor	r2, r0, r3
   17cb0:	str	r0, [sp, #116]	; 0x74
   17cb4:	str	r1, [sp, #120]	; 0x78
   17cb8:	eor	r1, r1, r7
   17cbc:	lsl	r3, r2, #16
   17cc0:	lsr	r2, r2, #16
   17cc4:	ldr	r7, [sp, #92]	; 0x5c
   17cc8:	orr	r3, r3, r1, lsr #16
   17ccc:	orr	r1, r2, r1, lsl #16
   17cd0:	adds	r2, r1, r8
   17cd4:	str	r1, [sp, #156]	; 0x9c
   17cd8:	str	r3, [sp, #152]	; 0x98
   17cdc:	adc	r1, r3, lr
   17ce0:	str	r2, [sp, #140]	; 0x8c
   17ce4:	eor	r0, r2, ip
   17ce8:	ldr	r3, [sp, #80]	; 0x50
   17cec:	str	r1, [sp, #144]	; 0x90
   17cf0:	eor	r1, r1, r6
   17cf4:	lsl	r2, r1, #1
   17cf8:	orr	sl, r2, r0, lsr #31
   17cfc:	lsl	r0, r0, #1
   17d00:	ldr	r2, [sp, #16]
   17d04:	orr	r8, r0, r1, lsr #31
   17d08:	ldr	r0, [sp, #108]	; 0x6c
   17d0c:	ldr	r1, [sp, #12]
   17d10:	str	sl, [sp, #24]
   17d14:	str	r8, [sp, #28]
   17d18:	eor	r0, r1, r0
   17d1c:	ldr	r1, [sp, #112]	; 0x70
   17d20:	eor	r1, r2, r1
   17d24:	lsl	r2, r0, #1
   17d28:	orr	r2, r2, r1, lsr #31
   17d2c:	lsl	r1, r1, #1
   17d30:	orr	ip, r1, r0, lsr #31
   17d34:	ldr	r0, [sp, #264]	; 0x108
   17d38:	adds	r0, r3, r0
   17d3c:	ldr	r3, [sp, #260]	; 0x104
   17d40:	adc	r3, r7, r3
   17d44:	adds	lr, r0, ip
   17d48:	ldr	r0, [sp, #88]	; 0x58
   17d4c:	adc	r6, r3, r2
   17d50:	ldr	r3, [sp, #48]	; 0x30
   17d54:	adds	r1, r9, r0
   17d58:	ldr	r0, [sp, #104]	; 0x68
   17d5c:	str	r1, [sp, #20]
   17d60:	adc	r9, r5, r0
   17d64:	ldr	r0, [sp, #56]	; 0x38
   17d68:	str	r9, [sp, #16]
   17d6c:	eor	r5, r3, r0
   17d70:	ldr	r0, [sp, #60]	; 0x3c
   17d74:	ldr	r3, [sp, #52]	; 0x34
   17d78:	eor	r4, r3, r0
   17d7c:	lsr	r7, r4, #16
   17d80:	lsl	r4, r4, #16
   17d84:	orr	r4, r4, r5, lsr #16
   17d88:	orr	r7, r7, r5, lsl #16
   17d8c:	eor	r0, r4, r6
   17d90:	eor	r3, r7, lr
   17d94:	str	r7, [fp, #-192]	; 0xffffff40
   17d98:	str	r4, [fp, #-188]	; 0xffffff44
   17d9c:	str	r0, [sp, #60]	; 0x3c
   17da0:	adds	r0, r0, r1
   17da4:	str	r3, [sp, #56]	; 0x38
   17da8:	str	r0, [sp, #108]	; 0x6c
   17dac:	eor	r1, r0, ip
   17db0:	ldr	r0, [sp, #192]	; 0xc0
   17db4:	adc	r5, r3, r9
   17db8:	str	r5, [sp, #112]	; 0x70
   17dbc:	eor	r2, r5, r2
   17dc0:	lsl	r5, r1, #8
   17dc4:	lsr	r1, r1, #24
   17dc8:	orr	r3, r1, r2, lsl #8
   17dcc:	orr	r5, r5, r2, lsr #24
   17dd0:	str	r3, [sp, #104]	; 0x68
   17dd4:	str	r5, [sp, #88]	; 0x58
   17dd8:	adds	r1, lr, r0
   17ddc:	ldr	r0, [sp, #188]	; 0xbc
   17de0:	adc	r2, r6, r0
   17de4:	adds	r0, r1, r3
   17de8:	ldr	r1, [sp, #240]	; 0xf0
   17dec:	ldr	r3, [sp, #128]	; 0x80
   17df0:	adc	r2, r2, r5
   17df4:	str	r0, [sp, #52]	; 0x34
   17df8:	str	r2, [sp, #48]	; 0x30
   17dfc:	adds	r1, r0, r1
   17e00:	ldr	r0, [sp, #236]	; 0xec
   17e04:	adc	r2, r2, r0
   17e08:	adds	r0, r1, r8
   17e0c:	ldr	r1, [sp, #84]	; 0x54
   17e10:	str	r0, [sp, #92]	; 0x5c
   17e14:	adc	r0, r2, sl
   17e18:	ldr	sl, [sp, #124]	; 0x7c
   17e1c:	str	r0, [sp, #80]	; 0x50
   17e20:	ldr	r0, [sp, #72]	; 0x48
   17e24:	adds	r9, r7, r0
   17e28:	ldr	r0, [sp, #76]	; 0x4c
   17e2c:	str	r9, [fp, #-224]	; 0xffffff20
   17e30:	adc	lr, r4, r0
   17e34:	ldr	r0, [sp, #64]	; 0x40
   17e38:	str	lr, [fp, #-220]	; 0xffffff24
   17e3c:	eor	r2, lr, r0
   17e40:	ldr	r0, [sp, #68]	; 0x44
   17e44:	lsl	r6, r2, #1
   17e48:	eor	r7, r9, r0
   17e4c:	ldr	r0, [sp, #272]	; 0x110
   17e50:	orr	r6, r6, r7, lsr #31
   17e54:	lsl	r7, r7, #1
   17e58:	orr	r2, r7, r2, lsr #31
   17e5c:	str	r6, [fp, #-252]	; 0xffffff04
   17e60:	str	r2, [fp, #-256]	; 0xffffff00
   17e64:	str	sl, [fp, #-180]	; 0xffffff4c
   17e68:	adds	r7, r1, r0
   17e6c:	ldr	r0, [sp, #268]	; 0x10c
   17e70:	ldr	r1, [sp, #100]	; 0x64
   17e74:	adc	r4, r1, r0
   17e78:	ldr	r0, [sp, #136]	; 0x88
   17e7c:	ldr	r1, [sp, #132]	; 0x84
   17e80:	adds	r7, r7, r2
   17e84:	adc	r8, r4, r6
   17e88:	str	r0, [fp, #-184]	; 0xffffff48
   17e8c:	ldr	r0, [sp, #36]	; 0x24
   17e90:	str	r1, [fp, #-212]	; 0xffffff2c
   17e94:	str	r3, [fp, #-216]	; 0xffffff28
   17e98:	eor	r5, r8, r0
   17e9c:	str	r0, [fp, #-172]	; 0xffffff54
   17ea0:	ldr	r0, [sp, #44]	; 0x2c
   17ea4:	adds	r4, r5, r3
   17ea8:	eor	r2, r4, r2
   17eac:	lsl	r3, r2, #8
   17eb0:	lsr	r2, r2, #24
   17eb4:	eor	ip, r7, r0
   17eb8:	str	r0, [fp, #-176]	; 0xffffff50
   17ebc:	adc	r1, ip, r1
   17ec0:	eor	r6, r1, r6
   17ec4:	orr	r0, r3, r6, lsr #24
   17ec8:	orr	r3, r2, r6, lsl #8
   17ecc:	ldr	r2, [sp, #208]	; 0xd0
   17ed0:	str	r3, [sp, #76]	; 0x4c
   17ed4:	str	r0, [sp, #72]	; 0x48
   17ed8:	adds	r7, r7, r2
   17edc:	ldr	r2, [sp, #204]	; 0xcc
   17ee0:	adc	r6, r8, r2
   17ee4:	adds	r2, r7, r3
   17ee8:	adc	r3, r6, r0
   17eec:	str	r2, [sp, #84]	; 0x54
   17ef0:	str	r3, [sp, #100]	; 0x64
   17ef4:	eor	r0, r3, ip
   17ef8:	eor	r3, r2, r5
   17efc:	lsl	r5, r3, #16
   17f00:	lsr	r3, r3, #16
   17f04:	orr	r2, r5, r0, lsr #16
   17f08:	orr	r0, r3, r0, lsl #16
   17f0c:	adds	ip, r0, r4
   17f10:	str	r0, [sp, #44]	; 0x2c
   17f14:	str	r2, [sp, #36]	; 0x24
   17f18:	adc	r0, r2, r1
   17f1c:	ldr	r1, [sp, #16]
   17f20:	ldr	r2, [sp, #20]
   17f24:	str	ip, [sp, #8]
   17f28:	str	r0, [sp, #12]
   17f2c:	ldr	r0, [sp, #32]
   17f30:	eor	r0, r1, r0
   17f34:	ldr	r1, [sp, #40]	; 0x28
   17f38:	lsl	r3, r0, #1
   17f3c:	eor	r1, r2, r1
   17f40:	ldr	r2, [sp, #148]	; 0x94
   17f44:	orr	r3, r3, r1, lsr #31
   17f48:	lsl	r1, r1, #1
   17f4c:	orr	r5, r1, r0, lsr #31
   17f50:	ldr	r0, [sp, #176]	; 0xb0
   17f54:	ldr	r1, [sp, #96]	; 0x60
   17f58:	adds	r0, r1, r0
   17f5c:	ldr	r1, [sp, #172]	; 0xac
   17f60:	adc	r1, r2, r1
   17f64:	adds	r6, r0, r5
   17f68:	adc	r7, r1, r3
   17f6c:	ldr	r1, [sp, #136]	; 0x88
   17f70:	eor	r0, r7, sl
   17f74:	adds	r2, r0, r9
   17f78:	eor	r5, r2, r5
   17f7c:	str	r2, [sp, #64]	; 0x40
   17f80:	eor	r1, r6, r1
   17f84:	lsl	r2, r5, #8
   17f88:	adc	r4, r1, lr
   17f8c:	eor	r3, r4, r3
   17f90:	str	r4, [sp, #68]	; 0x44
   17f94:	orr	r4, r2, r3, lsr #24
   17f98:	lsr	r2, r5, #24
   17f9c:	ldr	r5, [sp, #212]	; 0xd4
   17fa0:	orr	r2, r2, r3, lsl #8
   17fa4:	ldr	r3, [sp, #216]	; 0xd8
   17fa8:	str	r4, [sp, #32]
   17fac:	str	r2, [sp, #40]	; 0x28
   17fb0:	adds	r6, r6, r3
   17fb4:	adc	r7, r7, r5
   17fb8:	adds	r2, r6, r2
   17fbc:	adc	r7, r7, r4
   17fc0:	eor	r0, r2, r0
   17fc4:	str	r2, [sp, #96]	; 0x60
   17fc8:	ldr	r4, [sp, #80]	; 0x50
   17fcc:	lsr	r2, r0, #16
   17fd0:	eor	r1, r7, r1
   17fd4:	lsl	r0, r0, #16
   17fd8:	str	r7, [sp, #124]	; 0x7c
   17fdc:	orr	sl, r0, r1, lsr #16
   17fe0:	ldr	r0, [sp, #152]	; 0x98
   17fe4:	orr	r6, r2, r1, lsl #16
   17fe8:	ldr	r2, [sp, #92]	; 0x5c
   17fec:	str	r6, [sp, #20]
   17ff0:	eor	lr, r4, sl
   17ff4:	adds	r8, lr, ip
   17ff8:	str	r0, [fp, #-164]	; 0xffffff5c
   17ffc:	ldr	r0, [sp, #156]	; 0x9c
   18000:	eor	r1, r2, r6
   18004:	ldr	r6, [sp, #12]
   18008:	str	r0, [fp, #-168]	; 0xffffff58
   1800c:	ldr	r0, [sp, #140]	; 0x8c
   18010:	adc	ip, r1, r6
   18014:	str	r0, [fp, #-208]	; 0xffffff30
   18018:	ldr	r0, [sp, #144]	; 0x90
   1801c:	str	r0, [fp, #-204]	; 0xffffff34
   18020:	ldr	r0, [sp, #24]
   18024:	str	r0, [fp, #-244]	; 0xffffff0c
   18028:	eor	r7, ip, r0
   1802c:	ldr	r0, [sp, #28]
   18030:	str	r0, [fp, #-248]	; 0xffffff08
   18034:	eor	r0, r8, r0
   18038:	lsl	r9, r0, #8
   1803c:	lsr	r0, r0, #24
   18040:	orr	r9, r9, r7, lsr #24
   18044:	orr	r0, r0, r7, lsl #8
   18048:	adds	r7, r2, r3
   1804c:	adc	r2, r4, r5
   18050:	adds	r3, r7, r0
   18054:	ldr	r7, [sp, #120]	; 0x78
   18058:	adc	r2, r2, r9
   1805c:	str	r3, [sp, #80]	; 0x50
   18060:	str	r2, [sp, #92]	; 0x5c
   18064:	eor	r1, r2, r1
   18068:	eor	r2, r3, lr
   1806c:	lsl	r3, r2, #16
   18070:	lsr	r2, r2, #16
   18074:	orr	r3, r3, r1, lsr #16
   18078:	orr	r1, r2, r1, lsl #16
   1807c:	adds	r2, r1, r8
   18080:	str	r1, [sp, #136]	; 0x88
   18084:	str	r3, [sp, #148]	; 0x94
   18088:	adc	r1, r3, ip
   1808c:	str	r2, [sp, #128]	; 0x80
   18090:	eor	r0, r2, r0
   18094:	str	r1, [sp, #132]	; 0x84
   18098:	eor	r1, r1, r9
   1809c:	lsl	r2, r1, #1
   180a0:	orr	r8, r2, r0, lsr #31
   180a4:	lsl	r0, r0, #1
   180a8:	ldr	r2, [sp, #8]
   180ac:	orr	lr, r0, r1, lsr #31
   180b0:	ldr	r0, [sp, #72]	; 0x48
   180b4:	ldr	r1, [sp, #76]	; 0x4c
   180b8:	str	r8, [sp, #24]
   180bc:	str	lr, [sp, #28]
   180c0:	eor	r0, r6, r0
   180c4:	eor	r1, r2, r1
   180c8:	ldr	r6, [sp, #48]	; 0x30
   180cc:	lsl	r2, r0, #1
   180d0:	orr	r3, r2, r1, lsr #31
   180d4:	lsl	r1, r1, #1
   180d8:	ldr	r2, [sp, #116]	; 0x74
   180dc:	orr	r0, r1, r0, lsr #31
   180e0:	ldr	r1, [sp, #272]	; 0x110
   180e4:	adds	r1, r2, r1
   180e8:	ldr	r2, [sp, #268]	; 0x10c
   180ec:	adc	r2, r7, r2
   180f0:	adds	ip, r1, r0
   180f4:	ldr	r1, [sp, #20]
   180f8:	adc	r7, r2, r3
   180fc:	ldr	r2, [sp, #64]	; 0x40
   18100:	adds	r1, r1, r2
   18104:	ldr	r2, [sp, #68]	; 0x44
   18108:	str	r1, [sp, #20]
   1810c:	adc	r9, sl, r2
   18110:	ldr	r2, [sp, #56]	; 0x38
   18114:	eor	r5, r6, r2
   18118:	ldr	r2, [sp, #60]	; 0x3c
   1811c:	ldr	r6, [sp, #52]	; 0x34
   18120:	eor	r4, r6, r2
   18124:	lsr	r2, r4, #16
   18128:	lsl	r4, r4, #16
   1812c:	orr	sl, r2, r5, lsl #16
   18130:	orr	r5, r4, r5, lsr #16
   18134:	eor	r6, r7, r5
   18138:	eor	r2, ip, sl
   1813c:	adds	r4, r6, r1
   18140:	str	r6, [sp, #60]	; 0x3c
   18144:	ldr	r1, [sp, #284]	; 0x11c
   18148:	str	r2, [sp, #56]	; 0x38
   1814c:	adc	r6, r2, r9
   18150:	eor	r0, r4, r0
   18154:	str	r4, [sp, #72]	; 0x48
   18158:	lsl	r4, r0, #8
   1815c:	eor	r3, r6, r3
   18160:	lsr	r0, r0, #24
   18164:	str	r6, [sp, #76]	; 0x4c
   18168:	orr	r6, r4, r3, lsr #24
   1816c:	orr	r3, r0, r3, lsl #8
   18170:	ldr	r0, [sp, #288]	; 0x120
   18174:	str	r3, [sp, #68]	; 0x44
   18178:	str	r6, [sp, #64]	; 0x40
   1817c:	adds	r0, ip, r0
   18180:	adc	r1, r7, r1
   18184:	adds	r2, r0, r3
   18188:	ldr	r0, [sp, #200]	; 0xc8
   1818c:	adc	r3, r1, r6
   18190:	ldr	r1, [sp, #196]	; 0xc4
   18194:	str	r2, [sp, #52]	; 0x34
   18198:	str	r3, [sp, #48]	; 0x30
   1819c:	adds	r0, lr, r0
   181a0:	adc	r1, r8, r1
   181a4:	adds	r0, r0, r2
   181a8:	str	r0, [sp, #120]	; 0x78
   181ac:	adc	r0, r1, r3
   181b0:	ldr	r1, [sp, #96]	; 0x60
   181b4:	str	r0, [sp, #116]	; 0x74
   181b8:	ldr	r0, [sp, #108]	; 0x6c
   181bc:	adds	r6, sl, r0
   181c0:	ldr	r0, [sp, #112]	; 0x70
   181c4:	str	r6, [fp, #-200]	; 0xffffff38
   181c8:	adc	r7, r5, r0
   181cc:	ldr	r0, [sp, #88]	; 0x58
   181d0:	str	r7, [fp, #-196]	; 0xffffff3c
   181d4:	eor	r2, r7, r0
   181d8:	ldr	r0, [sp, #104]	; 0x68
   181dc:	lsl	r5, r2, #1
   181e0:	eor	r3, r6, r0
   181e4:	ldr	r0, [sp, #192]	; 0xc0
   181e8:	orr	r5, r5, r3, lsr #31
   181ec:	lsl	r3, r3, #1
   181f0:	orr	r2, r3, r2, lsr #31
   181f4:	str	r5, [fp, #-236]	; 0xffffff14
   181f8:	str	r2, [fp, #-240]	; 0xffffff10
   181fc:	adds	r3, r1, r0
   18200:	ldr	r0, [sp, #188]	; 0xbc
   18204:	ldr	r1, [sp, #124]	; 0x7c
   18208:	adc	r4, r1, r0
   1820c:	ldr	r0, [sp, #36]	; 0x24
   18210:	adds	r3, r3, r2
   18214:	ldr	r1, [sp, #144]	; 0x90
   18218:	adc	ip, r4, r5
   1821c:	eor	lr, r0, ip
   18220:	ldr	r0, [sp, #44]	; 0x2c
   18224:	eor	sl, r0, r3
   18228:	ldr	r0, [sp, #140]	; 0x8c
   1822c:	adds	r8, lr, r0
   18230:	adc	r1, sl, r1
   18234:	eor	r2, r8, r2
   18238:	eor	r4, r1, r5
   1823c:	lsl	r5, r2, #8
   18240:	lsr	r2, r2, #24
   18244:	orr	r0, r5, r4, lsr #24
   18248:	orr	r4, r2, r4, lsl #8
   1824c:	ldr	r2, [sp, #168]	; 0xa8
   18250:	str	r0, [sp, #108]	; 0x6c
   18254:	str	r4, [sp, #112]	; 0x70
   18258:	adds	r2, r3, r2
   1825c:	ldr	r3, [sp, #164]	; 0xa4
   18260:	adc	r3, ip, r3
   18264:	adds	r5, r2, r4
   18268:	adc	r2, r3, r0
   1826c:	eor	r3, r5, lr
   18270:	str	r5, [sp, #96]	; 0x60
   18274:	ldr	r0, [sp, #32]
   18278:	str	r2, [sp, #124]	; 0x7c
   1827c:	lsl	r5, r3, #16
   18280:	eor	r2, r2, sl
   18284:	lsr	r3, r3, #16
   18288:	orr	r5, r5, r2, lsr #16
   1828c:	orr	r2, r3, r2, lsl #16
   18290:	ldr	r3, [sp, #84]	; 0x54
   18294:	adds	sl, r2, r8
   18298:	str	r2, [sp, #44]	; 0x2c
   1829c:	ldr	r2, [sp, #20]
   182a0:	str	r5, [sp, #36]	; 0x24
   182a4:	adc	lr, r5, r1
   182a8:	ldr	r1, [sp, #40]	; 0x28
   182ac:	eor	r0, r9, r0
   182b0:	str	sl, [sp, #12]
   182b4:	eor	r1, r2, r1
   182b8:	lsl	r2, r0, #1
   182bc:	orr	r5, r2, r1, lsr #31
   182c0:	lsl	r1, r1, #1
   182c4:	ldr	r2, [sp, #172]	; 0xac
   182c8:	orr	r0, r1, r0, lsr #31
   182cc:	ldr	r1, [sp, #176]	; 0xb0
   182d0:	adds	r1, r0, r1
   182d4:	adc	r2, r5, r2
   182d8:	adds	r1, r1, r3
   182dc:	ldr	r3, [sp, #100]	; 0x64
   182e0:	adc	r3, r2, r3
   182e4:	ldr	r2, [sp, #152]	; 0x98
   182e8:	eor	r8, r3, r2
   182ec:	ldr	r2, [sp, #156]	; 0x9c
   182f0:	adds	r4, r8, r6
   182f4:	str	r4, [sp, #88]	; 0x58
   182f8:	eor	r9, r1, r2
   182fc:	adc	r2, r9, r7
   18300:	str	r2, [sp, #104]	; 0x68
   18304:	eor	r6, r2, r5
   18308:	ldr	r2, [sp, #292]	; 0x124
   1830c:	stm	r2, {r0, r5}
   18310:	eor	r0, r4, r0
   18314:	lsl	r5, r0, #8
   18318:	lsr	r0, r0, #24
   1831c:	orr	r2, r5, r6, lsr #24
   18320:	orr	r6, r0, r6, lsl #8
   18324:	ldr	r0, [sp, #208]	; 0xd0
   18328:	str	r2, [sp, #32]
   1832c:	str	r6, [sp, #40]	; 0x28
   18330:	adds	r0, r1, r0
   18334:	ldr	r1, [sp, #204]	; 0xcc
   18338:	adc	r1, r3, r1
   1833c:	adds	r3, r0, r6
   18340:	adc	r0, r1, r2
   18344:	ldr	r2, [sp, #116]	; 0x74
   18348:	eor	r5, r3, r8
   1834c:	str	r3, [sp, #84]	; 0x54
   18350:	ldr	r3, [sp, #120]	; 0x78
   18354:	str	r0, [sp, #100]	; 0x64
   18358:	lsr	r1, r5, #16
   1835c:	eor	r0, r0, r9
   18360:	lsl	r5, r5, #16
   18364:	orr	r7, r5, r0, lsr #16
   18368:	orr	r9, r1, r0, lsl #16
   1836c:	ldr	r0, [sp, #24]
   18370:	eor	r5, r2, r7
   18374:	eor	ip, r3, r9
   18378:	adds	r8, r5, sl
   1837c:	mov	sl, lr
   18380:	adc	r4, ip, lr
   18384:	eor	r1, r4, r0
   18388:	ldr	r0, [sp, #28]
   1838c:	eor	r0, r8, r0
   18390:	lsl	r6, r0, #8
   18394:	lsr	r0, r0, #24
   18398:	orr	r6, r6, r1, lsr #24
   1839c:	orr	lr, r0, r1, lsl #8
   183a0:	ldr	r1, [sp, #248]	; 0xf8
   183a4:	adds	r1, r3, r1
   183a8:	ldr	r3, [sp, #244]	; 0xf4
   183ac:	adc	r3, r2, r3
   183b0:	adds	r0, r1, lr
   183b4:	adc	r1, r3, r6
   183b8:	eor	r2, r0, r5
   183bc:	str	r0, [sp, #116]	; 0x74
   183c0:	str	r1, [sp, #120]	; 0x78
   183c4:	lsl	r3, r2, #16
   183c8:	eor	r1, r1, ip
   183cc:	lsr	r2, r2, #16
   183d0:	orr	r3, r3, r1, lsr #16
   183d4:	orr	r1, r2, r1, lsl #16
   183d8:	adds	r2, r1, r8
   183dc:	str	r1, [sp, #156]	; 0x9c
   183e0:	str	r3, [sp, #152]	; 0x98
   183e4:	adc	r1, r3, r4
   183e8:	str	r2, [sp, #140]	; 0x8c
   183ec:	eor	r0, r2, lr
   183f0:	ldr	r3, [sp, #80]	; 0x50
   183f4:	str	r1, [sp, #144]	; 0x90
   183f8:	eor	r1, r1, r6
   183fc:	ldr	r6, [sp, #92]	; 0x5c
   18400:	lsl	r2, r1, #1
   18404:	orr	r8, r2, r0, lsr #31
   18408:	lsl	r0, r0, #1
   1840c:	ldr	r2, [sp, #12]
   18410:	orr	lr, r0, r1, lsr #31
   18414:	ldr	r0, [sp, #108]	; 0x6c
   18418:	ldr	r1, [sp, #112]	; 0x70
   1841c:	str	r8, [sp, #16]
   18420:	str	lr, [sp, #24]
   18424:	eor	r0, sl, r0
   18428:	eor	r1, r2, r1
   1842c:	lsl	r2, r0, #1
   18430:	orr	r2, r2, r1, lsr #31
   18434:	lsl	r1, r1, #1
   18438:	orr	r0, r1, r0, lsr #31
   1843c:	ldr	r1, [sp, #280]	; 0x118
   18440:	adds	r1, r3, r1
   18444:	ldr	r3, [sp, #276]	; 0x114
   18448:	adc	r3, r6, r3
   1844c:	adds	sl, r1, r0
   18450:	ldr	r1, [sp, #88]	; 0x58
   18454:	adc	ip, r3, r2
   18458:	ldr	r3, [sp, #48]	; 0x30
   1845c:	adds	r4, r9, r1
   18460:	ldr	r1, [sp, #104]	; 0x68
   18464:	str	r4, [sp, #20]
   18468:	adc	r6, r7, r1
   1846c:	ldr	r1, [sp, #56]	; 0x38
   18470:	str	r6, [sp, #12]
   18474:	eor	r7, r3, r1
   18478:	ldr	r1, [sp, #60]	; 0x3c
   1847c:	ldr	r3, [sp, #52]	; 0x34
   18480:	eor	r5, r3, r1
   18484:	lsr	r1, r5, #16
   18488:	lsl	r5, r5, #16
   1848c:	orr	r1, r1, r7, lsl #16
   18490:	orr	r7, r5, r7, lsr #16
   18494:	eor	r5, r7, ip
   18498:	eor	r3, r1, sl
   1849c:	str	r1, [fp, #-192]	; 0xffffff40
   184a0:	str	r7, [fp, #-188]	; 0xffffff44
   184a4:	str	r5, [sp, #60]	; 0x3c
   184a8:	adds	r5, r5, r4
   184ac:	str	r3, [sp, #56]	; 0x38
   184b0:	adc	r4, r3, r6
   184b4:	eor	r0, r5, r0
   184b8:	str	r5, [sp, #108]	; 0x6c
   184bc:	lsl	r5, r0, #8
   184c0:	eor	r2, r4, r2
   184c4:	lsr	r0, r0, #24
   184c8:	str	r4, [sp, #112]	; 0x70
   184cc:	orr	r4, r0, r2, lsl #8
   184d0:	ldr	r0, [sp, #256]	; 0x100
   184d4:	orr	r5, r5, r2, lsr #24
   184d8:	ldr	r2, [sp, #252]	; 0xfc
   184dc:	str	r4, [sp, #104]	; 0x68
   184e0:	str	r5, [sp, #88]	; 0x58
   184e4:	adds	r0, sl, r0
   184e8:	adc	r2, ip, r2
   184ec:	adds	r3, r0, r4
   184f0:	ldr	r0, [sp, #288]	; 0x120
   184f4:	adc	r6, r2, r5
   184f8:	ldr	r2, [sp, #284]	; 0x11c
   184fc:	str	r3, [sp, #52]	; 0x34
   18500:	str	r6, [sp, #48]	; 0x30
   18504:	adds	r0, r3, r0
   18508:	adc	r2, r6, r2
   1850c:	adds	r0, r0, lr
   18510:	str	r0, [sp, #92]	; 0x5c
   18514:	adc	r0, r2, r8
   18518:	str	r0, [sp, #80]	; 0x50
   1851c:	ldr	r0, [sp, #72]	; 0x48
   18520:	adds	sl, r1, r0
   18524:	ldr	r0, [sp, #76]	; 0x4c
   18528:	str	sl, [fp, #-224]	; 0xffffff20
   1852c:	adc	r9, r7, r0
   18530:	ldr	r0, [sp, #64]	; 0x40
   18534:	ldr	r7, [sp, #100]	; 0x64
   18538:	str	r9, [fp, #-220]	; 0xffffff24
   1853c:	eor	r1, r9, r0
   18540:	ldr	r0, [sp, #68]	; 0x44
   18544:	lsl	r3, r1, #1
   18548:	eor	r2, sl, r0
   1854c:	ldr	r0, [sp, #264]	; 0x108
   18550:	orr	r3, r3, r2, lsr #31
   18554:	lsl	r2, r2, #1
   18558:	orr	r1, r2, r1, lsr #31
   1855c:	ldr	r2, [sp, #84]	; 0x54
   18560:	str	r3, [fp, #-252]	; 0xffffff04
   18564:	str	r1, [fp, #-256]	; 0xffffff00
   18568:	adds	r2, r2, r0
   1856c:	ldr	r0, [sp, #260]	; 0x104
   18570:	adc	r6, r7, r0
   18574:	ldr	r0, [sp, #148]	; 0x94
   18578:	adds	r4, r2, r1
   1857c:	ldr	r7, [sp, #132]	; 0x84
   18580:	ldr	r2, [sp, #36]	; 0x24
   18584:	adc	r8, r6, r3
   18588:	ldr	r6, [sp, #44]	; 0x2c
   1858c:	str	r0, [fp, #-180]	; 0xffffff4c
   18590:	ldr	r0, [sp, #136]	; 0x88
   18594:	str	r0, [fp, #-184]	; 0xffffff48
   18598:	ldr	r0, [sp, #128]	; 0x80
   1859c:	str	r7, [fp, #-212]	; 0xffffff2c
   185a0:	str	r0, [fp, #-216]	; 0xffffff28
   185a4:	str	r2, [fp, #-172]	; 0xffffff54
   185a8:	eor	r2, r8, r2
   185ac:	str	r6, [fp, #-176]	; 0xffffff50
   185b0:	eor	r6, r4, r6
   185b4:	adds	lr, r2, r0
   185b8:	adc	ip, r6, r7
   185bc:	eor	r1, lr, r1
   185c0:	lsl	r5, r1, #8
   185c4:	eor	r3, ip, r3
   185c8:	lsr	r1, r1, #24
   185cc:	orr	r0, r1, r3, lsl #8
   185d0:	ldr	r1, [sp, #228]	; 0xe4
   185d4:	orr	r5, r5, r3, lsr #24
   185d8:	ldr	r3, [sp, #232]	; 0xe8
   185dc:	str	r0, [sp, #76]	; 0x4c
   185e0:	str	r5, [sp, #72]	; 0x48
   185e4:	adds	r1, r4, r1
   185e8:	adc	r3, r8, r3
   185ec:	adds	r7, r1, r0
   185f0:	adc	r1, r3, r5
   185f4:	eor	r2, r7, r2
   185f8:	str	r7, [sp, #84]	; 0x54
   185fc:	ldr	r7, [sp, #180]	; 0xb4
   18600:	str	r1, [sp, #100]	; 0x64
   18604:	lsl	r3, r2, #16
   18608:	eor	r1, r1, r6
   1860c:	lsr	r2, r2, #16
   18610:	orr	r3, r3, r1, lsr #16
   18614:	orr	r1, r2, r1, lsl #16
   18618:	ldr	r2, [sp, #20]
   1861c:	adds	r8, r1, lr
   18620:	str	r1, [sp, #36]	; 0x24
   18624:	ldr	r1, [sp, #12]
   18628:	ldr	lr, [sp, #184]	; 0xb8
   1862c:	str	r3, [sp, #28]
   18630:	adc	r0, r3, ip
   18634:	ldr	r3, [sp, #136]	; 0x88
   18638:	str	r0, [sp, #8]
   1863c:	ldr	r0, [sp, #32]
   18640:	eor	r0, r1, r0
   18644:	ldr	r1, [sp, #40]	; 0x28
   18648:	eor	r1, r2, r1
   1864c:	lsl	r2, r0, #1
   18650:	orr	r4, r2, r1, lsr #31
   18654:	lsl	r1, r1, #1
   18658:	ldr	r2, [sp, #124]	; 0x7c
   1865c:	orr	r0, r1, r0, lsr #31
   18660:	ldr	r1, [sp, #96]	; 0x60
   18664:	adds	r1, r1, lr
   18668:	adc	r2, r2, r7
   1866c:	adds	r1, r1, r0
   18670:	adc	r6, r2, r4
   18674:	ldr	r2, [sp, #148]	; 0x94
   18678:	eor	r3, r1, r3
   1867c:	eor	ip, r6, r2
   18680:	adds	r5, ip, sl
   18684:	mov	sl, r8
   18688:	adc	r2, r3, r9
   1868c:	eor	r0, r5, r0
   18690:	str	r5, [sp, #64]	; 0x40
   18694:	ldr	r9, [sp, #8]
   18698:	lsl	r5, r0, #8
   1869c:	eor	r4, r2, r4
   186a0:	lsr	r0, r0, #24
   186a4:	str	r2, [sp, #68]	; 0x44
   186a8:	orr	r5, r5, r4, lsr #24
   186ac:	orr	r4, r0, r4, lsl #8
   186b0:	ldr	r0, [sp, #224]	; 0xe0
   186b4:	str	r5, [sp, #44]	; 0x2c
   186b8:	str	r4, [sp, #148]	; 0x94
   186bc:	adds	r0, r1, r0
   186c0:	ldr	r1, [sp, #220]	; 0xdc
   186c4:	adc	r1, r6, r1
   186c8:	adds	r6, r0, r4
   186cc:	adc	r0, r1, r5
   186d0:	eor	r2, r6, ip
   186d4:	ldr	r5, [sp, #80]	; 0x50
   186d8:	str	r6, [sp, #20]
   186dc:	str	r0, [sp, #96]	; 0x60
   186e0:	lsr	r1, r2, #16
   186e4:	eor	r0, r0, r3
   186e8:	lsl	r2, r2, #16
   186ec:	orr	r2, r2, r0, lsr #16
   186f0:	orr	r1, r1, r0, lsl #16
   186f4:	ldr	r0, [sp, #152]	; 0x98
   186f8:	str	r2, [sp, #40]	; 0x28
   186fc:	str	r1, [sp, #32]
   18700:	eor	ip, r5, r2
   18704:	ldr	r2, [sp, #92]	; 0x5c
   18708:	adds	r8, ip, r8
   1870c:	str	r0, [fp, #-164]	; 0xffffff5c
   18710:	ldr	r0, [sp, #156]	; 0x9c
   18714:	eor	r3, r2, r1
   18718:	adc	r6, r3, r9
   1871c:	str	r0, [fp, #-168]	; 0xffffff58
   18720:	ldr	r0, [sp, #140]	; 0x8c
   18724:	str	r0, [fp, #-208]	; 0xffffff30
   18728:	ldr	r0, [sp, #144]	; 0x90
   1872c:	str	r0, [fp, #-204]	; 0xffffff34
   18730:	ldr	r0, [sp, #16]
   18734:	str	r0, [fp, #-244]	; 0xffffff0c
   18738:	eor	r1, r6, r0
   1873c:	ldr	r0, [sp, #24]
   18740:	str	r0, [fp, #-248]	; 0xffffff08
   18744:	eor	r0, r8, r0
   18748:	lsl	r4, r0, #8
   1874c:	lsr	r0, r0, #24
   18750:	orr	r4, r4, r1, lsr #24
   18754:	orr	r0, r0, r1, lsl #8
   18758:	adds	r1, r2, lr
   1875c:	adc	r2, r5, r7
   18760:	adds	r7, r1, r0
   18764:	ldr	r5, [sp, #52]	; 0x34
   18768:	adc	r1, r2, r4
   1876c:	eor	r2, r7, ip
   18770:	str	r7, [sp, #80]	; 0x50
   18774:	ldr	r7, [sp, #120]	; 0x78
   18778:	str	r1, [sp, #92]	; 0x5c
   1877c:	eor	r1, r1, r3
   18780:	lsl	r3, r2, #16
   18784:	lsr	r2, r2, #16
   18788:	orr	r3, r3, r1, lsr #16
   1878c:	orr	r1, r2, r1, lsl #16
   18790:	adds	r2, r1, r8
   18794:	str	r1, [sp, #136]	; 0x88
   18798:	str	r3, [sp, #124]	; 0x7c
   1879c:	adc	r1, r3, r6
   187a0:	str	r2, [sp, #128]	; 0x80
   187a4:	eor	r0, r2, r0
   187a8:	ldr	r3, [sp, #116]	; 0x74
   187ac:	str	r1, [sp, #132]	; 0x84
   187b0:	eor	r1, r1, r4
   187b4:	lsl	r2, r1, #1
   187b8:	orr	r8, r2, r0, lsr #31
   187bc:	lsl	r0, r0, #1
   187c0:	orr	lr, r0, r1, lsr #31
   187c4:	ldr	r0, [sp, #72]	; 0x48
   187c8:	ldr	r1, [sp, #76]	; 0x4c
   187cc:	str	r8, [sp, #16]
   187d0:	str	lr, [sp, #24]
   187d4:	eor	r0, r9, r0
   187d8:	eor	r1, sl, r1
   187dc:	lsl	r2, r0, #1
   187e0:	orr	r2, r2, r1, lsr #31
   187e4:	lsl	r1, r1, #1
   187e8:	orr	r0, r1, r0, lsr #31
   187ec:	ldr	r1, [sp, #228]	; 0xe4
   187f0:	adds	r1, r3, r1
   187f4:	ldr	r3, [sp, #232]	; 0xe8
   187f8:	adc	r3, r7, r3
   187fc:	adds	r9, r1, r0
   18800:	ldr	r1, [sp, #64]	; 0x40
   18804:	ldr	r7, [sp, #40]	; 0x28
   18808:	adc	r6, r3, r2
   1880c:	ldr	r3, [sp, #32]
   18810:	adds	r1, r3, r1
   18814:	ldr	r3, [sp, #68]	; 0x44
   18818:	str	r1, [sp, #8]
   1881c:	adc	sl, r7, r3
   18820:	ldr	r3, [sp, #56]	; 0x38
   18824:	ldr	r7, [sp, #48]	; 0x30
   18828:	eor	r7, r7, r3
   1882c:	ldr	r3, [sp, #60]	; 0x3c
   18830:	eor	r5, r5, r3
   18834:	lsr	r4, r5, #16
   18838:	lsl	r5, r5, #16
   1883c:	orr	r5, r5, r7, lsr #16
   18840:	orr	ip, r4, r7, lsl #16
   18844:	eor	r3, r6, r5
   18848:	eor	r4, r9, ip
   1884c:	adds	r7, r3, r1
   18850:	str	r3, [sp, #116]	; 0x74
   18854:	ldr	r1, [sp, #172]	; 0xac
   18858:	str	r4, [sp, #60]	; 0x3c
   1885c:	adc	r3, r4, sl
   18860:	eor	r0, r7, r0
   18864:	str	r7, [sp, #72]	; 0x48
   18868:	lsl	r7, r0, #8
   1886c:	eor	r2, r3, r2
   18870:	lsr	r0, r0, #24
   18874:	str	r3, [sp, #76]	; 0x4c
   18878:	orr	r3, r7, r2, lsr #24
   1887c:	orr	r2, r0, r2, lsl #8
   18880:	ldr	r0, [sp, #176]	; 0xb0
   18884:	str	r2, [sp, #68]	; 0x44
   18888:	str	r3, [sp, #64]	; 0x40
   1888c:	adds	r0, r9, r0
   18890:	adc	r1, r6, r1
   18894:	adds	r2, r0, r2
   18898:	ldr	r0, [sp, #240]	; 0xf0
   1889c:	adc	r3, r1, r3
   188a0:	ldr	r1, [sp, #236]	; 0xec
   188a4:	str	r2, [sp, #40]	; 0x28
   188a8:	str	r3, [sp, #32]
   188ac:	adds	r0, lr, r0
   188b0:	adc	r1, r8, r1
   188b4:	adds	r0, r0, r2
   188b8:	ldr	r2, [sp, #20]
   188bc:	str	r0, [sp, #120]	; 0x78
   188c0:	adc	r0, r1, r3
   188c4:	str	r0, [sp, #12]
   188c8:	ldr	r0, [sp, #108]	; 0x6c
   188cc:	adds	lr, ip, r0
   188d0:	ldr	r0, [sp, #112]	; 0x70
   188d4:	str	lr, [fp, #-200]	; 0xffffff38
   188d8:	adc	r9, r5, r0
   188dc:	ldr	r0, [sp, #88]	; 0x58
   188e0:	str	r9, [fp, #-196]	; 0xffffff3c
   188e4:	eor	r1, r9, r0
   188e8:	ldr	r0, [sp, #104]	; 0x68
   188ec:	lsl	r5, r1, #1
   188f0:	eor	r4, lr, r0
   188f4:	ldr	r0, [sp, #216]	; 0xd8
   188f8:	orr	r5, r5, r4, lsr #31
   188fc:	lsl	r4, r4, #1
   18900:	orr	r1, r4, r1, lsr #31
   18904:	str	r5, [fp, #-236]	; 0xffffff14
   18908:	str	r1, [fp, #-240]	; 0xffffff10
   1890c:	adds	r4, r2, r0
   18910:	ldr	r0, [sp, #212]	; 0xd4
   18914:	ldr	r2, [sp, #96]	; 0x60
   18918:	adc	r6, r2, r0
   1891c:	ldr	r0, [sp, #28]
   18920:	adds	r4, r4, r1
   18924:	ldr	r2, [sp, #144]	; 0x90
   18928:	adc	r6, r6, r5
   1892c:	eor	r8, r0, r6
   18930:	ldr	r0, [sp, #36]	; 0x24
   18934:	eor	r7, r0, r4
   18938:	ldr	r0, [sp, #140]	; 0x8c
   1893c:	adds	ip, r8, r0
   18940:	adc	r2, r7, r2
   18944:	eor	r1, ip, r1
   18948:	lsl	r3, r1, #8
   1894c:	eor	r5, r2, r5
   18950:	lsr	r1, r1, #24
   18954:	orr	r0, r3, r5, lsr #24
   18958:	orr	r5, r1, r5, lsl #8
   1895c:	ldr	r1, [sp, #208]	; 0xd0
   18960:	ldr	r3, [sp, #204]	; 0xcc
   18964:	str	r0, [sp, #104]	; 0x68
   18968:	str	r5, [sp, #112]	; 0x70
   1896c:	adds	r1, r4, r1
   18970:	adc	r4, r6, r3
   18974:	adds	r3, r1, r5
   18978:	adc	r1, r4, r0
   1897c:	eor	r4, r3, r8
   18980:	str	r3, [sp, #96]	; 0x60
   18984:	str	r1, [sp, #108]	; 0x6c
   18988:	lsl	r6, r4, #16
   1898c:	eor	r1, r1, r7
   18990:	lsr	r4, r4, #16
   18994:	orr	r3, r6, r1, lsr #16
   18998:	orr	r1, r4, r1, lsl #16
   1899c:	ldr	r4, [sp, #292]	; 0x124
   189a0:	adds	ip, r1, ip
   189a4:	str	r1, [sp, #56]	; 0x38
   189a8:	ldr	r1, [sp, #148]	; 0x94
   189ac:	str	r3, [sp, #48]	; 0x30
   189b0:	adc	r0, r3, r2
   189b4:	ldr	r2, [sp, #8]
   189b8:	ldr	r3, [sp, #84]	; 0x54
   189bc:	str	ip, [sp]
   189c0:	str	r0, [sp, #4]
   189c4:	ldr	r0, [sp, #44]	; 0x2c
   189c8:	eor	r1, r2, r1
   189cc:	eor	r0, sl, r0
   189d0:	lsl	r2, r0, #1
   189d4:	orr	r7, r2, r1, lsr #31
   189d8:	lsl	r1, r1, #1
   189dc:	ldr	r2, [sp, #164]	; 0xa4
   189e0:	orr	r0, r1, r0, lsr #31
   189e4:	ldr	r1, [sp, #168]	; 0xa8
   189e8:	adds	r1, r0, r1
   189ec:	adc	r2, r7, r2
   189f0:	adds	r1, r1, r3
   189f4:	ldr	r3, [sp, #100]	; 0x64
   189f8:	adc	r2, r2, r3
   189fc:	ldr	r3, [sp, #152]	; 0x98
   18a00:	eor	sl, r2, r3
   18a04:	ldr	r3, [sp, #156]	; 0x9c
   18a08:	adds	r6, sl, lr
   18a0c:	str	r6, [sp, #88]	; 0x58
   18a10:	eor	r3, r1, r3
   18a14:	adc	r5, r3, r9
   18a18:	str	r5, [sp, #100]	; 0x64
   18a1c:	stm	r4, {r0, r7}
   18a20:	eor	r0, r6, r0
   18a24:	eor	r9, r5, r7
   18a28:	lsl	r7, r0, #8
   18a2c:	lsr	r0, r0, #24
   18a30:	ldr	r4, [sp, #12]
   18a34:	ldr	r6, [sp, #4]
   18a38:	orr	r5, r0, r9, lsl #8
   18a3c:	ldr	r0, [sp, #192]	; 0xc0
   18a40:	orr	r7, r7, r9, lsr #24
   18a44:	str	r5, [sp, #52]	; 0x34
   18a48:	str	r7, [sp, #44]	; 0x2c
   18a4c:	adds	r0, r1, r0
   18a50:	ldr	r1, [sp, #188]	; 0xbc
   18a54:	adc	r1, r2, r1
   18a58:	adds	r2, r0, r5
   18a5c:	ldr	r5, [sp, #120]	; 0x78
   18a60:	adc	r0, r1, r7
   18a64:	str	r2, [sp, #20]
   18a68:	str	r0, [sp, #28]
   18a6c:	eor	r0, r0, r3
   18a70:	eor	r3, r2, sl
   18a74:	lsr	r1, r3, #16
   18a78:	lsl	r3, r3, #16
   18a7c:	orr	sl, r3, r0, lsr #16
   18a80:	orr	r9, r1, r0, lsl #16
   18a84:	ldr	r0, [sp, #16]
   18a88:	eor	r3, r4, sl
   18a8c:	eor	r2, r5, r9
   18a90:	adds	r8, r3, ip
   18a94:	adc	lr, r2, r6
   18a98:	eor	r1, lr, r0
   18a9c:	ldr	r0, [sp, #24]
   18aa0:	eor	r0, r8, r0
   18aa4:	lsl	r7, r0, #8
   18aa8:	lsr	r0, r0, #24
   18aac:	orr	r7, r7, r1, lsr #24
   18ab0:	orr	r0, r0, r1, lsl #8
   18ab4:	ldr	r1, [sp, #280]	; 0x118
   18ab8:	adds	r1, r5, r1
   18abc:	ldr	r5, [sp, #276]	; 0x114
   18ac0:	adc	ip, r4, r5
   18ac4:	adds	r5, r1, r0
   18ac8:	adc	r1, ip, r7
   18acc:	str	r5, [sp, #120]	; 0x78
   18ad0:	eor	ip, r1, r2
   18ad4:	eor	r2, r5, r3
   18ad8:	str	r1, [sp, #140]	; 0x8c
   18adc:	lsl	r3, r2, #16
   18ae0:	lsr	r2, r2, #16
   18ae4:	orr	r1, r2, ip, lsl #16
   18ae8:	orr	r3, r3, ip, lsr #16
   18aec:	adds	r2, r1, r8
   18af0:	str	r1, [sp, #156]	; 0x9c
   18af4:	str	r3, [sp, #152]	; 0x98
   18af8:	adc	r1, r3, lr
   18afc:	str	r2, [sp, #144]	; 0x90
   18b00:	eor	r0, r2, r0
   18b04:	ldr	r3, [sp, #80]	; 0x50
   18b08:	str	r1, [sp, #148]	; 0x94
   18b0c:	eor	r1, r1, r7
   18b10:	ldr	r7, [sp, #92]	; 0x5c
   18b14:	lsl	r2, r1, #1
   18b18:	orr	r8, r2, r0, lsr #31
   18b1c:	lsl	r0, r0, #1
   18b20:	ldr	r2, [sp]
   18b24:	orr	lr, r0, r1, lsr #31
   18b28:	ldr	r0, [sp, #104]	; 0x68
   18b2c:	ldr	r1, [sp, #112]	; 0x70
   18b30:	str	r8, [sp, #24]
   18b34:	str	lr, [sp, #36]	; 0x24
   18b38:	eor	r0, r6, r0
   18b3c:	eor	r1, r2, r1
   18b40:	lsl	r2, r0, #1
   18b44:	orr	r2, r2, r1, lsr #31
   18b48:	lsl	r1, r1, #1
   18b4c:	orr	r0, r1, r0, lsr #31
   18b50:	ldr	r1, [sp, #272]	; 0x110
   18b54:	adds	r1, r3, r1
   18b58:	ldr	r3, [sp, #268]	; 0x10c
   18b5c:	adc	r3, r7, r3
   18b60:	adds	ip, r1, r0
   18b64:	ldr	r1, [sp, #88]	; 0x58
   18b68:	adc	r7, r3, r2
   18b6c:	ldr	r3, [sp, #32]
   18b70:	adds	r4, r9, r1
   18b74:	ldr	r1, [sp, #100]	; 0x64
   18b78:	str	r4, [sp, #16]
   18b7c:	adc	r9, sl, r1
   18b80:	ldr	r1, [sp, #60]	; 0x3c
   18b84:	ldr	sl, [sp, #124]	; 0x7c
   18b88:	str	r9, [sp, #12]
   18b8c:	eor	r6, r3, r1
   18b90:	ldr	r1, [sp, #116]	; 0x74
   18b94:	ldr	r3, [sp, #40]	; 0x28
   18b98:	eor	r5, r3, r1
   18b9c:	lsr	r3, r5, #16
   18ba0:	lsl	r5, r5, #16
   18ba4:	orr	r3, r3, r6, lsl #16
   18ba8:	orr	r6, r5, r6, lsr #16
   18bac:	eor	r5, r6, r7
   18bb0:	eor	r1, r3, ip
   18bb4:	str	r3, [fp, #-192]	; 0xffffff40
   18bb8:	str	r6, [fp, #-188]	; 0xffffff44
   18bbc:	str	r5, [sp, #92]	; 0x5c
   18bc0:	adds	r5, r5, r4
   18bc4:	str	r1, [sp, #88]	; 0x58
   18bc8:	adc	r4, r1, r9
   18bcc:	eor	r0, r5, r0
   18bd0:	str	r5, [sp, #112]	; 0x70
   18bd4:	ldr	r1, [sp, #244]	; 0xf4
   18bd8:	lsl	r5, r0, #8
   18bdc:	eor	r2, r4, r2
   18be0:	lsr	r0, r0, #24
   18be4:	str	r4, [sp, #116]	; 0x74
   18be8:	ldr	r4, [sp, #48]	; 0x30
   18bec:	orr	r5, r5, r2, lsr #24
   18bf0:	orr	r2, r0, r2, lsl #8
   18bf4:	ldr	r0, [sp, #248]	; 0xf8
   18bf8:	str	r2, [sp, #104]	; 0x68
   18bfc:	str	r5, [sp, #100]	; 0x64
   18c00:	adds	r0, ip, r0
   18c04:	adc	r1, r7, r1
   18c08:	adds	r2, r0, r2
   18c0c:	ldr	r0, [sp, #216]	; 0xd8
   18c10:	adc	r7, r1, r5
   18c14:	ldr	r1, [sp, #212]	; 0xd4
   18c18:	str	r2, [sp, #84]	; 0x54
   18c1c:	str	r7, [sp, #80]	; 0x50
   18c20:	adds	r0, r2, r0
   18c24:	adc	r1, r7, r1
   18c28:	adds	r0, r0, lr
   18c2c:	ldr	r7, [sp, #28]
   18c30:	str	r0, [sp, #216]	; 0xd8
   18c34:	adc	r0, r1, r8
   18c38:	str	r0, [sp, #212]	; 0xd4
   18c3c:	ldr	r0, [sp, #72]	; 0x48
   18c40:	adds	r9, r3, r0
   18c44:	ldr	r0, [sp, #76]	; 0x4c
   18c48:	str	r9, [fp, #-224]	; 0xffffff20
   18c4c:	adc	r8, r6, r0
   18c50:	ldr	r0, [sp, #64]	; 0x40
   18c54:	str	r8, [fp, #-220]	; 0xffffff24
   18c58:	eor	r1, r8, r0
   18c5c:	ldr	r0, [sp, #68]	; 0x44
   18c60:	lsl	r3, r1, #1
   18c64:	eor	r2, r9, r0
   18c68:	ldr	r0, [sp, #256]	; 0x100
   18c6c:	orr	r3, r3, r2, lsr #31
   18c70:	lsl	r2, r2, #1
   18c74:	orr	r1, r2, r1, lsr #31
   18c78:	ldr	r2, [sp, #20]
   18c7c:	str	r3, [fp, #-252]	; 0xffffff04
   18c80:	str	r1, [fp, #-256]	; 0xffffff00
   18c84:	str	sl, [fp, #-180]	; 0xffffff4c
   18c88:	adds	r2, r2, r0
   18c8c:	ldr	r0, [sp, #252]	; 0xfc
   18c90:	adc	r7, r7, r0
   18c94:	ldr	r0, [sp, #136]	; 0x88
   18c98:	adds	lr, r2, r1
   18c9c:	ldr	r2, [sp, #132]	; 0x84
   18ca0:	adc	r6, r7, r3
   18ca4:	eor	r7, r6, r4
   18ca8:	str	r0, [fp, #-184]	; 0xffffff48
   18cac:	ldr	r0, [sp, #128]	; 0x80
   18cb0:	str	r2, [fp, #-212]	; 0xffffff2c
   18cb4:	str	r0, [fp, #-216]	; 0xffffff28
   18cb8:	str	r4, [fp, #-172]	; 0xffffff54
   18cbc:	ldr	r4, [sp, #56]	; 0x38
   18cc0:	adds	ip, r7, r0
   18cc4:	eor	r1, ip, r1
   18cc8:	lsl	r5, r1, #8
   18ccc:	lsr	r1, r1, #24
   18cd0:	str	r4, [fp, #-176]	; 0xffffff50
   18cd4:	eor	r4, lr, r4
   18cd8:	adc	r2, r4, r2
   18cdc:	eor	r3, r2, r3
   18ce0:	orr	r0, r1, r3, lsl #8
   18ce4:	ldr	r1, [sp, #200]	; 0xc8
   18ce8:	orr	r5, r5, r3, lsr #24
   18cec:	ldr	r3, [sp, #196]	; 0xc4
   18cf0:	str	r0, [sp, #48]	; 0x30
   18cf4:	str	r5, [sp, #40]	; 0x28
   18cf8:	adds	r1, lr, r1
   18cfc:	adc	r6, r6, r3
   18d00:	adds	r3, r1, r0
   18d04:	adc	r1, r6, r5
   18d08:	eor	r7, r3, r7
   18d0c:	str	r3, [sp, #128]	; 0x80
   18d10:	str	r1, [sp, #132]	; 0x84
   18d14:	lsl	r6, r7, #16
   18d18:	eor	r1, r1, r4
   18d1c:	lsr	r7, r7, #16
   18d20:	orr	r3, r6, r1, lsr #16
   18d24:	orr	r1, r7, r1, lsl #16
   18d28:	ldr	r6, [sp, #216]	; 0xd8
   18d2c:	adds	lr, r1, ip
   18d30:	str	r1, [sp, #76]	; 0x4c
   18d34:	ldr	r1, [sp, #12]
   18d38:	str	r3, [sp, #72]	; 0x48
   18d3c:	adc	r0, r3, r2
   18d40:	ldr	r2, [sp, #16]
   18d44:	ldr	r3, [sp, #108]	; 0x6c
   18d48:	str	lr, [sp, #28]
   18d4c:	str	r0, [sp, #32]
   18d50:	ldr	r0, [sp, #44]	; 0x2c
   18d54:	eor	r0, r1, r0
   18d58:	ldr	r1, [sp, #52]	; 0x34
   18d5c:	lsl	r7, r0, #1
   18d60:	eor	r2, r2, r1
   18d64:	ldr	r1, [sp, #224]	; 0xe0
   18d68:	orr	r7, r7, r2, lsr #31
   18d6c:	lsl	r2, r2, #1
   18d70:	orr	r0, r2, r0, lsr #31
   18d74:	ldr	r2, [sp, #96]	; 0x60
   18d78:	adds	r2, r2, r1
   18d7c:	ldr	r1, [sp, #220]	; 0xdc
   18d80:	adc	r5, r3, r1
   18d84:	ldr	r1, [sp, #136]	; 0x88
   18d88:	adds	r2, r2, r0
   18d8c:	adc	r5, r5, r7
   18d90:	eor	ip, r5, sl
   18d94:	eor	r4, r2, r1
   18d98:	adds	r1, ip, r9
   18d9c:	adc	r3, r4, r8
   18da0:	eor	r0, r1, r0
   18da4:	str	r1, [sp, #44]	; 0x2c
   18da8:	ldr	r1, [sp, #260]	; 0x104
   18dac:	ldr	r8, [sp, #32]
   18db0:	str	r3, [sp, #52]	; 0x34
   18db4:	eor	r7, r3, r7
   18db8:	lsl	r3, r0, #8
   18dbc:	lsr	r0, r0, #24
   18dc0:	orr	r3, r3, r7, lsr #24
   18dc4:	orr	r7, r0, r7, lsl #8
   18dc8:	ldr	r0, [sp, #264]	; 0x108
   18dcc:	str	r3, [sp, #96]	; 0x60
   18dd0:	str	r7, [sp, #108]	; 0x6c
   18dd4:	adds	r0, r2, r0
   18dd8:	adc	r2, r5, r1
   18ddc:	adds	r1, r0, r7
   18de0:	adc	r0, r2, r3
   18de4:	eor	r2, r1, ip
   18de8:	str	r1, [sp, #56]	; 0x38
   18dec:	ldr	r1, [sp, #240]	; 0xf0
   18df0:	str	r0, [sp, #60]	; 0x3c
   18df4:	lsr	r3, r2, #16
   18df8:	eor	r0, r0, r4
   18dfc:	lsl	r2, r2, #16
   18e00:	orr	sl, r3, r0, lsl #16
   18e04:	orr	r9, r2, r0, lsr #16
   18e08:	ldr	r0, [sp, #152]	; 0x98
   18e0c:	ldr	r2, [sp, #212]	; 0xd4
   18e10:	eor	r3, r6, sl
   18e14:	str	r0, [fp, #-164]	; 0xffffff5c
   18e18:	ldr	r0, [sp, #156]	; 0x9c
   18e1c:	eor	ip, r2, r9
   18e20:	adds	r7, ip, lr
   18e24:	adc	r5, r3, r8
   18e28:	str	r0, [fp, #-168]	; 0xffffff58
   18e2c:	ldr	r0, [sp, #144]	; 0x90
   18e30:	str	r0, [fp, #-208]	; 0xffffff30
   18e34:	ldr	r0, [sp, #148]	; 0x94
   18e38:	str	r0, [fp, #-204]	; 0xffffff34
   18e3c:	ldr	r0, [sp, #24]
   18e40:	str	r0, [fp, #-244]	; 0xffffff0c
   18e44:	eor	r4, r5, r0
   18e48:	ldr	r0, [sp, #36]	; 0x24
   18e4c:	str	r0, [fp, #-248]	; 0xffffff08
   18e50:	eor	r0, r7, r0
   18e54:	lsl	lr, r0, #8
   18e58:	lsr	r0, r0, #24
   18e5c:	orr	lr, lr, r4, lsr #24
   18e60:	orr	r0, r0, r4, lsl #8
   18e64:	adds	r4, r6, r1
   18e68:	ldr	r1, [sp, #236]	; 0xec
   18e6c:	adc	r1, r2, r1
   18e70:	adds	r4, r4, r0
   18e74:	adc	r1, r1, lr
   18e78:	eor	r2, r4, ip
   18e7c:	str	r4, [sp, #212]	; 0xd4
   18e80:	str	r1, [sp, #216]	; 0xd8
   18e84:	eor	r1, r1, r3
   18e88:	lsl	r3, r2, #16
   18e8c:	lsr	r2, r2, #16
   18e90:	orr	r3, r3, r1, lsr #16
   18e94:	orr	r1, r2, r1, lsl #16
   18e98:	adds	r2, r1, r7
   18e9c:	str	r1, [sp, #136]	; 0x88
   18ea0:	str	r3, [sp, #124]	; 0x7c
   18ea4:	adc	r1, r3, r5
   18ea8:	str	r2, [sp, #236]	; 0xec
   18eac:	eor	r0, r2, r0
   18eb0:	ldr	r3, [sp, #140]	; 0x8c
   18eb4:	str	r1, [sp, #240]	; 0xf0
   18eb8:	eor	r1, r1, lr
   18ebc:	lsl	r2, r1, #1
   18ec0:	orr	r2, r2, r0, lsr #31
   18ec4:	lsl	r0, r0, #1
   18ec8:	orr	r1, r0, r1, lsr #31
   18ecc:	ldr	r0, [sp, #176]	; 0xb0
   18ed0:	str	r2, [sp, #64]	; 0x40
   18ed4:	str	r1, [sp, #68]	; 0x44
   18ed8:	adds	lr, r1, r0
   18edc:	ldr	r0, [sp, #172]	; 0xac
   18ee0:	ldr	r1, [sp, #48]	; 0x30
   18ee4:	adc	ip, r2, r0
   18ee8:	ldr	r0, [sp, #40]	; 0x28
   18eec:	ldr	r2, [sp, #28]
   18ef0:	eor	r0, r8, r0
   18ef4:	eor	r1, r2, r1
   18ef8:	lsl	r2, r0, #1
   18efc:	orr	r4, r2, r1, lsr #31
   18f00:	lsl	r1, r1, #1
   18f04:	ldr	r2, [sp, #120]	; 0x78
   18f08:	orr	r0, r1, r0, lsr #31
   18f0c:	ldr	r1, [sp, #256]	; 0x100
   18f10:	adds	r1, r2, r1
   18f14:	ldr	r2, [sp, #252]	; 0xfc
   18f18:	adc	r2, r3, r2
   18f1c:	adds	r8, r1, r0
   18f20:	ldr	r3, [sp, #80]	; 0x50
   18f24:	adc	r7, r2, r4
   18f28:	ldr	r2, [sp, #44]	; 0x2c
   18f2c:	adds	r1, sl, r2
   18f30:	ldr	r2, [sp, #52]	; 0x34
   18f34:	str	r1, [sp, #44]	; 0x2c
   18f38:	adc	sl, r9, r2
   18f3c:	ldr	r2, [sp, #88]	; 0x58
   18f40:	eor	r5, r3, r2
   18f44:	ldr	r2, [sp, #92]	; 0x5c
   18f48:	ldr	r3, [sp, #84]	; 0x54
   18f4c:	eor	r6, r3, r2
   18f50:	lsr	r3, r6, #16
   18f54:	lsl	r6, r6, #16
   18f58:	orr	r6, r6, r5, lsr #16
   18f5c:	orr	r9, r3, r5, lsl #16
   18f60:	eor	r2, r7, r6
   18f64:	eor	r3, r8, r9
   18f68:	str	r2, [sp, #140]	; 0x8c
   18f6c:	adds	r2, r2, r1
   18f70:	str	r3, [sp, #120]	; 0x78
   18f74:	ldr	r1, [sp, #268]	; 0x10c
   18f78:	adc	r5, r3, sl
   18f7c:	eor	r0, r2, r0
   18f80:	str	r2, [sp, #252]	; 0xfc
   18f84:	str	r5, [sp, #256]	; 0x100
   18f88:	eor	r4, r5, r4
   18f8c:	lsl	r5, r0, #8
   18f90:	lsr	r0, r0, #24
   18f94:	orr	r3, r0, r4, lsl #8
   18f98:	ldr	r0, [sp, #272]	; 0x110
   18f9c:	orr	r2, r5, r4, lsr #24
   18fa0:	ldr	r5, [sp, #148]	; 0x94
   18fa4:	str	r2, [sp, #88]	; 0x58
   18fa8:	str	r3, [sp, #92]	; 0x5c
   18fac:	adds	r0, r8, r0
   18fb0:	adc	r1, r7, r1
   18fb4:	adds	r0, r0, r3
   18fb8:	adc	r1, r1, r2
   18fbc:	str	r0, [sp, #84]	; 0x54
   18fc0:	adds	r0, lr, r0
   18fc4:	ldr	r2, [sp, #56]	; 0x38
   18fc8:	str	r0, [sp, #52]	; 0x34
   18fcc:	adc	r0, ip, r1
   18fd0:	str	r1, [sp, #80]	; 0x50
   18fd4:	str	r0, [sp, #48]	; 0x30
   18fd8:	ldr	r0, [sp, #112]	; 0x70
   18fdc:	adds	lr, r9, r0
   18fe0:	ldr	r0, [sp, #116]	; 0x74
   18fe4:	str	lr, [fp, #-200]	; 0xffffff38
   18fe8:	adc	r8, r6, r0
   18fec:	ldr	r0, [sp, #100]	; 0x64
   18ff0:	str	r8, [fp, #-196]	; 0xffffff3c
   18ff4:	eor	r1, r8, r0
   18ff8:	ldr	r0, [sp, #104]	; 0x68
   18ffc:	lsl	r6, r1, #1
   19000:	eor	r3, lr, r0
   19004:	ldr	r0, [sp, #280]	; 0x118
   19008:	orr	r6, r6, r3, lsr #31
   1900c:	lsl	r3, r3, #1
   19010:	orr	r1, r3, r1, lsr #31
   19014:	str	r6, [fp, #-236]	; 0xffffff14
   19018:	str	r1, [fp, #-240]	; 0xffffff10
   1901c:	adds	r3, r2, r0
   19020:	ldr	r0, [sp, #276]	; 0x114
   19024:	ldr	r2, [sp, #60]	; 0x3c
   19028:	adc	r2, r2, r0
   1902c:	ldr	r0, [sp, #72]	; 0x48
   19030:	adds	r3, r3, r1
   19034:	adc	r2, r2, r6
   19038:	eor	r4, r0, r2
   1903c:	ldr	r0, [sp, #76]	; 0x4c
   19040:	eor	r7, r0, r3
   19044:	ldr	r0, [sp, #144]	; 0x90
   19048:	adds	r0, r4, r0
   1904c:	adc	ip, r7, r5
   19050:	eor	r1, r0, r1
   19054:	lsl	r9, r1, #8
   19058:	eor	r6, ip, r6
   1905c:	lsr	r1, r1, #24
   19060:	orr	r5, r9, r6, lsr #24
   19064:	orr	r6, r1, r6, lsl #8
   19068:	ldr	r1, [sp, #200]	; 0xc8
   1906c:	str	r6, [sp, #176]	; 0xb0
   19070:	str	r5, [sp, #172]	; 0xac
   19074:	adds	r1, r3, r1
   19078:	ldr	r3, [sp, #196]	; 0xc4
   1907c:	adc	r2, r2, r3
   19080:	adds	r3, r1, r6
   19084:	ldr	r6, [sp, #156]	; 0x9c
   19088:	adc	r1, r2, r5
   1908c:	eor	r2, r3, r4
   19090:	str	r3, [sp, #268]	; 0x10c
   19094:	ldr	r4, [sp, #292]	; 0x124
   19098:	str	r1, [sp, #272]	; 0x110
   1909c:	eor	r1, r1, r7
   190a0:	lsl	r3, r2, #16
   190a4:	lsr	r2, r2, #16
   190a8:	ldr	r7, [sp, #128]	; 0x80
   190ac:	orr	r3, r3, r1, lsr #16
   190b0:	orr	r1, r2, r1, lsl #16
   190b4:	ldr	r2, [sp, #44]	; 0x2c
   190b8:	adds	r9, r1, r0
   190bc:	ldr	r0, [sp, #96]	; 0x60
   190c0:	str	r1, [sp, #276]	; 0x114
   190c4:	ldr	r1, [sp, #108]	; 0x6c
   190c8:	str	r3, [sp, #280]	; 0x118
   190cc:	adc	ip, r3, ip
   190d0:	str	r9, [sp, #148]	; 0x94
   190d4:	str	ip, [sp, #144]	; 0x90
   190d8:	eor	r0, sl, r0
   190dc:	eor	r1, r2, r1
   190e0:	lsl	r2, r0, #1
   190e4:	orr	r3, r2, r1, lsr #31
   190e8:	lsl	r1, r1, #1
   190ec:	orr	r2, r1, r0, lsr #31
   190f0:	ldr	r0, [sp, #264]	; 0x108
   190f4:	ldr	r1, [sp, #260]	; 0x104
   190f8:	strd	r2, [r4]
   190fc:	adds	r0, r2, r0
   19100:	adc	r1, r3, r1
   19104:	adds	r0, r0, r7
   19108:	ldr	r7, [sp, #132]	; 0x84
   1910c:	eor	r6, r0, r6
   19110:	adc	r1, r1, r7
   19114:	ldr	r7, [sp, #152]	; 0x98
   19118:	eor	sl, r1, r7
   1911c:	adds	r7, sl, lr
   19120:	adc	r5, r6, r8
   19124:	eor	r2, r7, r2
   19128:	str	r7, [sp, #260]	; 0x104
   1912c:	str	r5, [sp, #264]	; 0x108
   19130:	eor	r5, r5, r3
   19134:	lsl	r3, r2, #8
   19138:	lsr	r2, r2, #24
   1913c:	orr	r7, r2, r5, lsl #8
   19140:	ldr	r2, [sp, #168]	; 0xa8
   19144:	orr	r3, r3, r5, lsr #24
   19148:	str	r7, [sp, #132]	; 0x84
   1914c:	str	r3, [sp, #128]	; 0x80
   19150:	adds	r0, r0, r2
   19154:	ldr	r2, [sp, #164]	; 0xa4
   19158:	adc	r1, r1, r2
   1915c:	adds	r2, r0, r7
   19160:	ldr	r7, [sp, #52]	; 0x34
   19164:	adc	r0, r1, r3
   19168:	eor	r1, r2, sl
   1916c:	str	r2, [sp, #196]	; 0xc4
   19170:	str	r0, [sp, #200]	; 0xc8
   19174:	eor	r0, r0, r6
   19178:	ldr	r6, [sp, #48]	; 0x30
   1917c:	lsr	r2, r1, #16
   19180:	lsl	r1, r1, #16
   19184:	orr	r2, r2, r0, lsl #16
   19188:	orr	r0, r1, r0, lsr #16
   1918c:	str	r2, [sp, #112]	; 0x70
   19190:	eor	r1, r7, r2
   19194:	ldr	r2, [sp, #64]	; 0x40
   19198:	str	r0, [sp, #116]	; 0x74
   1919c:	eor	r0, r6, r0
   191a0:	adds	r5, r0, r9
   191a4:	adc	r3, r1, ip
   191a8:	str	r5, [sp, #104]	; 0x68
   191ac:	str	r3, [sp, #108]	; 0x6c
   191b0:	eor	r2, r3, r2
   191b4:	ldr	r3, [sp, #68]	; 0x44
   191b8:	eor	r4, r5, r3
   191bc:	lsl	r3, r4, #8
   191c0:	lsr	r4, r4, #24
   191c4:	orr	r5, r3, r2, lsr #24
   191c8:	orr	r8, r4, r2, lsl #8
   191cc:	ldr	r2, [sp, #224]	; 0xe0
   191d0:	str	r5, [sp, #100]	; 0x64
   191d4:	adds	r4, r7, r2
   191d8:	ldr	r2, [sp, #220]	; 0xdc
   191dc:	adc	r3, r6, r2
   191e0:	adds	ip, r4, r8
   191e4:	adc	r7, r3, r5
   191e8:	eor	r0, ip, r0
   191ec:	ldr	r5, [sp, #84]	; 0x54
   191f0:	str	ip, [sp, #224]	; 0xe0
   191f4:	eor	r4, r7, r1
   191f8:	lsl	r1, r0, #16
   191fc:	lsr	r0, r0, #16
   19200:	str	r7, [sp, #220]	; 0xdc
   19204:	orr	r9, r1, r4, lsr #16
   19208:	orr	r3, r0, r4, lsl #16
   1920c:	ldr	r0, [sp, #120]	; 0x78
   19210:	ldr	r1, [sp, #80]	; 0x50
   19214:	eor	r1, r1, r0
   19218:	ldr	r0, [sp, #140]	; 0x8c
   1921c:	eor	r4, r5, r0
   19220:	ldr	r0, [sp, #252]	; 0xfc
   19224:	lsl	r5, r4, #16
   19228:	lsr	r4, r4, #16
   1922c:	orr	r2, r4, r1, lsl #16
   19230:	orr	r6, r5, r1, lsr #16
   19234:	str	r6, [fp, #-188]	; 0xffffff44
   19238:	str	r2, [fp, #-192]	; 0xffffff40
   1923c:	str	r2, [sp, #152]	; 0x98
   19240:	str	r6, [sp, #156]	; 0x9c
   19244:	adds	r5, r2, r0
   19248:	ldr	r0, [sp, #256]	; 0x100
   1924c:	ldr	r2, [sp, #100]	; 0x64
   19250:	str	r5, [fp, #-224]	; 0xffffff20
   19254:	adc	lr, r6, r0
   19258:	ldr	r0, [sp, #88]	; 0x58
   1925c:	str	lr, [fp, #-220]	; 0xffffff24
   19260:	eor	r1, lr, r0
   19264:	ldr	r0, [sp, #92]	; 0x5c
   19268:	lsl	sl, r1, #1
   1926c:	eor	r0, r5, r0
   19270:	orr	r4, sl, r0, lsr #31
   19274:	lsl	r0, r0, #1
   19278:	ldr	sl, [sp, #124]	; 0x7c
   1927c:	orr	r0, r0, r1, lsr #31
   19280:	str	r4, [sp, #168]	; 0xa8
   19284:	str	r4, [fp, #-252]	; 0xffffff04
   19288:	ldr	r4, [sp, #136]	; 0x88
   1928c:	ldr	r1, [sp, #108]	; 0x6c
   19290:	str	r0, [fp, #-256]	; 0xffffff00
   19294:	str	r0, [sp, #164]	; 0xa4
   19298:	ldr	r0, [sp, #240]	; 0xf0
   1929c:	str	sl, [fp, #-180]	; 0xffffff4c
   192a0:	str	r4, [fp, #-184]	; 0xffffff48
   192a4:	str	r0, [fp, #-212]	; 0xffffff2c
   192a8:	ldr	r0, [sp, #236]	; 0xec
   192ac:	str	r0, [fp, #-216]	; 0xffffff28
   192b0:	ldr	r0, [sp, #280]	; 0x118
   192b4:	str	r0, [fp, #-172]	; 0xffffff54
   192b8:	ldr	r0, [sp, #276]	; 0x114
   192bc:	str	r0, [fp, #-176]	; 0xffffff50
   192c0:	ldr	r0, [sp, #104]	; 0x68
   192c4:	str	ip, [fp, #-288]	; 0xfffffee0
   192c8:	str	r7, [fp, #-284]	; 0xfffffee4
   192cc:	str	r3, [fp, #-168]	; 0xffffff58
   192d0:	str	r9, [fp, #-164]	; 0xffffff5c
   192d4:	adds	r0, r3, r0
   192d8:	ldr	r3, [sp, #272]	; 0x110
   192dc:	adc	r1, r9, r1
   192e0:	str	r0, [fp, #-208]	; 0xffffff30
   192e4:	eor	r0, r0, r8
   192e8:	str	r1, [fp, #-204]	; 0xffffff34
   192ec:	eor	r1, r1, r2
   192f0:	lsl	r2, r0, #1
   192f4:	orr	r2, r2, r1, lsr #31
   192f8:	lsl	r1, r1, #1
   192fc:	orr	r0, r1, r0, lsr #31
   19300:	ldr	r1, [sp, #112]	; 0x70
   19304:	str	r2, [fp, #-248]	; 0xffffff08
   19308:	str	r0, [fp, #-244]	; 0xffffff0c
   1930c:	ldr	r0, [sp, #260]	; 0x104
   19310:	adds	r9, r1, r0
   19314:	ldr	r0, [sp, #264]	; 0x108
   19318:	ldr	r1, [sp, #116]	; 0x74
   1931c:	adc	ip, r1, r0
   19320:	ldr	r0, [sp, #128]	; 0x80
   19324:	eor	r1, ip, r0
   19328:	ldr	r0, [sp, #132]	; 0x84
   1932c:	lsl	r6, r1, #1
   19330:	eor	r2, r9, r0
   19334:	ldr	r0, [sp, #248]	; 0xf8
   19338:	orr	r6, r6, r2, lsr #31
   1933c:	lsl	r2, r2, #1
   19340:	orr	r1, r2, r1, lsr #31
   19344:	ldr	r2, [sp, #268]	; 0x10c
   19348:	adds	r2, r2, r0
   1934c:	ldr	r0, [sp, #244]	; 0xf4
   19350:	adc	r0, r3, r0
   19354:	adds	r2, r2, r1
   19358:	adc	r0, r0, r6
   1935c:	eor	r7, r2, r4
   19360:	eor	r8, r0, sl
   19364:	adds	r5, r8, r5
   19368:	adc	r3, r7, lr
   1936c:	eor	r1, r5, r1
   19370:	lsl	r4, r1, #8
   19374:	eor	r6, r3, r6
   19378:	lsr	r1, r1, #24
   1937c:	orr	r4, r4, r6, lsr #24
   19380:	orr	r1, r1, r6, lsl #8
   19384:	ldr	r6, [sp, #192]	; 0xc0
   19388:	adds	r2, r2, r6
   1938c:	ldr	r6, [sp, #188]	; 0xbc
   19390:	adc	r0, r0, r6
   19394:	adds	r2, r2, r1
   19398:	str	r2, [sp, #264]	; 0x108
   1939c:	adc	r0, r0, r4
   193a0:	eor	r2, r2, r8
   193a4:	str	r0, [sp, #260]	; 0x104
   193a8:	lsl	r6, r2, #16
   193ac:	eor	r0, r0, r7
   193b0:	lsr	r2, r2, #16
   193b4:	orr	r7, r6, r0, lsr #16
   193b8:	orr	r0, r2, r0, lsl #16
   193bc:	adds	r2, r0, r5
   193c0:	mov	sl, r0
   193c4:	str	r0, [sp, #244]	; 0xf4
   193c8:	ldr	r5, [sp, #152]	; 0x98
   193cc:	str	r7, [sp, #268]	; 0x10c
   193d0:	adc	r0, r7, r3
   193d4:	eor	r1, r2, r1
   193d8:	str	r2, [sp, #256]	; 0x100
   193dc:	ldr	r3, [sp, #212]	; 0xd4
   193e0:	str	r0, [sp, #252]	; 0xfc
   193e4:	eor	r0, r0, r4
   193e8:	lsl	r2, r1, #1
   193ec:	ldr	r4, [sp, #216]	; 0xd8
   193f0:	orr	lr, r2, r0, lsr #31
   193f4:	lsl	r0, r0, #1
   193f8:	ldr	r2, [sp, #148]	; 0x94
   193fc:	orr	r0, r0, r1, lsr #31
   19400:	ldr	r1, [sp, #144]	; 0x90
   19404:	str	lr, [sp, #248]	; 0xf8
   19408:	str	r0, [sp, #272]	; 0x110
   1940c:	ldr	r0, [sp, #172]	; 0xac
   19410:	eor	r0, r1, r0
   19414:	ldr	r1, [sp, #176]	; 0xb0
   19418:	eor	r1, r2, r1
   1941c:	lsl	r2, r0, #1
   19420:	orr	r2, r2, r1, lsr #31
   19424:	lsl	r1, r1, #1
   19428:	orr	r0, r1, r0, lsr #31
   1942c:	ldr	r1, [sp, #228]	; 0xe4
   19430:	adds	r1, r3, r1
   19434:	ldr	r3, [sp, #232]	; 0xe8
   19438:	adc	r3, r4, r3
   1943c:	ldr	r4, [sp, #156]	; 0x9c
   19440:	adds	r1, r1, r0
   19444:	adc	r3, r3, r2
   19448:	eor	r5, r5, r1
   1944c:	eor	r4, r4, r3
   19450:	adds	r9, r4, r9
   19454:	adc	r8, r5, ip
   19458:	eor	r0, r9, r0
   1945c:	lsl	r7, r0, #8
   19460:	eor	r2, r8, r2
   19464:	lsr	r0, r0, #24
   19468:	orr	ip, r7, r2, lsr #24
   1946c:	orr	r0, r0, r2, lsl #8
   19470:	ldr	r2, [sp, #288]	; 0x120
   19474:	adds	r1, r1, r2
   19478:	ldr	r2, [sp, #284]	; 0x11c
   1947c:	adc	r2, r3, r2
   19480:	adds	r3, r1, r0
   19484:	adc	r2, r2, ip
   19488:	str	r3, [sp, #192]	; 0xc0
   1948c:	mov	r6, r2
   19490:	eor	r1, r2, r5
   19494:	str	r2, [sp, #188]	; 0xbc
   19498:	eor	r2, r3, r4
   1949c:	mov	r4, r3
   194a0:	lsl	r3, r2, #16
   194a4:	lsr	r2, r2, #16
   194a8:	str	r6, [fp, #-276]	; 0xfffffeec
   194ac:	str	r4, [fp, #-280]	; 0xfffffee8
   194b0:	orr	r7, r3, r1, lsr #16
   194b4:	orr	r1, r2, r1, lsl #16
   194b8:	adds	r5, r1, r9
   194bc:	mov	r9, r1
   194c0:	str	r1, [sp, #232]	; 0xe8
   194c4:	str	r7, [fp, #-188]	; 0xffffff44
   194c8:	str	r7, [sp, #228]	; 0xe4
   194cc:	adc	r2, r7, r8
   194d0:	eor	r0, r5, r0
   194d4:	str	r9, [fp, #-192]	; 0xffffff40
   194d8:	str	r5, [fp, #-200]	; 0xffffff38
   194dc:	str	r5, [sp, #216]	; 0xd8
   194e0:	mov	r3, r2
   194e4:	eor	r1, r2, ip
   194e8:	str	r2, [sp, #212]	; 0xd4
   194ec:	lsl	r2, r0, #1
   194f0:	orr	r2, r2, r1, lsr #31
   194f4:	lsl	r1, r1, #1
   194f8:	str	r3, [fp, #-196]	; 0xffffff3c
   194fc:	orr	r0, r1, r0, lsr #31
   19500:	str	r2, [fp, #-240]	; 0xffffff10
   19504:	ldr	r1, [sp, #272]	; 0x110
   19508:	str	r2, [sp, #288]	; 0x120
   1950c:	str	r0, [fp, #-236]	; 0xffffff14
   19510:	str	r0, [sp, #284]	; 0x11c
   19514:	ldr	r0, [sp, #268]	; 0x10c
   19518:	str	sl, [fp, #-184]	; 0xffffff48
   1951c:	str	r0, [fp, #-180]	; 0xffffff4c
   19520:	ldr	r0, [sp, #260]	; 0x104
   19524:	str	r0, [fp, #-268]	; 0xfffffef4
   19528:	ldr	r0, [sp, #264]	; 0x108
   1952c:	str	r0, [fp, #-272]	; 0xfffffef0
   19530:	ldr	r0, [sp, #252]	; 0xfc
   19534:	str	r0, [fp, #-220]	; 0xffffff24
   19538:	ldr	r0, [sp, #256]	; 0x100
   1953c:	str	r0, [fp, #-224]	; 0xffffff20
   19540:	ldr	r0, [sp, #292]	; 0x124
   19544:	str	lr, [r0]
   19548:	str	r1, [r0, #4]
   1954c:	ldr	r0, [sp, #208]	; 0xd0
   19550:	ldr	r1, [sp, #196]	; 0xc4
   19554:	ldr	r2, [sp, #200]	; 0xc8
   19558:	ldr	r5, [sp, #164]	; 0xa4
   1955c:	ldr	r7, [sp, #168]	; 0xa8
   19560:	adds	r0, r1, r0
   19564:	ldr	r1, [sp, #204]	; 0xcc
   19568:	adc	r1, r2, r1
   1956c:	ldr	r2, [sp, #280]	; 0x118
   19570:	adds	r0, r0, r5
   19574:	adc	r1, r1, r7
   19578:	eor	r8, r1, r2
   1957c:	ldr	r2, [sp, #276]	; 0x114
   19580:	eor	sl, r0, r2
   19584:	ldr	r2, [sp, #236]	; 0xec
   19588:	adds	r3, r8, r2
   1958c:	ldr	r2, [sp, #240]	; 0xf0
   19590:	adc	ip, sl, r2
   19594:	eor	r2, r3, r5
   19598:	eor	r6, ip, r7
   1959c:	ldr	r7, [sp, #184]	; 0xb8
   195a0:	lsl	r9, r2, #8
   195a4:	lsr	r2, r2, #24
   195a8:	orr	r2, r2, r6, lsl #8
   195ac:	orr	r9, r9, r6, lsr #24
   195b0:	adds	r0, r0, r7
   195b4:	ldr	r7, [sp, #180]	; 0xb4
   195b8:	adc	r1, r1, r7
   195bc:	adds	r6, r0, r2
   195c0:	adc	lr, r1, r9
   195c4:	eor	r8, r6, r8
   195c8:	eor	r1, lr, sl
   195cc:	lsl	r5, r8, #16
   195d0:	orr	r7, r5, r1, lsr #16
   195d4:	lsr	r5, r8, #16
   195d8:	orr	r0, r5, r1, lsl #16
   195dc:	str	r7, [sp, #280]	; 0x118
   195e0:	str	r7, [fp, #-172]	; 0xffffff54
   195e4:	adds	r3, r0, r3
   195e8:	str	r0, [fp, #-176]	; 0xffffff50
   195ec:	str	r0, [sp, #292]	; 0x124
   195f0:	ldr	r0, [sp, #160]	; 0xa0
   195f4:	adc	r5, r7, ip
   195f8:	eor	r2, r3, r2
   195fc:	str	r3, [fp, #-216]	; 0xffffff28
   19600:	eor	r1, r5, r9
   19604:	str	r5, [fp, #-212]	; 0xffffff2c
   19608:	lsl	r4, r1, #1
   1960c:	orr	r9, r4, r2, lsr #31
   19610:	lsl	r2, r2, #1
   19614:	orr	sl, r2, r1, lsr #31
   19618:	str	r9, [fp, #-252]	; 0xffffff04
   1961c:	str	sl, [fp, #-256]	; 0xffffff00
   19620:	str	lr, [fp, #-260]	; 0xfffffefc
   19624:	str	r6, [fp, #-264]	; 0xfffffef8
   19628:	ldm	r0, {r2, r4, ip}
   1962c:	ldr	r8, [sp, #220]	; 0xdc
   19630:	ldr	r7, [sp, #252]	; 0xfc
   19634:	ldr	r1, [r0, #12]
   19638:	eor	r4, r8, r4
   1963c:	eor	r4, r4, r7
   19640:	str	r4, [r0, #4]
   19644:	mov	r4, r0
   19648:	ldr	r0, [sp, #224]	; 0xe0
   1964c:	eor	r2, r0, r2
   19650:	ldr	r0, [sp, #256]	; 0x100
   19654:	eor	r2, r2, r0
   19658:	ldr	r0, [sp, #188]	; 0xbc
   1965c:	str	r2, [r4]
   19660:	eor	r0, r0, r1
   19664:	ldr	r1, [sp, #212]	; 0xd4
   19668:	eor	r0, r0, r5
   1966c:	str	r0, [r4, #12]
   19670:	ldr	r0, [sp, #192]	; 0xc0
   19674:	eor	r0, r0, ip
   19678:	eor	r0, r0, r3
   1967c:	ldr	r3, [sp, #216]	; 0xd8
   19680:	str	r0, [r4, #8]
   19684:	ldr	r0, [r4, #28]
   19688:	ldr	r2, [fp, #-204]	; 0xffffff34
   1968c:	eor	r0, lr, r0
   19690:	eor	r0, r0, r1
   19694:	ldr	r1, [fp, #-208]	; 0xffffff30
   19698:	str	r0, [r4, #28]
   1969c:	ldr	r0, [r4, #24]
   196a0:	eor	r0, r6, r0
   196a4:	eor	r0, r0, r3
   196a8:	ldr	r3, [sp, #228]	; 0xe4
   196ac:	str	r0, [r4, #24]
   196b0:	ldr	r0, [r4, #36]	; 0x24
   196b4:	eor	r0, r9, r0
   196b8:	eor	r0, r0, r3
   196bc:	ldr	r3, [sp, #232]	; 0xe8
   196c0:	str	r0, [r4, #36]	; 0x24
   196c4:	ldr	r0, [r4, #32]
   196c8:	eor	r0, sl, r0
   196cc:	eor	r0, r0, r3
   196d0:	ldr	r3, [sp, #260]	; 0x104
   196d4:	str	r0, [r4, #32]
   196d8:	ldr	r0, [r4, #20]
   196dc:	eor	r0, r3, r0
   196e0:	ldr	r3, [sp, #288]	; 0x120
   196e4:	eor	r0, r0, r2
   196e8:	ldr	r2, [sp, #264]	; 0x108
   196ec:	str	r0, [r4, #20]
   196f0:	ldr	r0, [r4, #16]
   196f4:	eor	r0, r2, r0
   196f8:	eor	r0, r0, r1
   196fc:	ldr	r1, [sp, #284]	; 0x11c
   19700:	str	r0, [r4, #16]
   19704:	ldr	r0, [r4, #52]	; 0x34
   19708:	ldr	r2, [fp, #-244]	; 0xffffff0c
   1970c:	eor	r0, r1, r0
   19710:	ldr	r1, [sp, #280]	; 0x118
   19714:	eor	r0, r0, r1
   19718:	ldr	r1, [fp, #-248]	; 0xffffff08
   1971c:	str	r0, [r4, #52]	; 0x34
   19720:	ldr	r0, [r4, #48]	; 0x30
   19724:	eor	r0, r3, r0
   19728:	ldr	r3, [sp, #292]	; 0x124
   1972c:	eor	r0, r0, r3
   19730:	str	r0, [r4, #48]	; 0x30
   19734:	ldr	r0, [r4, #44]	; 0x2c
   19738:	eor	r0, r2, r0
   1973c:	ldr	r2, [sp, #268]	; 0x10c
   19740:	eor	r0, r0, r2
   19744:	ldr	r2, [sp, #272]	; 0x110
   19748:	str	r0, [r4, #44]	; 0x2c
   1974c:	ldr	r0, [r4, #40]	; 0x28
   19750:	eor	r0, r1, r0
   19754:	ldr	r1, [sp, #244]	; 0xf4
   19758:	eor	r0, r0, r1
   1975c:	str	r0, [r4, #40]	; 0x28
   19760:	ldr	r1, [r4, #60]	; 0x3c
   19764:	ldr	r3, [fp, #-164]	; 0xffffff5c
   19768:	ldr	r0, [r4, #56]	; 0x38
   1976c:	eor	r1, r2, r1
   19770:	ldr	r2, [fp, #-168]	; 0xffffff58
   19774:	eor	r1, r1, r3
   19778:	str	r1, [r4, #60]	; 0x3c
   1977c:	ldr	r1, [sp, #248]	; 0xf8
   19780:	eor	r0, r1, r0
   19784:	eor	r0, r0, r2
   19788:	str	r0, [r4, #56]	; 0x38
   1978c:	sub	sp, fp, #28
   19790:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19794:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19798:	add	fp, sp, #28
   1979c:	sub	sp, sp, #68	; 0x44
   197a0:	mov	r9, sp
   197a4:	mov	sl, r1
   197a8:	mov	r6, r0
   197ac:	vmov.i32	q8, #0	; 0x00000000
   197b0:	mov	r0, #48	; 0x30
   197b4:	mvn	r7, #0
   197b8:	mov	r1, r9
   197bc:	add	r4, r9, #32
   197c0:	add	r5, r9, #16
   197c4:	cmp	sl, #0
   197c8:	vst1.64	{d16-d17}, [r1], r0
   197cc:	vst1.64	{d16-d17}, [r4]
   197d0:	vst1.64	{d16-d17}, [r5]
   197d4:	vst1.64	{d16-d17}, [r1]
   197d8:	beq	197fc <__assert_fail@plt+0x83d8>
   197dc:	ldr	r0, [r6, #228]	; 0xe4
   197e0:	cmp	r0, r2
   197e4:	bhi	197fc <__assert_fail@plt+0x83d8>
   197e8:	mov	r0, r6
   197ec:	ldr	r1, [r0, #80]!	; 0x50
   197f0:	ldr	r2, [r0, #4]
   197f4:	orrs	r1, r1, r2
   197f8:	beq	19808 <__assert_fail@plt+0x83e4>
   197fc:	mov	r0, r7
   19800:	sub	sp, fp, #28
   19804:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19808:	add	ip, r6, #64	; 0x40
   1980c:	ldr	r1, [r6, #224]	; 0xe0
   19810:	add	lr, r6, #64	; 0x40
   19814:	add	r8, r6, #96	; 0x60
   19818:	ldm	ip, {r2, r3, r7, ip}
   1981c:	adds	r2, r2, r1
   19820:	adcs	r3, r3, #0
   19824:	adcs	r7, r7, #0
   19828:	adc	ip, ip, #0
   1982c:	stm	lr, {r2, r3, r7, ip}
   19830:	mvn	r3, #0
   19834:	mov	r7, #0
   19838:	ldrb	r2, [r6, #232]	; 0xe8
   1983c:	cmp	r2, #0
   19840:	rsb	r2, r1, #128	; 0x80
   19844:	strne	r3, [r6, #88]	; 0x58
   19848:	strne	r3, [r6, #92]	; 0x5c
   1984c:	str	r3, [r0]
   19850:	str	r3, [r0, #4]
   19854:	add	r0, r8, r1
   19858:	mov	r1, #0
   1985c:	bl	11334 <memset@plt>
   19860:	mov	r0, r6
   19864:	mov	r1, r8
   19868:	bl	13ef0 <__assert_fail@plt+0x2acc>
   1986c:	add	r1, r6, #32
   19870:	mov	r2, #228	; 0xe4
   19874:	add	r0, r6, #48	; 0x30
   19878:	vld1.64	{d16-d17}, [r1]
   1987c:	add	r1, r6, #16
   19880:	vld1.64	{d20-d21}, [r6], r2
   19884:	vld1.64	{d22-d23}, [r0]
   19888:	mov	r0, #48	; 0x30
   1988c:	vld1.64	{d18-d19}, [r1]
   19890:	mov	r1, r9
   19894:	vst1.64	{d20-d21}, [r1], r0
   19898:	vst1.64	{d16-d17}, [r4]
   1989c:	mov	r0, sl
   198a0:	vst1.64	{d22-d23}, [r1]
   198a4:	vst1.64	{d18-d19}, [r5]
   198a8:	mov	r1, r9
   198ac:	ldr	r2, [r6]
   198b0:	bl	111c0 <memcpy@plt>
   198b4:	movw	r0, #14912	; 0x3a40
   198b8:	mov	r1, #0
   198bc:	mov	r2, #64	; 0x40
   198c0:	movt	r0, #3
   198c4:	ldr	r3, [r0]
   198c8:	mov	r0, r9
   198cc:	blx	r3
   198d0:	mov	r0, r7
   198d4:	sub	sp, fp, #28
   198d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   198dc:	nop	{0}
   198e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   198e4:	add	fp, sp, #28
   198e8:	sub	sp, sp, #396	; 0x18c
   198ec:	mov	r5, r1
   198f0:	mov	sl, r0
   198f4:	cmp	r3, #0
   198f8:	mov	r1, r3
   198fc:	mvn	r0, #0
   19900:	movwne	r1, #1
   19904:	cmp	sl, #0
   19908:	beq	19940 <__assert_fail@plt+0x851c>
   1990c:	mov	r6, r2
   19910:	clz	r2, r2
   19914:	lsr	r2, r2, #5
   19918:	ands	r1, r2, r1
   1991c:	bne	19940 <__assert_fail@plt+0x851c>
   19920:	ldr	r4, [fp, #12]
   19924:	cmp	r4, #0
   19928:	mov	r1, r4
   1992c:	movwne	r1, #1
   19930:	cmp	r4, #64	; 0x40
   19934:	subls	r2, r5, #1
   19938:	cmpls	r2, #63	; 0x3f
   1993c:	bls	19948 <__assert_fail@plt+0x8524>
   19940:	sub	sp, fp, #28
   19944:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19948:	ldr	r7, [fp, #8]
   1994c:	clz	r2, r7
   19950:	lsr	r2, r2, #5
   19954:	ands	r1, r2, r1
   19958:	bne	19940 <__assert_fail@plt+0x851c>
   1995c:	mov	r9, r3
   19960:	cmp	r4, #0
   19964:	beq	19a7c <__assert_fail@plt+0x8658>
   19968:	cmp	r7, #0
   1996c:	beq	19940 <__assert_fail@plt+0x851c>
   19970:	sub	r1, r4, #1
   19974:	cmp	r1, #63	; 0x3f
   19978:	bhi	19940 <__assert_fail@plt+0x851c>
   1997c:	add	r8, sp, #24
   19980:	mov	r1, #0
   19984:	mov	r2, #176	; 0xb0
   19988:	add	r0, r8, #64	; 0x40
   1998c:	bl	11334 <memset@plt>
   19990:	add	r0, pc, #744	; 0x2e8
   19994:	add	r1, pc, #756	; 0x2f4
   19998:	rsb	r2, r4, #128	; 0x80
   1999c:	vld1.64	{d16-d17}, [r1 :128]
   199a0:	vld1.64	{d18-d19}, [r0 :128]
   199a4:	add	r1, pc, #756	; 0x2f4
   199a8:	add	r0, r8, #8
   199ac:	vld1.64	{d20-d21}, [r1 :128]
   199b0:	uxtb	r1, r4
   199b4:	vst1.64	{d16-d17}, [r0]
   199b8:	add	r0, r8, #24
   199bc:	vst1.64	{d18-d19}, [r0]
   199c0:	add	r0, r8, #40	; 0x28
   199c4:	mov	r8, r6
   199c8:	sub	r6, fp, #160	; 0xa0
   199cc:	vst1.64	{d20-d21}, [r0]
   199d0:	movw	r0, #58983	; 0xe667
   199d4:	movt	r0, #27145	; 0x6a09
   199d8:	str	r0, [sp, #28]
   199dc:	movw	r0, #52505	; 0xcd19
   199e0:	movt	r0, #23520	; 0x5be0
   199e4:	str	r0, [sp, #84]	; 0x54
   199e8:	movw	r0, #8569	; 0x2179
   199ec:	movt	r0, #4990	; 0x137e
   199f0:	str	r0, [sp, #80]	; 0x50
   199f4:	uxtb	r0, r5
   199f8:	str	r0, [sp, #252]	; 0xfc
   199fc:	orr	r0, r0, r1, lsl #8
   19a00:	movw	r1, #51464	; 0xc908
   19a04:	orr	r0, r0, #65536	; 0x10000
   19a08:	movt	r1, #62396	; 0xf3bc
   19a0c:	orr	r0, r0, #16777216	; 0x1000000
   19a10:	eor	r0, r0, r1
   19a14:	mov	r1, #0
   19a18:	str	r0, [sp, #24]
   19a1c:	add	r0, r6, r4
   19a20:	bl	11334 <memset@plt>
   19a24:	mov	r0, r6
   19a28:	mov	r1, r7
   19a2c:	mov	r2, r4
   19a30:	bl	111c0 <memcpy@plt>
   19a34:	add	r0, sp, #24
   19a38:	mov	r1, r6
   19a3c:	mov	r2, #128	; 0x80
   19a40:	mov	r4, #128	; 0x80
   19a44:	add	r0, r0, #96	; 0x60
   19a48:	bl	111c0 <memcpy@plt>
   19a4c:	movw	r0, #14912	; 0x3a40
   19a50:	str	r4, [sp, #248]	; 0xf8
   19a54:	mov	r1, #0
   19a58:	mov	r2, #128	; 0x80
   19a5c:	movt	r0, #3
   19a60:	ldr	r3, [r0]
   19a64:	mov	r0, r6
   19a68:	mov	r6, r8
   19a6c:	blx	r3
   19a70:	cmp	r9, #0
   19a74:	bne	19b0c <__assert_fail@plt+0x86e8>
   19a78:	b	19ce0 <__assert_fail@plt+0x88bc>
   19a7c:	add	r4, sp, #24
   19a80:	mov	r1, #0
   19a84:	mov	r2, #176	; 0xb0
   19a88:	add	r0, r4, #64	; 0x40
   19a8c:	bl	11334 <memset@plt>
   19a90:	add	r0, pc, #904	; 0x388
   19a94:	add	r1, pc, #916	; 0x394
   19a98:	vld1.64	{d16-d17}, [r1 :128]
   19a9c:	vld1.64	{d18-d19}, [r0 :128]
   19aa0:	add	r1, pc, #920	; 0x398
   19aa4:	add	r0, r4, #8
   19aa8:	vld1.64	{d20-d21}, [r1 :128]
   19aac:	movw	r1, #51464	; 0xc908
   19ab0:	movt	r1, #62396	; 0xf3bc
   19ab4:	vst1.64	{d16-d17}, [r0]
   19ab8:	add	r0, r4, #24
   19abc:	vst1.64	{d18-d19}, [r0]
   19ac0:	add	r0, r4, #40	; 0x28
   19ac4:	vst1.64	{d20-d21}, [r0]
   19ac8:	movw	r0, #58983	; 0xe667
   19acc:	movt	r0, #27145	; 0x6a09
   19ad0:	str	r0, [sp, #28]
   19ad4:	movw	r0, #52505	; 0xcd19
   19ad8:	movt	r0, #23520	; 0x5be0
   19adc:	str	r0, [sp, #84]	; 0x54
   19ae0:	movw	r0, #8569	; 0x2179
   19ae4:	movt	r0, #4990	; 0x137e
   19ae8:	str	r0, [sp, #80]	; 0x50
   19aec:	uxtb	r0, r5
   19af0:	str	r0, [sp, #252]	; 0xfc
   19af4:	orr	r0, r0, #65536	; 0x10000
   19af8:	orr	r0, r0, #16777216	; 0x1000000
   19afc:	eor	r0, r0, r1
   19b00:	str	r0, [sp, #24]
   19b04:	cmp	r9, #0
   19b08:	beq	19ce0 <__assert_fail@plt+0x88bc>
   19b0c:	ldr	r0, [sp, #248]	; 0xf8
   19b10:	rsb	r4, r0, #128	; 0x80
   19b14:	cmp	r4, r9
   19b18:	bcs	19cb8 <__assert_fail@plt+0x8894>
   19b1c:	add	r1, sp, #24
   19b20:	mov	r8, #0
   19b24:	str	r0, [sp, #16]
   19b28:	mov	r2, r4
   19b2c:	add	r1, r1, #96	; 0x60
   19b30:	str	r8, [sp, #248]	; 0xf8
   19b34:	str	r1, [sp, #20]
   19b38:	add	r0, r1, r0
   19b3c:	mov	r1, r6
   19b40:	bl	111c0 <memcpy@plt>
   19b44:	add	ip, sp, #88	; 0x58
   19b48:	mvn	lr, #128	; 0x80
   19b4c:	ldm	ip, {r0, r1, ip}
   19b50:	ldr	r3, [sp, #100]	; 0x64
   19b54:	adds	r7, r0, #128	; 0x80
   19b58:	str	r7, [sp, #88]	; 0x58
   19b5c:	adc	r7, r1, #0
   19b60:	str	r7, [sp, #92]	; 0x5c
   19b64:	adds	r7, ip, #1
   19b68:	adc	r2, r3, #0
   19b6c:	subs	r0, lr, r0
   19b70:	mvn	r0, #0
   19b74:	sbcs	r0, r0, r1
   19b78:	ldr	r1, [sp, #20]
   19b7c:	movwcc	r8, #1
   19b80:	cmp	r8, #0
   19b84:	add	r8, sp, #24
   19b88:	moveq	r2, r3
   19b8c:	moveq	r7, ip
   19b90:	mov	r0, r8
   19b94:	str	r2, [sp, #100]	; 0x64
   19b98:	str	r7, [sp, #96]	; 0x60
   19b9c:	bl	13ef0 <__assert_fail@plt+0x2acc>
   19ba0:	sub	r7, r9, r4
   19ba4:	add	r4, r6, r4
   19ba8:	cmp	r7, #129	; 0x81
   19bac:	bcc	19cb0 <__assert_fail@plt+0x888c>
   19bb0:	ldr	r1, [sp, #16]
   19bb4:	movw	r0, #257	; 0x101
   19bb8:	str	sl, [sp, #20]
   19bbc:	add	sl, r8, #72	; 0x48
   19bc0:	add	r8, r8, #64	; 0x40
   19bc4:	str	r6, [sp, #8]
   19bc8:	str	r5, [sp, #12]
   19bcc:	add	r2, r1, r9
   19bd0:	add	r9, sp, #24
   19bd4:	sub	r0, r2, r0
   19bd8:	str	r2, [sp, #4]
   19bdc:	bic	r2, r0, #127	; 0x7f
   19be0:	rsb	r0, r1, #256	; 0x100
   19be4:	add	r0, r0, r2
   19be8:	str	r2, [sp, #16]
   19bec:	str	r0, [sp]
   19bf0:	ldm	r8, {r2, r5}
   19bf4:	adds	r0, r2, #128	; 0x80
   19bf8:	adc	r3, r5, #0
   19bfc:	stm	r8, {r0, r3}
   19c00:	mvn	r3, #128	; 0x80
   19c04:	ldm	sl, {r6, ip}
   19c08:	adds	r0, r6, #1
   19c0c:	adc	r1, ip, #0
   19c10:	subs	r2, r3, r2
   19c14:	mvn	r2, #0
   19c18:	sbcs	r2, r2, r5
   19c1c:	mov	r2, #0
   19c20:	movwcc	r2, #1
   19c24:	cmp	r2, #0
   19c28:	moveq	r0, r6
   19c2c:	moveq	r1, ip
   19c30:	strd	r0, [sl]
   19c34:	mov	r0, r9
   19c38:	mov	r1, r4
   19c3c:	bl	13ef0 <__assert_fail@plt+0x2acc>
   19c40:	sub	r7, r7, #128	; 0x80
   19c44:	add	r4, r4, #128	; 0x80
   19c48:	cmp	r7, #128	; 0x80
   19c4c:	bhi	19bf0 <__assert_fail@plt+0x87cc>
   19c50:	ldr	r6, [sp, #8]
   19c54:	ldr	r0, [sp]
   19c58:	ldr	r1, [sp, #16]
   19c5c:	ldr	sl, [sp, #20]
   19c60:	ldr	r5, [sp, #12]
   19c64:	add	r6, r6, r0
   19c68:	ldr	r0, [sp, #4]
   19c6c:	sub	r0, r0, #256	; 0x100
   19c70:	sub	r9, r0, r1
   19c74:	b	19cb8 <__assert_fail@plt+0x8894>
   19c78:	nop	{0}
   19c7c:	nop	{0}
   19c80:	svcpl	0x001d36f1
   19c84:	strbge	pc, [pc, #-1338]	; 19752 <__assert_fail@plt+0x832e>	; <UNPREDICTABLE>
   19c88:	sfmge	f0, 3, [r6, #836]!	; 0x344
   19c8c:	tstpl	lr, pc, ror r2
   19c90:	strbhi	sl, [sl], #1851	; 0x73b
   19c94:	bllt	1a056b0 <optarg@@GLIBC_2.4+0x19be520>
   19c98:	vcmla.f32	d15, d4, d27[0], #90
   19c9c:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   19ca0:	blcs	fb4d24 <optarg@@GLIBC_2.4+0xf6db94>
   19ca4:	blls	173edc <optarg@@GLIBC_2.4+0x12cd4c>
   19ca8:	blx	108925e <optarg@@GLIBC_2.4+0x10420ce>
   19cac:	svcne	0x0083d9ab
   19cb0:	mov	r6, r4
   19cb4:	mov	r9, r7
   19cb8:	ldr	r0, [sp, #248]	; 0xf8
   19cbc:	add	r1, sp, #24
   19cc0:	mov	r2, r9
   19cc4:	add	r0, r1, r0
   19cc8:	mov	r1, r6
   19ccc:	add	r0, r0, #96	; 0x60
   19cd0:	bl	111c0 <memcpy@plt>
   19cd4:	ldr	r0, [sp, #248]	; 0xf8
   19cd8:	add	r0, r0, r9
   19cdc:	str	r0, [sp, #248]	; 0xf8
   19ce0:	sub	r9, fp, #160	; 0xa0
   19ce4:	vmov.i32	q8, #0	; 0x00000000
   19ce8:	mov	r0, #48	; 0x30
   19cec:	mov	r1, r9
   19cf0:	add	r7, r9, #32
   19cf4:	add	r4, r9, #16
   19cf8:	vst1.64	{d16-d17}, [r1], r0
   19cfc:	ldr	r0, [sp, #252]	; 0xfc
   19d00:	vst1.64	{d16-d17}, [r7]
   19d04:	vst1.64	{d16-d17}, [r4]
   19d08:	vst1.64	{d16-d17}, [r1]
   19d0c:	cmp	r0, r5
   19d10:	bhi	19e14 <__assert_fail@plt+0x89f0>
   19d14:	ldr	r0, [sp, #104]	; 0x68
   19d18:	ldr	r1, [sp, #108]	; 0x6c
   19d1c:	orrs	r0, r0, r1
   19d20:	bne	19e14 <__assert_fail@plt+0x89f0>
   19d24:	ldr	r1, [sp, #248]	; 0xf8
   19d28:	ldr	r2, [sp, #88]	; 0x58
   19d2c:	ldr	r3, [sp, #92]	; 0x5c
   19d30:	ldr	r0, [sp, #96]	; 0x60
   19d34:	ldr	lr, [sp, #100]	; 0x64
   19d38:	add	r5, sp, #24
   19d3c:	add	ip, r5, #80	; 0x50
   19d40:	adds	r2, r2, r1
   19d44:	str	r2, [sp, #88]	; 0x58
   19d48:	adcs	r2, r3, #0
   19d4c:	mvn	r3, #128	; 0x80
   19d50:	str	r2, [sp, #92]	; 0x5c
   19d54:	adcs	r2, r0, #0
   19d58:	adc	r0, lr, #0
   19d5c:	str	r2, [sp, #96]	; 0x60
   19d60:	mvn	r2, #0
   19d64:	str	r0, [sp, #100]	; 0x64
   19d68:	ldrb	r0, [sp, #256]	; 0x100
   19d6c:	cmp	r0, #0
   19d70:	beq	19d84 <__assert_fail@plt+0x8960>
   19d74:	adds	r0, r3, #128	; 0x80
   19d78:	str	r0, [sp, #112]	; 0x70
   19d7c:	adc	r0, r2, #0
   19d80:	str	r0, [sp, #116]	; 0x74
   19d84:	adds	r0, r3, #128	; 0x80
   19d88:	add	r8, r5, #96	; 0x60
   19d8c:	adc	r3, r2, #0
   19d90:	rsb	r2, r1, #128	; 0x80
   19d94:	stm	ip, {r0, r3}
   19d98:	add	r0, r8, r1
   19d9c:	mov	r1, #0
   19da0:	bl	11334 <memset@plt>
   19da4:	mov	r0, r5
   19da8:	mov	r1, r8
   19dac:	bl	13ef0 <__assert_fail@plt+0x2acc>
   19db0:	add	r1, r5, #32
   19db4:	mov	r2, #228	; 0xe4
   19db8:	add	r0, r5, #48	; 0x30
   19dbc:	vld1.64	{d16-d17}, [r1]
   19dc0:	add	r1, r5, #16
   19dc4:	vld1.64	{d20-d21}, [r5], r2
   19dc8:	vld1.64	{d22-d23}, [r0]
   19dcc:	mov	r0, #48	; 0x30
   19dd0:	vld1.64	{d18-d19}, [r1]
   19dd4:	mov	r1, r9
   19dd8:	ldr	r2, [r5]
   19ddc:	vst1.64	{d20-d21}, [r1], r0
   19de0:	mov	r0, sl
   19de4:	vst1.64	{d16-d17}, [r7]
   19de8:	vst1.64	{d22-d23}, [r1]
   19dec:	mov	r1, r9
   19df0:	vst1.64	{d18-d19}, [r4]
   19df4:	bl	111c0 <memcpy@plt>
   19df8:	movw	r0, #14912	; 0x3a40
   19dfc:	mov	r1, #0
   19e00:	mov	r2, #64	; 0x40
   19e04:	movt	r0, #3
   19e08:	ldr	r3, [r0]
   19e0c:	mov	r0, r9
   19e10:	blx	r3
   19e14:	mov	r0, #0
   19e18:	sub	sp, fp, #28
   19e1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19e20:	svcpl	0x001d36f1
   19e24:	strbge	pc, [pc, #-1338]	; 198f2 <__assert_fail@plt+0x84ce>	; <UNPREDICTABLE>
   19e28:	sfmge	f0, 3, [r6, #836]!	; 0x344
   19e2c:	tstpl	lr, pc, ror r2
   19e30:	strbhi	sl, [sl], #1851	; 0x73b
   19e34:	bllt	1a05850 <optarg@@GLIBC_2.4+0x19be6c0>
   19e38:	vcmla.f32	d15, d4, d27[0], #90
   19e3c:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   19e40:	blcs	fb4ec4 <optarg@@GLIBC_2.4+0xf6dd34>
   19e44:	blls	17407c <optarg@@GLIBC_2.4+0x12ceec>
   19e48:	blx	10893fe <optarg@@GLIBC_2.4+0x104226e>
   19e4c:	svcne	0x0083d9ab
   19e50:	b	198e0 <__assert_fail@plt+0x84bc>
   19e54:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   19e58:	add	fp, sp, #24
   19e5c:	sub	sp, sp, #248	; 0xf8
   19e60:	mov	r7, r0
   19e64:	mov	r0, #32768	; 0x8000
   19e68:	mov	r9, r2
   19e6c:	mov	r8, r1
   19e70:	bl	31e5c <__assert_fail@plt+0x20a38>
   19e74:	cmp	r0, #0
   19e78:	beq	19ee4 <__assert_fail@plt+0x8ac0>
   19e7c:	mov	r4, sp
   19e80:	mov	r5, r0
   19e84:	mov	r1, r9
   19e88:	mov	r0, r4
   19e8c:	bl	13ad0 <__assert_fail@plt+0x26ac>
   19e90:	b	19ea4 <__assert_fail@plt+0x8a80>
   19e94:	mov	r0, r4
   19e98:	mov	r1, r5
   19e9c:	mov	r2, #32768	; 0x8000
   19ea0:	bl	13d20 <__assert_fail@plt+0x28fc>
   19ea4:	mov	r6, #0
   19ea8:	add	r0, r5, r6
   19eac:	rsb	r2, r6, #32768	; 0x8000
   19eb0:	mov	r1, #1
   19eb4:	mov	r3, r7
   19eb8:	bl	11244 <fread@plt>
   19ebc:	add	r6, r0, r6
   19ec0:	cmp	r6, #32768	; 0x8000
   19ec4:	beq	19e94 <__assert_fail@plt+0x8a70>
   19ec8:	cmp	r0, #0
   19ecc:	beq	19ef4 <__assert_fail@plt+0x8ad0>
   19ed0:	mov	r0, r7
   19ed4:	bl	112e0 <feof@plt>
   19ed8:	cmp	r0, #0
   19edc:	beq	19ea8 <__assert_fail@plt+0x8a84>
   19ee0:	b	19f08 <__assert_fail@plt+0x8ae4>
   19ee4:	mvn	r4, #0
   19ee8:	mov	r0, r4
   19eec:	sub	sp, fp, #24
   19ef0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   19ef4:	mov	r0, r7
   19ef8:	bl	111a8 <ferror@plt>
   19efc:	mvn	r4, #0
   19f00:	cmp	r0, #0
   19f04:	bne	19f34 <__assert_fail@plt+0x8b10>
   19f08:	cmp	r6, #0
   19f0c:	beq	19f20 <__assert_fail@plt+0x8afc>
   19f10:	mov	r0, sp
   19f14:	mov	r1, r5
   19f18:	mov	r2, r6
   19f1c:	bl	13d20 <__assert_fail@plt+0x28fc>
   19f20:	mov	r0, sp
   19f24:	mov	r1, r8
   19f28:	mov	r2, r9
   19f2c:	bl	19794 <__assert_fail@plt+0x8370>
   19f30:	mov	r4, #0
   19f34:	mov	r0, r5
   19f38:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   19f3c:	mov	r0, r4
   19f40:	sub	sp, fp, #24
   19f44:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   19f48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19f4c:	add	fp, sp, #28
   19f50:	sub	sp, sp, #4
   19f54:	mov	r7, r0
   19f58:	mov	r0, #32768	; 0x8000
   19f5c:	mov	r5, r2
   19f60:	mov	r9, r1
   19f64:	bl	31e5c <__assert_fail@plt+0x20a38>
   19f68:	cmp	r0, #0
   19f6c:	beq	1a014 <__assert_fail@plt+0x8bf0>
   19f70:	str	r5, [sp]
   19f74:	mov	r4, r0
   19f78:	mov	r5, #0
   19f7c:	mov	sl, #0
   19f80:	mov	r6, #0
   19f84:	mov	r1, #0
   19f88:	mov	r8, r1
   19f8c:	add	r0, r4, r1
   19f90:	rsb	r2, r1, #32768	; 0x8000
   19f94:	mov	r1, #1
   19f98:	mov	r3, r7
   19f9c:	bl	113e8 <fread_unlocked@plt>
   19fa0:	add	r1, r0, r8
   19fa4:	cmp	r1, #32768	; 0x8000
   19fa8:	beq	19fc4 <__assert_fail@plt+0x8ba0>
   19fac:	ldr	r2, [r7]
   19fb0:	cmp	r0, #0
   19fb4:	beq	1a024 <__assert_fail@plt+0x8c00>
   19fb8:	tst	r2, #16
   19fbc:	beq	19f88 <__assert_fail@plt+0x8b64>
   19fc0:	b	1a030 <__assert_fail@plt+0x8c0c>
   19fc4:	mov	r0, #0
   19fc8:	ldrb	r1, [r4, r0]
   19fcc:	lsr	r2, r5, #1
   19fd0:	add	r0, r0, #1
   19fd4:	add	r2, r2, r5, lsl #15
   19fd8:	cmp	r0, #32768	; 0x8000
   19fdc:	add	r1, r2, r1
   19fe0:	uxth	r5, r1
   19fe4:	bcc	19fc8 <__assert_fail@plt+0x8ba4>
   19fe8:	movw	r2, #32768	; 0x8000
   19fec:	adds	r0, sl, #32768	; 0x8000
   19ff0:	mvn	r3, r6
   19ff4:	movt	r2, #65535	; 0xffff
   19ff8:	adc	r1, r6, #0
   19ffc:	eor	r2, sl, r2
   1a000:	mov	sl, r0
   1a004:	mov	r6, r1
   1a008:	orrs	r2, r2, r3
   1a00c:	bne	19f84 <__assert_fail@plt+0x8b60>
   1a010:	b	1a070 <__assert_fail@plt+0x8c4c>
   1a014:	mvn	r7, #0
   1a018:	mov	r0, r7
   1a01c:	sub	sp, fp, #28
   1a020:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a024:	mvn	r7, #0
   1a028:	tst	r2, #32
   1a02c:	bne	1a090 <__assert_fail@plt+0x8c6c>
   1a030:	cmp	r1, #0
   1a034:	beq	1a05c <__assert_fail@plt+0x8c38>
   1a038:	add	r0, r0, r8
   1a03c:	mov	r2, r4
   1a040:	ldrb	r7, [r2], #1
   1a044:	lsr	r3, r5, #1
   1a048:	subs	r0, r0, #1
   1a04c:	add	r3, r3, r5, lsl #15
   1a050:	add	r3, r3, r7
   1a054:	uxth	r5, r3
   1a058:	bne	1a040 <__assert_fail@plt+0x8c1c>
   1a05c:	adds	r0, sl, r1
   1a060:	mov	r7, #0
   1a064:	adcs	r1, r6, #0
   1a068:	adcs	r2, r7, #0
   1a06c:	beq	1a084 <__assert_fail@plt+0x8c60>
   1a070:	bl	11304 <__errno_location@plt>
   1a074:	mov	r1, #75	; 0x4b
   1a078:	mvn	r7, #0
   1a07c:	str	r1, [r0]
   1a080:	b	1a090 <__assert_fail@plt+0x8c6c>
   1a084:	ldr	r2, [sp]
   1a088:	str	r5, [r9]
   1a08c:	strd	r0, [r2]
   1a090:	mov	r0, r4
   1a094:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   1a098:	mov	r0, r7
   1a09c:	sub	sp, fp, #28
   1a0a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a0a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a0a8:	add	fp, sp, #28
   1a0ac:	sub	sp, sp, #20
   1a0b0:	mov	r7, r0
   1a0b4:	mov	r0, #32768	; 0x8000
   1a0b8:	mov	r4, r2
   1a0bc:	mov	r5, r1
   1a0c0:	bl	31e5c <__assert_fail@plt+0x20a38>
   1a0c4:	cmp	r0, #0
   1a0c8:	beq	1a198 <__assert_fail@plt+0x8d74>
   1a0cc:	mov	sl, r0
   1a0d0:	str	r5, [sp, #4]
   1a0d4:	mov	r0, #0
   1a0d8:	add	r9, sp, #12
   1a0dc:	mov	r6, #0
   1a0e0:	mov	r5, #0
   1a0e4:	mov	r1, #0
   1a0e8:	str	r0, [sp, #8]
   1a0ec:	mov	r8, r1
   1a0f0:	add	r0, sl, r1
   1a0f4:	rsb	r2, r1, #32768	; 0x8000
   1a0f8:	mov	r1, #1
   1a0fc:	mov	r3, r7
   1a100:	bl	113e8 <fread_unlocked@plt>
   1a104:	add	r1, r0, r8
   1a108:	cmp	r1, #32768	; 0x8000
   1a10c:	beq	1a128 <__assert_fail@plt+0x8d04>
   1a110:	ldr	r2, [r7]
   1a114:	cmp	r0, #0
   1a118:	beq	1a1a8 <__assert_fail@plt+0x8d84>
   1a11c:	tst	r2, #16
   1a120:	beq	1a0ec <__assert_fail@plt+0x8cc8>
   1a124:	b	1a1b4 <__assert_fail@plt+0x8d90>
   1a128:	mov	r0, #0
   1a12c:	vdup.32	q8, r0
   1a130:	vmov.32	d16[0], r5
   1a134:	ldr	r1, [sl, r0]
   1a138:	add	r0, r0, #4
   1a13c:	cmp	r0, #32768	; 0x8000
   1a140:	str	r1, [sp, #12]
   1a144:	vld1.32	{d18[0]}, [r9 :32]
   1a148:	vmovl.u8	q9, d18
   1a14c:	vmovl.u16	q9, d18
   1a150:	vadd.i32	q8, q8, q9
   1a154:	bne	1a134 <__assert_fail@plt+0x8d10>
   1a158:	ldr	r2, [sp, #8]
   1a15c:	vext.8	q9, q8, q8, #8
   1a160:	movw	r3, #32768	; 0x8000
   1a164:	vadd.i32	q8, q8, q9
   1a168:	movt	r3, #65535	; 0xffff
   1a16c:	vdup.32	q9, d16[1]
   1a170:	vadd.i32	q8, q8, q9
   1a174:	adds	r0, r2, #32768	; 0x8000
   1a178:	eor	r2, r2, r3
   1a17c:	mvn	r3, r6
   1a180:	vmov.32	r5, d16[0]
   1a184:	adc	r1, r6, #0
   1a188:	orrs	r2, r2, r3
   1a18c:	mov	r6, r1
   1a190:	bne	1a0e4 <__assert_fail@plt+0x8cc0>
   1a194:	b	1a25c <__assert_fail@plt+0x8e38>
   1a198:	mvn	r7, #0
   1a19c:	mov	r0, r7
   1a1a0:	sub	sp, fp, #28
   1a1a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a1a8:	mvn	r7, #0
   1a1ac:	tst	r2, #32
   1a1b0:	bne	1a28c <__assert_fail@plt+0x8e68>
   1a1b4:	cmp	r1, #0
   1a1b8:	beq	1a244 <__assert_fail@plt+0x8e20>
   1a1bc:	mov	r7, #0
   1a1c0:	cmp	r1, #3
   1a1c4:	bls	1a228 <__assert_fail@plt+0x8e04>
   1a1c8:	mov	r2, #0
   1a1cc:	bic	r7, r1, #3
   1a1d0:	mov	ip, r4
   1a1d4:	add	r3, sp, #16
   1a1d8:	mov	r4, sl
   1a1dc:	vdup.32	q8, r2
   1a1e0:	mov	r2, r7
   1a1e4:	vmov.32	d16[0], r5
   1a1e8:	ldr	r5, [r4], #4
   1a1ec:	subs	r2, r2, #4
   1a1f0:	str	r5, [sp, #16]
   1a1f4:	vld1.32	{d18[0]}, [r3 :32]
   1a1f8:	vmovl.u8	q9, d18
   1a1fc:	vmovl.u16	q9, d18
   1a200:	vadd.i32	q8, q8, q9
   1a204:	bne	1a1e8 <__assert_fail@plt+0x8dc4>
   1a208:	vext.8	q9, q8, q8, #8
   1a20c:	cmp	r1, r7
   1a210:	mov	r4, ip
   1a214:	vadd.i32	q8, q8, q9
   1a218:	vdup.32	q9, d16[1]
   1a21c:	vadd.i32	q8, q8, q9
   1a220:	vmov.32	r5, d16[0]
   1a224:	beq	1a244 <__assert_fail@plt+0x8e20>
   1a228:	sub	r0, r0, r7
   1a22c:	add	r2, sl, r7
   1a230:	add	r0, r0, r8
   1a234:	ldrb	r3, [r2], #1
   1a238:	subs	r0, r0, #1
   1a23c:	add	r5, r5, r3
   1a240:	bne	1a234 <__assert_fail@plt+0x8e10>
   1a244:	ldr	r0, [sp, #8]
   1a248:	mov	r7, #0
   1a24c:	adds	r0, r0, r1
   1a250:	adcs	r1, r6, #0
   1a254:	adcs	r2, r7, #0
   1a258:	beq	1a270 <__assert_fail@plt+0x8e4c>
   1a25c:	bl	11304 <__errno_location@plt>
   1a260:	mov	r1, #75	; 0x4b
   1a264:	mvn	r7, #0
   1a268:	str	r1, [r0]
   1a26c:	b	1a28c <__assert_fail@plt+0x8e68>
   1a270:	lsr	r2, r5, #16
   1a274:	uxtah	r2, r2, r5
   1a278:	lsr	r3, r2, #16
   1a27c:	uxtah	r2, r3, r2
   1a280:	ldr	r3, [sp, #4]
   1a284:	str	r2, [r3]
   1a288:	strd	r0, [r4]
   1a28c:	mov	r0, sl
   1a290:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   1a294:	mov	r0, r7
   1a298:	sub	sp, fp, #28
   1a29c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a2a0:	push	{r4, r5, r6, r7, fp, lr}
   1a2a4:	add	fp, sp, #16
   1a2a8:	sub	sp, sp, #672	; 0x2a0
   1a2ac:	mov	r4, r0
   1a2b0:	ldr	r5, [r2]
   1a2b4:	mov	r2, #1
   1a2b8:	mov	r0, #0
   1a2bc:	mov	r1, #1024	; 0x400
   1a2c0:	mov	r3, #0
   1a2c4:	str	r2, [sp]
   1a2c8:	stmib	sp, {r0, r1}
   1a2cc:	str	r0, [sp, #12]
   1a2d0:	ldr	r0, [fp, #16]
   1a2d4:	ldr	r1, [fp, #20]
   1a2d8:	add	r2, sp, #20
   1a2dc:	bl	2d880 <__assert_fail@plt+0x1c45c>
   1a2e0:	movw	r1, #14916	; 0x3a44
   1a2e4:	mov	r3, r0
   1a2e8:	mov	r0, #1
   1a2ec:	mov	r2, r5
   1a2f0:	movt	r1, #3
   1a2f4:	bl	11340 <__printf_chk@plt>
   1a2f8:	ldr	r0, [fp, #12]
   1a2fc:	cmp	r0, #0
   1a300:	beq	1a318 <__assert_fail@plt+0x8ef4>
   1a304:	movw	r1, #23261	; 0x5add
   1a308:	mov	r0, #1
   1a30c:	mov	r2, r4
   1a310:	movt	r1, #3
   1a314:	bl	11340 <__printf_chk@plt>
   1a318:	movw	r0, #29068	; 0x718c
   1a31c:	ldr	r1, [fp, #8]
   1a320:	movt	r0, #4
   1a324:	ldr	r0, [r0]
   1a328:	ldr	r2, [r0, #20]
   1a32c:	ldr	r3, [r0, #24]
   1a330:	cmp	r2, r3
   1a334:	addcc	r3, r2, #1
   1a338:	strcc	r3, [r0, #20]
   1a33c:	strbcc	r1, [r2]
   1a340:	subcc	sp, fp, #16
   1a344:	popcc	{r4, r5, r6, r7, fp, pc}
   1a348:	bl	11388 <__overflow@plt>
   1a34c:	sub	sp, fp, #16
   1a350:	pop	{r4, r5, r6, r7, fp, pc}
   1a354:	push	{r4, r5, r6, r7, fp, lr}
   1a358:	add	fp, sp, #16
   1a35c:	sub	sp, sp, #672	; 0x2a0
   1a360:	mov	r4, r0
   1a364:	ldr	r5, [r2]
   1a368:	mov	r2, #1
   1a36c:	mov	r0, #0
   1a370:	mov	r1, #512	; 0x200
   1a374:	mov	r3, #0
   1a378:	str	r2, [sp]
   1a37c:	stmib	sp, {r0, r1}
   1a380:	str	r0, [sp, #12]
   1a384:	ldr	r0, [fp, #16]
   1a388:	ldr	r1, [fp, #20]
   1a38c:	add	r2, sp, #20
   1a390:	bl	2d880 <__assert_fail@plt+0x1c45c>
   1a394:	movw	r1, #14925	; 0x3a4d
   1a398:	mov	r3, r0
   1a39c:	mov	r0, #1
   1a3a0:	mov	r2, r5
   1a3a4:	movt	r1, #3
   1a3a8:	bl	11340 <__printf_chk@plt>
   1a3ac:	ldr	r0, [fp, #12]
   1a3b0:	cmp	r0, #0
   1a3b4:	beq	1a3cc <__assert_fail@plt+0x8fa8>
   1a3b8:	movw	r1, #23261	; 0x5add
   1a3bc:	mov	r0, #1
   1a3c0:	mov	r2, r4
   1a3c4:	movt	r1, #3
   1a3c8:	bl	11340 <__printf_chk@plt>
   1a3cc:	movw	r0, #29068	; 0x718c
   1a3d0:	ldr	r1, [fp, #8]
   1a3d4:	movt	r0, #4
   1a3d8:	ldr	r0, [r0]
   1a3dc:	ldr	r2, [r0, #20]
   1a3e0:	ldr	r3, [r0, #24]
   1a3e4:	cmp	r2, r3
   1a3e8:	addcc	r3, r2, #1
   1a3ec:	strcc	r3, [r0, #20]
   1a3f0:	strbcc	r1, [r2]
   1a3f4:	subcc	sp, fp, #16
   1a3f8:	popcc	{r4, r5, r6, r7, fp, pc}
   1a3fc:	bl	11388 <__overflow@plt>
   1a400:	sub	sp, fp, #16
   1a404:	pop	{r4, r5, r6, r7, fp, pc}
   1a408:	push	{r4, r5, r6, r7, fp, lr}
   1a40c:	add	fp, sp, #16
   1a410:	sub	sp, sp, #16
   1a414:	movw	r7, #29112	; 0x71b8
   1a418:	mov	r6, r0
   1a41c:	mov	r0, #0
   1a420:	mov	r5, r2
   1a424:	mov	r4, r1
   1a428:	movt	r7, #4
   1a42c:	str	r0, [sp, #12]
   1a430:	str	r0, [sp, #8]
   1a434:	str	r0, [sp, #4]
   1a438:	ldr	r0, [r7]
   1a43c:	cmp	r0, #0
   1a440:	bne	1a490 <__assert_fail@plt+0x906c>
   1a444:	movw	r0, #29436	; 0x72fc
   1a448:	movt	r0, #4
   1a44c:	ldrb	r0, [r0]
   1a450:	cmp	r0, #0
   1a454:	beq	1a484 <__assert_fail@plt+0x9060>
   1a458:	movw	r1, #14937	; 0x3a59
   1a45c:	mov	r0, #0
   1a460:	mov	r2, #5
   1a464:	movt	r1, #3
   1a468:	bl	111f0 <dcgettext@plt>
   1a46c:	movw	r2, #23262	; 0x5ade
   1a470:	mov	r3, r0
   1a474:	mov	r0, #0
   1a478:	mov	r1, #0
   1a47c:	movt	r2, #3
   1a480:	bl	11268 <error@plt>
   1a484:	movw	r0, #42268	; 0xa51c
   1a488:	movt	r0, #1
   1a48c:	str	r0, [r7]
   1a490:	add	r1, sp, #4
   1a494:	add	r2, sp, #8
   1a498:	mov	r0, r6
   1a49c:	bl	1a51c <__assert_fail@plt+0x90f8>
   1a4a0:	mov	r1, r0
   1a4a4:	mvn	r0, #0
   1a4a8:	cmp	r1, #0
   1a4ac:	beq	1a514 <__assert_fail@plt+0x90f0>
   1a4b0:	ldr	r2, [sp, #8]
   1a4b4:	ldr	r3, [sp, #12]
   1a4b8:	strd	r2, [r5]
   1a4bc:	orrs	r0, r2, r3
   1a4c0:	ldr	r0, [sp, #4]
   1a4c4:	beq	1a504 <__assert_fail@plt+0x90e0>
   1a4c8:	movw	r1, #14968	; 0x3a78
   1a4cc:	movt	r1, #3
   1a4d0:	uxtb	r7, r2
   1a4d4:	lsr	r2, r2, #8
   1a4d8:	eor	r7, r7, r0, lsr #24
   1a4dc:	orr	r2, r2, r3, lsl #24
   1a4e0:	ldr	r7, [r1, r7, lsl #2]
   1a4e4:	eor	r0, r7, r0, lsl #8
   1a4e8:	orr	r7, r2, r3, lsr #8
   1a4ec:	lsr	r3, r3, #8
   1a4f0:	cmp	r7, #0
   1a4f4:	bne	1a4d0 <__assert_fail@plt+0x90ac>
   1a4f8:	mov	r1, #0
   1a4fc:	str	r1, [sp, #12]
   1a500:	stmib	sp, {r0, r1}
   1a504:	mvn	r0, r0
   1a508:	str	r0, [sp, #4]
   1a50c:	str	r0, [r4]
   1a510:	mov	r0, #0
   1a514:	sub	sp, fp, #16
   1a518:	pop	{r4, r5, r6, r7, fp, pc}
   1a51c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a520:	add	fp, sp, #28
   1a524:	sub	sp, sp, #36	; 0x24
   1a528:	sub	sp, sp, #65536	; 0x10000
   1a52c:	mov	r5, r0
   1a530:	mov	r0, #0
   1a534:	cmp	r5, #0
   1a538:	beq	1a548 <__assert_fail@plt+0x9124>
   1a53c:	cmp	r1, #0
   1a540:	cmpne	r2, #0
   1a544:	bne	1a550 <__assert_fail@plt+0x912c>
   1a548:	sub	sp, fp, #28
   1a54c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a550:	add	r0, sp, #32
   1a554:	movw	r9, #14968	; 0x3a78
   1a558:	stmib	sp, {r1, r2}
   1a55c:	mov	sl, #7168	; 0x1c00
   1a560:	mov	r8, #6144	; 0x1800
   1a564:	mov	r7, #5120	; 0x1400
   1a568:	mov	r6, #4096	; 0x1000
   1a56c:	mov	r4, #0
   1a570:	str	r5, [sp, #16]
   1a574:	add	r0, r0, #8
   1a578:	movt	r9, #3
   1a57c:	str	r0, [sp, #12]
   1a580:	mov	r0, #0
   1a584:	str	r0, [sp, #24]
   1a588:	mov	r0, #0
   1a58c:	str	r0, [sp, #28]
   1a590:	add	r0, sp, #32
   1a594:	mov	r1, #1
   1a598:	mov	r2, #65536	; 0x10000
   1a59c:	mov	r3, r5
   1a5a0:	bl	113e8 <fread_unlocked@plt>
   1a5a4:	cmp	r0, #0
   1a5a8:	beq	1a6dc <__assert_fail@plt+0x92b8>
   1a5ac:	ldr	r2, [sp, #24]
   1a5b0:	ldr	r1, [sp, #28]
   1a5b4:	adds	r2, r2, r0
   1a5b8:	adcs	r1, r1, #0
   1a5bc:	str	r1, [sp, #28]
   1a5c0:	mov	r1, #0
   1a5c4:	adcs	r1, r1, #0
   1a5c8:	bne	1a700 <__assert_fail@plt+0x92dc>
   1a5cc:	cmp	r0, #8
   1a5d0:	str	r2, [sp, #24]
   1a5d4:	bcc	1a6a0 <__assert_fail@plt+0x927c>
   1a5d8:	sub	lr, r0, #8
   1a5dc:	mvn	r1, #-1073741823	; 0xc0000001
   1a5e0:	add	r3, sp, #32
   1a5e4:	and	r1, r1, lr, lsr #2
   1a5e8:	str	r1, [sp, #20]
   1a5ec:	ldm	r3, {r1, r2}
   1a5f0:	sub	r0, r0, #8
   1a5f4:	add	r3, r3, #8
   1a5f8:	cmp	r0, #7
   1a5fc:	rev	r1, r1
   1a600:	rev	r2, r2
   1a604:	eor	r1, r1, r4
   1a608:	lsr	r4, r1, #24
   1a60c:	ubfx	ip, r1, #16, #8
   1a610:	add	r4, r9, r4, lsl #2
   1a614:	add	r5, r9, ip, lsl #2
   1a618:	ldr	r4, [r4, sl]
   1a61c:	ldr	r5, [r5, r8]
   1a620:	eor	r5, r5, r4
   1a624:	ubfx	r4, r1, #8, #8
   1a628:	uxtb	r1, r1
   1a62c:	add	r4, r9, r4, lsl #2
   1a630:	add	r1, r9, r1, lsl #2
   1a634:	ldr	r4, [r4, r7]
   1a638:	ldr	r1, [r1, r6]
   1a63c:	eor	r5, r5, r4
   1a640:	eor	r1, r5, r1
   1a644:	lsr	r5, r2, #24
   1a648:	add	r5, r9, r5, lsl #2
   1a64c:	ldr	r5, [r5, #3072]	; 0xc00
   1a650:	eor	r1, r1, r5
   1a654:	ubfx	r5, r2, #16, #8
   1a658:	add	r5, r9, r5, lsl #2
   1a65c:	ldr	r5, [r5, #2048]	; 0x800
   1a660:	eor	r1, r1, r5
   1a664:	ubfx	r5, r2, #8, #8
   1a668:	uxtb	r2, r2
   1a66c:	add	r5, r9, r5, lsl #2
   1a670:	ldr	r2, [r9, r2, lsl #2]
   1a674:	ldr	r5, [r5, #1024]	; 0x400
   1a678:	eor	r1, r1, r5
   1a67c:	eor	r4, r1, r2
   1a680:	bhi	1a5ec <__assert_fail@plt+0x91c8>
   1a684:	ands	r0, lr, #7
   1a688:	beq	1a6cc <__assert_fail@plt+0x92a8>
   1a68c:	ldr	r1, [sp, #12]
   1a690:	ldr	r2, [sp, #20]
   1a694:	ldr	r5, [sp, #16]
   1a698:	add	r1, r1, r2, lsl #2
   1a69c:	b	1a6a4 <__assert_fail@plt+0x9280>
   1a6a0:	add	r1, sp, #32
   1a6a4:	ldrb	r2, [r1], #1
   1a6a8:	subs	r0, r0, #1
   1a6ac:	eor	r2, r2, r4, lsr #24
   1a6b0:	ldr	r2, [r9, r2, lsl #2]
   1a6b4:	eor	r4, r2, r4, lsl #8
   1a6b8:	bne	1a6a4 <__assert_fail@plt+0x9280>
   1a6bc:	ldrb	r0, [r5]
   1a6c0:	tst	r0, #16
   1a6c4:	beq	1a590 <__assert_fail@plt+0x916c>
   1a6c8:	b	1a6dc <__assert_fail@plt+0x92b8>
   1a6cc:	ldr	r5, [sp, #16]
   1a6d0:	ldrb	r0, [r5]
   1a6d4:	tst	r0, #16
   1a6d8:	beq	1a590 <__assert_fail@plt+0x916c>
   1a6dc:	ldr	r0, [sp, #4]
   1a6e0:	ldr	r1, [sp, #24]
   1a6e4:	ldr	r2, [sp, #28]
   1a6e8:	str	r4, [r0]
   1a6ec:	ldr	r0, [sp, #8]
   1a6f0:	stm	r0, {r1, r2}
   1a6f4:	mov	r0, #1
   1a6f8:	sub	sp, fp, #28
   1a6fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a700:	bl	11304 <__errno_location@plt>
   1a704:	mov	r1, #75	; 0x4b
   1a708:	str	r1, [r0]
   1a70c:	mov	r0, #0
   1a710:	sub	sp, fp, #28
   1a714:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a718:	push	{r4, r5, fp, lr}
   1a71c:	add	fp, sp, #8
   1a720:	sub	sp, sp, #24
   1a724:	mov	r4, r0
   1a728:	ldr	r0, [fp, #16]
   1a72c:	ldr	r1, [fp, #20]
   1a730:	ldr	r5, [r2]
   1a734:	add	r2, sp, #3
   1a738:	bl	2e3f8 <__assert_fail@plt+0x1cfd4>
   1a73c:	movw	r1, #14931	; 0x3a53
   1a740:	mov	r3, r0
   1a744:	mov	r0, #1
   1a748:	mov	r2, r5
   1a74c:	movt	r1, #3
   1a750:	bl	11340 <__printf_chk@plt>
   1a754:	ldr	r0, [fp, #12]
   1a758:	cmp	r0, #0
   1a75c:	beq	1a774 <__assert_fail@plt+0x9350>
   1a760:	movw	r1, #23261	; 0x5add
   1a764:	mov	r0, #1
   1a768:	mov	r2, r4
   1a76c:	movt	r1, #3
   1a770:	bl	11340 <__printf_chk@plt>
   1a774:	movw	r0, #29068	; 0x718c
   1a778:	ldr	r1, [fp, #8]
   1a77c:	movt	r0, #4
   1a780:	ldr	r0, [r0]
   1a784:	ldr	r2, [r0, #20]
   1a788:	ldr	r3, [r0, #24]
   1a78c:	cmp	r2, r3
   1a790:	addcc	r3, r2, #1
   1a794:	strcc	r3, [r0, #20]
   1a798:	strbcc	r1, [r2]
   1a79c:	subcc	sp, fp, #8
   1a7a0:	popcc	{r4, r5, fp, pc}
   1a7a4:	bl	11388 <__overflow@plt>
   1a7a8:	sub	sp, fp, #8
   1a7ac:	pop	{r4, r5, fp, pc}
   1a7b0:	mov	r0, #1
   1a7b4:	b	11520 <__assert_fail@plt+0xfc>
   1a7b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a7bc:	add	fp, sp, #28
   1a7c0:	sub	sp, sp, #12
   1a7c4:	mov	r4, r3
   1a7c8:	mov	r9, r2
   1a7cc:	mov	r7, r1
   1a7d0:	mov	r8, r0
   1a7d4:	bl	112ec <strlen@plt>
   1a7d8:	ldr	r6, [r7]
   1a7dc:	cmp	r6, #0
   1a7e0:	beq	1a88c <__assert_fail@plt+0x9468>
   1a7e4:	mov	r5, r0
   1a7e8:	cmp	r9, #0
   1a7ec:	beq	1a89c <__assert_fail@plt+0x9478>
   1a7f0:	add	r0, r7, #4
   1a7f4:	mvn	sl, #0
   1a7f8:	mov	r7, #0
   1a7fc:	str	r9, [sp]
   1a800:	str	r0, [sp, #8]
   1a804:	mov	r0, #0
   1a808:	str	r0, [sp, #4]
   1a80c:	mov	r0, r9
   1a810:	mov	r0, r6
   1a814:	mov	r1, r8
   1a818:	mov	r2, r5
   1a81c:	bl	113f4 <strncmp@plt>
   1a820:	cmp	r0, #0
   1a824:	bne	1a870 <__assert_fail@plt+0x944c>
   1a828:	mov	r0, r6
   1a82c:	bl	112ec <strlen@plt>
   1a830:	cmp	r0, r5
   1a834:	beq	1a890 <__assert_fail@plt+0x946c>
   1a838:	cmn	sl, #1
   1a83c:	beq	1a86c <__assert_fail@plt+0x9448>
   1a840:	ldr	r0, [sp]
   1a844:	mov	r1, r9
   1a848:	mov	r2, r4
   1a84c:	mla	r0, sl, r4, r0
   1a850:	bl	111e4 <memcmp@plt>
   1a854:	ldr	r1, [sp, #4]
   1a858:	cmp	r0, #0
   1a85c:	movwne	r0, #1
   1a860:	orr	r1, r1, r0
   1a864:	str	r1, [sp, #4]
   1a868:	b	1a870 <__assert_fail@plt+0x944c>
   1a86c:	mov	sl, r7
   1a870:	ldr	r0, [sp, #8]
   1a874:	add	r9, r9, r4
   1a878:	ldr	r6, [r0, r7, lsl #2]
   1a87c:	add	r7, r7, #1
   1a880:	cmp	r6, #0
   1a884:	bne	1a810 <__assert_fail@plt+0x93ec>
   1a888:	b	1a904 <__assert_fail@plt+0x94e0>
   1a88c:	mvn	r7, #0
   1a890:	mov	r0, r7
   1a894:	sub	sp, fp, #28
   1a898:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a89c:	add	r4, r7, #4
   1a8a0:	mov	r0, #0
   1a8a4:	mvn	sl, #0
   1a8a8:	mov	r7, #0
   1a8ac:	str	r0, [sp, #4]
   1a8b0:	mov	r0, r6
   1a8b4:	mov	r1, r8
   1a8b8:	mov	r2, r5
   1a8bc:	bl	113f4 <strncmp@plt>
   1a8c0:	cmp	r0, #0
   1a8c4:	bne	1a8f4 <__assert_fail@plt+0x94d0>
   1a8c8:	mov	r0, r6
   1a8cc:	bl	112ec <strlen@plt>
   1a8d0:	cmp	r0, r5
   1a8d4:	beq	1a890 <__assert_fail@plt+0x946c>
   1a8d8:	ldr	r1, [sp, #4]
   1a8dc:	cmn	sl, #1
   1a8e0:	add	r0, sl, #1
   1a8e4:	movwne	r0, #1
   1a8e8:	moveq	sl, r7
   1a8ec:	orr	r1, r1, r0
   1a8f0:	str	r1, [sp, #4]
   1a8f4:	ldr	r6, [r4, r7, lsl #2]
   1a8f8:	add	r7, r7, #1
   1a8fc:	cmp	r6, #0
   1a900:	bne	1a8b0 <__assert_fail@plt+0x948c>
   1a904:	ldr	r0, [sp, #4]
   1a908:	tst	r0, #1
   1a90c:	mvnne	sl, #1
   1a910:	mov	r0, sl
   1a914:	sub	sp, fp, #28
   1a918:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a91c:	push	{r4, r5, r6, r7, fp, lr}
   1a920:	add	fp, sp, #16
   1a924:	mov	r5, r0
   1a928:	ldr	r0, [r1]
   1a92c:	mvn	r4, #0
   1a930:	cmp	r0, #0
   1a934:	beq	1a964 <__assert_fail@plt+0x9540>
   1a938:	add	r7, r1, #4
   1a93c:	mov	r6, #0
   1a940:	mov	r1, r5
   1a944:	bl	1116c <strcmp@plt>
   1a948:	cmp	r0, #0
   1a94c:	moveq	r0, r6
   1a950:	popeq	{r4, r5, r6, r7, fp, pc}
   1a954:	ldr	r0, [r7, r6, lsl #2]
   1a958:	add	r6, r6, #1
   1a95c:	cmp	r0, #0
   1a960:	bne	1a940 <__assert_fail@plt+0x951c>
   1a964:	mov	r0, r4
   1a968:	pop	{r4, r5, r6, r7, fp, pc}
   1a96c:	push	{r4, r5, r6, sl, fp, lr}
   1a970:	add	fp, sp, #16
   1a974:	sub	sp, sp, #8
   1a978:	mov	r4, r1
   1a97c:	movw	r1, #23202	; 0x5aa2
   1a980:	mov	r5, r0
   1a984:	movw	r0, #23175	; 0x5a87
   1a988:	cmn	r2, #1
   1a98c:	mov	r2, #5
   1a990:	movt	r0, #3
   1a994:	movt	r1, #3
   1a998:	moveq	r1, r0
   1a99c:	mov	r0, #0
   1a9a0:	bl	111f0 <dcgettext@plt>
   1a9a4:	mov	r6, r0
   1a9a8:	mov	r0, #0
   1a9ac:	mov	r1, #8
   1a9b0:	mov	r2, r4
   1a9b4:	bl	2fe00 <__assert_fail@plt+0x1e9dc>
   1a9b8:	mov	r4, r0
   1a9bc:	mov	r0, #1
   1a9c0:	mov	r1, r5
   1a9c4:	bl	303c0 <__assert_fail@plt+0x1ef9c>
   1a9c8:	str	r0, [sp]
   1a9cc:	mov	r0, #0
   1a9d0:	mov	r1, #0
   1a9d4:	mov	r2, r6
   1a9d8:	mov	r3, r4
   1a9dc:	bl	11268 <error@plt>
   1a9e0:	sub	sp, fp, #16
   1a9e4:	pop	{r4, r5, r6, sl, fp, pc}
   1a9e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a9ec:	add	fp, sp, #28
   1a9f0:	sub	sp, sp, #4
   1a9f4:	mov	r5, r1
   1a9f8:	movw	r1, #23231	; 0x5abf
   1a9fc:	mov	sl, r2
   1aa00:	mov	r7, r0
   1aa04:	mov	r0, #0
   1aa08:	mov	r2, #5
   1aa0c:	mov	r8, #0
   1aa10:	movt	r1, #3
   1aa14:	bl	111f0 <dcgettext@plt>
   1aa18:	movw	r4, #29056	; 0x7180
   1aa1c:	movt	r4, #4
   1aa20:	ldr	r1, [r4]
   1aa24:	bl	11148 <fputs_unlocked@plt>
   1aa28:	ldr	r6, [r7]
   1aa2c:	cmp	r6, #0
   1aa30:	beq	1aad0 <__assert_fail@plt+0x96ac>
   1aa34:	add	r9, r7, #4
   1aa38:	mov	r7, #0
   1aa3c:	str	sl, [sp]
   1aa40:	cmp	r8, #0
   1aa44:	beq	1aa60 <__assert_fail@plt+0x963c>
   1aa48:	mov	r0, r7
   1aa4c:	mov	r1, r5
   1aa50:	mov	r2, sl
   1aa54:	bl	111e4 <memcmp@plt>
   1aa58:	cmp	r0, #0
   1aa5c:	beq	1aa8c <__assert_fail@plt+0x9668>
   1aa60:	ldr	r7, [r4]
   1aa64:	mov	r0, r6
   1aa68:	bl	303d0 <__assert_fail@plt+0x1efac>
   1aa6c:	movw	r2, #23252	; 0x5ad4
   1aa70:	mov	r3, r0
   1aa74:	mov	r0, r7
   1aa78:	mov	r1, #1
   1aa7c:	movt	r2, #3
   1aa80:	bl	11358 <__fprintf_chk@plt>
   1aa84:	mov	r7, r5
   1aa88:	b	1aabc <__assert_fail@plt+0x9698>
   1aa8c:	mov	sl, r9
   1aa90:	ldr	r9, [r4]
   1aa94:	mov	r0, r6
   1aa98:	bl	303d0 <__assert_fail@plt+0x1efac>
   1aa9c:	mov	r3, r0
   1aaa0:	mov	r0, r9
   1aaa4:	mov	r9, sl
   1aaa8:	ldr	sl, [sp]
   1aaac:	movw	r2, #23260	; 0x5adc
   1aab0:	mov	r1, #1
   1aab4:	movt	r2, #3
   1aab8:	bl	11358 <__fprintf_chk@plt>
   1aabc:	ldr	r6, [r9, -r8, lsl #2]
   1aac0:	add	r5, r5, sl
   1aac4:	sub	r8, r8, #1
   1aac8:	cmp	r6, #0
   1aacc:	bne	1aa40 <__assert_fail@plt+0x961c>
   1aad0:	ldr	r0, [r4]
   1aad4:	ldr	r1, [r0, #20]
   1aad8:	ldr	r2, [r0, #24]
   1aadc:	cmp	r1, r2
   1aae0:	addcc	r2, r1, #1
   1aae4:	strcc	r2, [r0, #20]
   1aae8:	movcc	r0, #10
   1aaec:	strbcc	r0, [r1]
   1aaf0:	subcc	sp, fp, #28
   1aaf4:	popcc	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1aaf8:	mov	r1, #10
   1aafc:	sub	sp, fp, #28
   1ab00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ab04:	b	11388 <__overflow@plt>
   1ab08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ab0c:	add	fp, sp, #28
   1ab10:	sub	sp, sp, #12
   1ab14:	mov	sl, r0
   1ab18:	ldr	r0, [fp, #16]
   1ab1c:	ldr	r9, [fp, #8]
   1ab20:	mov	r5, r3
   1ab24:	mov	r8, r2
   1ab28:	mov	r6, r1
   1ab2c:	cmp	r0, #0
   1ab30:	beq	1ab60 <__assert_fail@plt+0x973c>
   1ab34:	mov	r0, r6
   1ab38:	mov	r1, r8
   1ab3c:	mov	r2, r5
   1ab40:	mov	r3, r9
   1ab44:	bl	1a7b8 <__assert_fail@plt+0x9394>
   1ab48:	mov	r4, r0
   1ab4c:	cmn	r4, #1
   1ab50:	ble	1abb0 <__assert_fail@plt+0x978c>
   1ab54:	mov	r0, r4
   1ab58:	sub	sp, fp, #28
   1ab5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ab60:	ldr	r0, [r8]
   1ab64:	movw	r7, #23175	; 0x5a87
   1ab68:	str	r5, [sp, #8]
   1ab6c:	movt	r7, #3
   1ab70:	cmp	r0, #0
   1ab74:	beq	1abc8 <__assert_fail@plt+0x97a4>
   1ab78:	add	r5, r8, #4
   1ab7c:	mov	r4, #0
   1ab80:	mov	r1, r6
   1ab84:	bl	1116c <strcmp@plt>
   1ab88:	cmp	r0, #0
   1ab8c:	beq	1aba4 <__assert_fail@plt+0x9780>
   1ab90:	ldr	r0, [r5, r4, lsl #2]
   1ab94:	add	r4, r4, #1
   1ab98:	cmp	r0, #0
   1ab9c:	bne	1ab80 <__assert_fail@plt+0x975c>
   1aba0:	b	1abc8 <__assert_fail@plt+0x97a4>
   1aba4:	ldr	r5, [sp, #8]
   1aba8:	cmn	r4, #1
   1abac:	bgt	1ab54 <__assert_fail@plt+0x9730>
   1abb0:	movw	r0, #23175	; 0x5a87
   1abb4:	movw	r7, #23202	; 0x5aa2
   1abb8:	str	r5, [sp, #8]
   1abbc:	movt	r0, #3
   1abc0:	movt	r7, #3
   1abc4:	moveq	r7, r0
   1abc8:	ldr	r5, [fp, #12]
   1abcc:	mov	r0, #0
   1abd0:	mov	r1, r7
   1abd4:	mov	r2, #5
   1abd8:	bl	111f0 <dcgettext@plt>
   1abdc:	mov	r4, r0
   1abe0:	mov	r0, #0
   1abe4:	mov	r1, #8
   1abe8:	mov	r2, r6
   1abec:	bl	2fe00 <__assert_fail@plt+0x1e9dc>
   1abf0:	mov	r6, r0
   1abf4:	mov	r0, #1
   1abf8:	mov	r1, sl
   1abfc:	bl	303c0 <__assert_fail@plt+0x1ef9c>
   1ac00:	str	r0, [sp]
   1ac04:	mov	r0, #0
   1ac08:	mov	r1, #0
   1ac0c:	mov	r2, r4
   1ac10:	mov	r3, r6
   1ac14:	bl	11268 <error@plt>
   1ac18:	ldr	r1, [sp, #8]
   1ac1c:	mov	r0, r8
   1ac20:	mov	r2, r9
   1ac24:	bl	1a9e8 <__assert_fail@plt+0x95c4>
   1ac28:	blx	r5
   1ac2c:	mvn	r4, #0
   1ac30:	mov	r0, r4
   1ac34:	sub	sp, fp, #28
   1ac38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ac3c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1ac40:	add	fp, sp, #24
   1ac44:	ldr	r6, [r1]
   1ac48:	cmp	r6, #0
   1ac4c:	beq	1acb0 <__assert_fail@plt+0x988c>
   1ac50:	mov	r8, r1
   1ac54:	mov	r7, r2
   1ac58:	mov	r1, r2
   1ac5c:	mov	r2, r3
   1ac60:	mov	r4, r3
   1ac64:	mov	r9, r0
   1ac68:	bl	111e4 <memcmp@plt>
   1ac6c:	cmp	r0, #0
   1ac70:	beq	1aca8 <__assert_fail@plt+0x9884>
   1ac74:	add	r7, r7, r4
   1ac78:	add	r5, r8, #4
   1ac7c:	ldr	r6, [r5]
   1ac80:	cmp	r6, #0
   1ac84:	beq	1acb0 <__assert_fail@plt+0x988c>
   1ac88:	mov	r0, r9
   1ac8c:	mov	r1, r7
   1ac90:	mov	r2, r4
   1ac94:	bl	111e4 <memcmp@plt>
   1ac98:	add	r7, r7, r4
   1ac9c:	add	r5, r5, #4
   1aca0:	cmp	r0, #0
   1aca4:	bne	1ac7c <__assert_fail@plt+0x9858>
   1aca8:	mov	r0, r6
   1acac:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1acb0:	mov	r6, #0
   1acb4:	mov	r0, r6
   1acb8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1acbc:	movw	r1, #29116	; 0x71bc
   1acc0:	movt	r1, #4
   1acc4:	str	r0, [r1, #4]
   1acc8:	bx	lr
   1accc:	movw	r1, #29116	; 0x71bc
   1acd0:	movt	r1, #4
   1acd4:	strb	r0, [r1]
   1acd8:	bx	lr
   1acdc:	push	{r4, r5, r6, sl, fp, lr}
   1ace0:	add	fp, sp, #16
   1ace4:	sub	sp, sp, #8
   1ace8:	movw	r0, #29068	; 0x718c
   1acec:	movt	r0, #4
   1acf0:	ldr	r0, [r0]
   1acf4:	bl	31ee0 <__assert_fail@plt+0x20abc>
   1acf8:	cmp	r0, #0
   1acfc:	beq	1ad24 <__assert_fail@plt+0x9900>
   1ad00:	movw	r5, #29116	; 0x71bc
   1ad04:	movt	r5, #4
   1ad08:	ldrb	r0, [r5]
   1ad0c:	cmp	r0, #0
   1ad10:	beq	1ad50 <__assert_fail@plt+0x992c>
   1ad14:	bl	11304 <__errno_location@plt>
   1ad18:	ldr	r0, [r0]
   1ad1c:	cmp	r0, #32
   1ad20:	bne	1ad50 <__assert_fail@plt+0x992c>
   1ad24:	movw	r0, #29056	; 0x7180
   1ad28:	movt	r0, #4
   1ad2c:	ldr	r0, [r0]
   1ad30:	bl	31ee0 <__assert_fail@plt+0x20abc>
   1ad34:	cmp	r0, #0
   1ad38:	subeq	sp, fp, #16
   1ad3c:	popeq	{r4, r5, r6, sl, fp, pc}
   1ad40:	movw	r0, #28968	; 0x7128
   1ad44:	movt	r0, #4
   1ad48:	ldr	r0, [r0]
   1ad4c:	bl	111b4 <_exit@plt>
   1ad50:	movw	r1, #23265	; 0x5ae1
   1ad54:	mov	r0, #0
   1ad58:	mov	r2, #5
   1ad5c:	movt	r1, #3
   1ad60:	bl	111f0 <dcgettext@plt>
   1ad64:	ldr	r6, [r5, #4]
   1ad68:	mov	r4, r0
   1ad6c:	bl	11304 <__errno_location@plt>
   1ad70:	ldr	r5, [r0]
   1ad74:	cmp	r6, #0
   1ad78:	bne	1ad94 <__assert_fail@plt+0x9970>
   1ad7c:	movw	r2, #23262	; 0x5ade
   1ad80:	mov	r0, #0
   1ad84:	mov	r1, r5
   1ad88:	mov	r3, r4
   1ad8c:	movt	r2, #3
   1ad90:	b	1adb4 <__assert_fail@plt+0x9990>
   1ad94:	mov	r0, r6
   1ad98:	bl	30048 <__assert_fail@plt+0x1ec24>
   1ad9c:	movw	r2, #23277	; 0x5aed
   1ada0:	mov	r3, r0
   1ada4:	str	r4, [sp]
   1ada8:	mov	r0, #0
   1adac:	mov	r1, r5
   1adb0:	movt	r2, #3
   1adb4:	bl	11268 <error@plt>
   1adb8:	movw	r0, #28968	; 0x7128
   1adbc:	movt	r0, #4
   1adc0:	ldr	r0, [r0]
   1adc4:	bl	111b4 <_exit@plt>
   1adc8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1adcc:	add	fp, sp, #24
   1add0:	sub	sp, sp, #160	; 0xa0
   1add4:	mov	r6, r0
   1add8:	movw	r0, #32840	; 0x8048
   1addc:	mov	r8, r1
   1ade0:	bl	31e5c <__assert_fail@plt+0x20a38>
   1ade4:	cmp	r0, #0
   1ade8:	beq	1ae94 <__assert_fail@plt+0x9a70>
   1adec:	add	r4, sp, #4
   1adf0:	mov	r5, r0
   1adf4:	mov	r0, r4
   1adf8:	bl	1aea0 <__assert_fail@plt+0x9a7c>
   1adfc:	b	1ae10 <__assert_fail@plt+0x99ec>
   1ae00:	mov	r0, r5
   1ae04:	mov	r1, #32768	; 0x8000
   1ae08:	mov	r2, r4
   1ae0c:	bl	1afb8 <__assert_fail@plt+0x9b94>
   1ae10:	mov	r7, #0
   1ae14:	ldrb	r0, [r6]
   1ae18:	tst	r0, #16
   1ae1c:	bne	1ae54 <__assert_fail@plt+0x9a30>
   1ae20:	add	r0, r5, r7
   1ae24:	rsb	r2, r7, #32768	; 0x8000
   1ae28:	mov	r1, #1
   1ae2c:	mov	r3, r6
   1ae30:	bl	113e8 <fread_unlocked@plt>
   1ae34:	add	r7, r0, r7
   1ae38:	cmp	r7, #32768	; 0x8000
   1ae3c:	beq	1ae00 <__assert_fail@plt+0x99dc>
   1ae40:	cmp	r0, #0
   1ae44:	bne	1ae14 <__assert_fail@plt+0x99f0>
   1ae48:	ldrb	r0, [r6]
   1ae4c:	tst	r0, #32
   1ae50:	bne	1ae8c <__assert_fail@plt+0x9a68>
   1ae54:	cmp	r7, #0
   1ae58:	beq	1ae6c <__assert_fail@plt+0x9a48>
   1ae5c:	add	r2, sp, #4
   1ae60:	mov	r0, r5
   1ae64:	mov	r1, r7
   1ae68:	bl	1bb00 <__assert_fail@plt+0xa6dc>
   1ae6c:	add	r0, sp, #4
   1ae70:	mov	r1, r8
   1ae74:	bl	1af08 <__assert_fail@plt+0x9ae4>
   1ae78:	mov	r0, r5
   1ae7c:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   1ae80:	mov	r0, #0
   1ae84:	sub	sp, fp, #24
   1ae88:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1ae8c:	mov	r0, r5
   1ae90:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   1ae94:	mov	r0, #1
   1ae98:	sub	sp, fp, #24
   1ae9c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1aea0:	add	r2, pc, #40	; 0x28
   1aea4:	mov	r1, #0
   1aea8:	vld1.64	{d16-d17}, [r2 :128]
   1aeac:	mov	r2, #20
   1aeb0:	str	r1, [r0, #16]
   1aeb4:	str	r1, [r0, #24]
   1aeb8:	vst1.32	{d16-d17}, [r0], r2
   1aebc:	str	r1, [r0]
   1aec0:	bx	lr
   1aec4:	nop	{0}
   1aec8:	nop	{0}
   1aecc:	nop	{0}
   1aed0:	strbvs	r2, [r5, -r1, lsl #6]
   1aed4:	svc	0x00cdab89
   1aed8:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   1aedc:	eorsne	r5, r2, r6, ror r4
   1aee0:	ldr	r2, [r0]
   1aee4:	str	r2, [r1]
   1aee8:	ldr	r2, [r0, #4]
   1aeec:	str	r2, [r1, #4]
   1aef0:	ldr	r2, [r0, #8]
   1aef4:	str	r2, [r1, #8]
   1aef8:	ldr	r0, [r0, #12]
   1aefc:	str	r0, [r1, #12]
   1af00:	mov	r0, r1
   1af04:	bx	lr
   1af08:	push	{r4, r5, r6, r7, fp, lr}
   1af0c:	add	fp, sp, #16
   1af10:	mov	r4, r1
   1af14:	ldr	r1, [r0, #24]
   1af18:	ldr	r2, [r0, #16]
   1af1c:	mov	r5, r0
   1af20:	mov	r7, #32
   1af24:	add	r6, r5, #28
   1af28:	add	r0, r2, r1
   1af2c:	cmp	r1, #56	; 0x38
   1af30:	movwcc	r7, #16
   1af34:	str	r0, [r5, #16]
   1af38:	cmp	r0, r2
   1af3c:	lsl	r3, r0, #3
   1af40:	ldrcc	r2, [r5, #20]
   1af44:	add	ip, r6, r7, lsl #2
   1af48:	addcc	r2, r2, #1
   1af4c:	strcc	r2, [r5, #20]
   1af50:	mvn	r2, #7
   1af54:	add	r2, r2, r7, lsl #2
   1af58:	str	r3, [r6, r2]
   1af5c:	sub	r2, r2, r1
   1af60:	ldr	r3, [r5, #20]
   1af64:	lsl	r3, r3, #3
   1af68:	orr	r0, r3, r0, lsr #29
   1af6c:	str	r0, [ip, #-4]
   1af70:	add	r0, r6, r1
   1af74:	movw	r1, #23288	; 0x5af8
   1af78:	movt	r1, #3
   1af7c:	bl	111c0 <memcpy@plt>
   1af80:	lsl	r1, r7, #2
   1af84:	mov	r0, r6
   1af88:	mov	r2, r5
   1af8c:	bl	1afb8 <__assert_fail@plt+0x9b94>
   1af90:	ldr	r0, [r5]
   1af94:	str	r0, [r4]
   1af98:	ldr	r0, [r5, #4]
   1af9c:	str	r0, [r4, #4]
   1afa0:	ldr	r0, [r5, #8]
   1afa4:	str	r0, [r4, #8]
   1afa8:	ldr	r0, [r5, #12]
   1afac:	str	r0, [r4, #12]
   1afb0:	mov	r0, r4
   1afb4:	pop	{r4, r5, r6, r7, fp, pc}
   1afb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1afbc:	add	fp, sp, #28
   1afc0:	sub	sp, sp, #88	; 0x58
   1afc4:	ldr	r3, [r2, #16]
   1afc8:	adds	r3, r3, r1
   1afcc:	bic	r1, r1, #3
   1afd0:	str	r3, [r2, #16]
   1afd4:	add	lr, r0, r1
   1afd8:	ldr	r3, [r2, #20]
   1afdc:	adc	r3, r3, #0
   1afe0:	cmp	lr, r0
   1afe4:	str	r3, [r2, #20]
   1afe8:	ldm	r2, {r3, r4, ip}
   1afec:	ldr	r1, [r2, #12]
   1aff0:	str	r2, [sp]
   1aff4:	bls	1ba08 <__assert_fail@plt+0xa5e4>
   1aff8:	mov	sl, r0
   1affc:	str	lr, [sp, #4]
   1b000:	eor	r2, ip, r1
   1b004:	ldr	r0, [sl]
   1b008:	str	r3, [sp, #24]
   1b00c:	mov	r6, r4
   1b010:	str	r1, [sp, #28]
   1b014:	str	ip, [fp, #-40]	; 0xffffffd8
   1b018:	ldr	r5, [sl, #8]
   1b01c:	ldr	lr, [sl, #12]
   1b020:	ldr	r8, [sl, #36]	; 0x24
   1b024:	and	r2, r4, r2
   1b028:	ldr	r4, [sl, #4]
   1b02c:	eor	r7, r6, ip
   1b030:	eor	r2, r2, r1
   1b034:	add	r2, r3, r2
   1b038:	movw	r3, #42104	; 0xa478
   1b03c:	add	r2, r2, r0
   1b040:	movt	r3, #55146	; 0xd76a
   1b044:	str	r5, [fp, #-36]	; 0xffffffdc
   1b048:	str	r0, [fp, #-44]	; 0xffffffd4
   1b04c:	ldr	r0, [sl, #16]
   1b050:	str	lr, [fp, #-52]	; 0xffffffcc
   1b054:	str	r8, [fp, #-56]	; 0xffffffc8
   1b058:	add	r2, r2, r3
   1b05c:	mov	r3, r6
   1b060:	str	r4, [fp, #-32]	; 0xffffffe0
   1b064:	add	r2, r6, r2, ror #25
   1b068:	add	r6, r1, r4
   1b06c:	movw	r1, #46934	; 0xb756
   1b070:	str	r3, [sp, #20]
   1b074:	and	r7, r2, r7
   1b078:	movt	r1, #59591	; 0xe8c7
   1b07c:	eor	r7, r7, ip
   1b080:	str	r0, [sp, #44]	; 0x2c
   1b084:	ldr	ip, [sl, #24]
   1b088:	add	r7, r6, r7
   1b08c:	eor	r6, r2, r3
   1b090:	add	r7, r7, r1
   1b094:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1b098:	add	r7, r2, r7, ror #20
   1b09c:	and	r6, r7, r6
   1b0a0:	str	ip, [sp, #48]	; 0x30
   1b0a4:	eor	r6, r6, r3
   1b0a8:	add	r4, r1, r5
   1b0ac:	movw	r1, #28891	; 0x70db
   1b0b0:	add	r5, r3, lr
   1b0b4:	add	r6, r4, r6
   1b0b8:	movt	r1, #9248	; 0x2420
   1b0bc:	add	r6, r6, r1
   1b0c0:	movw	r1, #52974	; 0xceee
   1b0c4:	add	r4, r7, r6, ror #15
   1b0c8:	eor	r6, r7, r2
   1b0cc:	movt	r1, #49597	; 0xc1bd
   1b0d0:	and	r6, r4, r6
   1b0d4:	eor	r6, r6, r2
   1b0d8:	add	r2, r0, r2
   1b0dc:	ldr	r0, [sl, #20]
   1b0e0:	add	r6, r5, r6
   1b0e4:	add	r6, r6, r1
   1b0e8:	movw	r1, #4015	; 0xfaf
   1b0ec:	add	r5, r4, r6, ror #10
   1b0f0:	eor	r6, r4, r7
   1b0f4:	movt	r1, #62844	; 0xf57c
   1b0f8:	and	r6, r5, r6
   1b0fc:	str	r0, [sp, #32]
   1b100:	eor	r6, r6, r7
   1b104:	add	r7, r0, r7
   1b108:	ldr	r0, [sl, #28]
   1b10c:	add	r2, r2, r6
   1b110:	movw	r6, #38145	; 0x9501
   1b114:	add	r2, r2, r1
   1b118:	movw	r1, #50730	; 0xc62a
   1b11c:	movt	r6, #64838	; 0xfd46
   1b120:	add	r3, r5, r2, ror #25
   1b124:	eor	r2, r5, r4
   1b128:	movt	r1, #18311	; 0x4787
   1b12c:	and	r2, r3, r2
   1b130:	str	r0, [sp, #16]
   1b134:	eor	r2, r2, r4
   1b138:	add	r4, ip, r4
   1b13c:	add	r2, r7, r2
   1b140:	add	r2, r2, r1
   1b144:	movw	r1, #17939	; 0x4613
   1b148:	add	r7, r3, r2, ror #20
   1b14c:	eor	r2, r3, r5
   1b150:	movt	r1, #43056	; 0xa830
   1b154:	and	r2, r7, r2
   1b158:	eor	r2, r2, r5
   1b15c:	add	r5, r0, r5
   1b160:	ldr	r0, [sl, #32]
   1b164:	add	r2, r4, r2
   1b168:	add	r2, r2, r1
   1b16c:	add	r4, r7, r2, ror #15
   1b170:	eor	r2, r7, r3
   1b174:	and	r2, r4, r2
   1b178:	str	r0, [sp, #40]	; 0x28
   1b17c:	eor	r1, r2, r3
   1b180:	add	r3, r0, r3
   1b184:	ldr	r0, [sl, #40]	; 0x28
   1b188:	ldr	r2, [sl, #44]	; 0x2c
   1b18c:	add	r1, r5, r1
   1b190:	eor	r5, r4, r7
   1b194:	add	r1, r1, r6
   1b198:	movw	r6, #39128	; 0x98d8
   1b19c:	add	r1, r4, r1, ror #10
   1b1a0:	movt	r6, #27008	; 0x6980
   1b1a4:	and	r5, r1, r5
   1b1a8:	str	r2, [fp, #-48]	; 0xffffffd0
   1b1ac:	str	r0, [sp, #52]	; 0x34
   1b1b0:	eor	lr, r5, r7
   1b1b4:	movw	r5, #63407	; 0xf7af
   1b1b8:	add	r7, r8, r7
   1b1bc:	add	r3, r3, lr
   1b1c0:	movt	r5, #35652	; 0x8b44
   1b1c4:	add	r3, r3, r6
   1b1c8:	add	lr, r1, r3, ror #25
   1b1cc:	eor	r3, r1, r4
   1b1d0:	and	r3, lr, r3
   1b1d4:	eor	r3, r3, r4
   1b1d8:	add	r4, r0, r4
   1b1dc:	add	r3, r7, r3
   1b1e0:	add	r3, r3, r5
   1b1e4:	add	r7, lr, r3, ror #20
   1b1e8:	eor	r3, lr, r1
   1b1ec:	and	r3, r7, r3
   1b1f0:	eor	r5, r7, lr
   1b1f4:	eor	r9, r3, r1
   1b1f8:	movw	r3, #42063	; 0xa44f
   1b1fc:	add	r1, r2, r1
   1b200:	add	r4, r4, r9
   1b204:	sub	r4, r4, r3
   1b208:	movw	r3, #55230	; 0xd7be
   1b20c:	add	r4, r7, r4, ror #15
   1b210:	movt	r3, #35164	; 0x895c
   1b214:	and	r5, r4, r5
   1b218:	eor	r5, r5, lr
   1b21c:	add	r1, r1, r5
   1b220:	add	r1, r1, r3
   1b224:	ldr	r3, [sl, #48]	; 0x30
   1b228:	add	r5, r4, r1, ror #10
   1b22c:	eor	r1, r4, r7
   1b230:	and	r1, r5, r1
   1b234:	eor	r1, r1, r7
   1b238:	add	r6, r3, lr
   1b23c:	str	r3, [sp, #56]	; 0x38
   1b240:	movw	r3, #4386	; 0x1122
   1b244:	add	r1, r6, r1
   1b248:	movt	r3, #27536	; 0x6b90
   1b24c:	add	r1, r1, r3
   1b250:	ldr	r3, [sl, #56]	; 0x38
   1b254:	add	r6, r5, r1, ror #25
   1b258:	eor	r1, r5, r4
   1b25c:	and	r1, r6, r1
   1b260:	eor	lr, r1, r4
   1b264:	ldr	r1, [sl, #52]	; 0x34
   1b268:	add	r4, r3, r4
   1b26c:	mov	r9, r3
   1b270:	str	r3, [sp, #8]
   1b274:	movw	r3, #17294	; 0x438e
   1b278:	movt	r3, #42617	; 0xa679
   1b27c:	add	r7, r1, r7
   1b280:	str	r1, [sp, #36]	; 0x24
   1b284:	movw	r1, #29075	; 0x7193
   1b288:	add	r7, r7, lr
   1b28c:	movt	r1, #64920	; 0xfd98
   1b290:	add	r7, r7, r1
   1b294:	eor	r1, r6, r5
   1b298:	add	r7, r6, r7, ror #20
   1b29c:	and	r1, r7, r1
   1b2a0:	eor	r1, r1, r5
   1b2a4:	add	r1, r4, r1
   1b2a8:	eor	r4, r7, r6
   1b2ac:	add	r1, r1, r3
   1b2b0:	ldr	r3, [sl, #60]	; 0x3c
   1b2b4:	add	sl, sl, #64	; 0x40
   1b2b8:	add	r1, r7, r1, ror #15
   1b2bc:	and	r4, r1, r4
   1b2c0:	eor	r4, r4, r6
   1b2c4:	add	r5, r3, r5
   1b2c8:	mov	lr, r3
   1b2cc:	str	r3, [sp, #12]
   1b2d0:	movw	r3, #2081	; 0x821
   1b2d4:	add	r4, r5, r4
   1b2d8:	movt	r3, #18868	; 0x49b4
   1b2dc:	add	r4, r4, r3
   1b2e0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b2e4:	add	r4, r1, r4, ror #10
   1b2e8:	eor	r5, r4, r1
   1b2ec:	and	r5, r5, r7
   1b2f0:	add	r7, ip, r7
   1b2f4:	ldr	ip, [sp, #32]
   1b2f8:	add	r6, r3, r6
   1b2fc:	eor	r5, r5, r1
   1b300:	movw	r3, #9570	; 0x2562
   1b304:	add	r5, r6, r5
   1b308:	movt	r3, #63006	; 0xf61e
   1b30c:	add	r5, r5, r3
   1b310:	movw	r3, #45888	; 0xb340
   1b314:	add	r5, r4, r5, ror #27
   1b318:	movt	r3, #49216	; 0xc040
   1b31c:	eor	r6, r5, r4
   1b320:	and	r6, r6, r1
   1b324:	add	r1, r2, r1
   1b328:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1b32c:	eor	r6, r6, r4
   1b330:	add	r6, r7, r6
   1b334:	add	r6, r6, r3
   1b338:	movw	r3, #23121	; 0x5a51
   1b33c:	add	r6, r5, r6, ror #23
   1b340:	movt	r3, #9822	; 0x265e
   1b344:	eor	r7, r6, r5
   1b348:	and	r7, r7, r4
   1b34c:	add	r4, r2, r4
   1b350:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1b354:	eor	r7, r7, r5
   1b358:	add	r1, r1, r7
   1b35c:	add	r1, r1, r3
   1b360:	movw	r3, #51114	; 0xc7aa
   1b364:	add	r1, r6, r1, ror #18
   1b368:	movt	r3, #59830	; 0xe9b6
   1b36c:	eor	r7, r1, r6
   1b370:	and	r7, r7, r5
   1b374:	add	r5, ip, r5
   1b378:	eor	r7, r7, r6
   1b37c:	add	r4, r4, r7
   1b380:	add	r4, r4, r3
   1b384:	movw	r3, #4189	; 0x105d
   1b388:	add	r4, r1, r4, ror #12
   1b38c:	movt	r3, #54831	; 0xd62f
   1b390:	eor	r7, r4, r1
   1b394:	and	r7, r7, r6
   1b398:	add	r6, r0, r6
   1b39c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1b3a0:	eor	r7, r7, r1
   1b3a4:	add	r5, r5, r7
   1b3a8:	add	r5, r5, r3
   1b3ac:	movw	r3, #5203	; 0x1453
   1b3b0:	add	r5, r4, r5, ror #27
   1b3b4:	movt	r3, #580	; 0x244
   1b3b8:	eor	r7, r5, r4
   1b3bc:	and	r7, r7, r1
   1b3c0:	add	r1, lr, r1
   1b3c4:	ldr	lr, [sp, #44]	; 0x2c
   1b3c8:	eor	r7, r7, r4
   1b3cc:	add	r6, r6, r7
   1b3d0:	add	r6, r6, r3
   1b3d4:	movw	r3, #59009	; 0xe681
   1b3d8:	add	r6, r5, r6, ror #23
   1b3dc:	movt	r3, #55457	; 0xd8a1
   1b3e0:	eor	r7, r6, r5
   1b3e4:	and	r7, r7, r4
   1b3e8:	add	r4, lr, r4
   1b3ec:	eor	r7, r7, r5
   1b3f0:	add	r1, r1, r7
   1b3f4:	add	r1, r1, r3
   1b3f8:	movw	r3, #64456	; 0xfbc8
   1b3fc:	add	r1, r6, r1, ror #18
   1b400:	movt	r3, #59347	; 0xe7d3
   1b404:	eor	r7, r1, r6
   1b408:	and	r7, r7, r5
   1b40c:	add	r5, r8, r5
   1b410:	ldr	r8, [sp, #36]	; 0x24
   1b414:	eor	r7, r7, r6
   1b418:	add	r4, r4, r7
   1b41c:	add	r4, r4, r3
   1b420:	movw	r3, #52710	; 0xcde6
   1b424:	add	r4, r1, r4, ror #12
   1b428:	movt	r3, #8673	; 0x21e1
   1b42c:	eor	r7, r4, r1
   1b430:	and	r7, r7, r6
   1b434:	add	r6, r9, r6
   1b438:	ldr	r9, [sp, #56]	; 0x38
   1b43c:	eor	r7, r7, r1
   1b440:	add	r5, r5, r7
   1b444:	add	r5, r5, r3
   1b448:	movw	r3, #2006	; 0x7d6
   1b44c:	add	r5, r4, r5, ror #27
   1b450:	movt	r3, #49975	; 0xc337
   1b454:	eor	r7, r5, r4
   1b458:	and	r7, r7, r1
   1b45c:	add	r1, r0, r1
   1b460:	ldr	r0, [sp, #40]	; 0x28
   1b464:	eor	r7, r7, r4
   1b468:	add	r6, r6, r7
   1b46c:	add	r6, r6, r3
   1b470:	movw	r3, #3463	; 0xd87
   1b474:	add	r6, r5, r6, ror #23
   1b478:	movt	r3, #62677	; 0xf4d5
   1b47c:	eor	r7, r6, r5
   1b480:	and	r7, r7, r4
   1b484:	add	r4, r0, r4
   1b488:	eor	r7, r7, r5
   1b48c:	add	r1, r1, r7
   1b490:	add	r1, r1, r3
   1b494:	movw	r3, #5357	; 0x14ed
   1b498:	add	r1, r6, r1, ror #18
   1b49c:	movt	r3, #17754	; 0x455a
   1b4a0:	eor	r7, r1, r6
   1b4a4:	and	r7, r7, r5
   1b4a8:	add	r5, r8, r5
   1b4ac:	eor	r7, r7, r6
   1b4b0:	add	r4, r4, r7
   1b4b4:	add	r4, r4, r3
   1b4b8:	movw	r3, #59653	; 0xe905
   1b4bc:	add	r4, r1, r4, ror #12
   1b4c0:	movt	r3, #43491	; 0xa9e3
   1b4c4:	eor	r7, r4, r1
   1b4c8:	and	r7, r7, r6
   1b4cc:	add	r6, r2, r6
   1b4d0:	ldr	r2, [sp, #16]
   1b4d4:	eor	r7, r7, r1
   1b4d8:	add	r5, r5, r7
   1b4dc:	add	r5, r5, r3
   1b4e0:	movw	r3, #41976	; 0xa3f8
   1b4e4:	add	r5, r4, r5, ror #27
   1b4e8:	movt	r3, #64751	; 0xfcef
   1b4ec:	eor	r7, r5, r4
   1b4f0:	and	r7, r7, r1
   1b4f4:	add	r1, r2, r1
   1b4f8:	eor	r7, r7, r4
   1b4fc:	add	r6, r6, r7
   1b500:	add	r6, r6, r3
   1b504:	movw	r3, #729	; 0x2d9
   1b508:	add	r6, r5, r6, ror #23
   1b50c:	movt	r3, #26479	; 0x676f
   1b510:	eor	r7, r6, r5
   1b514:	and	r7, r7, r4
   1b518:	add	r4, r9, r4
   1b51c:	ldr	r9, [fp, #-52]	; 0xffffffcc
   1b520:	eor	r7, r7, r5
   1b524:	add	r1, r1, r7
   1b528:	add	r1, r1, r3
   1b52c:	add	r1, r6, r1, ror #18
   1b530:	eor	r7, r1, r6
   1b534:	and	r3, r7, r5
   1b538:	add	r5, ip, r5
   1b53c:	ldr	ip, [sp, #8]
   1b540:	eor	r3, r3, r6
   1b544:	add	r6, r0, r6
   1b548:	ldr	r0, [sp, #48]	; 0x30
   1b54c:	add	r3, r4, r3
   1b550:	movw	r4, #19594	; 0x4c8a
   1b554:	movt	r4, #36138	; 0x8d2a
   1b558:	add	r3, r3, r4
   1b55c:	add	r3, r1, r3, ror #12
   1b560:	eor	r4, r7, r3
   1b564:	ldr	r7, [fp, #-48]	; 0xffffffd0
   1b568:	add	r4, r5, r4
   1b56c:	movw	r5, #14658	; 0x3942
   1b570:	movt	r5, #65530	; 0xfffa
   1b574:	add	r4, r4, r5
   1b578:	eor	r5, r3, r1
   1b57c:	add	r4, r3, r4, ror #28
   1b580:	add	r1, r7, r1
   1b584:	ldr	r7, [fp, #-32]	; 0xffffffe0
   1b588:	eor	r5, r5, r4
   1b58c:	add	r5, r6, r5
   1b590:	movw	r6, #63105	; 0xf681
   1b594:	movt	r6, #34673	; 0x8771
   1b598:	add	r5, r5, r6
   1b59c:	eor	r6, r4, r3
   1b5a0:	add	r3, ip, r3
   1b5a4:	add	r5, r4, r5, ror #21
   1b5a8:	eor	r6, r6, r5
   1b5ac:	add	r1, r1, r6
   1b5b0:	movw	r6, #24866	; 0x6122
   1b5b4:	movt	r6, #28061	; 0x6d9d
   1b5b8:	add	r1, r1, r6
   1b5bc:	eor	r6, r5, r4
   1b5c0:	add	r4, r7, r4
   1b5c4:	ldr	r7, [sp, #52]	; 0x34
   1b5c8:	add	r1, r5, r1, ror #16
   1b5cc:	eor	r6, r6, r1
   1b5d0:	add	r3, r3, r6
   1b5d4:	movw	r6, #14348	; 0x380c
   1b5d8:	movt	r6, #64997	; 0xfde5
   1b5dc:	add	r3, r3, r6
   1b5e0:	eor	r6, r1, r5
   1b5e4:	add	r5, lr, r5
   1b5e8:	ldr	lr, [sp, #12]
   1b5ec:	add	r3, r1, r3, ror #9
   1b5f0:	eor	r6, r6, r3
   1b5f4:	add	r4, r4, r6
   1b5f8:	movw	r6, #59972	; 0xea44
   1b5fc:	movt	r6, #42174	; 0xa4be
   1b600:	add	r4, r4, r6
   1b604:	eor	r6, r3, r1
   1b608:	add	r1, r2, r1
   1b60c:	add	r4, r3, r4, ror #28
   1b610:	eor	r6, r6, r4
   1b614:	add	r5, r5, r6
   1b618:	movw	r6, #53161	; 0xcfa9
   1b61c:	movt	r6, #19422	; 0x4bde
   1b620:	add	r5, r5, r6
   1b624:	eor	r6, r4, r3
   1b628:	add	r3, r7, r3
   1b62c:	ldr	r7, [fp, #-36]	; 0xffffffdc
   1b630:	add	r5, r4, r5, ror #21
   1b634:	eor	r6, r6, r5
   1b638:	add	r1, r1, r6
   1b63c:	movw	r6, #19296	; 0x4b60
   1b640:	movt	r6, #63163	; 0xf6bb
   1b644:	add	r1, r1, r6
   1b648:	eor	r6, r5, r4
   1b64c:	add	r4, r8, r4
   1b650:	ldr	r8, [fp, #-44]	; 0xffffffd4
   1b654:	add	r1, r5, r1, ror #16
   1b658:	eor	r6, r6, r1
   1b65c:	add	r3, r3, r6
   1b660:	movw	r6, #48240	; 0xbc70
   1b664:	movt	r6, #48831	; 0xbebf
   1b668:	add	r3, r3, r6
   1b66c:	eor	r6, r1, r5
   1b670:	add	r5, r8, r5
   1b674:	add	r3, r1, r3, ror #9
   1b678:	eor	r6, r6, r3
   1b67c:	add	r4, r4, r6
   1b680:	movw	r6, #32454	; 0x7ec6
   1b684:	movt	r6, #10395	; 0x289b
   1b688:	add	r4, r4, r6
   1b68c:	eor	r6, r3, r1
   1b690:	add	r1, r9, r1
   1b694:	add	r4, r3, r4, ror #28
   1b698:	eor	r6, r6, r4
   1b69c:	add	r5, r5, r6
   1b6a0:	movw	r6, #10234	; 0x27fa
   1b6a4:	movt	r6, #60065	; 0xeaa1
   1b6a8:	add	r5, r5, r6
   1b6ac:	eor	r6, r4, r3
   1b6b0:	add	r3, r0, r3
   1b6b4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1b6b8:	add	r5, r4, r5, ror #21
   1b6bc:	eor	r6, r6, r5
   1b6c0:	add	r1, r1, r6
   1b6c4:	movw	r6, #12421	; 0x3085
   1b6c8:	movt	r6, #54511	; 0xd4ef
   1b6cc:	add	r1, r1, r6
   1b6d0:	eor	r6, r5, r4
   1b6d4:	add	r4, r0, r4
   1b6d8:	ldr	r0, [sp, #56]	; 0x38
   1b6dc:	add	r1, r5, r1, ror #16
   1b6e0:	eor	r6, r6, r1
   1b6e4:	add	r3, r3, r6
   1b6e8:	movw	r6, #7429	; 0x1d05
   1b6ec:	movt	r6, #1160	; 0x488
   1b6f0:	add	r3, r3, r6
   1b6f4:	eor	r6, r1, r5
   1b6f8:	add	r5, r0, r5
   1b6fc:	add	r3, r1, r3, ror #9
   1b700:	eor	r6, r6, r3
   1b704:	add	r4, r4, r6
   1b708:	movw	r6, #53305	; 0xd039
   1b70c:	movt	r6, #55764	; 0xd9d4
   1b710:	add	r4, r4, r6
   1b714:	eor	r6, r3, r1
   1b718:	add	r1, lr, r1
   1b71c:	add	r4, r3, r4, ror #28
   1b720:	eor	r6, r6, r4
   1b724:	add	r5, r5, r6
   1b728:	movw	r6, #39397	; 0x99e5
   1b72c:	movt	r6, #59099	; 0xe6db
   1b730:	add	r5, r5, r6
   1b734:	eor	r6, r4, r3
   1b738:	add	r3, r7, r3
   1b73c:	ldr	r7, [sp, #32]
   1b740:	add	r5, r4, r5, ror #21
   1b744:	eor	r6, r6, r5
   1b748:	add	r2, r2, r5
   1b74c:	add	r1, r1, r6
   1b750:	movw	r6, #31992	; 0x7cf8
   1b754:	movt	r6, #8098	; 0x1fa2
   1b758:	add	r1, r1, r6
   1b75c:	eor	r6, r5, r4
   1b760:	add	r4, r8, r4
   1b764:	add	r1, r5, r1, ror #16
   1b768:	eor	r6, r6, r1
   1b76c:	add	r3, r3, r6
   1b770:	movw	r6, #22117	; 0x5665
   1b774:	movt	r6, #50348	; 0xc4ac
   1b778:	add	r3, r3, r6
   1b77c:	mvn	r6, r5
   1b780:	movw	r5, #65431	; 0xff97
   1b784:	add	r3, r1, r3, ror #9
   1b788:	movt	r5, #17194	; 0x432a
   1b78c:	orr	r6, r3, r6
   1b790:	eor	r6, r6, r1
   1b794:	add	r4, r4, r6
   1b798:	movw	r6, #8772	; 0x2244
   1b79c:	movt	r6, #62505	; 0xf429
   1b7a0:	add	r4, r4, r6
   1b7a4:	mvn	r6, r1
   1b7a8:	add	r1, ip, r1
   1b7ac:	ldr	ip, [fp, #-40]	; 0xffffffd8
   1b7b0:	add	r4, r3, r4, ror #26
   1b7b4:	orr	r6, r4, r6
   1b7b8:	eor	r6, r6, r3
   1b7bc:	add	r2, r2, r6
   1b7c0:	add	r2, r2, r5
   1b7c4:	mvn	r5, r3
   1b7c8:	add	r3, r7, r3
   1b7cc:	add	r2, r4, r2, ror #22
   1b7d0:	orr	r5, r2, r5
   1b7d4:	eor	r5, r5, r4
   1b7d8:	add	r1, r1, r5
   1b7dc:	movw	r5, #9127	; 0x23a7
   1b7e0:	movt	r5, #43924	; 0xab94
   1b7e4:	add	r1, r1, r5
   1b7e8:	mvn	r5, r4
   1b7ec:	add	r4, r0, r4
   1b7f0:	ldr	r0, [sp, #52]	; 0x34
   1b7f4:	add	r1, r2, r1, ror #17
   1b7f8:	orr	r5, r1, r5
   1b7fc:	eor	r5, r5, r2
   1b800:	add	r3, r3, r5
   1b804:	movw	r5, #41017	; 0xa039
   1b808:	movt	r5, #64659	; 0xfc93
   1b80c:	add	r3, r3, r5
   1b810:	mvn	r5, r2
   1b814:	add	r2, r9, r2
   1b818:	add	r3, r1, r3, ror #11
   1b81c:	orr	r5, r3, r5
   1b820:	eor	r5, r5, r1
   1b824:	add	r4, r4, r5
   1b828:	movw	r5, #22979	; 0x59c3
   1b82c:	movt	r5, #25947	; 0x655b
   1b830:	add	r4, r4, r5
   1b834:	mvn	r5, r1
   1b838:	add	r1, r0, r1
   1b83c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b840:	add	r4, r3, r4, ror #26
   1b844:	orr	r5, r4, r5
   1b848:	eor	r5, r5, r3
   1b84c:	add	r2, r2, r5
   1b850:	movw	r5, #52370	; 0xcc92
   1b854:	movt	r5, #36620	; 0x8f0c
   1b858:	add	r2, r2, r5
   1b85c:	mvn	r5, r3
   1b860:	add	r3, r0, r3
   1b864:	ldr	r0, [sp, #40]	; 0x28
   1b868:	add	r2, r4, r2, ror #22
   1b86c:	orr	r5, r2, r5
   1b870:	eor	r5, r5, r4
   1b874:	add	r1, r1, r5
   1b878:	movw	r5, #62589	; 0xf47d
   1b87c:	movt	r5, #65519	; 0xffef
   1b880:	add	r1, r1, r5
   1b884:	mvn	r5, r4
   1b888:	add	r4, r0, r4
   1b88c:	ldr	r0, [sp, #48]	; 0x30
   1b890:	add	r1, r2, r1, ror #17
   1b894:	orr	r5, r1, r5
   1b898:	eor	r5, r5, r2
   1b89c:	add	r3, r3, r5
   1b8a0:	movw	r5, #24017	; 0x5dd1
   1b8a4:	movt	r5, #34180	; 0x8584
   1b8a8:	add	r3, r3, r5
   1b8ac:	mvn	r5, r2
   1b8b0:	add	r2, lr, r2
   1b8b4:	ldr	lr, [sp, #4]
   1b8b8:	add	r3, r1, r3, ror #11
   1b8bc:	orr	r5, r3, r5
   1b8c0:	mvn	r7, r3
   1b8c4:	eor	r5, r5, r1
   1b8c8:	add	r4, r4, r5
   1b8cc:	movw	r5, #32335	; 0x7e4f
   1b8d0:	cmp	sl, lr
   1b8d4:	movt	r5, #28584	; 0x6fa8
   1b8d8:	add	r4, r4, r5
   1b8dc:	mvn	r5, r1
   1b8e0:	add	r1, r0, r1
   1b8e4:	ldr	r0, [sp, #36]	; 0x24
   1b8e8:	add	r4, r3, r4, ror #26
   1b8ec:	orr	r5, r4, r5
   1b8f0:	eor	r5, r5, r3
   1b8f4:	add	r2, r2, r5
   1b8f8:	movw	r5, #59104	; 0xe6e0
   1b8fc:	add	r3, r0, r3
   1b900:	ldr	r0, [sp, #44]	; 0x2c
   1b904:	movt	r5, #65068	; 0xfe2c
   1b908:	add	r2, r2, r5
   1b90c:	movw	r5, #17172	; 0x4314
   1b910:	add	r2, r4, r2, ror #22
   1b914:	movt	r5, #41729	; 0xa301
   1b918:	orr	r7, r2, r7
   1b91c:	add	r6, r0, r4
   1b920:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1b924:	eor	r7, r7, r4
   1b928:	add	r1, r1, r7
   1b92c:	mvn	r7, r4
   1b930:	movw	r4, #32386	; 0x7e82
   1b934:	add	r1, r1, r5
   1b938:	movw	r5, #4513	; 0x11a1
   1b93c:	movt	r4, #63315	; 0xf753
   1b940:	add	r1, r2, r1, ror #17
   1b944:	movt	r5, #19976	; 0x4e08
   1b948:	orr	r7, r1, r7
   1b94c:	eor	r7, r7, r2
   1b950:	add	r3, r3, r7
   1b954:	mvn	r7, r2
   1b958:	add	r2, r0, r2
   1b95c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1b960:	add	r3, r3, r5
   1b964:	add	r3, r1, r3, ror #11
   1b968:	orr	r7, r3, r7
   1b96c:	eor	r7, r7, r1
   1b970:	add	r7, r6, r7
   1b974:	mvn	r6, r1
   1b978:	add	r1, r0, r1
   1b97c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1b980:	add	r7, r7, r4
   1b984:	movw	r4, #62005	; 0xf235
   1b988:	add	r7, r3, r7, ror #26
   1b98c:	movt	r4, #48442	; 0xbd3a
   1b990:	orr	r6, r7, r6
   1b994:	mvn	r5, r7
   1b998:	eor	r6, r6, r3
   1b99c:	add	r2, r2, r6
   1b9a0:	mvn	r6, r3
   1b9a4:	add	r3, r0, r3
   1b9a8:	add	r2, r2, r4
   1b9ac:	movw	r4, #53947	; 0xd2bb
   1b9b0:	add	r2, r7, r2, ror #22
   1b9b4:	movt	r4, #10967	; 0x2ad7
   1b9b8:	orr	r6, r2, r6
   1b9bc:	eor	r6, r6, r7
   1b9c0:	add	r1, r1, r6
   1b9c4:	add	r1, r1, r4
   1b9c8:	ldr	r4, [sp, #20]
   1b9cc:	add	r1, r2, r1, ror #17
   1b9d0:	orr	r5, r1, r5
   1b9d4:	add	ip, r1, ip
   1b9d8:	eor	r5, r5, r2
   1b9dc:	add	r6, r1, r4
   1b9e0:	movw	r4, #54161	; 0xd391
   1b9e4:	add	r3, r3, r5
   1b9e8:	ldr	r1, [sp, #28]
   1b9ec:	movt	r4, #60294	; 0xeb86
   1b9f0:	add	r3, r3, r4
   1b9f4:	add	r4, r6, r3, ror #11
   1b9f8:	ldr	r3, [sp, #24]
   1b9fc:	add	r1, r2, r1
   1ba00:	add	r3, r7, r3
   1ba04:	bcc	1b000 <__assert_fail@plt+0x9bdc>
   1ba08:	ldr	r0, [sp]
   1ba0c:	stm	r0, {r3, r4, ip}
   1ba10:	str	r1, [r0, #12]
   1ba14:	sub	sp, fp, #28
   1ba18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ba1c:	nop	{0}
   1ba20:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1ba24:	add	fp, sp, #24
   1ba28:	sub	sp, sp, #160	; 0xa0
   1ba2c:	mov	r8, r2
   1ba30:	add	r2, pc, #184	; 0xb8
   1ba34:	add	r5, sp, #4
   1ba38:	vld1.64	{d16-d17}, [r2 :128]
   1ba3c:	mov	r2, #20
   1ba40:	mov	r3, r5
   1ba44:	vst1.32	{d16-d17}, [r3], r2
   1ba48:	mov	r2, #0
   1ba4c:	str	r2, [r3]
   1ba50:	str	r2, [sp, #20]
   1ba54:	str	r2, [sp, #28]
   1ba58:	mov	r2, r5
   1ba5c:	bl	1bb00 <__assert_fail@plt+0xa6dc>
   1ba60:	ldr	r1, [sp, #28]
   1ba64:	ldr	r2, [sp, #20]
   1ba68:	mov	r7, #32
   1ba6c:	add	r6, r5, #28
   1ba70:	add	r0, r2, r1
   1ba74:	cmp	r1, #56	; 0x38
   1ba78:	movwcc	r7, #16
   1ba7c:	str	r0, [sp, #20]
   1ba80:	cmp	r0, r2
   1ba84:	lsl	r3, r0, #3
   1ba88:	ldrcc	r2, [sp, #24]
   1ba8c:	addcc	r2, r2, #1
   1ba90:	strcc	r2, [sp, #24]
   1ba94:	mvn	r2, #7
   1ba98:	add	r2, r2, r7, lsl #2
   1ba9c:	str	r3, [r6, r2]
   1baa0:	add	r3, r6, r7, lsl #2
   1baa4:	sub	r2, r2, r1
   1baa8:	ldr	r4, [sp, #24]
   1baac:	lsl	r4, r4, #3
   1bab0:	orr	r0, r4, r0, lsr #29
   1bab4:	str	r0, [r3, #-4]
   1bab8:	add	r0, r6, r1
   1babc:	movw	r1, #23288	; 0x5af8
   1bac0:	movt	r1, #3
   1bac4:	bl	111c0 <memcpy@plt>
   1bac8:	lsl	r1, r7, #2
   1bacc:	mov	r0, r6
   1bad0:	mov	r2, r5
   1bad4:	bl	1afb8 <__assert_fail@plt+0x9b94>
   1bad8:	vld1.32	{d16-d17}, [r5]
   1badc:	mov	r0, r8
   1bae0:	vst1.8	{d16-d17}, [r8]
   1bae4:	sub	sp, fp, #24
   1bae8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1baec:	nop	{0}
   1baf0:	strbvs	r2, [r5, -r1, lsl #6]
   1baf4:	svc	0x00cdab89
   1baf8:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   1bafc:	eorsne	r5, r2, r6, ror r4
   1bb00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bb04:	add	fp, sp, #28
   1bb08:	sub	sp, sp, #20
   1bb0c:	ldr	r6, [r2, #24]
   1bb10:	mov	r4, r2
   1bb14:	mov	r5, r1
   1bb18:	mov	r8, r0
   1bb1c:	cmp	r6, #0
   1bb20:	beq	1bb90 <__assert_fail@plt+0xa76c>
   1bb24:	rsb	r7, r6, #128	; 0x80
   1bb28:	add	r9, r4, #28
   1bb2c:	mov	r1, r8
   1bb30:	cmp	r7, r5
   1bb34:	add	r0, r9, r6
   1bb38:	movhi	r7, r5
   1bb3c:	mov	r2, r7
   1bb40:	bl	111c0 <memcpy@plt>
   1bb44:	ldr	r0, [r4, #24]
   1bb48:	add	r0, r0, r7
   1bb4c:	cmp	r0, #65	; 0x41
   1bb50:	str	r0, [r4, #24]
   1bb54:	bcc	1bb88 <__assert_fail@plt+0xa764>
   1bb58:	bic	r1, r0, #63	; 0x3f
   1bb5c:	mov	r0, r9
   1bb60:	mov	r2, r4
   1bb64:	bl	1afb8 <__assert_fail@plt+0x9b94>
   1bb68:	ldr	r0, [r4, #24]
   1bb6c:	and	r2, r0, #63	; 0x3f
   1bb70:	add	r0, r7, r6
   1bb74:	bic	r0, r0, #63	; 0x3f
   1bb78:	str	r2, [r4, #24]
   1bb7c:	add	r1, r9, r0
   1bb80:	mov	r0, r9
   1bb84:	bl	111c0 <memcpy@plt>
   1bb88:	sub	r5, r5, r7
   1bb8c:	add	r8, r8, r7
   1bb90:	cmp	r5, #64	; 0x40
   1bb94:	bcc	1bc6c <__assert_fail@plt+0xa848>
   1bb98:	tst	r8, #3
   1bb9c:	beq	1bc50 <__assert_fail@plt+0xa82c>
   1bba0:	cmp	r5, #65	; 0x41
   1bba4:	bcc	1bc7c <__assert_fail@plt+0xa858>
   1bba8:	sub	r0, r5, #64	; 0x40
   1bbac:	add	r7, r4, #28
   1bbb0:	mov	sl, #48	; 0x30
   1bbb4:	str	r0, [sp, #12]
   1bbb8:	sub	r0, r5, #65	; 0x41
   1bbbc:	add	r6, r7, #32
   1bbc0:	bic	r0, r0, #63	; 0x3f
   1bbc4:	str	r0, [sp, #8]
   1bbc8:	add	r0, r0, #64	; 0x40
   1bbcc:	str	r0, [sp, #4]
   1bbd0:	mov	r0, r8
   1bbd4:	add	r8, r7, #16
   1bbd8:	mov	r9, r0
   1bbdc:	str	r0, [sp, #16]
   1bbe0:	mov	r1, #64	; 0x40
   1bbe4:	add	r2, r0, #48	; 0x30
   1bbe8:	vld1.8	{d16-d17}, [r9], r1
   1bbec:	add	r1, r0, #32
   1bbf0:	vld1.8	{d18-d19}, [r2]
   1bbf4:	add	r0, r0, #16
   1bbf8:	mov	r2, r4
   1bbfc:	vld1.8	{d20-d21}, [r1]
   1bc00:	mov	r1, r7
   1bc04:	vst1.8	{d16-d17}, [r1], sl
   1bc08:	vld1.8	{d16-d17}, [r0]
   1bc0c:	vst1.8	{d18-d19}, [r1]
   1bc10:	mov	r0, r7
   1bc14:	mov	r1, #64	; 0x40
   1bc18:	vst1.8	{d20-d21}, [r6]
   1bc1c:	vst1.8	{d16-d17}, [r8]
   1bc20:	bl	1afb8 <__assert_fail@plt+0x9b94>
   1bc24:	sub	r5, r5, #64	; 0x40
   1bc28:	mov	r0, r9
   1bc2c:	cmp	r5, #64	; 0x40
   1bc30:	bhi	1bbe0 <__assert_fail@plt+0xa7bc>
   1bc34:	ldr	r0, [sp, #12]
   1bc38:	ldr	r1, [sp, #8]
   1bc3c:	ldr	r8, [sp, #16]
   1bc40:	sub	r5, r0, r1
   1bc44:	ldr	r0, [sp, #4]
   1bc48:	add	r8, r8, r0
   1bc4c:	b	1bc80 <__assert_fail@plt+0xa85c>
   1bc50:	bic	r6, r5, #63	; 0x3f
   1bc54:	mov	r0, r8
   1bc58:	mov	r2, r4
   1bc5c:	mov	r1, r6
   1bc60:	bl	1afb8 <__assert_fail@plt+0x9b94>
   1bc64:	add	r8, r8, r6
   1bc68:	and	r5, r5, #63	; 0x3f
   1bc6c:	cmp	r5, #0
   1bc70:	bne	1bc80 <__assert_fail@plt+0xa85c>
   1bc74:	sub	sp, fp, #28
   1bc78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bc7c:	mov	r5, #64	; 0x40
   1bc80:	ldr	r7, [r4, #24]
   1bc84:	add	r6, r4, #28
   1bc88:	mov	r1, r8
   1bc8c:	mov	r2, r5
   1bc90:	add	r0, r6, r7
   1bc94:	bl	111c0 <memcpy@plt>
   1bc98:	add	r5, r7, r5
   1bc9c:	cmp	r5, #64	; 0x40
   1bca0:	bcc	1bcc8 <__assert_fail@plt+0xa8a4>
   1bca4:	mov	r0, r6
   1bca8:	mov	r1, #64	; 0x40
   1bcac:	mov	r2, r4
   1bcb0:	bl	1afb8 <__assert_fail@plt+0x9b94>
   1bcb4:	sub	r5, r5, #64	; 0x40
   1bcb8:	add	r1, r4, #92	; 0x5c
   1bcbc:	mov	r0, r6
   1bcc0:	mov	r2, r5
   1bcc4:	bl	111c0 <memcpy@plt>
   1bcc8:	str	r5, [r4, #24]
   1bccc:	sub	sp, fp, #28
   1bcd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bcd4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1bcd8:	add	fp, sp, #24
   1bcdc:	sub	sp, sp, #160	; 0xa0
   1bce0:	mov	r6, r0
   1bce4:	movw	r0, #32840	; 0x8048
   1bce8:	mov	r8, r1
   1bcec:	bl	31e5c <__assert_fail@plt+0x20a38>
   1bcf0:	cmp	r0, #0
   1bcf4:	beq	1bda0 <__assert_fail@plt+0xa97c>
   1bcf8:	mov	r4, sp
   1bcfc:	mov	r5, r0
   1bd00:	mov	r0, r4
   1bd04:	bl	1bdb0 <__assert_fail@plt+0xa98c>
   1bd08:	b	1bd1c <__assert_fail@plt+0xa8f8>
   1bd0c:	mov	r0, r5
   1bd10:	mov	r1, #32768	; 0x8000
   1bd14:	mov	r2, r4
   1bd18:	bl	1bf04 <__assert_fail@plt+0xaae0>
   1bd1c:	mov	r7, #0
   1bd20:	ldrb	r0, [r6]
   1bd24:	tst	r0, #16
   1bd28:	bne	1bd60 <__assert_fail@plt+0xa93c>
   1bd2c:	add	r0, r5, r7
   1bd30:	rsb	r2, r7, #32768	; 0x8000
   1bd34:	mov	r1, #1
   1bd38:	mov	r3, r6
   1bd3c:	bl	113e8 <fread_unlocked@plt>
   1bd40:	add	r7, r0, r7
   1bd44:	cmp	r7, #32768	; 0x8000
   1bd48:	beq	1bd0c <__assert_fail@plt+0xa8e8>
   1bd4c:	cmp	r0, #0
   1bd50:	bne	1bd20 <__assert_fail@plt+0xa8fc>
   1bd54:	ldrb	r0, [r6]
   1bd58:	tst	r0, #32
   1bd5c:	bne	1bd98 <__assert_fail@plt+0xa974>
   1bd60:	cmp	r7, #0
   1bd64:	beq	1bd78 <__assert_fail@plt+0xa954>
   1bd68:	mov	r2, sp
   1bd6c:	mov	r0, r5
   1bd70:	mov	r1, r7
   1bd74:	bl	1d590 <__assert_fail@plt+0xc16c>
   1bd78:	mov	r0, sp
   1bd7c:	mov	r1, r8
   1bd80:	bl	1be34 <__assert_fail@plt+0xaa10>
   1bd84:	mov	r0, r5
   1bd88:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   1bd8c:	mov	r0, #0
   1bd90:	sub	sp, fp, #24
   1bd94:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1bd98:	mov	r0, r5
   1bd9c:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   1bda0:	mov	r0, #1
   1bda4:	sub	sp, fp, #24
   1bda8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1bdac:	andeq	r0, r0, r0
   1bdb0:	add	r1, pc, #24
   1bdb4:	add	r2, pc, #36	; 0x24
   1bdb8:	vld1.64	{d16-d17}, [r2 :128]
   1bdbc:	vld1.64	{d18-d19}, [r1 :128]
   1bdc0:	vst1.32	{d16-d17}, [r0]!
   1bdc4:	vst1.32	{d18-d19}, [r0]
   1bdc8:	bx	lr
   1bdcc:	nop	{0}
   1bdd0:	bicsgt	lr, r2, #240, 2	; 0x3c
	...
   1bde0:	strbvs	r2, [r5, -r1, lsl #6]
   1bde4:	svc	0x00cdab89
   1bde8:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   1bdec:	eorsne	r5, r2, r6, ror r4
   1bdf0:	ldr	r2, [r0]
   1bdf4:	rev	r2, r2
   1bdf8:	str	r2, [r1]
   1bdfc:	ldr	r2, [r0, #4]
   1be00:	rev	r2, r2
   1be04:	str	r2, [r1, #4]
   1be08:	ldr	r2, [r0, #8]
   1be0c:	rev	r2, r2
   1be10:	str	r2, [r1, #8]
   1be14:	ldr	r2, [r0, #12]
   1be18:	rev	r2, r2
   1be1c:	str	r2, [r1, #12]
   1be20:	ldr	r0, [r0, #16]
   1be24:	rev	r0, r0
   1be28:	str	r0, [r1, #16]
   1be2c:	mov	r0, r1
   1be30:	bx	lr
   1be34:	push	{r4, r5, r6, r7, fp, lr}
   1be38:	add	fp, sp, #16
   1be3c:	mov	r4, r1
   1be40:	ldr	r1, [r0, #28]
   1be44:	ldr	r3, [r0, #20]
   1be48:	ldr	r2, [r0, #24]
   1be4c:	mov	r5, r0
   1be50:	mov	r7, #32
   1be54:	add	r6, r5, #32
   1be58:	add	r0, r3, r1
   1be5c:	cmp	r1, #56	; 0x38
   1be60:	movwcc	r7, #16
   1be64:	cmp	r0, r3
   1be68:	str	r0, [r5, #20]
   1be6c:	mvn	r3, #7
   1be70:	addcc	r2, r2, #1
   1be74:	add	r3, r3, r7, lsl #2
   1be78:	strcc	r2, [r5, #24]
   1be7c:	lsl	r2, r2, #3
   1be80:	orr	r2, r2, r0, lsr #29
   1be84:	lsl	r0, r0, #3
   1be88:	rev	r2, r2
   1be8c:	rev	r0, r0
   1be90:	str	r2, [r6, r3]
   1be94:	add	r2, r6, r7, lsl #2
   1be98:	str	r0, [r2, #-4]
   1be9c:	add	r0, r6, r1
   1bea0:	sub	r2, r3, r1
   1bea4:	movw	r1, #23352	; 0x5b38
   1bea8:	movt	r1, #3
   1beac:	bl	111c0 <memcpy@plt>
   1beb0:	lsl	r1, r7, #2
   1beb4:	mov	r0, r6
   1beb8:	mov	r2, r5
   1bebc:	bl	1bf04 <__assert_fail@plt+0xaae0>
   1bec0:	ldr	r0, [r5]
   1bec4:	rev	r0, r0
   1bec8:	str	r0, [r4]
   1becc:	ldr	r0, [r5, #4]
   1bed0:	rev	r0, r0
   1bed4:	str	r0, [r4, #4]
   1bed8:	ldr	r0, [r5, #8]
   1bedc:	rev	r0, r0
   1bee0:	str	r0, [r4, #8]
   1bee4:	ldr	r0, [r5, #12]
   1bee8:	rev	r0, r0
   1beec:	str	r0, [r4, #12]
   1bef0:	ldr	r0, [r5, #16]
   1bef4:	rev	r0, r0
   1bef8:	str	r0, [r4, #16]
   1befc:	mov	r0, r4
   1bf00:	pop	{r4, r5, r6, r7, fp, pc}
   1bf04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bf08:	add	fp, sp, #28
   1bf0c:	sub	sp, sp, #412	; 0x19c
   1bf10:	ldr	r3, [r2, #20]
   1bf14:	str	r2, [sp, #4]
   1bf18:	adds	r3, r3, r1
   1bf1c:	bic	r1, r1, #3
   1bf20:	str	r3, [r2, #20]
   1bf24:	ldr	r3, [r2, #24]
   1bf28:	adc	r3, r3, #0
   1bf2c:	str	r3, [r2, #24]
   1bf30:	add	r2, r0, r1
   1bf34:	cmp	r2, r0
   1bf38:	bls	1d44c <__assert_fail@plt+0xc028>
   1bf3c:	ldr	r1, [sp, #4]
   1bf40:	ldm	r1, {r3, ip, lr}
   1bf44:	ldr	r5, [r1, #12]
   1bf48:	ldr	r7, [r1, #16]
   1bf4c:	str	r2, [sp]
   1bf50:	str	r7, [sp, #36]	; 0x24
   1bf54:	ldr	r7, [r0]
   1bf58:	str	ip, [sp, #16]
   1bf5c:	str	r0, [fp, #-96]	; 0xffffffa0
   1bf60:	str	r3, [sp, #32]
   1bf64:	str	lr, [sp, #24]
   1bf68:	str	r5, [sp, #20]
   1bf6c:	ldr	r4, [fp, #-96]	; 0xffffffa0
   1bf70:	rev	r1, r7
   1bf74:	str	r1, [fp, #-92]	; 0xffffffa4
   1bf78:	str	r1, [sp, #40]	; 0x28
   1bf7c:	ldr	r1, [r0, #4]
   1bf80:	str	r1, [fp, #-116]	; 0xffffff8c
   1bf84:	rev	r1, r1
   1bf88:	str	r1, [fp, #-88]	; 0xffffffa8
   1bf8c:	str	r1, [sp, #44]	; 0x2c
   1bf90:	ldr	r2, [r0, #8]
   1bf94:	rev	r1, r2
   1bf98:	str	r1, [fp, #-84]	; 0xffffffac
   1bf9c:	str	r1, [sp, #160]	; 0xa0
   1bfa0:	ldr	ip, [r0, #12]
   1bfa4:	rev	r0, ip
   1bfa8:	str	r0, [sp, #168]	; 0xa8
   1bfac:	str	r0, [fp, #-80]	; 0xffffffb0
   1bfb0:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1bfb4:	ldr	r3, [r0, #16]
   1bfb8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1bfbc:	rev	r3, r3
   1bfc0:	str	r3, [fp, #-76]	; 0xffffffb4
   1bfc4:	ldr	r3, [r0, #20]
   1bfc8:	eor	r0, r2, r7
   1bfcc:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1bfd0:	rev	r3, r3
   1bfd4:	str	r3, [fp, #-72]	; 0xffffffb8
   1bfd8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bfdc:	ldr	r1, [r2, #24]
   1bfe0:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1bfe4:	str	r1, [fp, #-104]	; 0xffffff98
   1bfe8:	rev	r1, r1
   1bfec:	str	r1, [fp, #-68]	; 0xffffffbc
   1bff0:	str	r1, [sp, #184]	; 0xb8
   1bff4:	ldr	r1, [r2, #28]
   1bff8:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1bffc:	str	r1, [fp, #-128]	; 0xffffff80
   1c000:	rev	r1, r1
   1c004:	str	r1, [fp, #-64]	; 0xffffffc0
   1c008:	str	r1, [sp, #188]	; 0xbc
   1c00c:	ldr	r1, [r2, #32]
   1c010:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1c014:	str	r1, [fp, #-112]	; 0xffffff90
   1c018:	eor	r0, r0, r1
   1c01c:	rev	r1, r1
   1c020:	str	r1, [fp, #-60]	; 0xffffffc4
   1c024:	str	r1, [sp, #64]	; 0x40
   1c028:	ldr	r2, [r2, #36]	; 0x24
   1c02c:	rev	r1, r2
   1c030:	mov	lr, r2
   1c034:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1c038:	str	r1, [fp, #-56]	; 0xffffffc8
   1c03c:	str	r1, [sp, #72]	; 0x48
   1c040:	str	lr, [fp, #-124]	; 0xffffff84
   1c044:	ldr	sl, [r2, #40]	; 0x28
   1c048:	rev	r8, sl
   1c04c:	str	r8, [fp, #-52]	; 0xffffffcc
   1c050:	str	r8, [sp, #48]	; 0x30
   1c054:	ldr	r1, [r3, #44]	; 0x2c
   1c058:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c05c:	str	r1, [fp, #-120]	; 0xffffff88
   1c060:	rev	r1, r1
   1c064:	str	r1, [fp, #-48]	; 0xffffffd0
   1c068:	str	r1, [sp, #200]	; 0xc8
   1c06c:	ldr	r7, [r3, #48]	; 0x30
   1c070:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c074:	rev	r2, r7
   1c078:	str	r7, [fp, #-108]	; 0xffffff94
   1c07c:	str	r2, [fp, #-44]	; 0xffffffd4
   1c080:	mov	r1, r2
   1c084:	str	r2, [sp, #60]	; 0x3c
   1c088:	ldr	r9, [r3, #52]	; 0x34
   1c08c:	eor	r0, r0, r9
   1c090:	rev	r6, r9
   1c094:	rev	r2, r0
   1c098:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1c09c:	str	r6, [fp, #-40]	; 0xffffffd8
   1c0a0:	str	r6, [sp, #52]	; 0x34
   1c0a4:	str	r2, [sp, #172]	; 0xac
   1c0a8:	ldr	r3, [r0, #56]	; 0x38
   1c0ac:	rev	r0, r3
   1c0b0:	str	r3, [fp, #-100]	; 0xffffff9c
   1c0b4:	str	r0, [fp, #-36]	; 0xffffffdc
   1c0b8:	str	r0, [sp, #220]	; 0xdc
   1c0bc:	ror	r0, r2, #31
   1c0c0:	mov	r2, lr
   1c0c4:	ldr	r5, [r4, #60]	; 0x3c
   1c0c8:	str	r0, [fp, #-92]	; 0xffffffa4
   1c0cc:	ldr	r0, [fp, #-116]	; 0xffffff8c
   1c0d0:	eor	r0, ip, r0
   1c0d4:	eor	r0, r0, lr
   1c0d8:	rev	lr, r5
   1c0dc:	eor	r0, r0, r3
   1c0e0:	str	lr, [sp, #192]	; 0xc0
   1c0e4:	rev	ip, r0
   1c0e8:	ror	r0, ip, #31
   1c0ec:	str	ip, [sp, #152]	; 0x98
   1c0f0:	str	r0, [fp, #-88]	; 0xffffffa8
   1c0f4:	str	lr, [fp, #-32]	; 0xffffffe0
   1c0f8:	ldr	r0, [sp, #184]	; 0xb8
   1c0fc:	ldr	r3, [fp, #-76]	; 0xffffffb4
   1c100:	ldr	r4, [fp, #-72]	; 0xffffffb8
   1c104:	eor	r0, r0, r3
   1c108:	str	r3, [sp, #28]
   1c10c:	str	r4, [sp, #12]
   1c110:	eor	r0, r0, r1
   1c114:	eor	r1, r0, ip, ror #31
   1c118:	ldr	r0, [fp, #-128]	; 0xffffff80
   1c11c:	str	r1, [sp, #164]	; 0xa4
   1c120:	eor	r0, r2, r0
   1c124:	eor	r0, r0, r5
   1c128:	rev	r0, r0
   1c12c:	eor	r2, r0, r1, ror #31
   1c130:	ldr	r0, [sp, #160]	; 0xa0
   1c134:	ldr	r1, [sp, #172]	; 0xac
   1c138:	str	r2, [sp, #176]	; 0xb0
   1c13c:	eor	r0, r3, r0
   1c140:	mov	ip, r1
   1c144:	eor	r0, r0, r8
   1c148:	mov	r8, r4
   1c14c:	eor	r3, r0, lr
   1c150:	eor	r0, r7, sl
   1c154:	rev	r0, r0
   1c158:	str	r3, [sp, #212]	; 0xd4
   1c15c:	eor	r0, r0, r3, ror #31
   1c160:	eor	r7, r0, r2, ror #31
   1c164:	ldr	r0, [sp, #188]	; 0xbc
   1c168:	str	r7, [fp, #-116]	; 0xffffff8c
   1c16c:	eor	r0, r0, r4
   1c170:	eor	r0, r0, r6
   1c174:	eor	r2, r0, r3, ror #31
   1c178:	eor	r0, r5, r9
   1c17c:	rev	r0, r0
   1c180:	mov	lr, r2
   1c184:	str	r2, [fp, #-208]	; 0xffffff30
   1c188:	eor	r0, r0, r2, ror #31
   1c18c:	eor	r6, r0, r7, ror #31
   1c190:	ldr	r7, [fp, #-112]	; 0xffffff90
   1c194:	str	r6, [sp, #156]	; 0x9c
   1c198:	eor	r0, sl, r7
   1c19c:	ldr	sl, [sp, #152]	; 0x98
   1c1a0:	rev	r0, r0
   1c1a4:	eor	r0, r0, r1, ror #31
   1c1a8:	eor	r4, r0, r2, ror #31
   1c1ac:	ror	r0, r3, #31
   1c1b0:	ldr	r2, [sp, #200]	; 0xc8
   1c1b4:	str	r0, [fp, #-84]	; 0xffffffac
   1c1b8:	eor	r0, r0, r1, ror #31
   1c1bc:	str	r4, [fp, #-192]	; 0xffffff40
   1c1c0:	eor	r0, r0, r4, ror #31
   1c1c4:	eor	r3, r0, r6, ror #31
   1c1c8:	ldr	r0, [sp, #168]	; 0xa8
   1c1cc:	ldr	r6, [fp, #-120]	; 0xffffff88
   1c1d0:	str	r3, [sp, #180]	; 0xb4
   1c1d4:	eor	r0, r8, r0
   1c1d8:	eor	r0, r0, r2
   1c1dc:	eor	r2, r0, r1, ror #31
   1c1e0:	eor	r0, r9, r6
   1c1e4:	ldr	r9, [sp, #176]	; 0xb0
   1c1e8:	rev	r0, r0
   1c1ec:	mov	r1, r2
   1c1f0:	eor	r0, r0, r2, ror #31
   1c1f4:	str	r1, [sp, #56]	; 0x38
   1c1f8:	eor	r2, r0, r4, ror #31
   1c1fc:	ror	r0, lr, #31
   1c200:	str	r0, [fp, #-72]	; 0xffffffb8
   1c204:	eor	r0, r0, r1, ror #31
   1c208:	str	r2, [fp, #-200]	; 0xffffff38
   1c20c:	eor	r0, r0, r2, ror #31
   1c210:	eor	r5, r0, r3, ror #31
   1c214:	ldr	r0, [fp, #-104]	; 0xffffff98
   1c218:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1c21c:	str	r5, [sp, #196]	; 0xc4
   1c220:	eor	r0, r7, r0
   1c224:	mov	r7, r1
   1c228:	eor	r0, r0, r3
   1c22c:	rev	r0, r0
   1c230:	eor	r3, r0, r1, ror #31
   1c234:	ldr	r0, [sp, #220]	; 0xdc
   1c238:	str	r3, [sp, #76]	; 0x4c
   1c23c:	eor	r0, r0, ip, ror #31
   1c240:	mov	ip, r2
   1c244:	eor	r0, r0, r3, ror #31
   1c248:	eor	r1, r0, r2, ror #31
   1c24c:	ror	r0, r4, #31
   1c250:	ldr	r4, [sp, #164]	; 0xa4
   1c254:	str	r0, [fp, #-60]	; 0xffffffc4
   1c258:	eor	r0, r0, r3, ror #31
   1c25c:	str	r1, [fp, #-188]	; 0xffffff44
   1c260:	eor	r0, r0, r1, ror #31
   1c264:	eor	lr, r0, r5, ror #31
   1c268:	ldr	r0, [fp, #-124]	; 0xffffff84
   1c26c:	str	lr, [fp, #-112]	; 0xffffff90
   1c270:	eor	r0, r6, r0
   1c274:	rev	r0, r0
   1c278:	eor	r0, r0, sl, ror #31
   1c27c:	eor	r6, r0, r3, ror #31
   1c280:	ror	r0, r7, #31
   1c284:	mov	r7, r1
   1c288:	str	r0, [fp, #-80]	; 0xffffffb0
   1c28c:	eor	r0, r0, sl, ror #31
   1c290:	ror	r8, r6, #31
   1c294:	ror	r7, r7, #31
   1c298:	str	r6, [sp, #80]	; 0x50
   1c29c:	eor	r0, r0, r6, ror #31
   1c2a0:	eor	r2, r0, r1, ror #31
   1c2a4:	ror	r0, r4, #31
   1c2a8:	ror	r1, r9, #31
   1c2ac:	str	r0, [fp, #-124]	; 0xffffff84
   1c2b0:	str	r0, [fp, #-76]	; 0xffffffb4
   1c2b4:	ror	r0, r3, #31
   1c2b8:	str	r1, [fp, #-104]	; 0xffffff98
   1c2bc:	ldr	r3, [fp, #-108]	; 0xffffff94
   1c2c0:	str	r2, [sp, #88]	; 0x58
   1c2c4:	str	r0, [fp, #-68]	; 0xffffffbc
   1c2c8:	str	r1, [fp, #-64]	; 0xffffffc0
   1c2cc:	ldr	r1, [fp, #-116]	; 0xffffff8c
   1c2d0:	str	r8, [fp, #-56]	; 0xffffffc8
   1c2d4:	eor	r0, r0, r4, ror #31
   1c2d8:	ror	r1, r1, #31
   1c2dc:	str	r1, [fp, #-120]	; 0xffffff88
   1c2e0:	str	r1, [fp, #-52]	; 0xffffffcc
   1c2e4:	ror	r1, ip, #31
   1c2e8:	ldr	ip, [sp, #156]	; 0x9c
   1c2ec:	str	r1, [fp, #-48]	; 0xffffffd0
   1c2f0:	eor	r1, r1, r6, ror #31
   1c2f4:	eor	r1, r1, r2, ror #31
   1c2f8:	eor	r5, r1, lr, ror #31
   1c2fc:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1c300:	eor	r1, r1, r3
   1c304:	ror	r3, ip, #31
   1c308:	rev	r1, r1
   1c30c:	str	r3, [fp, #-100]	; 0xffffff9c
   1c310:	eor	r1, r1, r4, ror #31
   1c314:	eor	r1, r1, r6, ror #31
   1c318:	eor	r0, r0, r1, ror #31
   1c31c:	str	r1, [sp, #84]	; 0x54
   1c320:	eor	lr, r0, r2, ror #31
   1c324:	ror	r0, r1, #31
   1c328:	str	r0, [fp, #-44]	; 0xffffffd4
   1c32c:	str	r3, [fp, #-40]	; 0xffffffd8
   1c330:	str	r7, [fp, #-36]	; 0xffffffdc
   1c334:	eor	r7, r7, r1, ror #31
   1c338:	mov	r3, r5
   1c33c:	str	lr, [sp, #92]	; 0x5c
   1c340:	eor	r7, r7, lr, ror #31
   1c344:	eor	r6, r7, r5, ror #31
   1c348:	ldr	r7, [sp, #192]	; 0xc0
   1c34c:	ldr	r5, [fp, #-124]	; 0xffffff84
   1c350:	str	r6, [fp, #-128]	; 0xffffff80
   1c354:	eor	r7, r7, sl, ror #31
   1c358:	eor	r7, r7, r9, ror #31
   1c35c:	eor	r1, r7, r1, ror #31
   1c360:	eor	r7, r8, r9, ror #31
   1c364:	mov	r8, r2
   1c368:	ldr	r9, [sp, #196]	; 0xc4
   1c36c:	eor	r7, r7, r1, ror #31
   1c370:	str	r1, [fp, #-212]	; 0xffffff2c
   1c374:	eor	r4, r7, lr, ror #31
   1c378:	ror	r7, r2, #31
   1c37c:	ldr	r2, [sp, #212]	; 0xd4
   1c380:	str	r7, [fp, #-88]	; 0xffffffa8
   1c384:	eor	r7, r7, r1, ror #31
   1c388:	str	r4, [fp, #-204]	; 0xffffff34
   1c38c:	eor	r7, r7, r4, ror #31
   1c390:	eor	r7, r7, r6, ror #31
   1c394:	eor	r2, r5, r2, ror #31
   1c398:	ldr	r5, [fp, #-116]	; 0xffffff8c
   1c39c:	str	r7, [fp, #-168]	; 0xffffff58
   1c3a0:	eor	r2, r2, r5, ror #31
   1c3a4:	eor	r0, r0, r5, ror #31
   1c3a8:	mov	r5, r3
   1c3ac:	eor	sl, r2, r1, ror #31
   1c3b0:	str	r5, [sp, #208]	; 0xd0
   1c3b4:	eor	r0, r0, sl, ror #31
   1c3b8:	str	sl, [sp, #68]	; 0x44
   1c3bc:	eor	r1, r0, r4, ror #31
   1c3c0:	ror	r0, lr, #31
   1c3c4:	ldr	r4, [fp, #-188]	; 0xffffff44
   1c3c8:	str	r0, [fp, #-76]	; 0xffffffb4
   1c3cc:	eor	r0, r0, sl, ror #31
   1c3d0:	mov	r2, r1
   1c3d4:	str	r1, [fp, #-180]	; 0xffffff4c
   1c3d8:	eor	r0, r0, r1, ror #31
   1c3dc:	eor	r1, r0, r7, ror #31
   1c3e0:	ror	r0, r6, #31
   1c3e4:	ror	r7, r9, #31
   1c3e8:	str	r0, [fp, #-44]	; 0xffffffd4
   1c3ec:	eor	r0, r0, r2, ror #31
   1c3f0:	str	r1, [fp, #-156]	; 0xffffff64
   1c3f4:	eor	r0, r0, r1, ror #31
   1c3f8:	str	r0, [fp, #-108]	; 0xffffff94
   1c3fc:	ldr	r0, [fp, #-112]	; 0xffffff90
   1c400:	ror	r2, r0, #31
   1c404:	str	r2, [fp, #-68]	; 0xffffffbc
   1c408:	eor	r2, r2, lr, ror #31
   1c40c:	str	r7, [fp, #-80]	; 0xffffffb0
   1c410:	eor	r7, r7, r8, ror #31
   1c414:	ldr	lr, [sp, #180]	; 0xb4
   1c418:	eor	r1, r2, r6, ror #31
   1c41c:	eor	r2, r7, r3, ror #31
   1c420:	ldr	r3, [fp, #-192]	; 0xffffff40
   1c424:	str	r1, [fp, #-124]	; 0xffffff84
   1c428:	ldr	r1, [fp, #-120]	; 0xffffff88
   1c42c:	eor	r3, r1, r3, ror #31
   1c430:	ldr	r1, [fp, #-104]	; 0xffffff98
   1c434:	eor	r8, r3, lr, ror #31
   1c438:	ldr	r3, [fp, #-208]	; 0xffffff30
   1c43c:	eor	r6, r1, r3, ror #31
   1c440:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1c444:	mov	r3, ip
   1c448:	eor	r6, r6, ip, ror #31
   1c44c:	mov	ip, r9
   1c450:	eor	r6, r6, sl, ror #31
   1c454:	eor	r7, r8, r6, ror #31
   1c458:	mov	r8, r6
   1c45c:	ldr	r6, [fp, #-200]	; 0xffffff38
   1c460:	str	r7, [fp, #-216]	; 0xffffff28
   1c464:	str	r8, [sp, #204]	; 0xcc
   1c468:	eor	r1, r1, r6, ror #31
   1c46c:	eor	r1, r1, r9, ror #31
   1c470:	ldr	r9, [fp, #-168]	; 0xffffff58
   1c474:	eor	r6, r1, r7, ror #31
   1c478:	ror	r1, lr, #31
   1c47c:	str	r1, [fp, #-92]	; 0xffffffa4
   1c480:	eor	r1, r1, r4, ror #31
   1c484:	mov	r4, r8
   1c488:	str	r6, [fp, #-176]	; 0xffffff50
   1c48c:	eor	r1, r1, r0, ror #31
   1c490:	eor	r0, r1, r6, ror #31
   1c494:	eor	r1, r2, r0, ror #31
   1c498:	str	r0, [fp, #-196]	; 0xffffff3c
   1c49c:	ldr	r0, [fp, #-124]	; 0xffffff84
   1c4a0:	ldr	r2, [fp, #-212]	; 0xffffff2c
   1c4a4:	str	r1, [fp, #-172]	; 0xffffff54
   1c4a8:	eor	r0, r0, r1, ror #31
   1c4ac:	ror	r1, r5, #31
   1c4b0:	ldr	r5, [fp, #-204]	; 0xffffff34
   1c4b4:	ror	r2, r2, #31
   1c4b8:	str	r1, [fp, #-56]	; 0xffffffc8
   1c4bc:	str	r0, [fp, #-100]	; 0xffffff9c
   1c4c0:	eor	r1, r1, r5, ror #31
   1c4c4:	eor	r1, r1, r9, ror #31
   1c4c8:	eor	r0, r1, r0, ror #31
   1c4cc:	ldr	r1, [fp, #-108]	; 0xffffff94
   1c4d0:	str	r0, [fp, #-104]	; 0xffffff98
   1c4d4:	eor	r0, r1, r0, ror #31
   1c4d8:	ror	r1, sl, #31
   1c4dc:	mov	sl, r9
   1c4e0:	str	r0, [fp, #-120]	; 0xffffff88
   1c4e4:	ror	r0, r8, #31
   1c4e8:	mov	r8, r6
   1c4ec:	str	r0, [fp, #-72]	; 0xffffffb8
   1c4f0:	eor	r0, r0, ip, ror #31
   1c4f4:	ldr	ip, [fp, #-180]	; 0xffffff4c
   1c4f8:	str	r1, [fp, #-84]	; 0xffffffac
   1c4fc:	str	r2, [fp, #-32]	; 0xffffffe0
   1c500:	eor	r2, r2, r3, ror #31
   1c504:	ror	r3, r7, #31
   1c508:	eor	r1, r1, lr, ror #31
   1c50c:	ldr	lr, [fp, #-156]	; 0xffffff64
   1c510:	eor	r2, r2, r4, ror #31
   1c514:	str	r3, [fp, #-108]	; 0xffffff94
   1c518:	str	r3, [fp, #-60]	; 0xffffffc4
   1c51c:	ror	r3, r5, #31
   1c520:	eor	r1, r1, r7, ror #31
   1c524:	ldr	r7, [fp, #-172]	; 0xffffff54
   1c528:	eor	r0, r0, r6, ror #31
   1c52c:	ror	r6, r6, #31
   1c530:	ldr	r5, [fp, #-120]	; 0xffffff88
   1c534:	str	r3, [fp, #-144]	; 0xffffff70
   1c538:	str	r3, [fp, #-64]	; 0xffffffc0
   1c53c:	eor	r2, r2, ip, ror #31
   1c540:	ror	r3, ip, #31
   1c544:	eor	r1, r1, r2, ror #31
   1c548:	str	r3, [fp, #-52]	; 0xffffffcc
   1c54c:	str	r3, [fp, #-140]	; 0xffffff74
   1c550:	ror	r3, r2, #31
   1c554:	str	r2, [sp, #216]	; 0xd8
   1c558:	ror	r2, r9, #31
   1c55c:	ldr	r9, [fp, #-196]	; 0xffffff3c
   1c560:	str	r6, [fp, #-48]	; 0xffffffd0
   1c564:	ror	r4, r7, #31
   1c568:	mov	ip, r7
   1c56c:	str	r3, [fp, #-40]	; 0xffffffd8
   1c570:	eor	r0, r0, r1, ror #31
   1c574:	str	r2, [fp, #-136]	; 0xffffff78
   1c578:	str	r2, [fp, #-32]	; 0xffffffe0
   1c57c:	ror	r2, r1, #31
   1c580:	str	r1, [fp, #-184]	; 0xffffff48
   1c584:	ror	r1, lr, #31
   1c588:	str	r3, [fp, #-164]	; 0xffffff5c
   1c58c:	str	r2, [sp, #140]	; 0x8c
   1c590:	str	r1, [sp, #144]	; 0x90
   1c594:	ror	r8, r9, #31
   1c598:	str	r8, [fp, #-36]	; 0xffffffdc
   1c59c:	str	r2, [fp, #-92]	; 0xffffffa4
   1c5a0:	ror	r2, r0, #31
   1c5a4:	str	r4, [fp, #-88]	; 0xffffffa8
   1c5a8:	str	r1, [fp, #-84]	; 0xffffffac
   1c5ac:	mov	r1, r0
   1c5b0:	str	r2, [sp, #136]	; 0x88
   1c5b4:	str	r2, [fp, #-80]	; 0xffffffb0
   1c5b8:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1c5bc:	mov	r3, r1
   1c5c0:	str	r1, [fp, #-152]	; 0xffffff68
   1c5c4:	ror	r0, r2, #31
   1c5c8:	str	r0, [fp, #-76]	; 0xffffffb4
   1c5cc:	eor	r0, r0, lr, ror #31
   1c5d0:	eor	r0, r0, r5, ror #31
   1c5d4:	ldr	r5, [sp, #208]	; 0xd0
   1c5d8:	eor	r6, r6, r5, ror #31
   1c5dc:	ldr	r5, [fp, #-112]	; 0xffffff90
   1c5e0:	eor	r6, r6, r7, ror #31
   1c5e4:	ldr	r7, [fp, #-108]	; 0xffffff94
   1c5e8:	eor	r7, r7, r5, ror #31
   1c5ec:	eor	r7, r7, r9, ror #31
   1c5f0:	eor	r5, r7, r1, ror #31
   1c5f4:	ldr	r7, [fp, #-128]	; 0xffffff80
   1c5f8:	eor	r6, r6, r5, ror #31
   1c5fc:	str	r5, [fp, #-108]	; 0xffffff94
   1c600:	ldr	r5, [fp, #-164]	; 0xffffff5c
   1c604:	str	r6, [fp, #-132]	; 0xffffff7c
   1c608:	eor	r1, r8, r7, ror #31
   1c60c:	ldr	r8, [sp, #216]	; 0xd8
   1c610:	eor	r1, r1, r2, ror #31
   1c614:	ldr	r2, [fp, #-104]	; 0xffffff98
   1c618:	eor	r7, r1, r6, ror #31
   1c61c:	eor	r1, r4, sl, ror #31
   1c620:	ldr	r4, [fp, #-184]	; 0xffffff48
   1c624:	str	r7, [sp, #148]	; 0x94
   1c628:	eor	r1, r1, r2, ror #31
   1c62c:	ror	r2, r2, #31
   1c630:	eor	r1, r1, r7, ror #31
   1c634:	str	r2, [sp, #120]	; 0x78
   1c638:	eor	r0, r0, r1, ror #31
   1c63c:	str	r1, [fp, #-160]	; 0xffffff60
   1c640:	ldr	r1, [fp, #-144]	; 0xffffff70
   1c644:	str	r0, [fp, #-124]	; 0xffffff84
   1c648:	ldr	r0, [sp, #204]	; 0xcc
   1c64c:	eor	r0, r1, r0, ror #31
   1c650:	ldr	r1, [fp, #-140]	; 0xffffff74
   1c654:	eor	r0, r0, r8, ror #31
   1c658:	eor	r7, r0, lr, ror #31
   1c65c:	ldr	r0, [fp, #-216]	; 0xffffff28
   1c660:	ldr	lr, [fp, #-108]	; 0xffffff94
   1c664:	str	r7, [fp, #-148]	; 0xffffff6c
   1c668:	eor	r0, r1, r0, ror #31
   1c66c:	eor	r0, r0, r4, ror #31
   1c670:	eor	r1, r0, r7, ror #31
   1c674:	ldr	r0, [fp, #-176]	; 0xffffff50
   1c678:	mov	sl, r1
   1c67c:	str	r1, [fp, #-144]	; 0xffffff70
   1c680:	ror	sl, sl, #31
   1c684:	eor	r0, r5, r0, ror #31
   1c688:	eor	r0, r0, r3, ror #31
   1c68c:	eor	r3, r0, r1, ror #31
   1c690:	ldr	r0, [sp, #140]	; 0x8c
   1c694:	eor	r0, r0, r9, ror #31
   1c698:	mov	r9, r3
   1c69c:	eor	r0, r0, lr, ror #31
   1c6a0:	ror	lr, lr, #31
   1c6a4:	str	r9, [fp, #-140]	; 0xffffff74
   1c6a8:	eor	r5, r0, r3, ror #31
   1c6ac:	ldr	r0, [sp, #136]	; 0x88
   1c6b0:	str	r5, [fp, #-164]	; 0xffffff5c
   1c6b4:	eor	r0, r0, ip, ror #31
   1c6b8:	ror	ip, r7, #31
   1c6bc:	eor	r0, r0, r6, ror #31
   1c6c0:	str	ip, [fp, #-72]	; 0xffffffb8
   1c6c4:	str	lr, [fp, #-68]	; 0xffffffbc
   1c6c8:	str	r2, [fp, #-64]	; 0xffffffc0
   1c6cc:	ror	r2, r6, #31
   1c6d0:	str	sl, [fp, #-60]	; 0xffffffc4
   1c6d4:	eor	r3, r0, r5, ror #31
   1c6d8:	ldr	r0, [sp, #144]	; 0x90
   1c6dc:	str	r2, [sp, #124]	; 0x7c
   1c6e0:	str	r2, [fp, #-56]	; 0xffffffc8
   1c6e4:	str	r3, [sp, #108]	; 0x6c
   1c6e8:	eor	r0, r0, r4, ror #31
   1c6ec:	ldr	r4, [fp, #-120]	; 0xffffff88
   1c6f0:	eor	r0, r0, r1, ror #31
   1c6f4:	ldr	r1, [fp, #-136]	; 0xffffff78
   1c6f8:	ror	r2, r4, #31
   1c6fc:	eor	r1, r1, r8, ror #31
   1c700:	str	r2, [fp, #-52]	; 0xffffffcc
   1c704:	str	r2, [sp, #132]	; 0x84
   1c708:	mov	r2, r9
   1c70c:	eor	r1, r1, r7, ror #31
   1c710:	ldr	r7, [fp, #-160]	; 0xffffff60
   1c714:	eor	r1, r1, r4, ror #31
   1c718:	ror	r4, r9, #31
   1c71c:	eor	r0, r0, r1, ror #31
   1c720:	str	r4, [sp, #104]	; 0x68
   1c724:	str	r4, [fp, #-48]	; 0xffffffd0
   1c728:	ror	r4, r1, #31
   1c72c:	mov	r8, r1
   1c730:	str	r1, [fp, #-136]	; 0xffffff78
   1c734:	ror	r1, r5, #31
   1c738:	str	r4, [fp, #-40]	; 0xffffffd8
   1c73c:	str	r1, [sp, #136]	; 0x88
   1c740:	str	r1, [fp, #-36]	; 0xffffffdc
   1c744:	ror	r5, r0, #31
   1c748:	str	r4, [sp, #96]	; 0x60
   1c74c:	str	r0, [sp, #100]	; 0x64
   1c750:	ror	r1, r7, #31
   1c754:	str	r5, [sp, #144]	; 0x90
   1c758:	str	r1, [sp, #140]	; 0x8c
   1c75c:	str	r1, [fp, #-32]	; 0xffffffe0
   1c760:	ldr	r1, [sp, #148]	; 0x94
   1c764:	ror	r4, r1, #31
   1c768:	str	r4, [fp, #-44]	; 0xffffffd4
   1c76c:	str	r5, [fp, #-92]	; 0xffffffa4
   1c770:	ldr	r5, [fp, #-152]	; 0xffffff68
   1c774:	str	r4, [sp, #8]
   1c778:	ror	r4, r3, #31
   1c77c:	str	r4, [sp, #128]	; 0x80
   1c780:	str	r4, [fp, #-88]	; 0xffffffa8
   1c784:	ldr	r4, [fp, #-124]	; 0xffffff84
   1c788:	eor	r6, ip, r5, ror #31
   1c78c:	mov	r5, r0
   1c790:	eor	r6, r6, r2, ror #31
   1c794:	ror	r9, r4, #31
   1c798:	eor	r2, r6, r0, ror #31
   1c79c:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c7a0:	str	r9, [fp, #-84]	; 0xffffffac
   1c7a4:	ror	r6, r2, #31
   1c7a8:	str	r2, [sp, #112]	; 0x70
   1c7ac:	str	r6, [fp, #-80]	; 0xffffffb0
   1c7b0:	mov	r6, r4
   1c7b4:	eor	r0, lr, r0, ror #31
   1c7b8:	mov	lr, r2
   1c7bc:	eor	r0, r0, r1, ror #31
   1c7c0:	eor	r1, r0, r3, ror #31
   1c7c4:	ror	r0, r1, #31
   1c7c8:	mov	r9, r1
   1c7cc:	ldr	r1, [sp, #120]	; 0x78
   1c7d0:	str	r0, [fp, #-76]	; 0xffffffb4
   1c7d4:	ldr	r0, [fp, #-148]	; 0xffffff6c
   1c7d8:	mov	ip, r9
   1c7dc:	str	r9, [sp, #116]	; 0x74
   1c7e0:	eor	r0, r1, r0, ror #31
   1c7e4:	eor	r0, r0, r8, ror #31
   1c7e8:	ldr	r8, [fp, #-164]	; 0xffffff5c
   1c7ec:	eor	r1, r0, r4, ror #31
   1c7f0:	ror	r0, r1, #31
   1c7f4:	mov	r4, r1
   1c7f8:	str	r0, [fp, #-72]	; 0xffffffb8
   1c7fc:	ldr	r0, [fp, #-108]	; 0xffffff94
   1c800:	str	r4, [sp, #120]	; 0x78
   1c804:	eor	r0, sl, r0, ror #31
   1c808:	eor	r0, r0, r8, ror #31
   1c80c:	eor	r1, r0, r2, ror #31
   1c810:	ldr	r2, [sp, #124]	; 0x7c
   1c814:	ror	r0, r1, #31
   1c818:	str	r0, [fp, #-68]	; 0xffffffbc
   1c81c:	ldr	r0, [fp, #-104]	; 0xffffff98
   1c820:	eor	r0, r2, r0, ror #31
   1c824:	eor	r0, r0, r7, ror #31
   1c828:	eor	r2, r0, r9, ror #31
   1c82c:	ror	r0, r2, #31
   1c830:	mov	r9, r2
   1c834:	ldr	r2, [sp, #132]	; 0x84
   1c838:	str	r0, [fp, #-64]	; 0xffffffc0
   1c83c:	ldr	r0, [fp, #-144]	; 0xffffff70
   1c840:	str	r9, [sp, #124]	; 0x7c
   1c844:	eor	r0, r2, r0, ror #31
   1c848:	eor	r0, r0, r5, ror #31
   1c84c:	ldr	r5, [sp, #104]	; 0x68
   1c850:	eor	r2, r0, r4, ror #31
   1c854:	ror	r0, r2, #31
   1c858:	str	r2, [sp, #132]	; 0x84
   1c85c:	str	r0, [fp, #-60]	; 0xffffffc4
   1c860:	ldr	r0, [fp, #-132]	; 0xffffff7c
   1c864:	eor	r0, r5, r0, ror #31
   1c868:	ldr	r5, [sp, #96]	; 0x60
   1c86c:	eor	r0, r0, r3, ror #31
   1c870:	eor	sl, r0, r1, ror #31
   1c874:	ror	r0, sl, #31
   1c878:	mov	r3, sl
   1c87c:	str	sl, [sp, #104]	; 0x68
   1c880:	ldr	sl, [fp, #-120]	; 0xffffff88
   1c884:	str	r0, [fp, #-56]	; 0xffffffc8
   1c888:	ldr	r0, [sp, #8]
   1c88c:	eor	r0, r0, sl, ror #31
   1c890:	eor	r0, r0, r6, ror #31
   1c894:	mov	r6, r9
   1c898:	eor	r9, r0, r9, ror #31
   1c89c:	ror	r0, r9, #31
   1c8a0:	str	r0, [fp, #-52]	; 0xffffffcc
   1c8a4:	ldr	r0, [fp, #-140]	; 0xffffff74
   1c8a8:	eor	r0, r5, r0, ror #31
   1c8ac:	eor	r0, r0, lr, ror #31
   1c8b0:	eor	lr, r0, r2, ror #31
   1c8b4:	ror	r0, lr, #31
   1c8b8:	mov	r5, lr
   1c8bc:	str	lr, [sp, #96]	; 0x60
   1c8c0:	ldr	lr, [sp, #148]	; 0x94
   1c8c4:	str	r0, [fp, #-48]	; 0xffffffd0
   1c8c8:	ldr	r0, [sp, #136]	; 0x88
   1c8cc:	eor	r0, r0, lr, ror #31
   1c8d0:	eor	r0, r0, ip, ror #31
   1c8d4:	movw	ip, #31129	; 0x7999
   1c8d8:	eor	r2, r0, r3, ror #31
   1c8dc:	ldr	r3, [sp, #140]	; 0x8c
   1c8e0:	movt	ip, #23170	; 0x5a82
   1c8e4:	ror	r0, r2, #31
   1c8e8:	str	r2, [sp, #136]	; 0x88
   1c8ec:	str	r0, [fp, #-44]	; 0xffffffd4
   1c8f0:	ldr	r0, [fp, #-136]	; 0xffffff78
   1c8f4:	eor	r0, r3, r0, ror #31
   1c8f8:	ldr	r3, [sp, #20]
   1c8fc:	eor	r0, r0, r4, ror #31
   1c900:	ldr	r4, [sp, #32]
   1c904:	eor	r0, r0, r9, ror #31
   1c908:	str	r0, [sp, #140]	; 0x8c
   1c90c:	ror	r0, r0, #31
   1c910:	str	r0, [fp, #-40]	; 0xffffffd8
   1c914:	ldr	r0, [sp, #128]	; 0x80
   1c918:	eor	r0, r0, r7, ror #31
   1c91c:	eor	r0, r0, r6, ror #31
   1c920:	mov	r6, r3
   1c924:	eor	r0, r0, r2, ror #31
   1c928:	ldr	r2, [sp, #16]
   1c92c:	str	r0, [sp, #128]	; 0x80
   1c930:	ror	r0, r0, #31
   1c934:	str	r0, [fp, #-32]	; 0xffffffe0
   1c938:	ldr	r0, [sp, #144]	; 0x90
   1c93c:	eor	r0, r0, r8, ror #31
   1c940:	mov	r8, r1
   1c944:	eor	r0, r0, r1, ror #31
   1c948:	eor	r0, r0, r5, ror #31
   1c94c:	ldr	r5, [sp, #24]
   1c950:	str	r0, [sp, #144]	; 0x90
   1c954:	ror	r0, r0, #31
   1c958:	str	r0, [fp, #-36]	; 0xffffffdc
   1c95c:	ldr	r0, [sp, #36]	; 0x24
   1c960:	eor	r1, r3, r5
   1c964:	and	r1, r1, r2
   1c968:	add	r0, r0, ip
   1c96c:	eor	r1, r1, r3
   1c970:	add	r0, r0, r1
   1c974:	ldr	r1, [sp, #40]	; 0x28
   1c978:	add	r0, r0, r4, ror #27
   1c97c:	add	r3, r0, r1
   1c980:	eor	r1, r5, r2, ror #2
   1c984:	add	r0, r6, ip
   1c988:	mov	r6, r2
   1c98c:	and	r1, r4, r1
   1c990:	add	r6, ip, r6, ror #2
   1c994:	eor	r1, r1, r5
   1c998:	add	r0, r0, r1
   1c99c:	ldr	r1, [sp, #44]	; 0x2c
   1c9a0:	add	r0, r0, r1
   1c9a4:	add	r1, r0, r3, ror #27
   1c9a8:	ror	r0, r4, #2
   1c9ac:	eor	r0, r0, r2, ror #2
   1c9b0:	and	r0, r3, r0
   1c9b4:	eor	r0, r0, r2, ror #2
   1c9b8:	add	r2, r5, ip
   1c9bc:	ldr	r5, [sp, #160]	; 0xa0
   1c9c0:	add	r2, r2, r5
   1c9c4:	ldr	r5, [sp, #168]	; 0xa8
   1c9c8:	add	r0, r2, r0
   1c9cc:	add	r2, r0, r1, ror #27
   1c9d0:	ror	r0, r2, #2
   1c9d4:	eor	r7, r0, r1, ror #2
   1c9d8:	ror	r0, r3, #2
   1c9dc:	add	r6, r6, r5
   1c9e0:	ldr	r5, [sp, #12]
   1c9e4:	eor	r0, r0, r4, ror #2
   1c9e8:	and	r0, r1, r0
   1c9ec:	eor	r0, r0, r4, ror #2
   1c9f0:	add	r0, r6, r0
   1c9f4:	add	r6, ip, r3, ror #2
   1c9f8:	add	r0, r0, r2, ror #27
   1c9fc:	add	r6, r6, r5
   1ca00:	and	r7, r0, r7
   1ca04:	eor	r7, r7, r1, ror #2
   1ca08:	add	r7, r6, r7
   1ca0c:	ror	r6, r1, #2
   1ca10:	eor	r6, r6, r3, ror #2
   1ca14:	and	r6, r2, r6
   1ca18:	eor	r3, r6, r3, ror #2
   1ca1c:	add	r6, ip, r4, ror #2
   1ca20:	ldr	r4, [sp, #28]
   1ca24:	add	r6, r6, r4
   1ca28:	ldr	r4, [sp, #184]	; 0xb8
   1ca2c:	add	r3, r6, r3
   1ca30:	add	r6, r3, r0, ror #27
   1ca34:	add	r3, r7, r6, ror #27
   1ca38:	ror	r7, r0, #2
   1ca3c:	eor	r7, r7, r2, ror #2
   1ca40:	add	r5, r4, ip
   1ca44:	ldr	r4, [sp, #188]	; 0xbc
   1ca48:	and	r7, r6, r7
   1ca4c:	add	r1, r5, r1, ror #2
   1ca50:	eor	r7, r7, r2, ror #2
   1ca54:	add	r1, r1, r7
   1ca58:	ror	r7, r6, #2
   1ca5c:	eor	r7, r7, r0, ror #2
   1ca60:	add	r5, r4, ip
   1ca64:	ldr	r4, [sp, #64]	; 0x40
   1ca68:	add	r1, r1, r3, ror #27
   1ca6c:	and	r7, r3, r7
   1ca70:	add	r2, r5, r2, ror #2
   1ca74:	eor	r7, r7, r0, ror #2
   1ca78:	add	r2, r2, r7
   1ca7c:	ror	r7, r3, #2
   1ca80:	eor	r7, r7, r6, ror #2
   1ca84:	add	r5, r4, ip
   1ca88:	add	r2, r2, r1, ror #27
   1ca8c:	and	r7, r1, r7
   1ca90:	add	r0, r5, r0, ror #2
   1ca94:	ldr	r5, [sp, #72]	; 0x48
   1ca98:	eor	r7, r7, r6, ror #2
   1ca9c:	add	r0, r0, r7
   1caa0:	add	r4, r0, r2, ror #27
   1caa4:	ror	r0, r1, #2
   1caa8:	eor	r0, r0, r3, ror #2
   1caac:	add	r7, r5, ip
   1cab0:	and	r0, r2, r0
   1cab4:	add	r7, r7, r6, ror #2
   1cab8:	ldr	r6, [sp, #48]	; 0x30
   1cabc:	eor	r0, r0, r3, ror #2
   1cac0:	add	r0, r7, r0
   1cac4:	add	r5, r0, r4, ror #27
   1cac8:	ror	r0, r2, #2
   1cacc:	eor	r0, r0, r1, ror #2
   1cad0:	add	r7, r6, ip
   1cad4:	ldr	r6, [sp, #200]	; 0xc8
   1cad8:	and	r0, r4, r0
   1cadc:	add	r3, r7, r3, ror #2
   1cae0:	eor	r0, r0, r1, ror #2
   1cae4:	add	r0, r3, r0
   1cae8:	add	r3, r0, r5, ror #27
   1caec:	ror	r0, r4, #2
   1caf0:	add	r7, r6, ip
   1caf4:	ldr	r6, [sp, #60]	; 0x3c
   1caf8:	eor	r0, r0, r2, ror #2
   1cafc:	add	r1, r7, r1, ror #2
   1cb00:	and	r0, r5, r0
   1cb04:	eor	r0, r0, r2, ror #2
   1cb08:	add	r0, r1, r0
   1cb0c:	add	r7, r6, ip
   1cb10:	ldr	r6, [sp, #52]	; 0x34
   1cb14:	add	r1, r0, r3, ror #27
   1cb18:	ror	r0, r5, #2
   1cb1c:	add	r2, r7, r2, ror #2
   1cb20:	eor	r0, r0, r4, ror #2
   1cb24:	and	r0, r3, r0
   1cb28:	eor	r0, r0, r4, ror #2
   1cb2c:	add	r7, r6, ip
   1cb30:	ldr	r6, [sp, #220]	; 0xdc
   1cb34:	add	r0, r2, r0
   1cb38:	add	r7, r7, r4, ror #2
   1cb3c:	add	r2, r0, r1, ror #27
   1cb40:	ror	r0, r3, #2
   1cb44:	eor	r0, r0, r5, ror #2
   1cb48:	and	r0, r1, r0
   1cb4c:	eor	r0, r0, r5, ror #2
   1cb50:	add	r0, r7, r0
   1cb54:	add	r7, r6, ip
   1cb58:	ldr	r6, [sp, #192]	; 0xc0
   1cb5c:	add	r4, r0, r2, ror #27
   1cb60:	ror	r0, r1, #2
   1cb64:	add	r7, r7, r5, ror #2
   1cb68:	eor	r0, r0, r3, ror #2
   1cb6c:	and	r0, r2, r0
   1cb70:	eor	r0, r0, r3, ror #2
   1cb74:	add	r0, r7, r0
   1cb78:	add	r7, r6, ip
   1cb7c:	ldr	r6, [sp, #172]	; 0xac
   1cb80:	add	r5, r0, r4, ror #27
   1cb84:	ror	r0, r2, #2
   1cb88:	add	r3, r7, r3, ror #2
   1cb8c:	eor	r0, r0, r1, ror #2
   1cb90:	and	r0, r4, r0
   1cb94:	add	r7, ip, r6, ror #31
   1cb98:	ldr	r6, [sp, #152]	; 0x98
   1cb9c:	eor	r0, r0, r1, ror #2
   1cba0:	add	r0, r3, r0
   1cba4:	ror	r3, r4, #2
   1cba8:	add	r1, r7, r1, ror #2
   1cbac:	eor	r3, r3, r2, ror #2
   1cbb0:	add	r0, r0, r5, ror #27
   1cbb4:	and	r3, r5, r3
   1cbb8:	add	r7, ip, r6, ror #31
   1cbbc:	ldr	r6, [sp, #212]	; 0xd4
   1cbc0:	eor	r3, r3, r2, ror #2
   1cbc4:	add	r1, r1, r3
   1cbc8:	ror	r3, r5, #2
   1cbcc:	add	r2, r7, r2, ror #2
   1cbd0:	eor	r3, r3, r4, ror #2
   1cbd4:	add	r1, r1, r0, ror #27
   1cbd8:	and	r3, r0, r3
   1cbdc:	add	r7, ip, r6, ror #31
   1cbe0:	eor	r3, r3, r4, ror #2
   1cbe4:	add	r7, r7, r4, ror #2
   1cbe8:	ldr	r4, [sp, #56]	; 0x38
   1cbec:	add	r2, r2, r3
   1cbf0:	ror	r3, r0, #2
   1cbf4:	eor	r3, r3, r5, ror #2
   1cbf8:	add	r2, r2, r1, ror #27
   1cbfc:	and	r3, r1, r3
   1cc00:	eor	r3, r3, r5, ror #2
   1cc04:	add	r6, ip, r4, ror #31
   1cc08:	ldr	r4, [sp, #164]	; 0xa4
   1cc0c:	movw	ip, #60321	; 0xeba1
   1cc10:	add	r3, r7, r3
   1cc14:	ror	r7, r1, #2
   1cc18:	movt	ip, #28377	; 0x6ed9
   1cc1c:	add	r6, r6, r5, ror #2
   1cc20:	eor	r7, r7, r0, ror #2
   1cc24:	add	r3, r3, r2, ror #27
   1cc28:	and	r7, r2, r7
   1cc2c:	eor	r7, r7, r0, ror #2
   1cc30:	add	r5, ip, r4, ror #31
   1cc34:	ldr	r4, [fp, #-208]	; 0xffffff30
   1cc38:	add	r7, r6, r7
   1cc3c:	ror	r6, r2, #2
   1cc40:	add	r0, r5, r0, ror #2
   1cc44:	eor	r6, r6, r1, ror #2
   1cc48:	add	r7, r7, r3, ror #27
   1cc4c:	eor	r6, r6, r3
   1cc50:	add	r0, r0, r6
   1cc54:	ror	r6, r3, #2
   1cc58:	add	r5, ip, r4, ror #31
   1cc5c:	ldr	r4, [sp, #76]	; 0x4c
   1cc60:	eor	r6, r6, r2, ror #2
   1cc64:	add	r0, r0, r7, ror #27
   1cc68:	add	r1, r5, r1, ror #2
   1cc6c:	eor	r6, r6, r7
   1cc70:	add	r1, r1, r6
   1cc74:	ror	r6, r7, #2
   1cc78:	eor	r6, r6, r3, ror #2
   1cc7c:	add	r1, r1, r0, ror #27
   1cc80:	add	r5, ip, r4, ror #31
   1cc84:	ldr	r4, [sp, #176]	; 0xb0
   1cc88:	eor	r6, r6, r0
   1cc8c:	add	r2, r5, r2, ror #2
   1cc90:	add	r2, r2, r6
   1cc94:	ror	r6, r0, #2
   1cc98:	eor	r6, r6, r7, ror #2
   1cc9c:	add	r2, r2, r1, ror #27
   1cca0:	add	r5, ip, r4, ror #31
   1cca4:	ldr	r4, [fp, #-192]	; 0xffffff40
   1cca8:	eor	r6, r6, r1
   1ccac:	add	r3, r5, r3, ror #2
   1ccb0:	add	r3, r3, r6
   1ccb4:	ror	r6, r1, #2
   1ccb8:	eor	r6, r6, r0, ror #2
   1ccbc:	add	r3, r3, r2, ror #27
   1ccc0:	add	r5, ip, r4, ror #31
   1ccc4:	ldr	r4, [sp, #80]	; 0x50
   1ccc8:	eor	r6, r6, r2
   1cccc:	add	r7, r5, r7, ror #2
   1ccd0:	add	r7, r7, r6
   1ccd4:	ror	r6, r2, #2
   1ccd8:	eor	r6, r6, r1, ror #2
   1ccdc:	add	r7, r7, r3, ror #27
   1cce0:	add	r5, ip, r4, ror #31
   1cce4:	ldr	r4, [fp, #-116]	; 0xffffff8c
   1cce8:	eor	r6, r6, r3
   1ccec:	add	r0, r5, r0, ror #2
   1ccf0:	add	r0, r0, r6
   1ccf4:	ror	r6, r3, #2
   1ccf8:	eor	r6, r6, r2, ror #2
   1ccfc:	add	r0, r0, r7, ror #27
   1cd00:	add	r5, ip, r4, ror #31
   1cd04:	ldr	r4, [fp, #-200]	; 0xffffff38
   1cd08:	eor	r6, r6, r7
   1cd0c:	add	r1, r5, r1, ror #2
   1cd10:	add	r1, r1, r6
   1cd14:	ror	r6, r7, #2
   1cd18:	eor	r6, r6, r3, ror #2
   1cd1c:	add	r1, r1, r0, ror #27
   1cd20:	add	r5, ip, r4, ror #31
   1cd24:	ldr	r4, [sp, #84]	; 0x54
   1cd28:	eor	r6, r6, r0
   1cd2c:	add	r2, r5, r2, ror #2
   1cd30:	add	r2, r2, r6
   1cd34:	ror	r6, r0, #2
   1cd38:	eor	r6, r6, r7, ror #2
   1cd3c:	add	r2, r2, r1, ror #27
   1cd40:	add	r5, ip, r4, ror #31
   1cd44:	ldr	r4, [sp, #156]	; 0x9c
   1cd48:	eor	r6, r6, r1
   1cd4c:	add	r3, r5, r3, ror #2
   1cd50:	add	r3, r3, r6
   1cd54:	ror	r6, r1, #2
   1cd58:	eor	r6, r6, r0, ror #2
   1cd5c:	add	r3, r3, r2, ror #27
   1cd60:	add	r5, ip, r4, ror #31
   1cd64:	ldr	r4, [fp, #-188]	; 0xffffff44
   1cd68:	eor	r6, r6, r2
   1cd6c:	add	r7, r5, r7, ror #2
   1cd70:	add	r7, r7, r6
   1cd74:	ror	r6, r2, #2
   1cd78:	eor	r6, r6, r1, ror #2
   1cd7c:	add	r7, r7, r3, ror #27
   1cd80:	add	r5, ip, r4, ror #31
   1cd84:	ldr	r4, [fp, #-212]	; 0xffffff2c
   1cd88:	eor	r6, r6, r3
   1cd8c:	add	r0, r5, r0, ror #2
   1cd90:	add	r0, r0, r6
   1cd94:	ror	r6, r3, #2
   1cd98:	eor	r6, r6, r2, ror #2
   1cd9c:	add	r0, r0, r7, ror #27
   1cda0:	add	r5, ip, r4, ror #31
   1cda4:	ldr	r4, [sp, #180]	; 0xb4
   1cda8:	eor	r6, r6, r7
   1cdac:	add	r1, r5, r1, ror #2
   1cdb0:	add	r1, r1, r6
   1cdb4:	add	r6, r1, r0, ror #27
   1cdb8:	ror	r1, r7, #2
   1cdbc:	eor	r1, r1, r3, ror #2
   1cdc0:	add	r5, ip, r4, ror #31
   1cdc4:	eor	r1, r1, r0
   1cdc8:	add	r2, r5, r2, ror #2
   1cdcc:	add	r1, r2, r1
   1cdd0:	ldr	r2, [sp, #88]	; 0x58
   1cdd4:	add	r5, r1, r6, ror #27
   1cdd8:	ror	r1, r0, #2
   1cddc:	eor	r1, r1, r7, ror #2
   1cde0:	eor	r1, r1, r6
   1cde4:	add	r2, ip, r2, ror #31
   1cde8:	add	r2, r2, r3, ror #2
   1cdec:	ldr	r3, [sp, #196]	; 0xc4
   1cdf0:	add	r1, r2, r1
   1cdf4:	ldr	r2, [sp, #68]	; 0x44
   1cdf8:	add	r4, r1, r5, ror #27
   1cdfc:	ror	r1, r6, #2
   1ce00:	eor	r1, r1, r0, ror #2
   1ce04:	eor	r1, r1, r5
   1ce08:	add	r3, ip, r3, ror #31
   1ce0c:	add	r2, ip, r2, ror #31
   1ce10:	add	r0, r3, r0, ror #2
   1ce14:	ldr	r3, [sp, #204]	; 0xcc
   1ce18:	add	r2, r2, r7, ror #2
   1ce1c:	add	r1, r2, r1
   1ce20:	ror	r2, r5, #2
   1ce24:	eor	r2, r2, r6, ror #2
   1ce28:	add	r1, r1, r4, ror #27
   1ce2c:	eor	r2, r2, r4
   1ce30:	add	r3, ip, r3, ror #31
   1ce34:	add	r0, r0, r2
   1ce38:	ldr	r2, [sp, #92]	; 0x5c
   1ce3c:	add	r3, r3, r5, ror #2
   1ce40:	add	r7, r0, r1, ror #27
   1ce44:	ror	r0, r4, #2
   1ce48:	eor	r0, r0, r5, ror #2
   1ce4c:	ldr	r5, [fp, #-112]	; 0xffffff90
   1ce50:	eor	r0, r0, r1
   1ce54:	add	r2, ip, r2, ror #31
   1ce58:	add	r2, r2, r6, ror #2
   1ce5c:	add	r0, r2, r0
   1ce60:	add	r6, ip, r5, ror #31
   1ce64:	add	r2, r0, r7, ror #27
   1ce68:	ror	r0, r1, #2
   1ce6c:	add	r6, r6, r4, ror #2
   1ce70:	eor	r0, r0, r4, ror #2
   1ce74:	movw	r4, #48348	; 0xbcdc
   1ce78:	eor	r0, r0, r7
   1ce7c:	movt	r4, #36635	; 0x8f1b
   1ce80:	add	r0, r3, r0
   1ce84:	add	r3, r0, r2, ror #27
   1ce88:	ror	r0, r7, #2
   1ce8c:	eor	r0, r0, r1, ror #2
   1ce90:	eor	r0, r0, r2
   1ce94:	add	r0, r6, r0
   1ce98:	add	r0, r0, r3, ror #27
   1ce9c:	orr	r6, r0, r3, ror #2
   1cea0:	and	r5, r0, r3, ror #2
   1cea4:	and	r6, r6, r2, ror #2
   1cea8:	orr	r6, r6, r5
   1ceac:	ldr	r5, [fp, #-216]	; 0xffffff28
   1ceb0:	add	r5, r4, r5, ror #31
   1ceb4:	add	r5, r5, r7, ror #2
   1ceb8:	add	r6, r5, r6
   1cebc:	ror	r5, r2, #2
   1cec0:	eor	r7, r5, r7, ror #2
   1cec4:	ldr	r5, [fp, #-204]	; 0xffffff34
   1cec8:	eor	r7, r7, r3
   1cecc:	add	r5, ip, r5, ror #31
   1ced0:	movw	ip, #49622	; 0xc1d6
   1ced4:	add	r1, r5, r1, ror #2
   1ced8:	movt	ip, #51810	; 0xca62
   1cedc:	add	r1, r1, r7
   1cee0:	add	r5, r1, r0, ror #27
   1cee4:	orr	r7, r5, r0, ror #2
   1cee8:	add	r1, r6, r5, ror #27
   1ceec:	and	r6, r5, r0, ror #2
   1cef0:	and	r7, r7, r3, ror #2
   1cef4:	orr	r7, r7, r6
   1cef8:	ldr	r6, [sp, #208]	; 0xd0
   1cefc:	add	r6, r4, r6, ror #31
   1cf00:	add	r2, r6, r2, ror #2
   1cf04:	and	r6, r1, r5, ror #2
   1cf08:	add	r2, r2, r7
   1cf0c:	orr	r7, r1, r5, ror #2
   1cf10:	and	r7, r7, r0, ror #2
   1cf14:	add	r2, r2, r1, ror #27
   1cf18:	orr	r7, r7, r6
   1cf1c:	ldr	r6, [fp, #-180]	; 0xffffff4c
   1cf20:	add	r6, r4, r6, ror #31
   1cf24:	add	r3, r6, r3, ror #2
   1cf28:	and	r6, r2, r1, ror #2
   1cf2c:	add	r3, r3, r7
   1cf30:	orr	r7, r2, r1, ror #2
   1cf34:	and	r7, r7, r5, ror #2
   1cf38:	add	r3, r3, r2, ror #27
   1cf3c:	orr	r7, r7, r6
   1cf40:	ldr	r6, [fp, #-176]	; 0xffffff50
   1cf44:	add	r6, r4, r6, ror #31
   1cf48:	add	r0, r6, r0, ror #2
   1cf4c:	and	r6, r3, r2, ror #2
   1cf50:	add	r0, r0, r7
   1cf54:	add	r7, r0, r3, ror #27
   1cf58:	orr	r0, r3, r2, ror #2
   1cf5c:	and	r0, r0, r1, ror #2
   1cf60:	orr	r0, r0, r6
   1cf64:	ldr	r6, [fp, #-128]	; 0xffffff80
   1cf68:	add	r6, r4, r6, ror #31
   1cf6c:	add	r6, r6, r5, ror #2
   1cf70:	and	r5, r7, r3, ror #2
   1cf74:	add	r0, r6, r0
   1cf78:	add	r6, r0, r7, ror #27
   1cf7c:	orr	r0, r7, r3, ror #2
   1cf80:	and	r0, r0, r2, ror #2
   1cf84:	orr	r0, r0, r5
   1cf88:	ldr	r5, [sp, #216]	; 0xd8
   1cf8c:	add	r5, r4, r5, ror #31
   1cf90:	add	r1, r5, r1, ror #2
   1cf94:	and	r5, r6, r7, ror #2
   1cf98:	add	r0, r1, r0
   1cf9c:	add	r1, r0, r6, ror #27
   1cfa0:	orr	r0, r6, r7, ror #2
   1cfa4:	and	r0, r0, r3, ror #2
   1cfa8:	orr	r0, r0, r5
   1cfac:	ldr	r5, [fp, #-196]	; 0xffffff3c
   1cfb0:	add	r5, r4, r5, ror #31
   1cfb4:	add	r2, r5, r2, ror #2
   1cfb8:	and	r5, r1, r6, ror #2
   1cfbc:	add	r0, r2, r0
   1cfc0:	add	r2, r0, r1, ror #27
   1cfc4:	orr	r0, r1, r6, ror #2
   1cfc8:	and	r0, r0, r7, ror #2
   1cfcc:	orr	r0, r0, r5
   1cfd0:	ldr	r5, [fp, #-168]	; 0xffffff58
   1cfd4:	add	r5, r4, r5, ror #31
   1cfd8:	add	r3, r5, r3, ror #2
   1cfdc:	and	r5, r2, r1, ror #2
   1cfe0:	add	r0, r3, r0
   1cfe4:	add	r3, r0, r2, ror #27
   1cfe8:	orr	r0, r2, r1, ror #2
   1cfec:	and	r0, r0, r6, ror #2
   1cff0:	orr	r0, r0, r5
   1cff4:	ldr	r5, [fp, #-184]	; 0xffffff48
   1cff8:	add	r5, r4, r5, ror #31
   1cffc:	add	r7, r5, r7, ror #2
   1d000:	and	r5, r3, r2, ror #2
   1d004:	add	r0, r7, r0
   1d008:	add	r7, r0, r3, ror #27
   1d00c:	orr	r0, r3, r2, ror #2
   1d010:	and	r0, r0, r1, ror #2
   1d014:	orr	r0, r0, r5
   1d018:	ldr	r5, [fp, #-172]	; 0xffffff54
   1d01c:	add	r5, r4, r5, ror #31
   1d020:	add	r6, r5, r6, ror #2
   1d024:	and	r5, r7, r3, ror #2
   1d028:	add	r0, r6, r0
   1d02c:	add	r6, r0, r7, ror #27
   1d030:	orr	r0, r7, r3, ror #2
   1d034:	and	r0, r0, r2, ror #2
   1d038:	orr	r0, r0, r5
   1d03c:	ldr	r5, [fp, #-156]	; 0xffffff64
   1d040:	add	r5, r4, r5, ror #31
   1d044:	add	r1, r5, r1, ror #2
   1d048:	and	r5, r6, r7, ror #2
   1d04c:	add	r0, r1, r0
   1d050:	add	r1, r0, r6, ror #27
   1d054:	orr	r0, r6, r7, ror #2
   1d058:	and	r0, r0, r3, ror #2
   1d05c:	orr	r0, r0, r5
   1d060:	ldr	r5, [fp, #-152]	; 0xffffff68
   1d064:	add	r5, r4, r5, ror #31
   1d068:	add	r2, r5, r2, ror #2
   1d06c:	and	r5, r1, r6, ror #2
   1d070:	add	r0, r2, r0
   1d074:	add	r2, r0, r1, ror #27
   1d078:	orr	r0, r1, r6, ror #2
   1d07c:	and	r0, r0, r7, ror #2
   1d080:	orr	r0, r0, r5
   1d084:	ldr	r5, [fp, #-100]	; 0xffffff9c
   1d088:	add	r5, r4, r5, ror #31
   1d08c:	add	r3, r5, r3, ror #2
   1d090:	and	r5, r2, r1, ror #2
   1d094:	add	r0, r3, r0
   1d098:	add	r3, r0, r2, ror #27
   1d09c:	orr	r0, r2, r1, ror #2
   1d0a0:	and	r0, r0, r6, ror #2
   1d0a4:	orr	r0, r0, r5
   1d0a8:	ldr	r5, [fp, #-148]	; 0xffffff6c
   1d0ac:	add	r5, r4, r5, ror #31
   1d0b0:	add	r7, r5, r7, ror #2
   1d0b4:	and	r5, r3, r2, ror #2
   1d0b8:	add	r0, r7, r0
   1d0bc:	add	r7, r0, r3, ror #27
   1d0c0:	orr	r0, r3, r2, ror #2
   1d0c4:	and	r0, r0, r1, ror #2
   1d0c8:	orr	r0, r0, r5
   1d0cc:	ldr	r5, [fp, #-108]	; 0xffffff94
   1d0d0:	add	r5, r4, r5, ror #31
   1d0d4:	add	r6, r5, r6, ror #2
   1d0d8:	and	r5, r7, r3, ror #2
   1d0dc:	add	r0, r6, r0
   1d0e0:	add	r6, r0, r7, ror #27
   1d0e4:	orr	r0, r7, r3, ror #2
   1d0e8:	and	r0, r0, r2, ror #2
   1d0ec:	orr	r0, r0, r5
   1d0f0:	ldr	r5, [fp, #-104]	; 0xffffff98
   1d0f4:	add	r5, r4, r5, ror #31
   1d0f8:	add	r1, r5, r1, ror #2
   1d0fc:	and	r5, r6, r7, ror #2
   1d100:	add	r0, r1, r0
   1d104:	orr	r1, r6, r7, ror #2
   1d108:	and	r1, r1, r3, ror #2
   1d10c:	add	r0, r0, r6, ror #27
   1d110:	orr	r1, r1, r5
   1d114:	ldr	r5, [fp, #-144]	; 0xffffff70
   1d118:	add	r5, r4, r5, ror #31
   1d11c:	add	r2, r5, r2, ror #2
   1d120:	and	r5, r0, r6, ror #2
   1d124:	add	r1, r2, r1
   1d128:	orr	r2, r0, r6, ror #2
   1d12c:	and	r2, r2, r7, ror #2
   1d130:	add	r1, r1, r0, ror #27
   1d134:	orr	r2, r2, r5
   1d138:	ldr	r5, [fp, #-132]	; 0xffffff7c
   1d13c:	add	r5, r4, r5, ror #31
   1d140:	add	r3, r5, r3, ror #2
   1d144:	and	r5, r1, r0, ror #2
   1d148:	add	r2, r3, r2
   1d14c:	orr	r3, r1, r0, ror #2
   1d150:	and	r3, r3, r6, ror #2
   1d154:	add	r2, r2, r1, ror #27
   1d158:	orr	r3, r3, r5
   1d15c:	add	r5, r4, sl, ror #31
   1d160:	add	r7, r5, r7, ror #2
   1d164:	and	r5, r2, r1, ror #2
   1d168:	add	r3, r7, r3
   1d16c:	orr	r7, r2, r1, ror #2
   1d170:	and	r7, r7, r0, ror #2
   1d174:	add	r3, r3, r2, ror #27
   1d178:	orr	r7, r7, r5
   1d17c:	ldr	r5, [fp, #-140]	; 0xffffff74
   1d180:	add	r5, r4, r5, ror #31
   1d184:	ldr	r4, [sp, #100]	; 0x64
   1d188:	add	r6, r5, r6, ror #2
   1d18c:	add	r5, ip, lr, ror #31
   1d190:	add	r0, r5, r0, ror #2
   1d194:	ldr	r5, [fp, #-136]	; 0xffffff78
   1d198:	add	r7, r6, r7
   1d19c:	ror	r6, r2, #2
   1d1a0:	eor	r6, r6, r1, ror #2
   1d1a4:	add	r7, r7, r3, ror #27
   1d1a8:	eor	r6, r6, r3
   1d1ac:	add	r0, r0, r6
   1d1b0:	ror	r6, r3, #2
   1d1b4:	add	r5, ip, r5, ror #31
   1d1b8:	eor	r6, r6, r2, ror #2
   1d1bc:	add	r0, r0, r7, ror #27
   1d1c0:	add	r1, r5, r1, ror #2
   1d1c4:	ldr	r5, [fp, #-164]	; 0xffffff5c
   1d1c8:	eor	r6, r6, r7
   1d1cc:	add	r1, r1, r6
   1d1d0:	ror	r6, r7, #2
   1d1d4:	eor	r6, r6, r3, ror #2
   1d1d8:	add	r1, r1, r0, ror #27
   1d1dc:	eor	r6, r6, r0
   1d1e0:	add	r5, ip, r5, ror #31
   1d1e4:	add	r2, r5, r2, ror #2
   1d1e8:	ldr	r5, [fp, #-160]	; 0xffffff60
   1d1ec:	add	r2, r2, r6
   1d1f0:	ror	r6, r0, #2
   1d1f4:	eor	r6, r6, r7, ror #2
   1d1f8:	add	r2, r2, r1, ror #27
   1d1fc:	eor	r6, r6, r1
   1d200:	add	r5, ip, r5, ror #31
   1d204:	add	r3, r5, r3, ror #2
   1d208:	add	r5, ip, r4, ror #31
   1d20c:	ldr	r4, [sp, #108]	; 0x6c
   1d210:	add	r3, r3, r6
   1d214:	ror	r6, r1, #2
   1d218:	add	r7, r5, r7, ror #2
   1d21c:	eor	r6, r6, r0, ror #2
   1d220:	add	r3, r3, r2, ror #27
   1d224:	eor	r6, r6, r2
   1d228:	add	r5, ip, r4, ror #31
   1d22c:	ldr	r4, [fp, #-124]	; 0xffffff84
   1d230:	add	r7, r7, r6
   1d234:	ror	r6, r2, #2
   1d238:	eor	r6, r6, r1, ror #2
   1d23c:	add	r0, r5, r0, ror #2
   1d240:	add	r7, r7, r3, ror #27
   1d244:	eor	r6, r6, r3
   1d248:	add	r0, r0, r6
   1d24c:	ror	r6, r3, #2
   1d250:	add	r5, ip, r4, ror #31
   1d254:	ldr	r4, [sp, #112]	; 0x70
   1d258:	eor	r6, r6, r2, ror #2
   1d25c:	add	r0, r0, r7, ror #27
   1d260:	add	r1, r5, r1, ror #2
   1d264:	eor	r6, r6, r7
   1d268:	add	r1, r1, r6
   1d26c:	ror	r6, r7, #2
   1d270:	eor	r6, r6, r3, ror #2
   1d274:	add	r1, r1, r0, ror #27
   1d278:	add	r5, ip, r4, ror #31
   1d27c:	ldr	r4, [sp, #116]	; 0x74
   1d280:	eor	r6, r6, r0
   1d284:	add	r2, r5, r2, ror #2
   1d288:	add	r2, r2, r6
   1d28c:	ror	r6, r0, #2
   1d290:	eor	r6, r6, r7, ror #2
   1d294:	add	r2, r2, r1, ror #27
   1d298:	add	r5, ip, r4, ror #31
   1d29c:	ldr	r4, [sp, #120]	; 0x78
   1d2a0:	eor	r6, r6, r1
   1d2a4:	add	r3, r5, r3, ror #2
   1d2a8:	add	r3, r3, r6
   1d2ac:	ror	r6, r1, #2
   1d2b0:	eor	r6, r6, r0, ror #2
   1d2b4:	add	r3, r3, r2, ror #27
   1d2b8:	add	r5, ip, r4, ror #31
   1d2bc:	eor	r6, r6, r2
   1d2c0:	ldr	r4, [sp, #124]	; 0x7c
   1d2c4:	add	r7, r5, r7, ror #2
   1d2c8:	add	r5, ip, r8, ror #31
   1d2cc:	add	r7, r7, r6
   1d2d0:	ror	r6, r2, #2
   1d2d4:	add	r0, r5, r0, ror #2
   1d2d8:	eor	r6, r6, r1, ror #2
   1d2dc:	add	r7, r7, r3, ror #27
   1d2e0:	eor	r6, r6, r3
   1d2e4:	add	r5, ip, r4, ror #31
   1d2e8:	ldr	r4, [sp, #132]	; 0x84
   1d2ec:	add	r0, r0, r6
   1d2f0:	ror	r6, r3, #2
   1d2f4:	add	r1, r5, r1, ror #2
   1d2f8:	eor	r6, r6, r2, ror #2
   1d2fc:	add	r0, r0, r7, ror #27
   1d300:	eor	r6, r6, r7
   1d304:	add	r1, r1, r6
   1d308:	add	r5, ip, r4, ror #31
   1d30c:	add	r6, r1, r0, ror #27
   1d310:	ror	r1, r7, #2
   1d314:	add	r2, r5, r2, ror #2
   1d318:	eor	r1, r1, r3, ror #2
   1d31c:	eor	r1, r1, r0
   1d320:	add	r1, r2, r1
   1d324:	ldr	r2, [sp, #104]	; 0x68
   1d328:	add	r5, r1, r6, ror #27
   1d32c:	ror	r1, r0, #2
   1d330:	eor	r1, r1, r7, ror #2
   1d334:	eor	r1, r1, r6
   1d338:	add	r2, ip, r2, ror #31
   1d33c:	add	r2, r2, r3, ror #2
   1d340:	add	r3, ip, r9, ror #31
   1d344:	add	r1, r2, r1
   1d348:	ror	r2, r6, #2
   1d34c:	add	r3, r3, r7, ror #2
   1d350:	ldr	r7, [sp, #96]	; 0x60
   1d354:	eor	r2, r2, r0, ror #2
   1d358:	add	r1, r1, r5, ror #27
   1d35c:	eor	r2, r2, r5
   1d360:	add	r2, r3, r2
   1d364:	ror	r3, r5, #2
   1d368:	eor	r3, r3, r6, ror #2
   1d36c:	add	r7, ip, r7, ror #31
   1d370:	add	r2, r2, r1, ror #27
   1d374:	eor	r3, r3, r1
   1d378:	add	r0, r7, r0, ror #2
   1d37c:	add	r0, r0, r3
   1d380:	ror	r3, r1, #2
   1d384:	add	sl, r0, r2, ror #27
   1d388:	ldr	r0, [sp, #136]	; 0x88
   1d38c:	eor	r3, r3, r5, ror #2
   1d390:	eor	r3, r3, r2
   1d394:	add	r7, ip, r0, ror #31
   1d398:	ldr	r0, [sp, #140]	; 0x8c
   1d39c:	add	r7, r7, r6, ror #2
   1d3a0:	add	r3, r7, r3
   1d3a4:	ror	r7, r2, #2
   1d3a8:	eor	r7, r7, r1, ror #2
   1d3ac:	add	r3, r3, sl, ror #27
   1d3b0:	add	r6, ip, r0, ror #31
   1d3b4:	eor	r7, r7, sl
   1d3b8:	ldr	r0, [sp, #128]	; 0x80
   1d3bc:	add	r6, r6, r5, ror #2
   1d3c0:	add	r7, r6, r7
   1d3c4:	ror	r6, r3, #2
   1d3c8:	add	r7, r7, r3, ror #27
   1d3cc:	eor	r6, r6, sl, ror #2
   1d3d0:	eor	r9, r6, r7
   1d3d4:	ldr	r6, [sp, #4]
   1d3d8:	add	r5, ip, r0, ror #31
   1d3dc:	ldr	r4, [r6]
   1d3e0:	ldmib	r6, {r0, lr}
   1d3e4:	ldr	r8, [r6, #12]
   1d3e8:	add	r4, r5, r4
   1d3ec:	ror	r5, sl, #2
   1d3f0:	add	lr, lr, r7, ror #2
   1d3f4:	add	r4, r4, r2, ror #2
   1d3f8:	eor	r2, r5, r2, ror #2
   1d3fc:	ldr	r5, [sp, #144]	; 0x90
   1d400:	eor	r2, r2, r3
   1d404:	add	r4, r4, r9
   1d408:	add	r5, ip, r5, ror #31
   1d40c:	add	r1, r5, r1, ror #2
   1d410:	add	r5, r8, r3, ror #2
   1d414:	add	r1, r1, r2
   1d418:	ldr	r2, [r6, #16]
   1d41c:	add	r1, r1, r7, ror #27
   1d420:	add	ip, r1, r0
   1d424:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1d428:	add	r3, r4, r1, ror #27
   1d42c:	add	r7, r2, sl, ror #2
   1d430:	ldr	r2, [sp]
   1d434:	stm	r6, {r3, ip, lr}
   1d438:	str	r5, [r6, #12]
   1d43c:	str	r7, [r6, #16]
   1d440:	add	r0, r0, #64	; 0x40
   1d444:	cmp	r0, r2
   1d448:	bcc	1bf50 <__assert_fail@plt+0xab2c>
   1d44c:	sub	sp, fp, #28
   1d450:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d454:	nop	{0}
   1d458:	nop	{0}
   1d45c:	nop	{0}
   1d460:	push	{r4, r5, r6, r7, fp, lr}
   1d464:	add	fp, sp, #16
   1d468:	sub	sp, sp, #160	; 0xa0
   1d46c:	mov	r4, r2
   1d470:	add	r2, pc, #248	; 0xf8
   1d474:	mov	r5, sp
   1d478:	vld1.64	{d16-d17}, [r2 :128]
   1d47c:	add	r2, pc, #252	; 0xfc
   1d480:	mov	r6, r5
   1d484:	vld1.64	{d18-d19}, [r2 :128]
   1d488:	add	r2, r5, #16
   1d48c:	vst1.32	{d16-d17}, [r2]
   1d490:	mov	r2, #24
   1d494:	vst1.32	{d18-d19}, [r6], r2
   1d498:	mov	r2, r5
   1d49c:	bl	1d590 <__assert_fail@plt+0xc16c>
   1d4a0:	ldr	r1, [sp, #28]
   1d4a4:	ldr	r3, [sp, #20]
   1d4a8:	mov	r7, #32
   1d4ac:	add	r0, r3, r1
   1d4b0:	cmp	r1, #56	; 0x38
   1d4b4:	str	r0, [sp, #20]
   1d4b8:	movwcc	r7, #16
   1d4bc:	cmp	r0, r3
   1d4c0:	mvn	r3, #7
   1d4c4:	ldr	r2, [r6]
   1d4c8:	add	r3, r3, r7, lsl #2
   1d4cc:	add	r6, r5, #32
   1d4d0:	addcc	r2, r2, #1
   1d4d4:	strcc	r2, [sp, #24]
   1d4d8:	lsl	r2, r2, #3
   1d4dc:	orr	r2, r2, r0, lsr #29
   1d4e0:	lsl	r0, r0, #3
   1d4e4:	rev	r2, r2
   1d4e8:	rev	r0, r0
   1d4ec:	str	r2, [r6, r3]
   1d4f0:	add	r2, r6, r7, lsl #2
   1d4f4:	str	r0, [r2, #-4]
   1d4f8:	add	r0, r6, r1
   1d4fc:	sub	r2, r3, r1
   1d500:	movw	r1, #23352	; 0x5b38
   1d504:	movt	r1, #3
   1d508:	bl	111c0 <memcpy@plt>
   1d50c:	lsl	r1, r7, #2
   1d510:	mov	r0, r6
   1d514:	mov	r2, r5
   1d518:	bl	1bf04 <__assert_fail@plt+0xaae0>
   1d51c:	ldr	r0, [sp]
   1d520:	rev	r0, r0
   1d524:	str	r0, [r4]
   1d528:	ldr	r0, [sp, #4]
   1d52c:	rev	r0, r0
   1d530:	str	r0, [r4, #4]
   1d534:	ldr	r0, [sp, #8]
   1d538:	rev	r0, r0
   1d53c:	str	r0, [r4, #8]
   1d540:	ldr	r0, [sp, #12]
   1d544:	rev	r0, r0
   1d548:	str	r0, [r4, #12]
   1d54c:	ldr	r0, [sp, #16]
   1d550:	rev	r0, r0
   1d554:	str	r0, [r4, #16]
   1d558:	mov	r0, r4
   1d55c:	sub	sp, fp, #16
   1d560:	pop	{r4, r5, r6, r7, fp, pc}
   1d564:	nop	{0}
   1d568:	nop	{0}
   1d56c:	nop	{0}
   1d570:	bicsgt	lr, r2, #240, 2	; 0x3c
	...
   1d580:	strbvs	r2, [r5, -r1, lsl #6]
   1d584:	svc	0x00cdab89
   1d588:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   1d58c:	eorsne	r5, r2, r6, ror r4
   1d590:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d594:	add	fp, sp, #28
   1d598:	sub	sp, sp, #20
   1d59c:	ldr	r6, [r2, #28]
   1d5a0:	mov	r4, r2
   1d5a4:	mov	r5, r1
   1d5a8:	mov	r8, r0
   1d5ac:	cmp	r6, #0
   1d5b0:	beq	1d620 <__assert_fail@plt+0xc1fc>
   1d5b4:	rsb	r7, r6, #128	; 0x80
   1d5b8:	add	r9, r4, #32
   1d5bc:	mov	r1, r8
   1d5c0:	cmp	r7, r5
   1d5c4:	add	r0, r9, r6
   1d5c8:	movhi	r7, r5
   1d5cc:	mov	r2, r7
   1d5d0:	bl	111c0 <memcpy@plt>
   1d5d4:	ldr	r0, [r4, #28]
   1d5d8:	add	r0, r0, r7
   1d5dc:	cmp	r0, #65	; 0x41
   1d5e0:	str	r0, [r4, #28]
   1d5e4:	bcc	1d618 <__assert_fail@plt+0xc1f4>
   1d5e8:	bic	r1, r0, #63	; 0x3f
   1d5ec:	mov	r0, r9
   1d5f0:	mov	r2, r4
   1d5f4:	bl	1bf04 <__assert_fail@plt+0xaae0>
   1d5f8:	ldr	r0, [r4, #28]
   1d5fc:	and	r2, r0, #63	; 0x3f
   1d600:	add	r0, r7, r6
   1d604:	bic	r0, r0, #63	; 0x3f
   1d608:	str	r2, [r4, #28]
   1d60c:	add	r1, r9, r0
   1d610:	mov	r0, r9
   1d614:	bl	111c0 <memcpy@plt>
   1d618:	sub	r5, r5, r7
   1d61c:	add	r8, r8, r7
   1d620:	cmp	r5, #64	; 0x40
   1d624:	bcc	1d6fc <__assert_fail@plt+0xc2d8>
   1d628:	tst	r8, #3
   1d62c:	beq	1d6e0 <__assert_fail@plt+0xc2bc>
   1d630:	cmp	r5, #65	; 0x41
   1d634:	bcc	1d70c <__assert_fail@plt+0xc2e8>
   1d638:	sub	r0, r5, #64	; 0x40
   1d63c:	add	r7, r4, #32
   1d640:	mov	sl, #48	; 0x30
   1d644:	str	r0, [sp, #12]
   1d648:	sub	r0, r5, #65	; 0x41
   1d64c:	add	r6, r7, #32
   1d650:	bic	r0, r0, #63	; 0x3f
   1d654:	str	r0, [sp, #8]
   1d658:	add	r0, r0, #64	; 0x40
   1d65c:	str	r0, [sp, #4]
   1d660:	mov	r0, r8
   1d664:	add	r8, r7, #16
   1d668:	mov	r9, r0
   1d66c:	str	r0, [sp, #16]
   1d670:	mov	r1, #64	; 0x40
   1d674:	add	r2, r0, #48	; 0x30
   1d678:	vld1.8	{d16-d17}, [r9], r1
   1d67c:	add	r1, r0, #32
   1d680:	vld1.8	{d18-d19}, [r2]
   1d684:	add	r0, r0, #16
   1d688:	mov	r2, r4
   1d68c:	vld1.8	{d20-d21}, [r1]
   1d690:	mov	r1, r7
   1d694:	vst1.8	{d16-d17}, [r1], sl
   1d698:	vld1.8	{d16-d17}, [r0]
   1d69c:	vst1.8	{d18-d19}, [r1]
   1d6a0:	mov	r0, r7
   1d6a4:	mov	r1, #64	; 0x40
   1d6a8:	vst1.8	{d20-d21}, [r6]
   1d6ac:	vst1.8	{d16-d17}, [r8]
   1d6b0:	bl	1bf04 <__assert_fail@plt+0xaae0>
   1d6b4:	sub	r5, r5, #64	; 0x40
   1d6b8:	mov	r0, r9
   1d6bc:	cmp	r5, #64	; 0x40
   1d6c0:	bhi	1d670 <__assert_fail@plt+0xc24c>
   1d6c4:	ldr	r0, [sp, #12]
   1d6c8:	ldr	r1, [sp, #8]
   1d6cc:	ldr	r8, [sp, #16]
   1d6d0:	sub	r5, r0, r1
   1d6d4:	ldr	r0, [sp, #4]
   1d6d8:	add	r8, r8, r0
   1d6dc:	b	1d710 <__assert_fail@plt+0xc2ec>
   1d6e0:	bic	r6, r5, #63	; 0x3f
   1d6e4:	mov	r0, r8
   1d6e8:	mov	r2, r4
   1d6ec:	mov	r1, r6
   1d6f0:	bl	1bf04 <__assert_fail@plt+0xaae0>
   1d6f4:	add	r8, r8, r6
   1d6f8:	and	r5, r5, #63	; 0x3f
   1d6fc:	cmp	r5, #0
   1d700:	bne	1d710 <__assert_fail@plt+0xc2ec>
   1d704:	sub	sp, fp, #28
   1d708:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d70c:	mov	r5, #64	; 0x40
   1d710:	ldr	r7, [r4, #28]
   1d714:	add	r6, r4, #32
   1d718:	mov	r1, r8
   1d71c:	mov	r2, r5
   1d720:	add	r0, r6, r7
   1d724:	bl	111c0 <memcpy@plt>
   1d728:	add	r5, r7, r5
   1d72c:	cmp	r5, #64	; 0x40
   1d730:	bcc	1d758 <__assert_fail@plt+0xc334>
   1d734:	mov	r0, r6
   1d738:	mov	r1, #64	; 0x40
   1d73c:	mov	r2, r4
   1d740:	bl	1bf04 <__assert_fail@plt+0xaae0>
   1d744:	sub	r5, r5, #64	; 0x40
   1d748:	add	r1, r4, #96	; 0x60
   1d74c:	mov	r0, r6
   1d750:	mov	r2, r5
   1d754:	bl	111c0 <memcpy@plt>
   1d758:	str	r5, [r4, #28]
   1d75c:	sub	sp, fp, #28
   1d760:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d764:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1d768:	add	fp, sp, #24
   1d76c:	sub	sp, sp, #176	; 0xb0
   1d770:	mov	r6, r0
   1d774:	movw	r0, #32840	; 0x8048
   1d778:	mov	r8, r1
   1d77c:	bl	31e5c <__assert_fail@plt+0x20a38>
   1d780:	cmp	r0, #0
   1d784:	beq	1d830 <__assert_fail@plt+0xc40c>
   1d788:	add	r4, sp, #4
   1d78c:	mov	r5, r0
   1d790:	mov	r0, r4
   1d794:	bl	1d920 <__assert_fail@plt+0xc4fc>
   1d798:	b	1d7ac <__assert_fail@plt+0xc388>
   1d79c:	mov	r0, r5
   1d7a0:	mov	r1, #32768	; 0x8000
   1d7a4:	mov	r2, r4
   1d7a8:	bl	1e040 <__assert_fail@plt+0xcc1c>
   1d7ac:	mov	r7, #0
   1d7b0:	ldrb	r0, [r6]
   1d7b4:	tst	r0, #16
   1d7b8:	bne	1d7f0 <__assert_fail@plt+0xc3cc>
   1d7bc:	add	r0, r5, r7
   1d7c0:	rsb	r2, r7, #32768	; 0x8000
   1d7c4:	mov	r1, #1
   1d7c8:	mov	r3, r6
   1d7cc:	bl	113e8 <fread_unlocked@plt>
   1d7d0:	add	r7, r0, r7
   1d7d4:	cmp	r7, #32768	; 0x8000
   1d7d8:	beq	1d79c <__assert_fail@plt+0xc378>
   1d7dc:	cmp	r0, #0
   1d7e0:	bne	1d7b0 <__assert_fail@plt+0xc38c>
   1d7e4:	ldrb	r0, [r6]
   1d7e8:	tst	r0, #32
   1d7ec:	bne	1d828 <__assert_fail@plt+0xc404>
   1d7f0:	cmp	r7, #0
   1d7f4:	beq	1d808 <__assert_fail@plt+0xc3e4>
   1d7f8:	add	r2, sp, #4
   1d7fc:	mov	r0, r5
   1d800:	mov	r1, r7
   1d804:	bl	1dd10 <__assert_fail@plt+0xc8ec>
   1d808:	add	r0, sp, #4
   1d80c:	mov	r1, r8
   1d810:	bl	1daa4 <__assert_fail@plt+0xc680>
   1d814:	mov	r0, r5
   1d818:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   1d81c:	mov	r0, #0
   1d820:	sub	sp, fp, #24
   1d824:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1d828:	mov	r0, r5
   1d82c:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   1d830:	mov	r0, #1
   1d834:	sub	sp, fp, #24
   1d838:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1d83c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1d840:	add	fp, sp, #24
   1d844:	sub	sp, sp, #176	; 0xb0
   1d848:	mov	r6, r0
   1d84c:	movw	r0, #32840	; 0x8048
   1d850:	mov	r8, r1
   1d854:	bl	31e5c <__assert_fail@plt+0x20a38>
   1d858:	cmp	r0, #0
   1d85c:	beq	1d908 <__assert_fail@plt+0xc4e4>
   1d860:	add	r4, sp, #4
   1d864:	mov	r5, r0
   1d868:	mov	r0, r4
   1d86c:	bl	1d980 <__assert_fail@plt+0xc55c>
   1d870:	b	1d884 <__assert_fail@plt+0xc460>
   1d874:	mov	r0, r5
   1d878:	mov	r1, #32768	; 0x8000
   1d87c:	mov	r2, r4
   1d880:	bl	1e040 <__assert_fail@plt+0xcc1c>
   1d884:	mov	r7, #0
   1d888:	ldrb	r0, [r6]
   1d88c:	tst	r0, #16
   1d890:	bne	1d8c8 <__assert_fail@plt+0xc4a4>
   1d894:	add	r0, r5, r7
   1d898:	rsb	r2, r7, #32768	; 0x8000
   1d89c:	mov	r1, #1
   1d8a0:	mov	r3, r6
   1d8a4:	bl	113e8 <fread_unlocked@plt>
   1d8a8:	add	r7, r0, r7
   1d8ac:	cmp	r7, #32768	; 0x8000
   1d8b0:	beq	1d874 <__assert_fail@plt+0xc450>
   1d8b4:	cmp	r0, #0
   1d8b8:	bne	1d888 <__assert_fail@plt+0xc464>
   1d8bc:	ldrb	r0, [r6]
   1d8c0:	tst	r0, #32
   1d8c4:	bne	1d900 <__assert_fail@plt+0xc4dc>
   1d8c8:	cmp	r7, #0
   1d8cc:	beq	1d8e0 <__assert_fail@plt+0xc4bc>
   1d8d0:	add	r2, sp, #4
   1d8d4:	mov	r0, r5
   1d8d8:	mov	r1, r7
   1d8dc:	bl	1dd10 <__assert_fail@plt+0xc8ec>
   1d8e0:	add	r0, sp, #4
   1d8e4:	mov	r1, r8
   1d8e8:	bl	1db98 <__assert_fail@plt+0xc774>
   1d8ec:	mov	r0, r5
   1d8f0:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   1d8f4:	mov	r0, #0
   1d8f8:	sub	sp, fp, #24
   1d8fc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1d900:	mov	r0, r5
   1d904:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   1d908:	mov	r0, #1
   1d90c:	sub	sp, fp, #24
   1d910:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
	...
   1d920:	add	r2, pc, #56	; 0x38
   1d924:	add	r3, pc, #68	; 0x44
   1d928:	mov	r1, #0
   1d92c:	vld1.64	{d16-d17}, [r3 :128]
   1d930:	vld1.64	{d18-d19}, [r2 :128]
   1d934:	add	r2, r0, #16
   1d938:	str	r1, [r0, #32]
   1d93c:	str	r1, [r0, #40]	; 0x28
   1d940:	vst1.32	{d16-d17}, [r2]
   1d944:	mov	r2, #36	; 0x24
   1d948:	vst1.32	{d18-d19}, [r0], r2
   1d94c:	str	r1, [r0]
   1d950:	bx	lr
   1d954:	nop	{0}
   1d958:	nop	{0}
   1d95c:	nop	{0}
   1d960:	bvs	297304 <optarg@@GLIBC_2.4+0x250174>
   1d964:	bllt	1a09380 <optarg@@GLIBC_2.4+0x19c21f0>
   1d968:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   1d96c:	strbge	pc, [pc, #-1338]	; 1d43a <__assert_fail@plt+0xc016>	; <UNPREDICTABLE>
   1d970:	tstpl	lr, pc, ror r2
   1d974:	blls	177bac <optarg@@GLIBC_2.4+0x130a1c>
   1d978:	svcne	0x0083d9ab
   1d97c:	blpl	ff850de8 <optarg@@GLIBC_2.4+0xff809c58>
   1d980:	add	r2, pc, #56	; 0x38
   1d984:	add	r3, pc, #68	; 0x44
   1d988:	mov	r1, #0
   1d98c:	vld1.64	{d16-d17}, [r3 :128]
   1d990:	vld1.64	{d18-d19}, [r2 :128]
   1d994:	add	r2, r0, #16
   1d998:	str	r1, [r0, #32]
   1d99c:	str	r1, [r0, #40]	; 0x28
   1d9a0:	vst1.32	{d16-d17}, [r2]
   1d9a4:	mov	r2, #36	; 0x24
   1d9a8:	vst1.32	{d18-d19}, [r0], r2
   1d9ac:	str	r1, [r0]
   1d9b0:	bx	lr
   1d9b4:	nop	{0}
   1d9b8:	nop	{0}
   1d9bc:	nop	{0}
   1d9c0:	ldrdgt	r9, [r5, -r8]
   1d9c4:	ldrbtcc	sp, [ip], -r7, lsl #10
   1d9c8:	rsbscc	sp, r0, r7, lsl sp
   1d9cc:			; <UNDEFINED> instruction: 0xf70e5939
   1d9d0:			; <UNDEFINED> instruction: 0xffc00b31
   1d9d4:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   1d9d8:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   1d9dc:	cdplt	15, 15, cr4, cr10, cr4, {5}
   1d9e0:	ldr	r2, [r0]
   1d9e4:	rev	r2, r2
   1d9e8:	str	r2, [r1]
   1d9ec:	ldr	r2, [r0, #4]
   1d9f0:	rev	r2, r2
   1d9f4:	str	r2, [r1, #4]
   1d9f8:	ldr	r2, [r0, #8]
   1d9fc:	rev	r2, r2
   1da00:	str	r2, [r1, #8]
   1da04:	ldr	r2, [r0, #12]
   1da08:	rev	r2, r2
   1da0c:	str	r2, [r1, #12]
   1da10:	ldr	r2, [r0, #16]
   1da14:	rev	r2, r2
   1da18:	str	r2, [r1, #16]
   1da1c:	ldr	r2, [r0, #20]
   1da20:	rev	r2, r2
   1da24:	str	r2, [r1, #20]
   1da28:	ldr	r2, [r0, #24]
   1da2c:	rev	r2, r2
   1da30:	str	r2, [r1, #24]
   1da34:	ldr	r0, [r0, #28]
   1da38:	rev	r0, r0
   1da3c:	str	r0, [r1, #28]
   1da40:	mov	r0, r1
   1da44:	bx	lr
   1da48:	ldr	r2, [r0]
   1da4c:	rev	r2, r2
   1da50:	str	r2, [r1]
   1da54:	ldr	r2, [r0, #4]
   1da58:	rev	r2, r2
   1da5c:	str	r2, [r1, #4]
   1da60:	ldr	r2, [r0, #8]
   1da64:	rev	r2, r2
   1da68:	str	r2, [r1, #8]
   1da6c:	ldr	r2, [r0, #12]
   1da70:	rev	r2, r2
   1da74:	str	r2, [r1, #12]
   1da78:	ldr	r2, [r0, #16]
   1da7c:	rev	r2, r2
   1da80:	str	r2, [r1, #16]
   1da84:	ldr	r2, [r0, #20]
   1da88:	rev	r2, r2
   1da8c:	str	r2, [r1, #20]
   1da90:	ldr	r0, [r0, #24]
   1da94:	rev	r0, r0
   1da98:	str	r0, [r1, #24]
   1da9c:	mov	r0, r1
   1daa0:	bx	lr
   1daa4:	push	{r4, r5, r6, r7, fp, lr}
   1daa8:	add	fp, sp, #16
   1daac:	mov	r4, r1
   1dab0:	ldr	r1, [r0, #40]	; 0x28
   1dab4:	ldr	r3, [r0, #32]
   1dab8:	ldr	r2, [r0, #36]	; 0x24
   1dabc:	mov	r5, r0
   1dac0:	mov	r7, #32
   1dac4:	add	r6, r5, #44	; 0x2c
   1dac8:	add	r0, r3, r1
   1dacc:	cmp	r1, #56	; 0x38
   1dad0:	movwcc	r7, #16
   1dad4:	cmp	r0, r3
   1dad8:	str	r0, [r5, #32]
   1dadc:	mvn	r3, #7
   1dae0:	addcc	r2, r2, #1
   1dae4:	add	r3, r3, r7, lsl #2
   1dae8:	strcc	r2, [r5, #36]	; 0x24
   1daec:	lsl	r2, r2, #3
   1daf0:	orr	r2, r2, r0, lsr #29
   1daf4:	lsl	r0, r0, #3
   1daf8:	rev	r2, r2
   1dafc:	rev	r0, r0
   1db00:	str	r2, [r6, r3]
   1db04:	add	r2, r6, r7, lsl #2
   1db08:	str	r0, [r2, #-4]
   1db0c:	add	r0, r6, r1
   1db10:	sub	r2, r3, r1
   1db14:	movw	r1, #23416	; 0x5b78
   1db18:	movt	r1, #3
   1db1c:	bl	111c0 <memcpy@plt>
   1db20:	lsl	r1, r7, #2
   1db24:	mov	r0, r6
   1db28:	mov	r2, r5
   1db2c:	bl	1e040 <__assert_fail@plt+0xcc1c>
   1db30:	ldr	r0, [r5]
   1db34:	rev	r0, r0
   1db38:	str	r0, [r4]
   1db3c:	ldr	r0, [r5, #4]
   1db40:	rev	r0, r0
   1db44:	str	r0, [r4, #4]
   1db48:	ldr	r0, [r5, #8]
   1db4c:	rev	r0, r0
   1db50:	str	r0, [r4, #8]
   1db54:	ldr	r0, [r5, #12]
   1db58:	rev	r0, r0
   1db5c:	str	r0, [r4, #12]
   1db60:	ldr	r0, [r5, #16]
   1db64:	rev	r0, r0
   1db68:	str	r0, [r4, #16]
   1db6c:	ldr	r0, [r5, #20]
   1db70:	rev	r0, r0
   1db74:	str	r0, [r4, #20]
   1db78:	ldr	r0, [r5, #24]
   1db7c:	rev	r0, r0
   1db80:	str	r0, [r4, #24]
   1db84:	ldr	r0, [r5, #28]
   1db88:	rev	r0, r0
   1db8c:	str	r0, [r4, #28]
   1db90:	mov	r0, r4
   1db94:	pop	{r4, r5, r6, r7, fp, pc}
   1db98:	push	{r4, r5, r6, r7, fp, lr}
   1db9c:	add	fp, sp, #16
   1dba0:	mov	r4, r1
   1dba4:	ldr	r1, [r0, #40]	; 0x28
   1dba8:	ldr	r3, [r0, #32]
   1dbac:	ldr	r2, [r0, #36]	; 0x24
   1dbb0:	mov	r5, r0
   1dbb4:	mov	r7, #32
   1dbb8:	add	r6, r5, #44	; 0x2c
   1dbbc:	add	r0, r3, r1
   1dbc0:	cmp	r1, #56	; 0x38
   1dbc4:	movwcc	r7, #16
   1dbc8:	cmp	r0, r3
   1dbcc:	str	r0, [r5, #32]
   1dbd0:	mvn	r3, #7
   1dbd4:	addcc	r2, r2, #1
   1dbd8:	add	r3, r3, r7, lsl #2
   1dbdc:	strcc	r2, [r5, #36]	; 0x24
   1dbe0:	lsl	r2, r2, #3
   1dbe4:	orr	r2, r2, r0, lsr #29
   1dbe8:	lsl	r0, r0, #3
   1dbec:	rev	r2, r2
   1dbf0:	rev	r0, r0
   1dbf4:	str	r2, [r6, r3]
   1dbf8:	add	r2, r6, r7, lsl #2
   1dbfc:	str	r0, [r2, #-4]
   1dc00:	add	r0, r6, r1
   1dc04:	sub	r2, r3, r1
   1dc08:	movw	r1, #23416	; 0x5b78
   1dc0c:	movt	r1, #3
   1dc10:	bl	111c0 <memcpy@plt>
   1dc14:	lsl	r1, r7, #2
   1dc18:	mov	r0, r6
   1dc1c:	mov	r2, r5
   1dc20:	bl	1e040 <__assert_fail@plt+0xcc1c>
   1dc24:	ldr	r0, [r5]
   1dc28:	rev	r0, r0
   1dc2c:	str	r0, [r4]
   1dc30:	ldr	r0, [r5, #4]
   1dc34:	rev	r0, r0
   1dc38:	str	r0, [r4, #4]
   1dc3c:	ldr	r0, [r5, #8]
   1dc40:	rev	r0, r0
   1dc44:	str	r0, [r4, #8]
   1dc48:	ldr	r0, [r5, #12]
   1dc4c:	rev	r0, r0
   1dc50:	str	r0, [r4, #12]
   1dc54:	ldr	r0, [r5, #16]
   1dc58:	rev	r0, r0
   1dc5c:	str	r0, [r4, #16]
   1dc60:	ldr	r0, [r5, #20]
   1dc64:	rev	r0, r0
   1dc68:	str	r0, [r4, #20]
   1dc6c:	ldr	r0, [r5, #24]
   1dc70:	rev	r0, r0
   1dc74:	str	r0, [r4, #24]
   1dc78:	mov	r0, r4
   1dc7c:	pop	{r4, r5, r6, r7, fp, pc}
   1dc80:	push	{r4, r5, fp, lr}
   1dc84:	add	fp, sp, #8
   1dc88:	sub	sp, sp, #176	; 0xb0
   1dc8c:	mov	r4, r2
   1dc90:	add	r2, pc, #88	; 0x58
   1dc94:	add	r5, sp, #4
   1dc98:	vld1.64	{d16-d17}, [r2 :128]
   1dc9c:	add	r2, pc, #92	; 0x5c
   1dca0:	mov	r3, r5
   1dca4:	vld1.64	{d18-d19}, [r2 :128]
   1dca8:	add	r2, r5, #16
   1dcac:	vst1.32	{d16-d17}, [r2]
   1dcb0:	mov	r2, #36	; 0x24
   1dcb4:	vst1.32	{d18-d19}, [r3], r2
   1dcb8:	mov	r2, #0
   1dcbc:	str	r2, [r3]
   1dcc0:	str	r2, [sp, #36]	; 0x24
   1dcc4:	str	r2, [sp, #44]	; 0x2c
   1dcc8:	mov	r2, r5
   1dccc:	bl	1dd10 <__assert_fail@plt+0xc8ec>
   1dcd0:	mov	r0, r5
   1dcd4:	mov	r1, r4
   1dcd8:	bl	1daa4 <__assert_fail@plt+0xc680>
   1dcdc:	sub	sp, fp, #8
   1dce0:	pop	{r4, r5, fp, pc}
   1dce4:	nop	{0}
   1dce8:	nop	{0}
   1dcec:	nop	{0}
   1dcf0:	tstpl	lr, pc, ror r2
   1dcf4:	blls	177f2c <optarg@@GLIBC_2.4+0x130d9c>
   1dcf8:	svcne	0x0083d9ab
   1dcfc:	blpl	ff851168 <optarg@@GLIBC_2.4+0xff809fd8>
   1dd00:	bvs	2976a4 <optarg@@GLIBC_2.4+0x250514>
   1dd04:	bllt	1a09720 <optarg@@GLIBC_2.4+0x19c2590>
   1dd08:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   1dd0c:	strbge	pc, [pc, #-1338]	; 1d7da <__assert_fail@plt+0xc3b6>	; <UNPREDICTABLE>
   1dd10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dd14:	add	fp, sp, #28
   1dd18:	sub	sp, sp, #20
   1dd1c:	ldr	r6, [r2, #40]	; 0x28
   1dd20:	mov	r4, r2
   1dd24:	mov	r5, r1
   1dd28:	mov	r8, r0
   1dd2c:	cmp	r6, #0
   1dd30:	beq	1dda0 <__assert_fail@plt+0xc97c>
   1dd34:	rsb	r7, r6, #128	; 0x80
   1dd38:	add	r9, r4, #44	; 0x2c
   1dd3c:	mov	r1, r8
   1dd40:	cmp	r7, r5
   1dd44:	add	r0, r9, r6
   1dd48:	movhi	r7, r5
   1dd4c:	mov	r2, r7
   1dd50:	bl	111c0 <memcpy@plt>
   1dd54:	ldr	r0, [r4, #40]	; 0x28
   1dd58:	add	r0, r0, r7
   1dd5c:	cmp	r0, #65	; 0x41
   1dd60:	str	r0, [r4, #40]	; 0x28
   1dd64:	bcc	1dd98 <__assert_fail@plt+0xc974>
   1dd68:	bic	r1, r0, #63	; 0x3f
   1dd6c:	mov	r0, r9
   1dd70:	mov	r2, r4
   1dd74:	bl	1e040 <__assert_fail@plt+0xcc1c>
   1dd78:	ldr	r0, [r4, #40]	; 0x28
   1dd7c:	and	r2, r0, #63	; 0x3f
   1dd80:	add	r0, r7, r6
   1dd84:	bic	r0, r0, #63	; 0x3f
   1dd88:	str	r2, [r4, #40]	; 0x28
   1dd8c:	add	r1, r9, r0
   1dd90:	mov	r0, r9
   1dd94:	bl	111c0 <memcpy@plt>
   1dd98:	sub	r5, r5, r7
   1dd9c:	add	r8, r8, r7
   1dda0:	cmp	r5, #64	; 0x40
   1dda4:	bcc	1de7c <__assert_fail@plt+0xca58>
   1dda8:	tst	r8, #3
   1ddac:	beq	1de60 <__assert_fail@plt+0xca3c>
   1ddb0:	cmp	r5, #65	; 0x41
   1ddb4:	bcc	1de8c <__assert_fail@plt+0xca68>
   1ddb8:	sub	r0, r5, #64	; 0x40
   1ddbc:	add	r7, r4, #44	; 0x2c
   1ddc0:	mov	sl, #48	; 0x30
   1ddc4:	str	r0, [sp, #12]
   1ddc8:	sub	r0, r5, #65	; 0x41
   1ddcc:	add	r6, r7, #32
   1ddd0:	bic	r0, r0, #63	; 0x3f
   1ddd4:	str	r0, [sp, #8]
   1ddd8:	add	r0, r0, #64	; 0x40
   1dddc:	str	r0, [sp, #4]
   1dde0:	mov	r0, r8
   1dde4:	add	r8, r7, #16
   1dde8:	mov	r9, r0
   1ddec:	str	r0, [sp, #16]
   1ddf0:	mov	r1, #64	; 0x40
   1ddf4:	add	r2, r0, #48	; 0x30
   1ddf8:	vld1.8	{d16-d17}, [r9], r1
   1ddfc:	add	r1, r0, #32
   1de00:	vld1.8	{d18-d19}, [r2]
   1de04:	add	r0, r0, #16
   1de08:	mov	r2, r4
   1de0c:	vld1.8	{d20-d21}, [r1]
   1de10:	mov	r1, r7
   1de14:	vst1.8	{d16-d17}, [r1], sl
   1de18:	vld1.8	{d16-d17}, [r0]
   1de1c:	vst1.8	{d18-d19}, [r1]
   1de20:	mov	r0, r7
   1de24:	mov	r1, #64	; 0x40
   1de28:	vst1.8	{d20-d21}, [r6]
   1de2c:	vst1.8	{d16-d17}, [r8]
   1de30:	bl	1e040 <__assert_fail@plt+0xcc1c>
   1de34:	sub	r5, r5, #64	; 0x40
   1de38:	mov	r0, r9
   1de3c:	cmp	r5, #64	; 0x40
   1de40:	bhi	1ddf0 <__assert_fail@plt+0xc9cc>
   1de44:	ldr	r0, [sp, #12]
   1de48:	ldr	r1, [sp, #8]
   1de4c:	ldr	r8, [sp, #16]
   1de50:	sub	r5, r0, r1
   1de54:	ldr	r0, [sp, #4]
   1de58:	add	r8, r8, r0
   1de5c:	b	1de90 <__assert_fail@plt+0xca6c>
   1de60:	bic	r6, r5, #63	; 0x3f
   1de64:	mov	r0, r8
   1de68:	mov	r2, r4
   1de6c:	mov	r1, r6
   1de70:	bl	1e040 <__assert_fail@plt+0xcc1c>
   1de74:	add	r8, r8, r6
   1de78:	and	r5, r5, #63	; 0x3f
   1de7c:	cmp	r5, #0
   1de80:	bne	1de90 <__assert_fail@plt+0xca6c>
   1de84:	sub	sp, fp, #28
   1de88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1de8c:	mov	r5, #64	; 0x40
   1de90:	ldr	r7, [r4, #40]	; 0x28
   1de94:	add	r6, r4, #44	; 0x2c
   1de98:	mov	r1, r8
   1de9c:	mov	r2, r5
   1dea0:	add	r0, r6, r7
   1dea4:	bl	111c0 <memcpy@plt>
   1dea8:	add	r5, r7, r5
   1deac:	cmp	r5, #64	; 0x40
   1deb0:	bcc	1ded8 <__assert_fail@plt+0xcab4>
   1deb4:	mov	r0, r6
   1deb8:	mov	r1, #64	; 0x40
   1debc:	mov	r2, r4
   1dec0:	bl	1e040 <__assert_fail@plt+0xcc1c>
   1dec4:	sub	r5, r5, #64	; 0x40
   1dec8:	add	r1, r4, #108	; 0x6c
   1decc:	mov	r0, r6
   1ded0:	mov	r2, r5
   1ded4:	bl	111c0 <memcpy@plt>
   1ded8:	str	r5, [r4, #40]	; 0x28
   1dedc:	sub	sp, fp, #28
   1dee0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dee4:	nop	{0}
   1dee8:	nop	{0}
   1deec:	nop	{0}
   1def0:	push	{r4, r5, r6, r7, fp, lr}
   1def4:	add	fp, sp, #16
   1def8:	sub	sp, sp, #176	; 0xb0
   1defc:	mov	r4, r2
   1df00:	add	r2, pc, #280	; 0x118
   1df04:	add	r5, sp, #4
   1df08:	vld1.64	{d16-d17}, [r2 :128]
   1df0c:	add	r2, pc, #284	; 0x11c
   1df10:	mov	r6, r5
   1df14:	vld1.64	{d18-d19}, [r2 :128]
   1df18:	add	r2, r5, #16
   1df1c:	vst1.32	{d16-d17}, [r2]
   1df20:	mov	r2, #36	; 0x24
   1df24:	vst1.32	{d18-d19}, [r6], r2
   1df28:	mov	r2, #0
   1df2c:	str	r2, [r6]
   1df30:	str	r2, [sp, #36]	; 0x24
   1df34:	str	r2, [sp, #44]	; 0x2c
   1df38:	mov	r2, r5
   1df3c:	bl	1dd10 <__assert_fail@plt+0xc8ec>
   1df40:	ldr	r1, [sp, #44]	; 0x2c
   1df44:	ldr	r3, [sp, #36]	; 0x24
   1df48:	mov	r7, #32
   1df4c:	add	r0, r3, r1
   1df50:	cmp	r1, #56	; 0x38
   1df54:	str	r0, [sp, #36]	; 0x24
   1df58:	movwcc	r7, #16
   1df5c:	cmp	r0, r3
   1df60:	mvn	r3, #7
   1df64:	ldr	r2, [r6]
   1df68:	add	r3, r3, r7, lsl #2
   1df6c:	add	r6, r5, #44	; 0x2c
   1df70:	addcc	r2, r2, #1
   1df74:	strcc	r2, [sp, #40]	; 0x28
   1df78:	lsl	r2, r2, #3
   1df7c:	orr	r2, r2, r0, lsr #29
   1df80:	lsl	r0, r0, #3
   1df84:	rev	r2, r2
   1df88:	rev	r0, r0
   1df8c:	str	r2, [r6, r3]
   1df90:	add	r2, r6, r7, lsl #2
   1df94:	str	r0, [r2, #-4]
   1df98:	add	r0, r6, r1
   1df9c:	sub	r2, r3, r1
   1dfa0:	movw	r1, #23416	; 0x5b78
   1dfa4:	movt	r1, #3
   1dfa8:	bl	111c0 <memcpy@plt>
   1dfac:	lsl	r1, r7, #2
   1dfb0:	mov	r0, r6
   1dfb4:	mov	r2, r5
   1dfb8:	bl	1e040 <__assert_fail@plt+0xcc1c>
   1dfbc:	ldr	r0, [sp, #4]
   1dfc0:	rev	r0, r0
   1dfc4:	str	r0, [r4]
   1dfc8:	ldr	r0, [sp, #8]
   1dfcc:	rev	r0, r0
   1dfd0:	str	r0, [r4, #4]
   1dfd4:	ldr	r0, [sp, #12]
   1dfd8:	rev	r0, r0
   1dfdc:	str	r0, [r4, #8]
   1dfe0:	ldr	r0, [sp, #16]
   1dfe4:	rev	r0, r0
   1dfe8:	str	r0, [r4, #12]
   1dfec:	ldr	r0, [sp, #20]
   1dff0:	rev	r0, r0
   1dff4:	str	r0, [r4, #16]
   1dff8:	ldr	r0, [sp, #24]
   1dffc:	rev	r0, r0
   1e000:	str	r0, [r4, #20]
   1e004:	ldr	r0, [sp, #28]
   1e008:	rev	r0, r0
   1e00c:	str	r0, [r4, #24]
   1e010:	mov	r0, r4
   1e014:	sub	sp, fp, #16
   1e018:	pop	{r4, r5, r6, r7, fp, pc}
   1e01c:	nop	{0}
   1e020:			; <UNDEFINED> instruction: 0xffc00b31
   1e024:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   1e028:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   1e02c:	cdplt	15, 15, cr4, cr10, cr4, {5}
   1e030:	ldrdgt	r9, [r5, -r8]
   1e034:	ldrbtcc	sp, [ip], -r7, lsl #10
   1e038:	rsbscc	sp, r0, r7, lsl sp
   1e03c:			; <UNDEFINED> instruction: 0xf70e5939
   1e040:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e044:	add	fp, sp, #28
   1e048:	sub	sp, sp, #160	; 0xa0
   1e04c:	mov	r3, r0
   1e050:	ldr	r0, [r2, #32]
   1e054:	str	r2, [sp, #4]
   1e058:	adds	r0, r0, r1
   1e05c:	str	r0, [r2, #32]
   1e060:	ldr	r0, [r2, #36]	; 0x24
   1e064:	adc	r0, r0, #0
   1e068:	str	r0, [r2, #36]	; 0x24
   1e06c:	bic	r0, r1, #3
   1e070:	add	r1, r3, r0
   1e074:	cmp	r1, r3
   1e078:	bls	20654 <__assert_fail@plt+0xf230>
   1e07c:	ldr	r0, [sp, #4]
   1e080:	ldm	r0, {r5, r7, lr}
   1e084:	ldr	r2, [r0, #12]
   1e088:	ldr	r8, [r0, #16]
   1e08c:	ldr	r9, [r0, #20]
   1e090:	ldr	ip, [r0, #28]
   1e094:	str	r1, [sp]
   1e098:	str	r2, [sp, #88]	; 0x58
   1e09c:	ldr	r2, [r0, #24]
   1e0a0:	ldr	r0, [r3]
   1e0a4:	orr	r6, r5, r7
   1e0a8:	mov	sl, r5
   1e0ac:	str	r2, [sp, #24]
   1e0b0:	str	r3, [sp, #92]	; 0x5c
   1e0b4:	str	r7, [sp, #32]
   1e0b8:	and	r6, r6, lr
   1e0bc:	rev	r0, r0
   1e0c0:	str	r0, [fp, #-92]	; 0xffffffa4
   1e0c4:	mov	r1, r0
   1e0c8:	str	r0, [sp, #64]	; 0x40
   1e0cc:	ldr	r0, [r3, #4]
   1e0d0:	rev	r0, r0
   1e0d4:	str	r0, [fp, #-88]	; 0xffffffa8
   1e0d8:	ldr	r0, [r3, #8]
   1e0dc:	rev	r0, r0
   1e0e0:	str	r0, [fp, #-84]	; 0xffffffac
   1e0e4:	ldr	r0, [r3, #12]
   1e0e8:	rev	r0, r0
   1e0ec:	str	r0, [fp, #-80]	; 0xffffffb0
   1e0f0:	ldr	r0, [r3, #16]
   1e0f4:	rev	r0, r0
   1e0f8:	str	r0, [fp, #-76]	; 0xffffffb4
   1e0fc:	ldr	r0, [r3, #20]
   1e100:	ldr	r3, [sp, #92]	; 0x5c
   1e104:	rev	r0, r0
   1e108:	str	r0, [fp, #-72]	; 0xffffffb8
   1e10c:	and	r0, r5, r7
   1e110:	orr	r0, r6, r0
   1e114:	ror	r6, r5, #2
   1e118:	eor	r6, r6, r5, ror #13
   1e11c:	eor	r6, r6, r5, ror #22
   1e120:	ror	r5, r8, #6
   1e124:	eor	r5, r5, r8, ror #11
   1e128:	add	r0, r6, r0
   1e12c:	eor	r6, r2, r9
   1e130:	and	r6, r6, r8
   1e134:	eor	r5, r5, r8, ror #25
   1e138:	eor	r6, r6, r2
   1e13c:	add	r2, ip, r5
   1e140:	add	r2, r2, r6
   1e144:	add	r2, r2, r1
   1e148:	movw	r1, #12184	; 0x2f98
   1e14c:	movt	r1, #17034	; 0x428a
   1e150:	add	r2, r2, r1
   1e154:	ldr	r1, [sp, #88]	; 0x58
   1e158:	add	ip, r0, r2
   1e15c:	orr	r0, ip, sl
   1e160:	and	r6, ip, sl
   1e164:	and	r0, r0, r7
   1e168:	orr	r0, r0, r6
   1e16c:	ror	r6, ip, #2
   1e170:	add	r1, r2, r1
   1e174:	eor	r6, r6, ip, ror #13
   1e178:	ror	r2, r1, #6
   1e17c:	eor	r6, r6, ip, ror #22
   1e180:	eor	r2, r2, r1, ror #11
   1e184:	add	r0, r6, r0
   1e188:	eor	r6, r9, r8
   1e18c:	eor	r2, r2, r1, ror #25
   1e190:	and	r6, r1, r6
   1e194:	eor	r5, r6, r9
   1e198:	ldr	r6, [r3, #24]
   1e19c:	rev	r3, r6
   1e1a0:	str	r3, [sp, #36]	; 0x24
   1e1a4:	str	r3, [fp, #-68]	; 0xffffffbc
   1e1a8:	ldr	r3, [sp, #92]	; 0x5c
   1e1ac:	ldr	r6, [r3, #28]
   1e1b0:	rev	r3, r6
   1e1b4:	str	r3, [sp, #40]	; 0x28
   1e1b8:	str	r3, [fp, #-64]	; 0xffffffc0
   1e1bc:	ldr	r3, [sp, #92]	; 0x5c
   1e1c0:	ldr	r6, [r3, #32]
   1e1c4:	rev	r3, r6
   1e1c8:	str	r3, [sp, #44]	; 0x2c
   1e1cc:	str	r3, [fp, #-60]	; 0xffffffc4
   1e1d0:	ldr	r3, [sp, #92]	; 0x5c
   1e1d4:	ldr	r6, [r3, #36]	; 0x24
   1e1d8:	rev	r3, r6
   1e1dc:	str	r3, [sp, #68]	; 0x44
   1e1e0:	str	r3, [fp, #-56]	; 0xffffffc8
   1e1e4:	ldr	r3, [sp, #92]	; 0x5c
   1e1e8:	ldr	r6, [r3, #40]	; 0x28
   1e1ec:	rev	r3, r6
   1e1f0:	str	r3, [sp, #72]	; 0x48
   1e1f4:	str	r3, [fp, #-52]	; 0xffffffcc
   1e1f8:	ldr	r3, [sp, #92]	; 0x5c
   1e1fc:	ldr	r6, [r3, #44]	; 0x2c
   1e200:	rev	r3, r6
   1e204:	str	r3, [sp, #76]	; 0x4c
   1e208:	str	r3, [fp, #-48]	; 0xffffffd0
   1e20c:	ldr	r3, [sp, #92]	; 0x5c
   1e210:	ldr	r6, [r3, #48]	; 0x30
   1e214:	rev	r3, r6
   1e218:	str	r3, [sp, #80]	; 0x50
   1e21c:	str	r3, [fp, #-44]	; 0xffffffd4
   1e220:	ldr	r3, [sp, #92]	; 0x5c
   1e224:	ldr	r6, [r3, #52]	; 0x34
   1e228:	rev	r3, r6
   1e22c:	str	r3, [sp, #84]	; 0x54
   1e230:	str	r3, [fp, #-40]	; 0xffffffd8
   1e234:	ldr	r3, [sp, #92]	; 0x5c
   1e238:	ldr	r6, [r3, #56]	; 0x38
   1e23c:	rev	r3, r6
   1e240:	str	r3, [sp, #48]	; 0x30
   1e244:	str	r3, [fp, #-36]	; 0xffffffdc
   1e248:	ldr	r3, [sp, #92]	; 0x5c
   1e24c:	ldr	r6, [r3, #60]	; 0x3c
   1e250:	rev	r3, r6
   1e254:	str	r3, [fp, #-32]	; 0xffffffe0
   1e258:	str	r3, [sp, #88]	; 0x58
   1e25c:	ldr	r6, [fp, #-76]	; 0xffffffb4
   1e260:	ldr	r3, [fp, #-88]	; 0xffffffa8
   1e264:	ldr	r7, [fp, #-84]	; 0xffffffac
   1e268:	ldr	r4, [fp, #-80]	; 0xffffffb0
   1e26c:	str	r6, [sp, #52]	; 0x34
   1e270:	ldr	r6, [sp, #24]
   1e274:	str	r3, [sp, #60]	; 0x3c
   1e278:	str	r7, [sp, #56]	; 0x38
   1e27c:	add	r7, r9, r7
   1e280:	str	r4, [sp, #28]
   1e284:	add	r6, r6, r3
   1e288:	movw	r3, #17553	; 0x4491
   1e28c:	add	r5, r6, r5
   1e290:	movt	r3, #28983	; 0x7137
   1e294:	add	r2, r5, r2
   1e298:	add	r5, r2, r3
   1e29c:	eor	r3, r1, r8
   1e2a0:	add	r2, r0, r5
   1e2a4:	add	r5, r5, lr
   1e2a8:	orr	r0, r2, ip
   1e2ac:	and	r6, r2, ip
   1e2b0:	and	r3, r5, r3
   1e2b4:	and	r0, r0, sl
   1e2b8:	eor	r3, r3, r8
   1e2bc:	orr	r0, r0, r6
   1e2c0:	ror	r6, r2, #2
   1e2c4:	add	r3, r7, r3
   1e2c8:	movw	r7, #64463	; 0xfbcf
   1e2cc:	eor	r6, r6, r2, ror #13
   1e2d0:	movt	r7, #46528	; 0xb5c0
   1e2d4:	eor	r6, r6, r2, ror #22
   1e2d8:	add	r0, r6, r0
   1e2dc:	ror	r6, r5, #6
   1e2e0:	eor	r6, r6, r5, ror #11
   1e2e4:	eor	r6, r6, r5, ror #25
   1e2e8:	add	r3, r3, r6
   1e2ec:	add	r7, r3, r7
   1e2f0:	add	r3, r0, r7
   1e2f4:	orr	r0, r3, r2
   1e2f8:	and	r6, r3, r2
   1e2fc:	and	r0, r0, ip
   1e300:	orr	r0, r0, r6
   1e304:	ror	r6, r3, #2
   1e308:	eor	r6, r6, r3, ror #13
   1e30c:	eor	r6, r6, r3, ror #22
   1e310:	add	lr, r6, r0
   1e314:	ldr	r0, [sp, #32]
   1e318:	add	r6, r7, r0
   1e31c:	eor	r0, r5, r1
   1e320:	ror	r7, r6, #6
   1e324:	and	r0, r6, r0
   1e328:	eor	r7, r7, r6, ror #11
   1e32c:	eor	r0, r0, r1
   1e330:	eor	r9, r7, r6, ror #25
   1e334:	add	r7, r8, r4
   1e338:	movw	r4, #56229	; 0xdba5
   1e33c:	add	r0, r7, r0
   1e340:	movt	r4, #59829	; 0xe9b5
   1e344:	add	r0, r0, r9
   1e348:	add	r0, r0, r4
   1e34c:	add	lr, lr, r0
   1e350:	add	r0, r0, sl
   1e354:	orr	r7, lr, r3
   1e358:	and	r4, lr, r3
   1e35c:	and	r7, r7, r2
   1e360:	orr	r4, r7, r4
   1e364:	ror	r7, lr, #2
   1e368:	eor	r7, r7, lr, ror #13
   1e36c:	eor	r7, r7, lr, ror #22
   1e370:	add	r8, r7, r4
   1e374:	ror	r7, r0, #6
   1e378:	eor	r4, r6, r5
   1e37c:	eor	r7, r7, r0, ror #11
   1e380:	and	r4, r0, r4
   1e384:	eor	r9, r7, r0, ror #25
   1e388:	ldr	r7, [sp, #52]	; 0x34
   1e38c:	eor	r4, r4, r5
   1e390:	add	r1, r1, r7
   1e394:	add	r1, r1, r4
   1e398:	movw	r4, #49755	; 0xc25b
   1e39c:	add	r1, r1, r9
   1e3a0:	movt	r4, #14678	; 0x3956
   1e3a4:	add	r1, r1, r4
   1e3a8:	add	r8, r8, r1
   1e3ac:	orr	r4, r8, lr
   1e3b0:	and	r7, r8, lr
   1e3b4:	and	r4, r4, r3
   1e3b8:	orr	r4, r4, r7
   1e3bc:	ror	r7, r8, #2
   1e3c0:	eor	r7, r7, r8, ror #13
   1e3c4:	eor	r7, r7, r8, ror #22
   1e3c8:	add	r9, r7, r4
   1e3cc:	add	r4, r1, ip
   1e3d0:	eor	r7, r0, r6
   1e3d4:	ror	r1, r4, #6
   1e3d8:	and	r7, r4, r7
   1e3dc:	eor	r1, r1, r4, ror #11
   1e3e0:	eor	r7, r7, r6
   1e3e4:	eor	ip, r1, r4, ror #25
   1e3e8:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1e3ec:	add	r5, r1, r5
   1e3f0:	str	r1, [sp, #32]
   1e3f4:	add	r7, r5, r7
   1e3f8:	add	r1, r7, ip
   1e3fc:	movw	r7, #4593	; 0x11f1
   1e400:	movt	r7, #23025	; 0x59f1
   1e404:	add	r1, r1, r7
   1e408:	add	r7, r9, r1
   1e40c:	orr	r5, r7, r8
   1e410:	and	ip, r5, lr
   1e414:	and	r5, r7, r8
   1e418:	orr	ip, ip, r5
   1e41c:	ror	r5, r7, #2
   1e420:	eor	r5, r5, r7, ror #13
   1e424:	eor	r5, r5, r7, ror #22
   1e428:	add	ip, r5, ip
   1e42c:	add	r5, r1, r2
   1e430:	eor	r2, r4, r0
   1e434:	ror	r1, r5, #6
   1e438:	and	r2, r5, r2
   1e43c:	eor	r1, r1, r5, ror #11
   1e440:	eor	r2, r2, r0
   1e444:	eor	r9, r1, r5, ror #25
   1e448:	ldr	r1, [sp, #36]	; 0x24
   1e44c:	add	r6, r1, r6
   1e450:	add	r2, r6, r2
   1e454:	add	r1, r2, r9
   1e458:	movw	r2, #33444	; 0x82a4
   1e45c:	movt	r2, #37439	; 0x923f
   1e460:	add	r1, r1, r2
   1e464:	add	r9, ip, r1
   1e468:	add	r1, r1, r3
   1e46c:	orr	r2, r9, r7
   1e470:	and	r6, r9, r7
   1e474:	ror	r3, r1, #6
   1e478:	and	r2, r2, r8
   1e47c:	eor	r3, r3, r1, ror #11
   1e480:	orr	r2, r2, r6
   1e484:	ror	r6, r9, #2
   1e488:	eor	r3, r3, r1, ror #25
   1e48c:	eor	r6, r6, r9, ror #13
   1e490:	eor	r6, r6, r9, ror #22
   1e494:	add	ip, r6, r2
   1e498:	ldr	r2, [sp, #40]	; 0x28
   1e49c:	eor	r6, r5, r4
   1e4a0:	and	r6, r1, r6
   1e4a4:	eor	r6, r6, r4
   1e4a8:	add	r0, r2, r0
   1e4ac:	add	r0, r0, r6
   1e4b0:	eor	r6, r1, r5
   1e4b4:	add	r0, r0, r3
   1e4b8:	movw	r3, #24277	; 0x5ed5
   1e4bc:	movt	r3, #43804	; 0xab1c
   1e4c0:	add	r0, r0, r3
   1e4c4:	add	sl, ip, r0
   1e4c8:	add	r0, r0, lr
   1e4cc:	orr	r2, sl, r9
   1e4d0:	and	r3, sl, r9
   1e4d4:	and	r6, r0, r6
   1e4d8:	and	r2, r2, r7
   1e4dc:	eor	r6, r6, r5
   1e4e0:	orr	r2, r2, r3
   1e4e4:	ror	r3, sl, #2
   1e4e8:	eor	r3, r3, sl, ror #13
   1e4ec:	eor	r3, r3, sl, ror #22
   1e4f0:	add	ip, r3, r2
   1e4f4:	ldr	r2, [sp, #44]	; 0x2c
   1e4f8:	ror	r3, r0, #6
   1e4fc:	eor	r3, r3, r0, ror #11
   1e500:	eor	r3, r3, r0, ror #25
   1e504:	add	r4, r2, r4
   1e508:	add	r6, r4, r6
   1e50c:	add	r3, r6, r3
   1e510:	movw	r6, #43672	; 0xaa98
   1e514:	movt	r6, #55303	; 0xd807
   1e518:	add	r3, r3, r6
   1e51c:	add	r4, ip, r3
   1e520:	orr	r2, r4, sl
   1e524:	and	r6, r4, sl
   1e528:	and	r2, r2, r9
   1e52c:	orr	r2, r2, r6
   1e530:	ror	r6, r4, #2
   1e534:	eor	r6, r6, r4, ror #13
   1e538:	eor	r6, r6, r4, ror #22
   1e53c:	add	ip, r6, r2
   1e540:	add	r2, r3, r8
   1e544:	eor	r6, r0, r1
   1e548:	ror	r3, r2, #6
   1e54c:	and	r6, r2, r6
   1e550:	eor	r3, r3, r2, ror #11
   1e554:	eor	r6, r6, r1
   1e558:	eor	lr, r3, r2, ror #25
   1e55c:	ldr	r3, [sp, #68]	; 0x44
   1e560:	add	r5, r3, r5
   1e564:	add	r6, r5, r6
   1e568:	add	r3, r6, lr
   1e56c:	movw	r6, #23297	; 0x5b01
   1e570:	movt	r6, #4739	; 0x1283
   1e574:	add	r3, r3, r6
   1e578:	add	r6, ip, r3
   1e57c:	add	r7, r3, r7
   1e580:	orr	r5, r6, r4
   1e584:	ror	r3, r7, #6
   1e588:	and	ip, r5, sl
   1e58c:	and	r5, r6, r4
   1e590:	eor	r3, r3, r7, ror #11
   1e594:	orr	ip, ip, r5
   1e598:	ror	r5, r6, #2
   1e59c:	eor	lr, r3, r7, ror #25
   1e5a0:	ldr	r3, [sp, #72]	; 0x48
   1e5a4:	eor	r5, r5, r6, ror #13
   1e5a8:	eor	r5, r5, r6, ror #22
   1e5ac:	add	ip, r5, ip
   1e5b0:	eor	r5, r2, r0
   1e5b4:	and	r5, r7, r5
   1e5b8:	add	r1, r3, r1
   1e5bc:	movw	r3, #34238	; 0x85be
   1e5c0:	eor	r5, r5, r0
   1e5c4:	movt	r3, #9265	; 0x2431
   1e5c8:	add	r1, r1, r5
   1e5cc:	add	r1, r1, lr
   1e5d0:	add	r1, r1, r3
   1e5d4:	add	r5, ip, r1
   1e5d8:	orr	r3, r5, r6
   1e5dc:	and	ip, r3, r4
   1e5e0:	and	r3, r5, r6
   1e5e4:	orr	ip, ip, r3
   1e5e8:	ror	r3, r5, #2
   1e5ec:	eor	r3, r3, r5, ror #13
   1e5f0:	eor	r3, r3, r5, ror #22
   1e5f4:	add	ip, r3, ip
   1e5f8:	add	r3, r1, r9
   1e5fc:	ror	r1, r3, #6
   1e600:	eor	r1, r1, r3, ror #11
   1e604:	eor	lr, r1, r3, ror #25
   1e608:	eor	r1, r7, r2
   1e60c:	and	r1, r3, r1
   1e610:	eor	r8, r1, r2
   1e614:	ldr	r1, [sp, #76]	; 0x4c
   1e618:	add	r0, r1, r0
   1e61c:	movw	r1, #32195	; 0x7dc3
   1e620:	add	r0, r0, r8
   1e624:	movt	r1, #21772	; 0x550c
   1e628:	add	r0, r0, lr
   1e62c:	add	r0, r0, r1
   1e630:	add	r8, ip, r0
   1e634:	add	r0, r0, sl
   1e638:	orr	r1, r8, r5
   1e63c:	and	ip, r1, r6
   1e640:	and	r1, r8, r5
   1e644:	orr	ip, ip, r1
   1e648:	ror	r1, r8, #2
   1e64c:	eor	r1, r1, r8, ror #13
   1e650:	eor	r1, r1, r8, ror #22
   1e654:	add	ip, r1, ip
   1e658:	ror	r1, r0, #6
   1e65c:	eor	r1, r1, r0, ror #11
   1e660:	eor	lr, r1, r0, ror #25
   1e664:	eor	r1, r3, r7
   1e668:	and	r1, r0, r1
   1e66c:	eor	r9, r1, r7
   1e670:	ldr	r1, [sp, #80]	; 0x50
   1e674:	add	r2, r1, r2
   1e678:	add	r1, r2, r9
   1e67c:	movw	r2, #23924	; 0x5d74
   1e680:	ldr	r9, [sp, #48]	; 0x30
   1e684:	add	r1, r1, lr
   1e688:	movt	r2, #29374	; 0x72be
   1e68c:	add	r1, r1, r2
   1e690:	add	sl, ip, r1
   1e694:	add	r1, r1, r4
   1e698:	orr	r2, sl, r8
   1e69c:	ror	r4, r1, #6
   1e6a0:	and	ip, r2, r5
   1e6a4:	and	r2, sl, r8
   1e6a8:	eor	r4, r4, r1, ror #11
   1e6ac:	orr	ip, ip, r2
   1e6b0:	ror	r2, sl, #2
   1e6b4:	eor	lr, r4, r1, ror #25
   1e6b8:	ldr	r4, [sp, #84]	; 0x54
   1e6bc:	eor	r2, r2, sl, ror #13
   1e6c0:	eor	r2, r2, sl, ror #22
   1e6c4:	add	ip, r2, ip
   1e6c8:	eor	r2, r0, r3
   1e6cc:	and	r2, r1, r2
   1e6d0:	add	r7, r4, r7
   1e6d4:	eor	r2, r2, r3
   1e6d8:	add	r3, r9, r3
   1e6dc:	add	r2, r7, r2
   1e6e0:	movw	r7, #45566	; 0xb1fe
   1e6e4:	add	r2, r2, lr
   1e6e8:	movt	r7, #32990	; 0x80de
   1e6ec:	add	r2, r2, r7
   1e6f0:	add	r7, ip, r2
   1e6f4:	orr	r4, r7, sl
   1e6f8:	and	ip, r4, r8
   1e6fc:	and	r4, r7, sl
   1e700:	orr	ip, ip, r4
   1e704:	ror	r4, r7, #2
   1e708:	eor	r4, r4, r7, ror #13
   1e70c:	eor	r4, r4, r7, ror #22
   1e710:	add	ip, r4, ip
   1e714:	add	r4, r2, r6
   1e718:	eor	r6, r1, r0
   1e71c:	ror	r2, r4, #6
   1e720:	and	r6, r4, r6
   1e724:	eor	r2, r2, r4, ror #11
   1e728:	eor	r6, r6, r0
   1e72c:	eor	r2, r2, r4, ror #25
   1e730:	add	r3, r3, r6
   1e734:	add	r2, r3, r2
   1e738:	movw	r3, #1703	; 0x6a7
   1e73c:	movt	r3, #39900	; 0x9bdc
   1e740:	add	r2, r2, r3
   1e744:	add	ip, ip, r2
   1e748:	add	r5, r2, r5
   1e74c:	orr	r6, ip, r7
   1e750:	and	r3, ip, r7
   1e754:	ror	r2, r5, #6
   1e758:	and	r6, r6, sl
   1e75c:	eor	r2, r2, r5, ror #11
   1e760:	orr	r3, r6, r3
   1e764:	ror	r6, ip, #2
   1e768:	eor	r2, r2, r5, ror #25
   1e76c:	eor	r6, r6, ip, ror #13
   1e770:	eor	r6, r6, ip, ror #22
   1e774:	add	lr, r6, r3
   1e778:	ldr	r3, [sp, #88]	; 0x58
   1e77c:	eor	r6, r4, r1
   1e780:	and	r6, r5, r6
   1e784:	eor	r6, r6, r1
   1e788:	add	r0, r3, r0
   1e78c:	add	r0, r0, r6
   1e790:	eor	r6, r5, r4
   1e794:	add	r0, r0, r2
   1e798:	movw	r2, #61812	; 0xf174
   1e79c:	movt	r2, #49563	; 0xc19b
   1e7a0:	add	r0, r0, r2
   1e7a4:	add	lr, lr, r0
   1e7a8:	add	r0, r0, r8
   1e7ac:	orr	r2, lr, ip
   1e7b0:	and	r3, lr, ip
   1e7b4:	and	r6, r0, r6
   1e7b8:	and	r2, r2, r7
   1e7bc:	eor	r8, r6, r4
   1e7c0:	ldr	r6, [sp, #60]	; 0x3c
   1e7c4:	orr	r2, r2, r3
   1e7c8:	ror	r3, lr, #2
   1e7cc:	eor	r3, r3, lr, ror #13
   1e7d0:	eor	r3, r3, lr, ror #22
   1e7d4:	add	r2, r3, r2
   1e7d8:	ror	r3, r0, #6
   1e7dc:	eor	r3, r3, r0, ror #11
   1e7e0:	str	r2, [sp, #24]
   1e7e4:	eor	r2, r3, r0, ror #25
   1e7e8:	mov	r3, r9
   1e7ec:	ror	r3, r6, #18
   1e7f0:	str	r2, [sp, #20]
   1e7f4:	ror	r2, r9, #19
   1e7f8:	eor	r3, r3, r6, lsr #3
   1e7fc:	eor	r2, r2, r9, lsr #10
   1e800:	eor	r3, r3, r6, ror #7
   1e804:	ldr	r6, [sp, #64]	; 0x40
   1e808:	eor	r2, r2, r9, ror #17
   1e80c:	ldr	r9, [sp, #68]	; 0x44
   1e810:	add	r3, r3, r6
   1e814:	add	r3, r3, r9
   1e818:	add	r2, r3, r2
   1e81c:	add	r1, r2, r1
   1e820:	str	r2, [sp, #64]	; 0x40
   1e824:	ldr	r2, [sp, #20]
   1e828:	add	r1, r1, r8
   1e82c:	add	r1, r1, r2
   1e830:	movw	r2, #27073	; 0x69c1
   1e834:	movt	r2, #58523	; 0xe49b
   1e838:	add	r1, r1, r2
   1e83c:	ldr	r2, [sp, #24]
   1e840:	add	r6, r2, r1
   1e844:	add	r1, r1, sl
   1e848:	orr	r2, r6, lr
   1e84c:	and	r3, r6, lr
   1e850:	and	r2, r2, ip
   1e854:	orr	r2, r2, r3
   1e858:	ror	r3, r6, #2
   1e85c:	eor	r3, r3, r6, ror #13
   1e860:	eor	r3, r3, r6, ror #22
   1e864:	add	r2, r3, r2
   1e868:	ror	r3, r1, #6
   1e86c:	str	r2, [sp, #24]
   1e870:	eor	r2, r0, r5
   1e874:	eor	r3, r3, r1, ror #11
   1e878:	and	r2, r1, r2
   1e87c:	eor	r9, r3, r1, ror #25
   1e880:	eor	r8, r2, r5
   1e884:	ldr	r2, [sp, #88]	; 0x58
   1e888:	ror	r3, r2, #19
   1e88c:	eor	r3, r3, r2, lsr #10
   1e890:	eor	sl, r3, r2, ror #17
   1e894:	ldr	r3, [sp, #56]	; 0x38
   1e898:	ror	r2, r3, #18
   1e89c:	eor	r2, r2, r3, lsr #3
   1e8a0:	eor	r2, r2, r3, ror #7
   1e8a4:	ldr	r3, [sp, #60]	; 0x3c
   1e8a8:	add	r2, r2, r3
   1e8ac:	ldr	r3, [sp, #72]	; 0x48
   1e8b0:	add	r2, r2, r3
   1e8b4:	movw	r3, #18310	; 0x4786
   1e8b8:	add	r2, r2, sl
   1e8bc:	movt	r3, #61374	; 0xefbe
   1e8c0:	str	r2, [sp, #60]	; 0x3c
   1e8c4:	add	r2, r2, r4
   1e8c8:	add	r2, r2, r8
   1e8cc:	add	r2, r2, r9
   1e8d0:	add	r2, r2, r3
   1e8d4:	ldr	r3, [sp, #24]
   1e8d8:	add	r8, r3, r2
   1e8dc:	add	r2, r2, r7
   1e8e0:	eor	r7, r1, r0
   1e8e4:	orr	r3, r8, r6
   1e8e8:	and	r4, r8, r6
   1e8ec:	and	r7, r2, r7
   1e8f0:	and	r3, r3, lr
   1e8f4:	eor	r9, r7, r0
   1e8f8:	ldr	r7, [sp, #28]
   1e8fc:	orr	r3, r3, r4
   1e900:	ror	r4, r8, #2
   1e904:	eor	r4, r4, r8, ror #13
   1e908:	eor	r4, r4, r8, ror #22
   1e90c:	add	r3, r4, r3
   1e910:	ror	r4, r2, #6
   1e914:	ror	sl, r7, #18
   1e918:	eor	r4, r4, r2, ror #11
   1e91c:	str	r3, [sp, #24]
   1e920:	eor	r3, r4, r2, ror #25
   1e924:	ldr	r4, [sp, #64]	; 0x40
   1e928:	str	r3, [sp, #20]
   1e92c:	ror	r3, r4, #19
   1e930:	eor	r3, r3, r4, lsr #10
   1e934:	eor	r3, r3, r4, ror #17
   1e938:	eor	r4, sl, r7, lsr #3
   1e93c:	eor	r4, r4, r7, ror #7
   1e940:	ldr	r7, [sp, #56]	; 0x38
   1e944:	add	r4, r4, r7
   1e948:	ldr	r7, [sp, #76]	; 0x4c
   1e94c:	add	r4, r4, r7
   1e950:	add	r3, r4, r3
   1e954:	ldr	r4, [sp, #20]
   1e958:	str	r3, [sp, #56]	; 0x38
   1e95c:	add	r3, r3, r5
   1e960:	add	r3, r3, r9
   1e964:	ldr	r9, [sp, #52]	; 0x34
   1e968:	add	r3, r3, r4
   1e96c:	movw	r4, #40390	; 0x9dc6
   1e970:	movt	r4, #4033	; 0xfc1
   1e974:	add	r3, r3, r4
   1e978:	ldr	r4, [sp, #24]
   1e97c:	add	r7, r4, r3
   1e980:	add	r3, r3, ip
   1e984:	orr	r4, r7, r8
   1e988:	and	r5, r7, r8
   1e98c:	and	r4, r4, r6
   1e990:	orr	r4, r4, r5
   1e994:	ror	r5, r7, #2
   1e998:	eor	r5, r5, r7, ror #13
   1e99c:	eor	r5, r5, r7, ror #22
   1e9a0:	add	r4, r5, r4
   1e9a4:	ror	r5, r3, #6
   1e9a8:	str	r4, [sp, #24]
   1e9ac:	eor	r4, r2, r1
   1e9b0:	eor	r5, r5, r3, ror #11
   1e9b4:	and	r4, r3, r4
   1e9b8:	eor	r5, r5, r3, ror #25
   1e9bc:	eor	sl, r4, r1
   1e9c0:	ldr	r4, [sp, #60]	; 0x3c
   1e9c4:	str	r5, [sp, #20]
   1e9c8:	ror	r5, r4, #19
   1e9cc:	eor	r5, r5, r4, lsr #10
   1e9d0:	eor	ip, r5, r4, ror #17
   1e9d4:	ror	r4, r9, #18
   1e9d8:	ldr	r5, [sp, #28]
   1e9dc:	eor	r4, r4, r9, lsr #3
   1e9e0:	eor	r4, r4, r9, ror #7
   1e9e4:	ldr	r9, [sp, #80]	; 0x50
   1e9e8:	add	r4, r4, r5
   1e9ec:	ldr	r5, [sp, #20]
   1e9f0:	add	r4, r4, r9
   1e9f4:	ldr	r9, [sp, #84]	; 0x54
   1e9f8:	add	r4, r4, ip
   1e9fc:	add	r0, r4, r0
   1ea00:	str	r4, [sp, #12]
   1ea04:	add	r0, r0, sl
   1ea08:	add	r0, r0, r5
   1ea0c:	movw	r5, #41420	; 0xa1cc
   1ea10:	movt	r5, #9228	; 0x240c
   1ea14:	add	ip, r0, r5
   1ea18:	ldr	r0, [sp, #24]
   1ea1c:	add	r0, r0, ip
   1ea20:	add	ip, ip, lr
   1ea24:	orr	r4, r0, r7
   1ea28:	and	r5, r0, r7
   1ea2c:	str	r0, [sp, #24]
   1ea30:	and	r4, r4, r8
   1ea34:	orr	r4, r4, r5
   1ea38:	ror	r5, r0, #2
   1ea3c:	eor	r5, r5, r0, ror #13
   1ea40:	eor	r5, r5, r0, ror #22
   1ea44:	add	r0, r5, r4
   1ea48:	ror	r5, ip, #6
   1ea4c:	eor	r4, r3, r2
   1ea50:	str	r0, [sp, #28]
   1ea54:	ldr	r0, [sp, #56]	; 0x38
   1ea58:	eor	r5, r5, ip, ror #11
   1ea5c:	and	r4, ip, r4
   1ea60:	eor	lr, r5, ip, ror #25
   1ea64:	eor	sl, r4, r2
   1ea68:	ror	r5, r0, #19
   1ea6c:	eor	r5, r5, r0, lsr #10
   1ea70:	eor	r5, r5, r0, ror #17
   1ea74:	ldr	r0, [sp, #32]
   1ea78:	ror	r4, r0, #18
   1ea7c:	eor	r4, r4, r0, lsr #3
   1ea80:	eor	r4, r4, r0, ror #7
   1ea84:	ldr	r0, [sp, #52]	; 0x34
   1ea88:	add	r4, r4, r0
   1ea8c:	add	r4, r4, r9
   1ea90:	add	r0, r4, r5
   1ea94:	movw	r5, #11375	; 0x2c6f
   1ea98:	add	r1, r0, r1
   1ea9c:	str	r0, [sp, #16]
   1eaa0:	ldr	r0, [sp, #28]
   1eaa4:	movt	r5, #11753	; 0x2de9
   1eaa8:	add	r1, r1, sl
   1eaac:	ldr	sl, [sp, #24]
   1eab0:	add	r1, r1, lr
   1eab4:	add	r1, r1, r5
   1eab8:	add	r9, r0, r1
   1eabc:	add	r6, r1, r6
   1eac0:	orr	r4, r9, sl
   1eac4:	and	r5, r9, sl
   1eac8:	ror	r1, r6, #6
   1eacc:	and	r4, r4, r7
   1ead0:	eor	r1, r1, r6, ror #11
   1ead4:	orr	r5, r4, r5
   1ead8:	ror	r4, r9, #2
   1eadc:	eor	lr, r1, r6, ror #25
   1eae0:	eor	r4, r4, r9, ror #13
   1eae4:	eor	r4, r4, r9, ror #22
   1eae8:	add	r0, r4, r5
   1eaec:	eor	r4, ip, r3
   1eaf0:	str	r0, [sp, #28]
   1eaf4:	ldr	r0, [sp, #12]
   1eaf8:	and	r4, r6, r4
   1eafc:	eor	r4, r4, r3
   1eb00:	ror	r5, r0, #19
   1eb04:	eor	r5, r5, r0, lsr #10
   1eb08:	eor	r5, r5, r0, ror #17
   1eb0c:	ldr	r0, [sp, #36]	; 0x24
   1eb10:	ror	r1, r0, #18
   1eb14:	eor	r1, r1, r0, lsr #3
   1eb18:	eor	r1, r1, r0, ror #7
   1eb1c:	ldr	r0, [sp, #32]
   1eb20:	add	r1, r1, r0
   1eb24:	ldr	r0, [sp, #48]	; 0x30
   1eb28:	add	r1, r1, r0
   1eb2c:	add	r0, r1, r5
   1eb30:	eor	r5, r6, ip
   1eb34:	add	r1, r0, r2
   1eb38:	str	r0, [sp, #52]	; 0x34
   1eb3c:	ldr	r0, [sp, #28]
   1eb40:	movw	r2, #33962	; 0x84aa
   1eb44:	add	r1, r1, r4
   1eb48:	movt	r2, #19060	; 0x4a74
   1eb4c:	add	r1, r1, lr
   1eb50:	add	r1, r1, r2
   1eb54:	add	lr, r0, r1
   1eb58:	ldr	r0, [sp, #16]
   1eb5c:	orr	r2, lr, r9
   1eb60:	and	r4, lr, r9
   1eb64:	and	r2, r2, sl
   1eb68:	orr	r2, r2, r4
   1eb6c:	ror	r4, lr, #2
   1eb70:	eor	r4, r4, lr, ror #13
   1eb74:	eor	r4, r4, lr, ror #22
   1eb78:	add	sl, r4, r2
   1eb7c:	ror	r4, r0, #19
   1eb80:	add	r2, r1, r8
   1eb84:	eor	r4, r4, r0, lsr #10
   1eb88:	ror	r1, r2, #6
   1eb8c:	and	r5, r2, r5
   1eb90:	eor	r4, r4, r0, ror #17
   1eb94:	ldr	r0, [sp, #40]	; 0x28
   1eb98:	eor	r1, r1, r2, ror #11
   1eb9c:	eor	r5, r5, ip
   1eba0:	eor	r8, r1, r2, ror #25
   1eba4:	ror	r1, r0, #18
   1eba8:	eor	r1, r1, r0, lsr #3
   1ebac:	eor	r1, r1, r0, ror #7
   1ebb0:	ldr	r0, [sp, #36]	; 0x24
   1ebb4:	add	r1, r1, r0
   1ebb8:	ldr	r0, [sp, #88]	; 0x58
   1ebbc:	add	r1, r1, r0
   1ebc0:	add	r0, r1, r4
   1ebc4:	add	r1, r0, r3
   1ebc8:	movw	r3, #43484	; 0xa9dc
   1ebcc:	str	r0, [sp, #32]
   1ebd0:	ldr	r0, [sp, #52]	; 0x34
   1ebd4:	add	r1, r1, r5
   1ebd8:	movt	r3, #23728	; 0x5cb0
   1ebdc:	add	r1, r1, r8
   1ebe0:	add	r3, r1, r3
   1ebe4:	add	sl, sl, r3
   1ebe8:	add	r3, r3, r7
   1ebec:	eor	r7, r2, r6
   1ebf0:	orr	r4, sl, lr
   1ebf4:	and	r5, sl, lr
   1ebf8:	and	r7, r3, r7
   1ebfc:	and	r4, r4, r9
   1ec00:	eor	r7, r7, r6
   1ec04:	orr	r4, r4, r5
   1ec08:	ror	r5, sl, #2
   1ec0c:	eor	r5, r5, sl, ror #13
   1ec10:	eor	r5, r5, sl, ror #22
   1ec14:	add	r1, r5, r4
   1ec18:	ror	r4, r0, #19
   1ec1c:	ror	r5, r3, #6
   1ec20:	eor	r4, r4, r0, lsr #10
   1ec24:	eor	r5, r5, r3, ror #11
   1ec28:	eor	r4, r4, r0, ror #17
   1ec2c:	ldr	r0, [sp, #44]	; 0x2c
   1ec30:	eor	r8, r5, r3, ror #25
   1ec34:	ror	r5, r0, #18
   1ec38:	eor	r5, r5, r0, lsr #3
   1ec3c:	eor	r5, r5, r0, ror #7
   1ec40:	ldr	r0, [sp, #40]	; 0x28
   1ec44:	add	r5, r5, r0
   1ec48:	ldr	r0, [sp, #64]	; 0x40
   1ec4c:	add	r5, r5, r0
   1ec50:	add	r0, r5, r4
   1ec54:	movw	r4, #35034	; 0x88da
   1ec58:	str	r0, [sp, #28]
   1ec5c:	add	r0, r0, ip
   1ec60:	movt	r4, #30457	; 0x76f9
   1ec64:	add	r0, r0, r7
   1ec68:	eor	r7, r3, r2
   1ec6c:	add	r0, r0, r8
   1ec70:	add	r0, r0, r4
   1ec74:	add	r8, r1, r0
   1ec78:	orr	r4, r8, sl
   1ec7c:	and	r5, r8, sl
   1ec80:	and	r4, r4, lr
   1ec84:	orr	r4, r4, r5
   1ec88:	ror	r5, r8, #2
   1ec8c:	eor	r5, r5, r8, ror #13
   1ec90:	eor	r5, r5, r8, ror #22
   1ec94:	add	r1, r5, r4
   1ec98:	str	r1, [sp, #36]	; 0x24
   1ec9c:	ldr	r1, [sp, #24]
   1eca0:	add	r4, r0, r1
   1eca4:	ldr	r1, [sp, #68]	; 0x44
   1eca8:	ror	r0, r4, #6
   1ecac:	and	r7, r4, r7
   1ecb0:	eor	r0, r0, r4, ror #11
   1ecb4:	eor	r7, r7, r2
   1ecb8:	eor	ip, r0, r4, ror #25
   1ecbc:	ldr	r0, [sp, #32]
   1ecc0:	ror	r5, r0, #19
   1ecc4:	eor	r5, r5, r0, lsr #10
   1ecc8:	eor	r5, r5, r0, ror #17
   1eccc:	ror	r0, r1, #18
   1ecd0:	eor	r0, r0, r1, lsr #3
   1ecd4:	eor	r0, r0, r1, ror #7
   1ecd8:	ldr	r1, [sp, #44]	; 0x2c
   1ecdc:	add	r0, r0, r1
   1ece0:	ldr	r1, [sp, #60]	; 0x3c
   1ece4:	add	r0, r0, r1
   1ece8:	ldr	r1, [sp, #36]	; 0x24
   1ecec:	add	r0, r0, r5
   1ecf0:	str	r0, [sp, #40]	; 0x28
   1ecf4:	add	r0, r0, r6
   1ecf8:	add	r0, r0, r7
   1ecfc:	movw	r7, #20818	; 0x5152
   1ed00:	add	r0, r0, ip
   1ed04:	movt	r7, #38974	; 0x983e
   1ed08:	add	r0, r0, r7
   1ed0c:	eor	r7, r4, r3
   1ed10:	add	ip, r1, r0
   1ed14:	orr	r5, ip, r8
   1ed18:	and	r6, ip, r8
   1ed1c:	and	r5, r5, sl
   1ed20:	orr	r5, r5, r6
   1ed24:	ror	r6, ip, #2
   1ed28:	eor	r6, r6, ip, ror #13
   1ed2c:	eor	r6, r6, ip, ror #22
   1ed30:	add	r1, r6, r5
   1ed34:	add	r5, r0, r9
   1ed38:	ror	r0, r5, #6
   1ed3c:	str	r1, [sp, #44]	; 0x2c
   1ed40:	ldr	r1, [sp, #72]	; 0x48
   1ed44:	and	r7, r5, r7
   1ed48:	eor	r0, r0, r5, ror #11
   1ed4c:	eor	r7, r7, r3
   1ed50:	eor	r9, r0, r5, ror #25
   1ed54:	ldr	r0, [sp, #28]
   1ed58:	ror	r6, r0, #19
   1ed5c:	eor	r6, r6, r0, lsr #10
   1ed60:	eor	r6, r6, r0, ror #17
   1ed64:	ror	r0, r1, #18
   1ed68:	eor	r0, r0, r1, lsr #3
   1ed6c:	eor	r0, r0, r1, ror #7
   1ed70:	ldr	r1, [sp, #68]	; 0x44
   1ed74:	add	r0, r0, r1
   1ed78:	ldr	r1, [sp, #56]	; 0x38
   1ed7c:	add	r0, r0, r1
   1ed80:	add	r0, r0, r6
   1ed84:	str	r0, [sp, #68]	; 0x44
   1ed88:	add	r0, r0, r2
   1ed8c:	movw	r2, #50797	; 0xc66d
   1ed90:	add	r0, r0, r7
   1ed94:	movt	r2, #43057	; 0xa831
   1ed98:	add	r0, r0, r9
   1ed9c:	add	r2, r0, r2
   1eda0:	ldr	r0, [sp, #44]	; 0x2c
   1eda4:	add	r9, r0, r2
   1eda8:	add	r2, r2, lr
   1edac:	orr	r6, r9, ip
   1edb0:	and	r7, r9, ip
   1edb4:	and	r6, r6, r8
   1edb8:	orr	r6, r6, r7
   1edbc:	ror	r7, r9, #2
   1edc0:	eor	r7, r7, r9, ror #13
   1edc4:	eor	r7, r7, r9, ror #22
   1edc8:	add	r0, r7, r6
   1edcc:	ror	r7, r2, #6
   1edd0:	eor	r6, r5, r4
   1edd4:	str	r0, [sp, #44]	; 0x2c
   1edd8:	ldr	r0, [sp, #40]	; 0x28
   1eddc:	eor	r7, r7, r2, ror #11
   1ede0:	and	r6, r2, r6
   1ede4:	eor	lr, r7, r2, ror #25
   1ede8:	eor	r1, r6, r4
   1edec:	ror	r7, r0, #19
   1edf0:	eor	r7, r7, r0, lsr #10
   1edf4:	eor	r7, r7, r0, ror #17
   1edf8:	ldr	r0, [sp, #76]	; 0x4c
   1edfc:	ror	r6, r0, #18
   1ee00:	eor	r6, r6, r0, lsr #3
   1ee04:	eor	r6, r6, r0, ror #7
   1ee08:	ldr	r0, [sp, #72]	; 0x48
   1ee0c:	add	r6, r6, r0
   1ee10:	ldr	r0, [sp, #12]
   1ee14:	add	r6, r6, r0
   1ee18:	add	r0, r6, r7
   1ee1c:	movw	r7, #10184	; 0x27c8
   1ee20:	add	r3, r0, r3
   1ee24:	str	r0, [sp, #72]	; 0x48
   1ee28:	ldr	r0, [sp, #44]	; 0x2c
   1ee2c:	movt	r7, #45059	; 0xb003
   1ee30:	add	r3, r3, r1
   1ee34:	add	r3, r3, lr
   1ee38:	add	r3, r3, r7
   1ee3c:	add	r6, r0, r3
   1ee40:	add	r3, r3, sl
   1ee44:	orr	r7, r6, r9
   1ee48:	ror	r1, r3, #6
   1ee4c:	and	r0, r6, r9
   1ee50:	and	r7, r7, ip
   1ee54:	eor	r1, r1, r3, ror #11
   1ee58:	orr	r0, r7, r0
   1ee5c:	ror	r7, r6, #2
   1ee60:	eor	sl, r1, r3, ror #25
   1ee64:	ldr	r1, [sp, #68]	; 0x44
   1ee68:	eor	r7, r7, r6, ror #13
   1ee6c:	eor	r7, r7, r6, ror #22
   1ee70:	add	r0, r7, r0
   1ee74:	eor	r7, r2, r5
   1ee78:	str	r0, [sp, #44]	; 0x2c
   1ee7c:	ror	r0, r1, #19
   1ee80:	and	r7, r3, r7
   1ee84:	eor	r0, r0, r1, lsr #10
   1ee88:	eor	r7, r7, r5
   1ee8c:	eor	lr, r0, r1, ror #17
   1ee90:	ldr	r0, [sp, #80]	; 0x50
   1ee94:	ror	r1, r0, #18
   1ee98:	eor	r1, r1, r0, lsr #3
   1ee9c:	eor	r1, r1, r0, ror #7
   1eea0:	ldr	r0, [sp, #76]	; 0x4c
   1eea4:	add	r1, r1, r0
   1eea8:	ldr	r0, [sp, #16]
   1eeac:	add	r1, r1, r0
   1eeb0:	add	r0, r1, lr
   1eeb4:	movw	r1, #32711	; 0x7fc7
   1eeb8:	str	r0, [sp, #20]
   1eebc:	add	r0, r0, r4
   1eec0:	movt	r1, #48985	; 0xbf59
   1eec4:	add	r0, r0, r7
   1eec8:	add	r0, r0, sl
   1eecc:	add	r0, r0, r1
   1eed0:	ldr	r1, [sp, #44]	; 0x2c
   1eed4:	add	sl, r1, r0
   1eed8:	orr	r7, sl, r6
   1eedc:	and	r4, sl, r6
   1eee0:	and	r7, r7, r9
   1eee4:	orr	r7, r7, r4
   1eee8:	ror	r4, sl, #2
   1eeec:	eor	r4, r4, sl, ror #13
   1eef0:	eor	r4, r4, sl, ror #22
   1eef4:	add	r1, r4, r7
   1eef8:	add	r4, r0, r8
   1eefc:	eor	r7, r3, r2
   1ef00:	and	r7, r4, r7
   1ef04:	str	r1, [sp, #76]	; 0x4c
   1ef08:	ror	r0, r4, #6
   1ef0c:	eor	r1, r7, r2
   1ef10:	ldr	r7, [sp, #72]	; 0x48
   1ef14:	eor	r0, r0, r4, ror #11
   1ef18:	eor	r8, r0, r4, ror #25
   1ef1c:	ror	r0, r7, #19
   1ef20:	eor	r0, r0, r7, lsr #10
   1ef24:	eor	lr, r0, r7, ror #17
   1ef28:	ldr	r0, [sp, #84]	; 0x54
   1ef2c:	ror	r7, r0, #18
   1ef30:	eor	r7, r7, r0, lsr #3
   1ef34:	eor	r7, r7, r0, ror #7
   1ef38:	ldr	r0, [sp, #80]	; 0x50
   1ef3c:	add	r7, r7, r0
   1ef40:	ldr	r0, [sp, #52]	; 0x34
   1ef44:	add	r7, r7, r0
   1ef48:	add	r0, r7, lr
   1ef4c:	str	r0, [sp, #24]
   1ef50:	add	r0, r0, r5
   1ef54:	movw	r5, #3059	; 0xbf3
   1ef58:	add	r0, r0, r1
   1ef5c:	ldr	r1, [sp, #76]	; 0x4c
   1ef60:	movt	r5, #50912	; 0xc6e0
   1ef64:	add	r0, r0, r8
   1ef68:	add	r0, r0, r5
   1ef6c:	add	r8, r0, ip
   1ef70:	add	lr, r1, r0
   1ef74:	ror	r0, r8, #6
   1ef78:	orr	r5, lr, sl
   1ef7c:	and	r7, lr, sl
   1ef80:	eor	r0, r0, r8, ror #11
   1ef84:	and	r5, r5, r6
   1ef88:	eor	ip, r0, r8, ror #25
   1ef8c:	ldr	r0, [sp, #20]
   1ef90:	orr	r5, r5, r7
   1ef94:	ror	r7, lr, #2
   1ef98:	eor	r7, r7, lr, ror #13
   1ef9c:	eor	r7, r7, lr, ror #22
   1efa0:	add	r1, r7, r5
   1efa4:	ror	r5, r0, #19
   1efa8:	eor	r7, r4, r3
   1efac:	str	r1, [sp, #80]	; 0x50
   1efb0:	ldr	r1, [sp, #48]	; 0x30
   1efb4:	eor	r5, r5, r0, lsr #10
   1efb8:	and	r7, r8, r7
   1efbc:	eor	r5, r5, r0, ror #17
   1efc0:	eor	r7, r7, r3
   1efc4:	ror	r0, r1, #18
   1efc8:	eor	r0, r0, r1, lsr #3
   1efcc:	eor	r0, r0, r1, ror #7
   1efd0:	ldr	r1, [sp, #84]	; 0x54
   1efd4:	add	r0, r0, r1
   1efd8:	ldr	r1, [sp, #32]
   1efdc:	add	r0, r0, r1
   1efe0:	ldr	r1, [sp, #80]	; 0x50
   1efe4:	add	r0, r0, r5
   1efe8:	str	r0, [sp, #84]	; 0x54
   1efec:	add	r0, r0, r2
   1eff0:	movw	r2, #37191	; 0x9147
   1eff4:	add	r0, r0, r7
   1eff8:	movt	r2, #54695	; 0xd5a7
   1effc:	add	r0, r0, ip
   1f000:	add	r0, r0, r2
   1f004:	add	r5, r1, r0
   1f008:	orr	r2, r5, lr
   1f00c:	and	r7, r5, lr
   1f010:	and	r2, r2, sl
   1f014:	orr	r2, r2, r7
   1f018:	ror	r7, r5, #2
   1f01c:	eor	r7, r7, r5, ror #13
   1f020:	eor	r7, r7, r5, ror #22
   1f024:	add	r1, r7, r2
   1f028:	add	r2, r0, r9
   1f02c:	eor	r7, r8, r4
   1f030:	str	r1, [sp, #76]	; 0x4c
   1f034:	ldr	r1, [sp, #24]
   1f038:	ror	r0, r2, #6
   1f03c:	and	r7, r2, r7
   1f040:	eor	r0, r0, r2, ror #11
   1f044:	eor	ip, r7, r4
   1f048:	eor	r9, r0, r2, ror #25
   1f04c:	ror	r0, r1, #19
   1f050:	eor	r0, r0, r1, lsr #10
   1f054:	eor	r1, r0, r1, ror #17
   1f058:	ldr	r0, [sp, #88]	; 0x58
   1f05c:	ror	r7, r0, #18
   1f060:	eor	r7, r7, r0, lsr #3
   1f064:	eor	r7, r7, r0, ror #7
   1f068:	ldr	r0, [sp, #48]	; 0x30
   1f06c:	add	r7, r7, r0
   1f070:	ldr	r0, [sp, #28]
   1f074:	add	r7, r7, r0
   1f078:	add	r0, r7, r1
   1f07c:	ldr	r1, [sp, #76]	; 0x4c
   1f080:	str	r0, [sp, #80]	; 0x50
   1f084:	add	r0, r0, r3
   1f088:	movw	r3, #25425	; 0x6351
   1f08c:	add	r0, r0, ip
   1f090:	movt	r3, #1738	; 0x6ca
   1f094:	add	r0, r0, r9
   1f098:	add	r0, r0, r3
   1f09c:	add	r9, r1, r0
   1f0a0:	orr	r3, r9, r5
   1f0a4:	and	r7, r9, r5
   1f0a8:	and	r3, r3, lr
   1f0ac:	orr	r3, r3, r7
   1f0b0:	ror	r7, r9, #2
   1f0b4:	eor	r7, r7, r9, ror #13
   1f0b8:	eor	r7, r7, r9, ror #22
   1f0bc:	add	r1, r7, r3
   1f0c0:	eor	r7, r2, r8
   1f0c4:	str	r1, [sp, #48]	; 0x30
   1f0c8:	add	r1, r0, r6
   1f0cc:	ldr	r0, [sp, #84]	; 0x54
   1f0d0:	ror	r6, r1, #6
   1f0d4:	and	r7, r1, r7
   1f0d8:	eor	r6, r6, r1, ror #11
   1f0dc:	eor	r7, r7, r8
   1f0e0:	eor	ip, r6, r1, ror #25
   1f0e4:	ror	r3, r0, #19
   1f0e8:	eor	r3, r3, r0, lsr #10
   1f0ec:	eor	r3, r3, r0, ror #17
   1f0f0:	ldr	r0, [sp, #64]	; 0x40
   1f0f4:	ror	r6, r0, #18
   1f0f8:	eor	r6, r6, r0, lsr #3
   1f0fc:	eor	r6, r6, r0, ror #7
   1f100:	ldr	r0, [sp, #88]	; 0x58
   1f104:	add	r6, r6, r0
   1f108:	ldr	r0, [sp, #40]	; 0x28
   1f10c:	add	r6, r6, r0
   1f110:	add	r0, r6, r3
   1f114:	add	r3, r0, r4
   1f118:	str	r0, [sp, #76]	; 0x4c
   1f11c:	ldr	r0, [sp, #48]	; 0x30
   1f120:	movw	r4, #10599	; 0x2967
   1f124:	add	r3, r3, r7
   1f128:	movt	r4, #5161	; 0x1429
   1f12c:	add	r3, r3, ip
   1f130:	add	r3, r3, r4
   1f134:	add	r6, r0, r3
   1f138:	add	ip, r3, sl
   1f13c:	orr	r4, r6, r9
   1f140:	and	r7, r6, r9
   1f144:	ror	r3, ip, #6
   1f148:	and	r4, r4, r5
   1f14c:	eor	r3, r3, ip, ror #11
   1f150:	orr	r4, r4, r7
   1f154:	ror	r7, r6, #2
   1f158:	eor	sl, r3, ip, ror #25
   1f15c:	eor	r7, r7, r6, ror #13
   1f160:	eor	r7, r7, r6, ror #22
   1f164:	add	r0, r7, r4
   1f168:	eor	r7, r1, r2
   1f16c:	str	r0, [sp, #88]	; 0x58
   1f170:	ldr	r0, [sp, #80]	; 0x50
   1f174:	and	r7, ip, r7
   1f178:	eor	r7, r7, r2
   1f17c:	ror	r4, r0, #19
   1f180:	eor	r4, r4, r0, lsr #10
   1f184:	eor	r4, r4, r0, ror #17
   1f188:	ldr	r0, [sp, #60]	; 0x3c
   1f18c:	ror	r3, r0, #18
   1f190:	eor	r3, r3, r0, lsr #3
   1f194:	eor	r3, r3, r0, ror #7
   1f198:	ldr	r0, [sp, #64]	; 0x40
   1f19c:	str	r0, [fp, #-92]	; 0xffffffa4
   1f1a0:	add	r3, r3, r0
   1f1a4:	ldr	r0, [sp, #68]	; 0x44
   1f1a8:	add	r3, r3, r0
   1f1ac:	add	r0, r3, r4
   1f1b0:	movw	r4, #2693	; 0xa85
   1f1b4:	add	r3, r0, r8
   1f1b8:	str	r0, [sp, #64]	; 0x40
   1f1bc:	ldr	r0, [sp, #88]	; 0x58
   1f1c0:	movt	r4, #10167	; 0x27b7
   1f1c4:	add	r3, r3, r7
   1f1c8:	add	r3, r3, sl
   1f1cc:	add	r3, r3, r4
   1f1d0:	add	r8, r0, r3
   1f1d4:	orr	r4, r8, r6
   1f1d8:	and	r7, r8, r6
   1f1dc:	and	r4, r4, r9
   1f1e0:	orr	r4, r4, r7
   1f1e4:	ror	r7, r8, #2
   1f1e8:	eor	r7, r7, r8, ror #13
   1f1ec:	eor	r7, r7, r8, ror #22
   1f1f0:	add	r0, r7, r4
   1f1f4:	add	r4, r3, lr
   1f1f8:	eor	r7, ip, r1
   1f1fc:	str	r0, [sp, #88]	; 0x58
   1f200:	ldr	r0, [sp, #76]	; 0x4c
   1f204:	ror	r3, r4, #6
   1f208:	and	r7, r4, r7
   1f20c:	eor	r3, r3, r4, ror #11
   1f210:	eor	sl, r7, r1
   1f214:	eor	lr, r3, r4, ror #25
   1f218:	ror	r3, r0, #19
   1f21c:	eor	r3, r3, r0, lsr #10
   1f220:	eor	r3, r3, r0, ror #17
   1f224:	ldr	r0, [sp, #56]	; 0x38
   1f228:	ror	r7, r0, #18
   1f22c:	eor	r7, r7, r0, lsr #3
   1f230:	eor	r7, r7, r0, ror #7
   1f234:	ldr	r0, [sp, #60]	; 0x3c
   1f238:	str	r0, [fp, #-88]	; 0xffffffa8
   1f23c:	add	r7, r7, r0
   1f240:	ldr	r0, [sp, #72]	; 0x48
   1f244:	add	r7, r7, r0
   1f248:	add	r0, r7, r3
   1f24c:	movw	r3, #8504	; 0x2138
   1f250:	add	r2, r0, r2
   1f254:	str	r0, [sp, #60]	; 0x3c
   1f258:	ldr	r0, [sp, #88]	; 0x58
   1f25c:	movt	r3, #11803	; 0x2e1b
   1f260:	add	r2, r2, sl
   1f264:	add	r2, r2, lr
   1f268:	ldr	lr, [sp, #12]
   1f26c:	add	r3, r2, r3
   1f270:	add	sl, r0, r3
   1f274:	add	r5, r3, r5
   1f278:	orr	r7, sl, r8
   1f27c:	and	r2, sl, r8
   1f280:	ror	r3, r5, #6
   1f284:	and	r7, r7, r6
   1f288:	eor	r3, r3, r5, ror #11
   1f28c:	orr	r2, r7, r2
   1f290:	ror	r7, sl, #2
   1f294:	eor	r7, r7, sl, ror #13
   1f298:	eor	r7, r7, sl, ror #22
   1f29c:	add	r0, r7, r2
   1f2a0:	eor	r7, r4, ip
   1f2a4:	str	r0, [sp, #88]	; 0x58
   1f2a8:	eor	r0, r3, r5, ror #25
   1f2ac:	ror	r3, lr, #18
   1f2b0:	and	r7, r5, r7
   1f2b4:	str	r0, [sp, #48]	; 0x30
   1f2b8:	ldr	r0, [sp, #64]	; 0x40
   1f2bc:	eor	r3, r3, lr, lsr #3
   1f2c0:	eor	r7, r7, ip
   1f2c4:	eor	r3, r3, lr, ror #7
   1f2c8:	ror	r2, r0, #19
   1f2cc:	eor	r2, r2, r0, lsr #10
   1f2d0:	eor	r2, r2, r0, ror #17
   1f2d4:	ldr	r0, [sp, #56]	; 0x38
   1f2d8:	str	r0, [fp, #-84]	; 0xffffffac
   1f2dc:	add	r3, r3, r0
   1f2e0:	ldr	r0, [sp, #20]
   1f2e4:	str	lr, [fp, #-80]	; 0xffffffb0
   1f2e8:	add	r3, r3, r0
   1f2ec:	add	r0, r3, r2
   1f2f0:	movw	r2, #28156	; 0x6dfc
   1f2f4:	str	r0, [sp, #44]	; 0x2c
   1f2f8:	add	r0, r0, r1
   1f2fc:	ldr	r1, [sp, #48]	; 0x30
   1f300:	movt	r2, #19756	; 0x4d2c
   1f304:	add	r0, r0, r7
   1f308:	add	r0, r0, r1
   1f30c:	ldr	r1, [sp, #88]	; 0x58
   1f310:	add	r0, r0, r2
   1f314:	add	r3, r0, r9
   1f318:	add	r1, r1, r0
   1f31c:	orr	r2, r1, sl
   1f320:	and	r7, r1, sl
   1f324:	str	r1, [sp, #88]	; 0x58
   1f328:	and	r2, r2, r8
   1f32c:	orr	r2, r2, r7
   1f330:	ror	r7, r1, #2
   1f334:	eor	r7, r7, r1, ror #13
   1f338:	eor	r7, r7, r1, ror #22
   1f33c:	add	r1, r7, r2
   1f340:	eor	r2, r5, r4
   1f344:	ror	r7, r3, #6
   1f348:	and	r2, r3, r2
   1f34c:	eor	r7, r7, r3, ror #11
   1f350:	str	r1, [sp, #48]	; 0x30
   1f354:	ldr	r1, [sp, #24]
   1f358:	eor	r0, r2, r4
   1f35c:	eor	r9, r7, r3, ror #25
   1f360:	str	r0, [sp, #36]	; 0x24
   1f364:	ldr	r0, [sp, #60]	; 0x3c
   1f368:	ror	r7, r0, #19
   1f36c:	eor	r7, r7, r0, lsr #10
   1f370:	eor	r7, r7, r0, ror #17
   1f374:	ldr	r0, [sp, #16]
   1f378:	ror	r2, r0, #18
   1f37c:	str	r0, [fp, #-76]	; 0xffffffb4
   1f380:	eor	r2, r2, r0, lsr #3
   1f384:	eor	r2, r2, r0, ror #7
   1f388:	add	r2, r2, lr
   1f38c:	add	r2, r2, r1
   1f390:	add	r1, r2, r7
   1f394:	ldr	r2, [sp, #36]	; 0x24
   1f398:	str	r1, [sp, #56]	; 0x38
   1f39c:	add	r1, r1, ip
   1f3a0:	add	r1, r1, r2
   1f3a4:	movw	r2, #3347	; 0xd13
   1f3a8:	add	r1, r1, r9
   1f3ac:	movt	r2, #21304	; 0x5338
   1f3b0:	ldr	r9, [sp, #88]	; 0x58
   1f3b4:	add	ip, r1, r2
   1f3b8:	ldr	r1, [sp, #48]	; 0x30
   1f3bc:	add	r6, ip, r6
   1f3c0:	add	r1, r1, ip
   1f3c4:	orr	r2, r1, r9
   1f3c8:	and	r7, r1, r9
   1f3cc:	str	r1, [sp, #12]
   1f3d0:	and	r2, r2, sl
   1f3d4:	orr	r2, r2, r7
   1f3d8:	ror	r7, r1, #2
   1f3dc:	eor	r7, r7, r1, ror #13
   1f3e0:	eor	r7, r7, r1, ror #22
   1f3e4:	add	r1, r7, r2
   1f3e8:	eor	r7, r3, r5
   1f3ec:	str	r1, [sp, #36]	; 0x24
   1f3f0:	ror	r1, r6, #6
   1f3f4:	and	r7, r6, r7
   1f3f8:	eor	r1, r1, r6, ror #11
   1f3fc:	eor	ip, r7, r5
   1f400:	ldr	r7, [sp, #52]	; 0x34
   1f404:	eor	lr, r1, r6, ror #25
   1f408:	ldr	r1, [sp, #44]	; 0x2c
   1f40c:	ror	r2, r1, #19
   1f410:	eor	r2, r2, r1, lsr #10
   1f414:	eor	r2, r2, r1, ror #17
   1f418:	ror	r1, r7, #18
   1f41c:	eor	r1, r1, r7, lsr #3
   1f420:	eor	r1, r1, r7, ror #7
   1f424:	eor	r7, r6, r3
   1f428:	add	r1, r1, r0
   1f42c:	ldr	r0, [sp, #84]	; 0x54
   1f430:	add	r1, r1, r0
   1f434:	add	r0, r1, r2
   1f438:	movw	r2, #29524	; 0x7354
   1f43c:	add	r1, r0, r4
   1f440:	str	r0, [sp, #48]	; 0x30
   1f444:	ldr	r0, [sp, #36]	; 0x24
   1f448:	movt	r2, #25866	; 0x650a
   1f44c:	add	r1, r1, ip
   1f450:	ldr	ip, [sp, #12]
   1f454:	add	r1, r1, lr
   1f458:	add	r1, r1, r2
   1f45c:	add	lr, r0, r1
   1f460:	orr	r2, lr, ip
   1f464:	and	r4, lr, ip
   1f468:	and	r2, r2, r9
   1f46c:	ldr	r9, [sp, #32]
   1f470:	orr	r2, r2, r4
   1f474:	ror	r4, lr, #2
   1f478:	eor	r4, r4, lr, ror #13
   1f47c:	eor	r4, r4, lr, ror #22
   1f480:	add	r0, r4, r2
   1f484:	add	r4, r1, r8
   1f488:	ror	r1, r4, #6
   1f48c:	str	r0, [sp, #16]
   1f490:	and	r7, r4, r7
   1f494:	eor	r1, r1, r4, ror #11
   1f498:	eor	r8, r7, r3
   1f49c:	eor	r7, r4, r6
   1f4a0:	eor	r0, r1, r4, ror #25
   1f4a4:	ror	r1, r9, #18
   1f4a8:	str	r0, [sp, #8]
   1f4ac:	ldr	r0, [sp, #56]	; 0x38
   1f4b0:	eor	r1, r1, r9, lsr #3
   1f4b4:	eor	r1, r1, r9, ror #7
   1f4b8:	ror	r2, r0, #19
   1f4bc:	eor	r2, r2, r0, lsr #10
   1f4c0:	eor	r2, r2, r0, ror #17
   1f4c4:	ldr	r0, [sp, #52]	; 0x34
   1f4c8:	str	r0, [fp, #-72]	; 0xffffffb8
   1f4cc:	add	r1, r1, r0
   1f4d0:	ldr	r0, [sp, #80]	; 0x50
   1f4d4:	str	r9, [fp, #-68]	; 0xffffffbc
   1f4d8:	add	r1, r1, r0
   1f4dc:	add	r0, r1, r2
   1f4e0:	movw	r2, #2747	; 0xabb
   1f4e4:	add	r1, r0, r5
   1f4e8:	str	r0, [sp, #36]	; 0x24
   1f4ec:	ldr	r0, [sp, #8]
   1f4f0:	movt	r2, #30314	; 0x766a
   1f4f4:	add	r1, r1, r8
   1f4f8:	add	r1, r1, r0
   1f4fc:	ldr	r0, [sp, #16]
   1f500:	add	r1, r1, r2
   1f504:	add	r8, r0, r1
   1f508:	orr	r2, r8, lr
   1f50c:	and	r5, r8, lr
   1f510:	and	r2, r2, ip
   1f514:	orr	r2, r2, r5
   1f518:	ror	r5, r8, #2
   1f51c:	eor	r5, r5, r8, ror #13
   1f520:	eor	r5, r5, r8, ror #22
   1f524:	add	r0, r5, r2
   1f528:	add	r5, r1, sl
   1f52c:	ldr	sl, [sp, #28]
   1f530:	ror	r1, r5, #6
   1f534:	str	r0, [sp, #52]	; 0x34
   1f538:	and	r7, r5, r7
   1f53c:	eor	r1, r1, r5, ror #11
   1f540:	eor	ip, r7, r6
   1f544:	eor	r0, r1, r5, ror #25
   1f548:	str	r0, [sp, #16]
   1f54c:	ldr	r0, [sp, #48]	; 0x30
   1f550:	ror	r1, sl, #18
   1f554:	str	sl, [fp, #-64]	; 0xffffffc0
   1f558:	eor	r1, r1, sl, lsr #3
   1f55c:	eor	r1, r1, sl, ror #7
   1f560:	add	r1, r1, r9
   1f564:	ror	r2, r0, #19
   1f568:	eor	r2, r2, r0, lsr #10
   1f56c:	eor	r2, r2, r0, ror #17
   1f570:	ldr	r0, [sp, #76]	; 0x4c
   1f574:	add	r1, r1, r0
   1f578:	add	r0, r1, r2
   1f57c:	ldr	r1, [sp, #16]
   1f580:	ldr	r2, [sp, #40]	; 0x28
   1f584:	str	r0, [sp, #32]
   1f588:	add	r0, r0, r3
   1f58c:	add	r0, r0, ip
   1f590:	add	r0, r0, r1
   1f594:	movw	r1, #51502	; 0xc92e
   1f598:	str	r2, [fp, #-60]	; 0xffffffc4
   1f59c:	movt	r1, #33218	; 0x81c2
   1f5a0:	add	r0, r0, r1
   1f5a4:	ldr	r1, [sp, #52]	; 0x34
   1f5a8:	add	r9, r1, r0
   1f5ac:	orr	r1, r9, r8
   1f5b0:	and	r7, r9, r8
   1f5b4:	and	r1, r1, lr
   1f5b8:	orr	r1, r1, r7
   1f5bc:	ror	r7, r9, #2
   1f5c0:	eor	r7, r7, r9, ror #13
   1f5c4:	eor	r7, r7, r9, ror #22
   1f5c8:	add	r1, r7, r1
   1f5cc:	eor	r7, r5, r4
   1f5d0:	str	r1, [sp, #52]	; 0x34
   1f5d4:	ldr	r1, [sp, #88]	; 0x58
   1f5d8:	add	ip, r0, r1
   1f5dc:	ror	r3, ip, #6
   1f5e0:	and	r7, ip, r7
   1f5e4:	eor	r3, r3, ip, ror #11
   1f5e8:	eor	r7, r7, r4
   1f5ec:	eor	r0, r3, ip, ror #25
   1f5f0:	ror	r3, r2, #18
   1f5f4:	str	r0, [sp, #88]	; 0x58
   1f5f8:	ldr	r0, [sp, #36]	; 0x24
   1f5fc:	eor	r3, r3, r2, lsr #3
   1f600:	eor	r3, r3, r2, ror #7
   1f604:	add	r3, r3, sl
   1f608:	ror	r1, r0, #19
   1f60c:	eor	r1, r1, r0, lsr #10
   1f610:	eor	r1, r1, r0, ror #17
   1f614:	ldr	r0, [sp, #64]	; 0x40
   1f618:	add	r3, r3, r0
   1f61c:	add	r0, r3, r1
   1f620:	movw	r3, #11397	; 0x2c85
   1f624:	add	r1, r0, r6
   1f628:	str	r0, [sp, #28]
   1f62c:	ldr	r0, [sp, #88]	; 0x58
   1f630:	movt	r3, #37490	; 0x9272
   1f634:	add	r1, r1, r7
   1f638:	add	r1, r1, r0
   1f63c:	ldr	r0, [sp, #52]	; 0x34
   1f640:	add	r1, r1, r3
   1f644:	add	sl, r0, r1
   1f648:	orr	r6, sl, r9
   1f64c:	and	r7, sl, r9
   1f650:	and	r6, r6, r8
   1f654:	orr	r6, r6, r7
   1f658:	ror	r7, sl, #2
   1f65c:	eor	r7, r7, sl, ror #13
   1f660:	eor	r7, r7, sl, ror #22
   1f664:	add	r0, r7, r6
   1f668:	eor	r6, ip, r5
   1f66c:	str	r0, [sp, #88]	; 0x58
   1f670:	ldr	r0, [sp, #12]
   1f674:	add	r1, r1, r0
   1f678:	ror	r7, r1, #6
   1f67c:	and	r6, r1, r6
   1f680:	eor	r7, r7, r1, ror #11
   1f684:	eor	r3, r6, r5
   1f688:	eor	r0, r7, r1, ror #25
   1f68c:	str	r0, [sp, #52]	; 0x34
   1f690:	ldr	r0, [sp, #32]
   1f694:	ror	r7, r0, #19
   1f698:	eor	r7, r7, r0, lsr #10
   1f69c:	eor	r7, r7, r0, ror #17
   1f6a0:	ldr	r0, [sp, #68]	; 0x44
   1f6a4:	ror	r6, r0, #18
   1f6a8:	eor	r6, r6, r0, lsr #3
   1f6ac:	eor	r6, r6, r0, ror #7
   1f6b0:	ldr	r0, [sp, #60]	; 0x3c
   1f6b4:	add	r6, r6, r2
   1f6b8:	add	r6, r6, r0
   1f6bc:	add	r0, r6, r7
   1f6c0:	add	r4, r0, r4
   1f6c4:	str	r0, [sp, #40]	; 0x28
   1f6c8:	ldr	r0, [sp, #52]	; 0x34
   1f6cc:	add	r4, r4, r3
   1f6d0:	movw	r3, #59553	; 0xe8a1
   1f6d4:	movt	r3, #41663	; 0xa2bf
   1f6d8:	add	r7, r4, r0
   1f6dc:	ldr	r0, [sp, #88]	; 0x58
   1f6e0:	add	r7, r7, r3
   1f6e4:	add	r6, r0, r7
   1f6e8:	orr	r4, r6, sl
   1f6ec:	and	r2, r6, sl
   1f6f0:	and	r4, r4, r9
   1f6f4:	orr	r2, r4, r2
   1f6f8:	ror	r4, r6, #2
   1f6fc:	eor	r4, r4, r6, ror #13
   1f700:	eor	r4, r4, r6, ror #22
   1f704:	add	r0, r4, r2
   1f708:	add	r4, r7, lr
   1f70c:	eor	r2, r1, ip
   1f710:	str	r0, [sp, #88]	; 0x58
   1f714:	ldr	r0, [sp, #28]
   1f718:	ror	r7, r4, #6
   1f71c:	and	r2, r4, r2
   1f720:	eor	r7, r7, r4, ror #11
   1f724:	eor	r3, r2, ip
   1f728:	eor	lr, r7, r4, ror #25
   1f72c:	ror	r7, r0, #19
   1f730:	eor	r7, r7, r0, lsr #10
   1f734:	eor	r7, r7, r0, ror #17
   1f738:	ldr	r0, [sp, #72]	; 0x48
   1f73c:	ror	r2, r0, #18
   1f740:	eor	r2, r2, r0, lsr #3
   1f744:	eor	r2, r2, r0, ror #7
   1f748:	ldr	r0, [sp, #68]	; 0x44
   1f74c:	str	r0, [fp, #-56]	; 0xffffffc8
   1f750:	add	r2, r2, r0
   1f754:	ldr	r0, [sp, #44]	; 0x2c
   1f758:	add	r2, r2, r0
   1f75c:	add	r0, r2, r7
   1f760:	add	r2, r0, r5
   1f764:	str	r0, [sp, #52]	; 0x34
   1f768:	ldr	r0, [sp, #88]	; 0x58
   1f76c:	add	r2, r2, r3
   1f770:	movw	r3, #26187	; 0x664b
   1f774:	add	r2, r2, lr
   1f778:	movt	r3, #43034	; 0xa81a
   1f77c:	ldr	lr, [sp, #20]
   1f780:	add	r2, r2, r3
   1f784:	add	r7, r0, r2
   1f788:	orr	r5, r7, r6
   1f78c:	and	r3, r7, r6
   1f790:	and	r5, r5, sl
   1f794:	orr	r3, r5, r3
   1f798:	ror	r5, r7, #2
   1f79c:	eor	r5, r5, r7, ror #13
   1f7a0:	eor	r5, r5, r7, ror #22
   1f7a4:	add	r0, r5, r3
   1f7a8:	add	r5, r2, r8
   1f7ac:	eor	r3, r4, r1
   1f7b0:	ror	r2, r5, #6
   1f7b4:	str	r0, [sp, #88]	; 0x58
   1f7b8:	and	r3, r5, r3
   1f7bc:	eor	r2, r2, r5, ror #11
   1f7c0:	eor	r8, r3, r1
   1f7c4:	ror	r3, lr, #18
   1f7c8:	eor	r0, r2, r5, ror #25
   1f7cc:	eor	r3, r3, lr, lsr #3
   1f7d0:	str	r0, [sp, #16]
   1f7d4:	ldr	r0, [sp, #40]	; 0x28
   1f7d8:	eor	r3, r3, lr, ror #7
   1f7dc:	ror	r2, r0, #19
   1f7e0:	eor	r2, r2, r0, lsr #10
   1f7e4:	eor	r2, r2, r0, ror #17
   1f7e8:	ldr	r0, [sp, #72]	; 0x48
   1f7ec:	str	r0, [fp, #-52]	; 0xffffffcc
   1f7f0:	add	r3, r3, r0
   1f7f4:	ldr	r0, [sp, #56]	; 0x38
   1f7f8:	str	lr, [fp, #-48]	; 0xffffffd0
   1f7fc:	add	r3, r3, r0
   1f800:	add	r0, r3, r2
   1f804:	ldr	r2, [sp, #16]
   1f808:	str	r0, [sp, #68]	; 0x44
   1f80c:	add	r0, r0, ip
   1f810:	add	r0, r0, r8
   1f814:	ldr	r8, [sp, #24]
   1f818:	add	r0, r0, r2
   1f81c:	movw	r2, #35696	; 0x8b70
   1f820:	movt	r2, #49739	; 0xc24b
   1f824:	add	ip, r0, r2
   1f828:	ldr	r0, [sp, #88]	; 0x58
   1f82c:	str	r8, [fp, #-44]	; 0xffffffd4
   1f830:	add	r0, r0, ip
   1f834:	add	ip, ip, r9
   1f838:	orr	r2, r0, r7
   1f83c:	and	r3, r0, r7
   1f840:	str	r0, [sp, #16]
   1f844:	and	r2, r2, r6
   1f848:	orr	r2, r2, r3
   1f84c:	ror	r3, r0, #2
   1f850:	eor	r3, r3, r0, ror #13
   1f854:	eor	r3, r3, r0, ror #22
   1f858:	add	r0, r3, r2
   1f85c:	ror	r3, ip, #6
   1f860:	eor	r2, r5, r4
   1f864:	eor	r3, r3, ip, ror #11
   1f868:	str	r0, [sp, #88]	; 0x58
   1f86c:	and	r2, ip, r2
   1f870:	eor	r0, r3, ip, ror #25
   1f874:	eor	r9, r2, r4
   1f878:	ror	r2, r8, #18
   1f87c:	str	r0, [sp, #12]
   1f880:	ldr	r0, [sp, #52]	; 0x34
   1f884:	eor	r2, r2, r8, lsr #3
   1f888:	eor	r2, r2, r8, ror #7
   1f88c:	add	r2, r2, lr
   1f890:	ror	r3, r0, #19
   1f894:	eor	r3, r3, r0, lsr #10
   1f898:	eor	r3, r3, r0, ror #17
   1f89c:	ldr	r0, [sp, #48]	; 0x30
   1f8a0:	add	r2, r2, r0
   1f8a4:	add	r0, r2, r3
   1f8a8:	movw	r2, #20899	; 0x51a3
   1f8ac:	add	r1, r0, r1
   1f8b0:	str	r0, [sp, #72]	; 0x48
   1f8b4:	ldr	r0, [sp, #12]
   1f8b8:	movt	r2, #51052	; 0xc76c
   1f8bc:	add	r1, r1, r9
   1f8c0:	ldr	r9, [sp, #16]
   1f8c4:	add	r1, r1, r0
   1f8c8:	ldr	r0, [sp, #88]	; 0x58
   1f8cc:	add	r1, r1, r2
   1f8d0:	add	lr, r0, r1
   1f8d4:	add	r1, r1, sl
   1f8d8:	orr	r2, lr, r9
   1f8dc:	and	r3, lr, r9
   1f8e0:	and	r2, r2, r7
   1f8e4:	orr	r2, r2, r3
   1f8e8:	ror	r3, lr, #2
   1f8ec:	eor	r3, r3, lr, ror #13
   1f8f0:	eor	r3, r3, lr, ror #22
   1f8f4:	add	r0, r3, r2
   1f8f8:	ror	r3, r1, #6
   1f8fc:	eor	r2, ip, r5
   1f900:	eor	r3, r3, r1, ror #11
   1f904:	str	r0, [sp, #20]
   1f908:	and	r2, r1, r2
   1f90c:	eor	r0, r3, r1, ror #25
   1f910:	eor	sl, r2, r5
   1f914:	str	r0, [sp, #12]
   1f918:	ldr	r0, [sp, #68]	; 0x44
   1f91c:	ror	r3, r0, #19
   1f920:	eor	r3, r3, r0, lsr #10
   1f924:	eor	r3, r3, r0, ror #17
   1f928:	ldr	r0, [sp, #84]	; 0x54
   1f92c:	ror	r2, r0, #18
   1f930:	eor	r2, r2, r0, lsr #3
   1f934:	eor	r2, r2, r0, ror #7
   1f938:	ldr	r0, [sp, #36]	; 0x24
   1f93c:	add	r2, r2, r8
   1f940:	add	r2, r2, r0
   1f944:	add	r0, r2, r3
   1f948:	movw	r3, #59417	; 0xe819
   1f94c:	add	r2, r0, r4
   1f950:	str	r0, [sp, #88]	; 0x58
   1f954:	ldr	r0, [sp, #12]
   1f958:	movt	r3, #53650	; 0xd192
   1f95c:	add	r2, r2, sl
   1f960:	ldr	sl, [sp, #80]	; 0x50
   1f964:	add	r2, r2, r0
   1f968:	ldr	r0, [sp, #20]
   1f96c:	add	r2, r2, r3
   1f970:	add	r8, r0, r2
   1f974:	orr	r4, r8, lr
   1f978:	and	r3, r8, lr
   1f97c:	and	r4, r4, r9
   1f980:	orr	r3, r4, r3
   1f984:	ror	r4, r8, #2
   1f988:	eor	r4, r4, r8, ror #13
   1f98c:	eor	r4, r4, r8, ror #22
   1f990:	add	r9, r4, r3
   1f994:	add	r4, r2, r6
   1f998:	eor	r6, r1, ip
   1f99c:	ror	r2, r4, #6
   1f9a0:	and	r6, r4, r6
   1f9a4:	eor	r2, r2, r4, ror #11
   1f9a8:	eor	r6, r6, ip
   1f9ac:	eor	r0, r2, r4, ror #25
   1f9b0:	ror	r2, sl, #18
   1f9b4:	str	r0, [sp, #24]
   1f9b8:	ldr	r0, [sp, #72]	; 0x48
   1f9bc:	eor	r2, r2, sl, lsr #3
   1f9c0:	eor	r2, r2, sl, ror #7
   1f9c4:	ror	r3, r0, #19
   1f9c8:	eor	r3, r3, r0, lsr #10
   1f9cc:	eor	r3, r3, r0, ror #17
   1f9d0:	ldr	r0, [sp, #84]	; 0x54
   1f9d4:	str	r0, [fp, #-40]	; 0xffffffd8
   1f9d8:	add	r2, r2, r0
   1f9dc:	ldr	r0, [sp, #32]
   1f9e0:	str	sl, [fp, #-36]	; 0xffffffdc
   1f9e4:	add	r2, r2, r0
   1f9e8:	add	r0, r2, r3
   1f9ec:	movw	r3, #1572	; 0x624
   1f9f0:	add	r2, r0, r5
   1f9f4:	str	r0, [sp, #84]	; 0x54
   1f9f8:	ldr	r0, [sp, #24]
   1f9fc:	movt	r3, #54937	; 0xd699
   1fa00:	add	r2, r2, r6
   1fa04:	add	r2, r2, r0
   1fa08:	add	r2, r2, r3
   1fa0c:	add	r6, r9, r2
   1fa10:	add	r2, r2, r7
   1fa14:	ldr	r9, [sp, #76]	; 0x4c
   1fa18:	eor	r7, r4, r1
   1fa1c:	orr	r3, r6, r8
   1fa20:	and	r5, r6, r8
   1fa24:	and	r7, r2, r7
   1fa28:	and	r3, r3, lr
   1fa2c:	eor	r7, r7, r1
   1fa30:	orr	r3, r3, r5
   1fa34:	ror	r5, r6, #2
   1fa38:	eor	r5, r5, r6, ror #13
   1fa3c:	str	r9, [fp, #-32]	; 0xffffffe0
   1fa40:	eor	r5, r5, r6, ror #22
   1fa44:	add	r0, r5, r3
   1fa48:	ror	r5, r2, #6
   1fa4c:	eor	r5, r5, r2, ror #11
   1fa50:	str	r0, [sp, #24]
   1fa54:	eor	r0, r5, r2, ror #25
   1fa58:	ror	r5, r9, #18
   1fa5c:	str	r0, [sp, #20]
   1fa60:	ldr	r0, [sp, #88]	; 0x58
   1fa64:	eor	r5, r5, r9, lsr #3
   1fa68:	eor	r5, r5, r9, ror #7
   1fa6c:	add	r5, r5, sl
   1fa70:	ror	r3, r0, #19
   1fa74:	eor	r3, r3, r0, lsr #10
   1fa78:	eor	r3, r3, r0, ror #17
   1fa7c:	ldr	r0, [sp, #28]
   1fa80:	add	r5, r5, r0
   1fa84:	add	r0, r5, r3
   1fa88:	ldr	r3, [sp, #20]
   1fa8c:	str	r0, [sp, #80]	; 0x50
   1fa90:	add	r0, r0, ip
   1fa94:	add	r0, r0, r7
   1fa98:	add	r0, r0, r3
   1fa9c:	movw	r3, #13701	; 0x3585
   1faa0:	movt	r3, #62478	; 0xf40e
   1faa4:	add	r0, r0, r3
   1faa8:	ldr	r3, [sp, #24]
   1faac:	add	r7, r3, r0
   1fab0:	orr	r3, r7, r6
   1fab4:	and	r5, r7, r6
   1fab8:	and	r3, r3, r8
   1fabc:	orr	r3, r3, r5
   1fac0:	ror	r5, r7, #2
   1fac4:	eor	r5, r5, r7, ror #13
   1fac8:	eor	r5, r5, r7, ror #22
   1facc:	add	r3, r5, r3
   1fad0:	str	r3, [sp, #24]
   1fad4:	ldr	r3, [sp, #16]
   1fad8:	add	ip, r0, r3
   1fadc:	eor	r3, r2, r4
   1fae0:	ror	r5, ip, #6
   1fae4:	and	r3, ip, r3
   1fae8:	eor	r5, r5, ip, ror #11
   1faec:	eor	sl, r3, r4
   1faf0:	eor	r0, r5, ip, ror #25
   1faf4:	str	r0, [sp, #20]
   1faf8:	ldr	r0, [sp, #84]	; 0x54
   1fafc:	ror	r5, r0, #19
   1fb00:	eor	r5, r5, r0, lsr #10
   1fb04:	eor	r5, r5, r0, ror #17
   1fb08:	ldr	r0, [sp, #64]	; 0x40
   1fb0c:	ror	r3, r0, #18
   1fb10:	eor	r3, r3, r0, lsr #3
   1fb14:	eor	r3, r3, r0, ror #7
   1fb18:	ldr	r0, [sp, #40]	; 0x28
   1fb1c:	add	r3, r3, r9
   1fb20:	add	r3, r3, r0
   1fb24:	add	r0, r3, r5
   1fb28:	movw	r3, #41072	; 0xa070
   1fb2c:	add	r1, r0, r1
   1fb30:	str	r0, [sp, #76]	; 0x4c
   1fb34:	ldr	r0, [sp, #20]
   1fb38:	movt	r3, #4202	; 0x106a
   1fb3c:	add	r1, r1, sl
   1fb40:	add	r1, r1, r0
   1fb44:	ldr	r0, [sp, #24]
   1fb48:	add	r1, r1, r3
   1fb4c:	add	lr, r1, lr
   1fb50:	add	r9, r0, r1
   1fb54:	orr	r3, r9, r7
   1fb58:	and	r5, r9, r7
   1fb5c:	and	r3, r3, r6
   1fb60:	orr	r3, r3, r5
   1fb64:	ror	r5, r9, #2
   1fb68:	eor	r5, r5, r9, ror #13
   1fb6c:	eor	r5, r5, r9, ror #22
   1fb70:	add	r0, r5, r3
   1fb74:	ror	r5, lr, #6
   1fb78:	eor	r3, ip, r2
   1fb7c:	str	r0, [sp, #24]
   1fb80:	ldr	r0, [sp, #80]	; 0x50
   1fb84:	eor	r5, r5, lr, ror #11
   1fb88:	and	r3, lr, r3
   1fb8c:	eor	r1, r5, lr, ror #25
   1fb90:	eor	sl, r3, r2
   1fb94:	ror	r5, r0, #19
   1fb98:	eor	r5, r5, r0, lsr #10
   1fb9c:	eor	r5, r5, r0, ror #17
   1fba0:	ldr	r0, [sp, #60]	; 0x3c
   1fba4:	ror	r3, r0, #18
   1fba8:	eor	r3, r3, r0, lsr #3
   1fbac:	eor	r3, r3, r0, ror #7
   1fbb0:	ldr	r0, [sp, #64]	; 0x40
   1fbb4:	str	r0, [fp, #-92]	; 0xffffffa4
   1fbb8:	add	r3, r3, r0
   1fbbc:	ldr	r0, [sp, #52]	; 0x34
   1fbc0:	add	r3, r3, r0
   1fbc4:	add	r0, r3, r5
   1fbc8:	movw	r5, #49430	; 0xc116
   1fbcc:	add	r3, r0, r4
   1fbd0:	str	r0, [sp, #64]	; 0x40
   1fbd4:	ldr	r0, [sp, #24]
   1fbd8:	movt	r5, #6564	; 0x19a4
   1fbdc:	add	r3, r3, sl
   1fbe0:	add	r3, r3, r1
   1fbe4:	ldr	r1, [sp, #44]	; 0x2c
   1fbe8:	add	r3, r3, r5
   1fbec:	add	sl, r0, r3
   1fbf0:	add	r3, r3, r8
   1fbf4:	orr	r5, sl, r9
   1fbf8:	and	r4, sl, r9
   1fbfc:	and	r5, r5, r7
   1fc00:	orr	r5, r5, r4
   1fc04:	ror	r4, sl, #2
   1fc08:	eor	r4, r4, sl, ror #13
   1fc0c:	eor	r4, r4, sl, ror #22
   1fc10:	add	r0, r4, r5
   1fc14:	ror	r5, r3, #6
   1fc18:	ror	r4, r1, #18
   1fc1c:	eor	r5, r5, r3, ror #11
   1fc20:	str	r0, [sp, #20]
   1fc24:	eor	r4, r4, r1, lsr #3
   1fc28:	eor	r0, r5, r3, ror #25
   1fc2c:	eor	r5, lr, ip
   1fc30:	eor	r4, r4, r1, ror #7
   1fc34:	str	r0, [sp, #16]
   1fc38:	ldr	r0, [sp, #76]	; 0x4c
   1fc3c:	and	r5, r3, r5
   1fc40:	eor	r8, r5, ip
   1fc44:	ror	r5, r0, #19
   1fc48:	eor	r5, r5, r0, lsr #10
   1fc4c:	eor	r5, r5, r0, ror #17
   1fc50:	ldr	r0, [sp, #60]	; 0x3c
   1fc54:	str	r0, [fp, #-88]	; 0xffffffa8
   1fc58:	add	r4, r4, r0
   1fc5c:	ldr	r0, [sp, #68]	; 0x44
   1fc60:	str	r1, [fp, #-84]	; 0xffffffac
   1fc64:	add	r4, r4, r0
   1fc68:	add	r0, r4, r5
   1fc6c:	movw	r4, #27656	; 0x6c08
   1fc70:	add	r2, r0, r2
   1fc74:	str	r0, [sp, #24]
   1fc78:	ldr	r0, [sp, #16]
   1fc7c:	movt	r4, #7735	; 0x1e37
   1fc80:	add	r2, r2, r8
   1fc84:	add	r2, r2, r0
   1fc88:	ldr	r0, [sp, #20]
   1fc8c:	add	r2, r2, r4
   1fc90:	add	r6, r2, r6
   1fc94:	add	r8, r0, r2
   1fc98:	ror	r2, r6, #6
   1fc9c:	orr	r4, r8, sl
   1fca0:	and	r5, r8, sl
   1fca4:	eor	r2, r2, r6, ror #11
   1fca8:	and	r4, r4, r9
   1fcac:	orr	r4, r4, r5
   1fcb0:	ror	r5, r8, #2
   1fcb4:	eor	r5, r5, r8, ror #13
   1fcb8:	eor	r5, r5, r8, ror #22
   1fcbc:	add	r0, r5, r4
   1fcc0:	eor	r5, r3, lr
   1fcc4:	str	r0, [sp, #60]	; 0x3c
   1fcc8:	eor	r0, r2, r6, ror #25
   1fccc:	and	r5, r6, r5
   1fcd0:	str	r0, [sp, #16]
   1fcd4:	ldr	r0, [sp, #64]	; 0x40
   1fcd8:	eor	r5, r5, lr
   1fcdc:	ror	r4, r0, #19
   1fce0:	eor	r4, r4, r0, lsr #10
   1fce4:	eor	r4, r4, r0, ror #17
   1fce8:	ldr	r0, [sp, #56]	; 0x38
   1fcec:	ror	r2, r0, #18
   1fcf0:	eor	r2, r2, r0, lsr #3
   1fcf4:	eor	r2, r2, r0, ror #7
   1fcf8:	ldr	r0, [sp, #72]	; 0x48
   1fcfc:	add	r2, r2, r1
   1fd00:	ldr	r1, [sp, #16]
   1fd04:	add	r2, r2, r0
   1fd08:	add	r0, r2, r4
   1fd0c:	movw	r2, #30540	; 0x774c
   1fd10:	str	r0, [sp, #20]
   1fd14:	add	r0, r0, ip
   1fd18:	movt	r2, #10056	; 0x2748
   1fd1c:	add	r0, r0, r5
   1fd20:	add	r0, r0, r1
   1fd24:	ldr	r1, [sp, #60]	; 0x3c
   1fd28:	add	r0, r0, r2
   1fd2c:	add	ip, r1, r0
   1fd30:	ldr	r1, [sp, #48]	; 0x30
   1fd34:	orr	r4, ip, r8
   1fd38:	and	r5, ip, r8
   1fd3c:	and	r4, r4, sl
   1fd40:	orr	r4, r4, r5
   1fd44:	ror	r5, ip, #2
   1fd48:	eor	r5, r5, ip, ror #13
   1fd4c:	eor	r5, r5, ip, ror #22
   1fd50:	add	r2, r5, r4
   1fd54:	add	r4, r0, r7
   1fd58:	eor	r7, r6, r3
   1fd5c:	ror	r0, r4, #6
   1fd60:	and	r7, r4, r7
   1fd64:	eor	r0, r0, r4, ror #11
   1fd68:	eor	r7, r7, r3
   1fd6c:	eor	r0, r0, r4, ror #25
   1fd70:	str	r0, [sp, #60]	; 0x3c
   1fd74:	ldr	r0, [sp, #24]
   1fd78:	ror	r5, r0, #19
   1fd7c:	eor	r5, r5, r0, lsr #10
   1fd80:	eor	r5, r5, r0, ror #17
   1fd84:	ror	r0, r1, #18
   1fd88:	eor	r0, r0, r1, lsr #3
   1fd8c:	eor	r0, r0, r1, ror #7
   1fd90:	ldr	r1, [sp, #56]	; 0x38
   1fd94:	str	r1, [fp, #-80]	; 0xffffffb0
   1fd98:	add	r0, r0, r1
   1fd9c:	ldr	r1, [sp, #88]	; 0x58
   1fda0:	add	r0, r0, r1
   1fda4:	ldr	r1, [sp, #60]	; 0x3c
   1fda8:	add	r0, r0, r5
   1fdac:	str	r0, [sp, #16]
   1fdb0:	add	r0, r0, lr
   1fdb4:	ldr	lr, [sp, #36]	; 0x24
   1fdb8:	add	r0, r0, r7
   1fdbc:	add	r0, r0, r1
   1fdc0:	movw	r1, #48309	; 0xbcb5
   1fdc4:	movt	r1, #13488	; 0x34b0
   1fdc8:	add	r0, r0, r1
   1fdcc:	add	r7, r2, r0
   1fdd0:	add	r2, r0, r9
   1fdd4:	orr	r1, r7, ip
   1fdd8:	and	r5, r7, ip
   1fddc:	and	r1, r1, r8
   1fde0:	orr	r1, r1, r5
   1fde4:	ror	r5, r7, #2
   1fde8:	eor	r5, r5, r7, ror #13
   1fdec:	eor	r5, r5, r7, ror #22
   1fdf0:	add	r1, r5, r1
   1fdf4:	ror	r5, r2, #6
   1fdf8:	eor	r5, r5, r2, ror #11
   1fdfc:	str	r1, [sp, #60]	; 0x3c
   1fe00:	eor	r1, r4, r6
   1fe04:	eor	r0, r5, r2, ror #25
   1fe08:	and	r1, r2, r1
   1fe0c:	str	r0, [sp, #56]	; 0x38
   1fe10:	ldr	r0, [sp, #20]
   1fe14:	eor	r9, r1, r6
   1fe18:	ror	r1, lr, #18
   1fe1c:	eor	r1, r1, lr, lsr #3
   1fe20:	eor	r1, r1, lr, ror #7
   1fe24:	ror	r5, r0, #19
   1fe28:	eor	r5, r5, r0, lsr #10
   1fe2c:	eor	r5, r5, r0, ror #17
   1fe30:	ldr	r0, [sp, #48]	; 0x30
   1fe34:	str	r0, [fp, #-76]	; 0xffffffb4
   1fe38:	add	r1, r1, r0
   1fe3c:	ldr	r0, [sp, #84]	; 0x54
   1fe40:	str	lr, [fp, #-72]	; 0xffffffb8
   1fe44:	add	r1, r1, r0
   1fe48:	add	r0, r1, r5
   1fe4c:	add	r1, r0, r3
   1fe50:	str	r0, [sp, #12]
   1fe54:	ldr	r0, [sp, #56]	; 0x38
   1fe58:	movw	r3, #3251	; 0xcb3
   1fe5c:	add	r1, r1, r9
   1fe60:	movt	r3, #14620	; 0x391c
   1fe64:	add	r1, r1, r0
   1fe68:	ldr	r0, [sp, #60]	; 0x3c
   1fe6c:	add	r1, r1, r3
   1fe70:	add	r9, r1, sl
   1fe74:	add	r0, r0, r1
   1fe78:	ldr	r1, [sp, #32]
   1fe7c:	orr	r3, r0, r7
   1fe80:	and	r5, r0, r7
   1fe84:	str	r0, [sp, #44]	; 0x2c
   1fe88:	and	r3, r3, ip
   1fe8c:	orr	r3, r3, r5
   1fe90:	ror	r5, r0, #2
   1fe94:	eor	r5, r5, r0, ror #13
   1fe98:	str	r1, [fp, #-68]	; 0xffffffbc
   1fe9c:	eor	r5, r5, r0, ror #22
   1fea0:	add	r0, r5, r3
   1fea4:	ror	r5, r9, #6
   1fea8:	eor	r3, r2, r4
   1feac:	eor	r5, r5, r9, ror #11
   1feb0:	str	r0, [sp, #60]	; 0x3c
   1feb4:	and	r3, r9, r3
   1feb8:	eor	r0, r5, r9, ror #25
   1febc:	eor	sl, r3, r4
   1fec0:	ror	r3, r1, #18
   1fec4:	str	r0, [sp, #56]	; 0x38
   1fec8:	ldr	r0, [sp, #16]
   1fecc:	eor	r3, r3, r1, lsr #3
   1fed0:	eor	r3, r3, r1, ror #7
   1fed4:	add	r3, r3, lr
   1fed8:	ror	r5, r0, #19
   1fedc:	eor	r5, r5, r0, lsr #10
   1fee0:	eor	r5, r5, r0, ror #17
   1fee4:	ldr	r0, [sp, #80]	; 0x50
   1fee8:	add	r3, r3, r0
   1feec:	add	r0, r3, r5
   1fef0:	movw	r5, #43594	; 0xaa4a
   1fef4:	add	r3, r0, r6
   1fef8:	str	r0, [sp, #8]
   1fefc:	ldr	r0, [sp, #56]	; 0x38
   1ff00:	movt	r5, #20184	; 0x4ed8
   1ff04:	add	r3, r3, sl
   1ff08:	add	r3, r3, r0
   1ff0c:	ldr	r0, [sp, #60]	; 0x3c
   1ff10:	add	r3, r3, r5
   1ff14:	add	sl, r0, r3
   1ff18:	ldr	r0, [sp, #44]	; 0x2c
   1ff1c:	add	r3, r3, r8
   1ff20:	orr	r5, sl, r0
   1ff24:	and	r6, sl, r0
   1ff28:	and	r5, r5, r7
   1ff2c:	orr	r5, r5, r6
   1ff30:	ror	r6, sl, #2
   1ff34:	eor	r6, r6, sl, ror #13
   1ff38:	eor	r6, r6, sl, ror #22
   1ff3c:	add	r0, r6, r5
   1ff40:	ror	r6, r3, #6
   1ff44:	eor	r5, r9, r2
   1ff48:	eor	r6, r6, r3, ror #11
   1ff4c:	str	r0, [sp, #56]	; 0x38
   1ff50:	and	r5, r3, r5
   1ff54:	eor	r0, r6, r3, ror #25
   1ff58:	eor	r8, r5, r2
   1ff5c:	str	r0, [sp, #48]	; 0x30
   1ff60:	ldr	r0, [sp, #12]
   1ff64:	ror	r6, r0, #19
   1ff68:	eor	r6, r6, r0, lsr #10
   1ff6c:	eor	lr, r6, r0, ror #17
   1ff70:	ldr	r0, [sp, #28]
   1ff74:	ldr	r6, [sp, #76]	; 0x4c
   1ff78:	ror	r5, r0, #18
   1ff7c:	str	r0, [fp, #-64]	; 0xffffffc0
   1ff80:	eor	r5, r5, r0, lsr #3
   1ff84:	eor	r5, r5, r0, ror #7
   1ff88:	add	r5, r5, r1
   1ff8c:	add	r5, r5, r6
   1ff90:	add	r1, r5, lr
   1ff94:	movw	r5, #51791	; 0xca4f
   1ff98:	add	r4, r1, r4
   1ff9c:	str	r1, [sp, #60]	; 0x3c
   1ffa0:	ldr	r1, [sp, #48]	; 0x30
   1ffa4:	movt	r5, #23452	; 0x5b9c
   1ffa8:	add	r4, r4, r8
   1ffac:	add	r6, r4, r1
   1ffb0:	ldr	r1, [sp, #56]	; 0x38
   1ffb4:	ldr	r4, [sp, #44]	; 0x2c
   1ffb8:	add	r6, r6, r5
   1ffbc:	add	lr, r6, ip
   1ffc0:	ldr	ip, [sp, #40]	; 0x28
   1ffc4:	add	r1, r1, r6
   1ffc8:	ror	r6, lr, #6
   1ffcc:	orr	r5, r1, sl
   1ffd0:	str	r1, [sp, #36]	; 0x24
   1ffd4:	eor	r6, r6, lr, ror #11
   1ffd8:	and	r5, r5, r4
   1ffdc:	and	r4, r1, sl
   1ffe0:	str	ip, [fp, #-60]	; 0xffffffc4
   1ffe4:	orr	r5, r5, r4
   1ffe8:	ror	r4, r1, #2
   1ffec:	eor	r4, r4, r1, ror #13
   1fff0:	eor	r4, r4, r1, ror #22
   1fff4:	add	r1, r4, r5
   1fff8:	eor	r4, r3, r9
   1fffc:	str	r1, [sp, #48]	; 0x30
   20000:	eor	r1, r6, lr, ror #25
   20004:	ror	r6, ip, #18
   20008:	and	r4, lr, r4
   2000c:	str	r1, [sp, #32]
   20010:	ldr	r1, [sp, #8]
   20014:	eor	r6, r6, ip, lsr #3
   20018:	eor	r8, r4, r9
   2001c:	movw	r4, #28659	; 0x6ff3
   20020:	eor	r6, r6, ip, ror #7
   20024:	movt	r4, #26670	; 0x682e
   20028:	add	r6, r6, r0
   2002c:	ror	r5, r1, #19
   20030:	eor	r5, r5, r1, lsr #10
   20034:	eor	r5, r5, r1, ror #17
   20038:	ldr	r1, [sp, #64]	; 0x40
   2003c:	add	r6, r6, r1
   20040:	add	r0, r6, r5
   20044:	str	r0, [sp, #56]	; 0x38
   20048:	add	r0, r0, r2
   2004c:	ldr	r2, [sp, #32]
   20050:	add	r0, r0, r8
   20054:	add	r0, r0, r2
   20058:	ldr	r2, [sp, #48]	; 0x30
   2005c:	add	r0, r0, r4
   20060:	ldr	r4, [sp, #36]	; 0x24
   20064:	add	r8, r2, r0
   20068:	add	r2, r0, r7
   2006c:	orr	r6, r8, r4
   20070:	and	r5, r8, r4
   20074:	ror	r0, r2, #6
   20078:	str	r2, [sp, #32]
   2007c:	str	r8, [sp, #28]
   20080:	and	r6, r6, sl
   20084:	eor	r0, r0, r2, ror #11
   20088:	orr	r6, r6, r5
   2008c:	ror	r5, r8, #2
   20090:	eor	r0, r0, r2, ror #25
   20094:	eor	r5, r5, r8, ror #13
   20098:	eor	r5, r5, r8, ror #22
   2009c:	add	r4, r5, r6
   200a0:	eor	r6, lr, r3
   200a4:	and	r6, r2, r6
   200a8:	ldr	r2, [sp, #60]	; 0x3c
   200ac:	eor	r6, r6, r3
   200b0:	ror	r7, r2, #19
   200b4:	eor	r7, r7, r2, lsr #10
   200b8:	eor	r7, r7, r2, ror #17
   200bc:	ldr	r2, [sp, #52]	; 0x34
   200c0:	ror	r5, r2, #18
   200c4:	str	r2, [fp, #-56]	; 0xffffffc8
   200c8:	eor	r5, r5, r2, lsr #3
   200cc:	eor	r5, r5, r2, ror #7
   200d0:	ldr	r2, [sp, #68]	; 0x44
   200d4:	add	r5, r5, ip
   200d8:	str	r2, [fp, #-52]	; 0xffffffcc
   200dc:	ldr	r2, [sp, #72]	; 0x48
   200e0:	str	r2, [fp, #-48]	; 0xffffffd0
   200e4:	ldr	r2, [sp, #88]	; 0x58
   200e8:	str	r2, [fp, #-44]	; 0xffffffd4
   200ec:	ldr	r2, [sp, #84]	; 0x54
   200f0:	str	r2, [fp, #-40]	; 0xffffffd8
   200f4:	ldr	r2, [sp, #76]	; 0x4c
   200f8:	str	r2, [fp, #-32]	; 0xffffffe0
   200fc:	ldr	r2, [sp, #80]	; 0x50
   20100:	str	r2, [fp, #-36]	; 0xffffffdc
   20104:	str	r1, [fp, #-92]	; 0xffffffa4
   20108:	ldr	r1, [sp, #24]
   2010c:	add	r5, r5, r1
   20110:	str	r1, [fp, #-88]	; 0xffffffa8
   20114:	add	r1, r5, r7
   20118:	ldr	r7, [sp, #36]	; 0x24
   2011c:	ldr	r5, [sp, #68]	; 0x44
   20120:	str	r1, [sp, #48]	; 0x30
   20124:	add	r1, r1, r9
   20128:	add	r1, r1, r6
   2012c:	add	r0, r1, r0
   20130:	movw	r1, #33518	; 0x82ee
   20134:	movt	r1, #29839	; 0x748f
   20138:	add	r0, r0, r1
   2013c:	add	r2, r4, r0
   20140:	ldr	r4, [sp, #32]
   20144:	orr	r1, r2, r8
   20148:	and	r6, r2, r8
   2014c:	and	r1, r1, r7
   20150:	mov	r7, r8
   20154:	mov	r8, r2
   20158:	orr	r1, r1, r6
   2015c:	ror	r6, r2, #2
   20160:	str	r8, [sp, #40]	; 0x28
   20164:	eor	r6, r6, r2, ror #13
   20168:	eor	r6, r6, r2, ror #22
   2016c:	add	r9, r6, r1
   20170:	ldr	r1, [sp, #44]	; 0x2c
   20174:	add	ip, r0, r1
   20178:	ldr	r1, [sp, #56]	; 0x38
   2017c:	ror	r0, ip, #6
   20180:	eor	r0, r0, ip, ror #11
   20184:	eor	r6, r0, ip, ror #25
   20188:	eor	r0, r4, lr
   2018c:	and	r0, ip, r0
   20190:	eor	r2, r0, lr
   20194:	ror	r0, r1, #19
   20198:	eor	r0, r0, r1, lsr #10
   2019c:	eor	r0, r0, r1, ror #17
   201a0:	ror	r1, r5, #18
   201a4:	eor	r1, r1, r5, lsr #3
   201a8:	eor	r1, r1, r5, ror #7
   201ac:	ldr	r5, [sp, #52]	; 0x34
   201b0:	add	r1, r1, r5
   201b4:	ldr	r5, [sp, #20]
   201b8:	add	r1, r1, r5
   201bc:	str	r5, [fp, #-84]	; 0xffffffac
   201c0:	add	r0, r1, r0
   201c4:	add	r1, r0, r3
   201c8:	movw	r3, #25455	; 0x636f
   201cc:	add	r1, r1, r2
   201d0:	movt	r3, #30885	; 0x78a5
   201d4:	ldr	r2, [sp, #48]	; 0x30
   201d8:	add	r1, r1, r6
   201dc:	add	r1, r1, r3
   201e0:	add	r5, r9, r1
   201e4:	mov	r9, r8
   201e8:	orr	r3, r5, r8
   201ec:	and	r6, r5, r8
   201f0:	add	r8, r1, sl
   201f4:	str	r5, [sp, #52]	; 0x34
   201f8:	ror	r1, r8, #6
   201fc:	and	r3, r3, r7
   20200:	eor	r1, r1, r8, ror #11
   20204:	orr	r3, r3, r6
   20208:	ror	r6, r5, #2
   2020c:	eor	r1, r1, r8, ror #25
   20210:	eor	r6, r6, r5, ror #13
   20214:	str	r1, [sp, #44]	; 0x2c
   20218:	eor	r1, ip, r4
   2021c:	eor	r6, r6, r5, ror #22
   20220:	and	r1, r8, r1
   20224:	add	r7, r6, r3
   20228:	eor	r3, r1, r4
   2022c:	ror	r1, r2, #19
   20230:	ldr	r4, [sp, #12]
   20234:	eor	r1, r1, r2, lsr #10
   20238:	eor	r1, r1, r2, ror #17
   2023c:	ldr	r2, [sp, #72]	; 0x48
   20240:	ror	sl, r2, #18
   20244:	eor	r6, sl, r2, lsr #3
   20248:	eor	r6, r6, r2, ror #7
   2024c:	ldr	r2, [sp, #68]	; 0x44
   20250:	add	r6, r6, r2
   20254:	ldr	r2, [sp, #16]
   20258:	add	r6, r6, r2
   2025c:	str	r2, [fp, #-80]	; 0xffffffb0
   20260:	str	r4, [fp, #-76]	; 0xffffffb4
   20264:	add	r1, r6, r1
   20268:	add	r2, r1, lr
   2026c:	ldr	lr, [sp, #8]
   20270:	add	r2, r2, r3
   20274:	ldr	r3, [sp, #44]	; 0x2c
   20278:	str	lr, [fp, #-72]	; 0xffffffb8
   2027c:	add	r2, r2, r3
   20280:	movw	r3, #30740	; 0x7814
   20284:	movt	r3, #33992	; 0x84c8
   20288:	add	r2, r2, r3
   2028c:	add	r7, r7, r2
   20290:	orr	r3, r7, r5
   20294:	and	r6, r7, r5
   20298:	and	r3, r3, r9
   2029c:	mov	r9, r7
   202a0:	orr	r3, r3, r6
   202a4:	ror	r6, r7, #2
   202a8:	str	r9, [sp, #68]	; 0x44
   202ac:	eor	r6, r6, r7, ror #13
   202b0:	eor	r6, r6, r7, ror #22
   202b4:	ldr	r7, [sp, #60]	; 0x3c
   202b8:	add	r3, r6, r3
   202bc:	eor	r6, r8, ip
   202c0:	str	r3, [sp, #44]	; 0x2c
   202c4:	ldr	r3, [sp, #36]	; 0x24
   202c8:	str	r7, [fp, #-68]	; 0xffffffbc
   202cc:	ldr	r7, [sp, #56]	; 0x38
   202d0:	add	r3, r2, r3
   202d4:	ror	r2, r3, #6
   202d8:	and	r6, r3, r6
   202dc:	str	r7, [fp, #-64]	; 0xffffffc0
   202e0:	ldr	r7, [sp, #48]	; 0x30
   202e4:	eor	r2, r2, r3, ror #11
   202e8:	eor	r6, r6, ip
   202ec:	eor	sl, r2, r3, ror #25
   202f0:	ror	r2, r0, #19
   202f4:	eor	r2, r2, r0, lsr #10
   202f8:	str	r7, [fp, #-60]	; 0xffffffc4
   202fc:	ldr	r7, [sp, #88]	; 0x58
   20300:	str	r0, [fp, #-56]	; 0xffffffc8
   20304:	eor	r0, r2, r0, ror #17
   20308:	str	r1, [fp, #-52]	; 0xffffffcc
   2030c:	ror	r2, r7, #18
   20310:	eor	r2, r2, r7, lsr #3
   20314:	eor	r2, r2, r7, ror #7
   20318:	ldr	r7, [sp, #72]	; 0x48
   2031c:	add	r2, r2, r7
   20320:	movw	r7, #520	; 0x208
   20324:	add	r2, r2, r4
   20328:	ldr	r4, [sp, #44]	; 0x2c
   2032c:	movt	r7, #36039	; 0x8cc7
   20330:	add	r0, r2, r0
   20334:	ldr	r2, [sp, #32]
   20338:	str	r0, [fp, #-48]	; 0xffffffd0
   2033c:	add	r2, r0, r2
   20340:	add	r2, r2, r6
   20344:	mov	r6, r9
   20348:	add	r2, r2, sl
   2034c:	add	r2, r2, r7
   20350:	ldr	r7, [sp, #84]	; 0x54
   20354:	add	sl, r4, r2
   20358:	orr	r4, sl, r9
   2035c:	and	r4, r4, r5
   20360:	and	r5, sl, r9
   20364:	orr	r5, r4, r5
   20368:	ror	r4, sl, #2
   2036c:	eor	r4, r4, sl, ror #13
   20370:	eor	r4, r4, sl, ror #22
   20374:	add	r4, r4, r5
   20378:	eor	r5, r3, r8
   2037c:	str	r4, [sp, #72]	; 0x48
   20380:	ldr	r4, [sp, #28]
   20384:	add	r9, r2, r4
   20388:	ror	r4, r1, #19
   2038c:	eor	r4, r4, r1, lsr #10
   20390:	ror	r2, r9, #6
   20394:	and	r5, r9, r5
   20398:	eor	r1, r4, r1, ror #17
   2039c:	ror	r4, r7, #18
   203a0:	eor	r2, r2, r9, ror #11
   203a4:	eor	r5, r5, r8
   203a8:	eor	r4, r4, r7, lsr #3
   203ac:	eor	r2, r2, r9, ror #25
   203b0:	eor	r4, r4, r7, ror #7
   203b4:	ldr	r7, [sp, #88]	; 0x58
   203b8:	add	r4, r4, r7
   203bc:	movw	r7, #65530	; 0xfffa
   203c0:	add	r4, r4, lr
   203c4:	movt	r7, #37054	; 0x90be
   203c8:	add	r1, r4, r1
   203cc:	add	r4, r1, ip
   203d0:	str	r1, [fp, #-44]	; 0xffffffd4
   203d4:	add	r5, r4, r5
   203d8:	add	r2, r5, r2
   203dc:	add	r2, r2, r7
   203e0:	ldr	r7, [sp, #72]	; 0x48
   203e4:	add	r4, r7, r2
   203e8:	orr	r5, r4, sl
   203ec:	and	r7, r4, sl
   203f0:	and	r5, r5, r6
   203f4:	orr	r7, r5, r7
   203f8:	ror	r5, r4, #2
   203fc:	eor	r5, r5, r4, ror #13
   20400:	eor	r5, r5, r4, ror #22
   20404:	add	ip, r5, r7
   20408:	ldr	r7, [sp, #40]	; 0x28
   2040c:	eor	r5, r9, r3
   20410:	add	lr, r2, r7
   20414:	ldr	r7, [sp, #80]	; 0x50
   20418:	ror	r2, lr, #6
   2041c:	and	r5, lr, r5
   20420:	eor	r2, r2, lr, ror #11
   20424:	eor	r6, r2, lr, ror #25
   20428:	eor	r2, r5, r3
   2042c:	ror	r5, r0, #19
   20430:	eor	r5, r5, r0, lsr #10
   20434:	eor	r0, r5, r0, ror #17
   20438:	ror	r5, r7, #18
   2043c:	eor	r5, r5, r7, lsr #3
   20440:	eor	r5, r5, r7, ror #7
   20444:	ldr	r7, [sp, #84]	; 0x54
   20448:	add	r5, r5, r7
   2044c:	ldr	r7, [sp, #60]	; 0x3c
   20450:	add	r5, r5, r7
   20454:	add	r5, r5, r0
   20458:	add	r0, r5, r8
   2045c:	ror	r8, r1, #19
   20460:	add	r0, r0, r2
   20464:	movw	r2, #27883	; 0x6ceb
   20468:	eor	r8, r8, r1, lsr #10
   2046c:	add	r0, r0, r6
   20470:	movt	r2, #42064	; 0xa450
   20474:	eor	r1, r8, r1, ror #17
   20478:	add	r0, r0, r2
   2047c:	add	r2, ip, r0
   20480:	orr	r7, r2, r4
   20484:	and	r6, r2, r4
   20488:	and	r7, r7, sl
   2048c:	orr	r6, r7, r6
   20490:	ror	r7, r2, #2
   20494:	eor	r7, r7, r2, ror #13
   20498:	eor	r7, r7, r2, ror #22
   2049c:	add	r7, r7, r6
   204a0:	eor	r6, lr, r9
   204a4:	str	r7, [sp, #88]	; 0x58
   204a8:	ldr	r7, [sp, #52]	; 0x34
   204ac:	add	ip, r0, r7
   204b0:	ror	r7, ip, #6
   204b4:	and	r6, ip, r6
   204b8:	eor	r7, r7, ip, ror #11
   204bc:	eor	r6, r6, r9
   204c0:	eor	r0, r7, ip, ror #25
   204c4:	str	r0, [sp, #84]	; 0x54
   204c8:	ldr	r0, [sp, #76]	; 0x4c
   204cc:	ror	r7, r0, #18
   204d0:	eor	r7, r7, r0, lsr #3
   204d4:	eor	r7, r7, r0, ror #7
   204d8:	ldr	r0, [sp, #80]	; 0x50
   204dc:	add	r7, r7, r0
   204e0:	ldr	r0, [sp, #56]	; 0x38
   204e4:	add	r7, r7, r0
   204e8:	ldr	r0, [sp, #84]	; 0x54
   204ec:	add	r1, r7, r1
   204f0:	str	r1, [fp, #-36]	; 0xffffffdc
   204f4:	add	r1, r1, r3
   204f8:	str	r5, [fp, #-40]	; 0xffffffd8
   204fc:	add	r1, r1, r6
   20500:	add	r1, r1, r0
   20504:	movw	r0, #41975	; 0xa3f7
   20508:	movt	r0, #48889	; 0xbef9
   2050c:	add	r3, r1, r0
   20510:	ldr	r0, [sp, #88]	; 0x58
   20514:	add	r0, r0, r3
   20518:	ror	r6, r0, #2
   2051c:	orr	r7, r0, r2
   20520:	eor	r6, r6, r0, ror #13
   20524:	and	r7, r7, r4
   20528:	eor	r1, r6, r0, ror #22
   2052c:	and	r6, r0, r2
   20530:	str	r1, [sp, #88]	; 0x58
   20534:	ldr	r1, [sp, #64]	; 0x40
   20538:	orr	r8, r7, r6
   2053c:	ror	r7, r5, #19
   20540:	eor	r7, r7, r5, lsr #10
   20544:	eor	r5, r7, r5, ror #17
   20548:	ror	r7, r1, #18
   2054c:	eor	r7, r7, r1, lsr #3
   20550:	eor	r7, r7, r1, ror #7
   20554:	ldr	r1, [sp, #76]	; 0x4c
   20558:	add	r7, r7, r1
   2055c:	ldr	r1, [sp, #48]	; 0x30
   20560:	add	r7, r7, r1
   20564:	ldr	r1, [sp, #4]
   20568:	add	r5, r7, r5
   2056c:	str	r5, [fp, #-32]	; 0xffffffe0
   20570:	add	r5, r5, r9
   20574:	ldr	r6, [r1, #4]
   20578:	ldr	r7, [r1]
   2057c:	str	r6, [sp, #84]	; 0x54
   20580:	ldr	r6, [r1, #8]
   20584:	str	r6, [sp, #80]	; 0x50
   20588:	ldr	r6, [r1, #12]
   2058c:	str	r6, [sp, #76]	; 0x4c
   20590:	add	r6, r8, r7
   20594:	ldr	r7, [sp, #88]	; 0x58
   20598:	add	r8, r6, r7
   2059c:	ldr	r6, [sp, #68]	; 0x44
   205a0:	add	r7, r3, r6
   205a4:	eor	r6, ip, lr
   205a8:	ror	r3, r7, #6
   205ac:	and	r6, r7, r6
   205b0:	eor	r3, r3, r7, ror #11
   205b4:	eor	r6, r6, lr
   205b8:	add	r6, r5, r6
   205bc:	eor	r3, r3, r7, ror #25
   205c0:	movw	r5, #30962	; 0x78f2
   205c4:	add	r3, r6, r3
   205c8:	movt	r5, #50801	; 0xc671
   205cc:	add	r6, r3, r5
   205d0:	ldr	r3, [sp, #84]	; 0x54
   205d4:	add	r5, r8, r6
   205d8:	add	r0, r0, r3
   205dc:	ldr	r3, [sp, #80]	; 0x50
   205e0:	add	r9, r2, r3
   205e4:	ldr	r2, [sp, #76]	; 0x4c
   205e8:	ldr	r3, [sp, #92]	; 0x5c
   205ec:	add	r4, r4, r2
   205f0:	ldr	r2, [r1, #16]
   205f4:	add	r3, r3, #64	; 0x40
   205f8:	add	r2, sl, r2
   205fc:	add	r8, r2, r6
   20600:	ldr	r2, [r1, #20]
   20604:	add	r6, r7, r2
   20608:	ldr	r2, [r1, #24]
   2060c:	mov	r7, r0
   20610:	ldr	r0, [r1, #28]
   20614:	stm	r1, {r5, r7}
   20618:	str	r4, [sp, #88]	; 0x58
   2061c:	add	r2, ip, r2
   20620:	add	ip, lr, r0
   20624:	mov	r0, r9
   20628:	mov	r9, r6
   2062c:	str	r0, [r1, #8]
   20630:	str	r4, [r1, #12]
   20634:	str	r8, [r1, #16]
   20638:	str	r6, [r1, #20]
   2063c:	str	r2, [r1, #24]
   20640:	str	ip, [r1, #28]
   20644:	ldr	r1, [sp]
   20648:	mov	lr, r0
   2064c:	cmp	r3, r1
   20650:	bcc	1e0a0 <__assert_fail@plt+0xcc7c>
   20654:	sub	sp, fp, #28
   20658:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2065c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   20660:	add	fp, sp, #24
   20664:	sub	sp, sp, #344	; 0x158
   20668:	mov	r6, r0
   2066c:	movw	r0, #32840	; 0x8048
   20670:	mov	r8, r1
   20674:	bl	31e5c <__assert_fail@plt+0x20a38>
   20678:	cmp	r0, #0
   2067c:	beq	20728 <__assert_fail@plt+0xf304>
   20680:	mov	r4, sp
   20684:	mov	r5, r0
   20688:	mov	r0, r4
   2068c:	bl	20810 <__assert_fail@plt+0xf3ec>
   20690:	b	206a4 <__assert_fail@plt+0xf280>
   20694:	mov	r0, r5
   20698:	mov	r1, #32768	; 0x8000
   2069c:	mov	r2, r4
   206a0:	bl	21250 <__assert_fail@plt+0xfe2c>
   206a4:	mov	r7, #0
   206a8:	ldrb	r0, [r6]
   206ac:	tst	r0, #16
   206b0:	bne	206e8 <__assert_fail@plt+0xf2c4>
   206b4:	add	r0, r5, r7
   206b8:	rsb	r2, r7, #32768	; 0x8000
   206bc:	mov	r1, #1
   206c0:	mov	r3, r6
   206c4:	bl	113e8 <fread_unlocked@plt>
   206c8:	add	r7, r0, r7
   206cc:	cmp	r7, #32768	; 0x8000
   206d0:	beq	20694 <__assert_fail@plt+0xf270>
   206d4:	cmp	r0, #0
   206d8:	bne	206a8 <__assert_fail@plt+0xf284>
   206dc:	ldrb	r0, [r6]
   206e0:	tst	r0, #32
   206e4:	bne	20720 <__assert_fail@plt+0xf2fc>
   206e8:	cmp	r7, #0
   206ec:	beq	20700 <__assert_fail@plt+0xf2dc>
   206f0:	mov	r2, sp
   206f4:	mov	r0, r5
   206f8:	mov	r1, r7
   206fc:	bl	20e80 <__assert_fail@plt+0xfa5c>
   20700:	mov	r0, sp
   20704:	mov	r1, r8
   20708:	bl	20aa8 <__assert_fail@plt+0xf684>
   2070c:	mov	r0, r5
   20710:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   20714:	mov	r0, #0
   20718:	sub	sp, fp, #24
   2071c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20720:	mov	r0, r5
   20724:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   20728:	mov	r0, #1
   2072c:	sub	sp, fp, #24
   20730:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20734:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   20738:	add	fp, sp, #24
   2073c:	sub	sp, sp, #344	; 0x158
   20740:	mov	r6, r0
   20744:	movw	r0, #32840	; 0x8048
   20748:	mov	r8, r1
   2074c:	bl	31e5c <__assert_fail@plt+0x20a38>
   20750:	cmp	r0, #0
   20754:	beq	20800 <__assert_fail@plt+0xf3dc>
   20758:	mov	r4, sp
   2075c:	mov	r5, r0
   20760:	mov	r0, r4
   20764:	bl	208b0 <__assert_fail@plt+0xf48c>
   20768:	b	2077c <__assert_fail@plt+0xf358>
   2076c:	mov	r0, r5
   20770:	mov	r1, #32768	; 0x8000
   20774:	mov	r2, r4
   20778:	bl	21250 <__assert_fail@plt+0xfe2c>
   2077c:	mov	r7, #0
   20780:	ldrb	r0, [r6]
   20784:	tst	r0, #16
   20788:	bne	207c0 <__assert_fail@plt+0xf39c>
   2078c:	add	r0, r5, r7
   20790:	rsb	r2, r7, #32768	; 0x8000
   20794:	mov	r1, #1
   20798:	mov	r3, r6
   2079c:	bl	113e8 <fread_unlocked@plt>
   207a0:	add	r7, r0, r7
   207a4:	cmp	r7, #32768	; 0x8000
   207a8:	beq	2076c <__assert_fail@plt+0xf348>
   207ac:	cmp	r0, #0
   207b0:	bne	20780 <__assert_fail@plt+0xf35c>
   207b4:	ldrb	r0, [r6]
   207b8:	tst	r0, #32
   207bc:	bne	207f8 <__assert_fail@plt+0xf3d4>
   207c0:	cmp	r7, #0
   207c4:	beq	207d8 <__assert_fail@plt+0xf3b4>
   207c8:	mov	r2, sp
   207cc:	mov	r0, r5
   207d0:	mov	r1, r7
   207d4:	bl	20e80 <__assert_fail@plt+0xfa5c>
   207d8:	mov	r0, sp
   207dc:	mov	r1, r8
   207e0:	bl	20c44 <__assert_fail@plt+0xf820>
   207e4:	mov	r0, r5
   207e8:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   207ec:	mov	r0, #0
   207f0:	sub	sp, fp, #24
   207f4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   207f8:	mov	r0, r5
   207fc:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   20800:	mov	r0, #1
   20804:	sub	sp, fp, #24
   20808:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2080c:	andeq	r0, r0, r0
   20810:	add	ip, pc, #88	; 0x58
   20814:	add	r2, pc, #100	; 0x64
   20818:	add	r3, pc, #112	; 0x70
   2081c:	add	r1, pc, #124	; 0x7c
   20820:	vmov.i32	q8, #0	; 0x00000000
   20824:	vld1.64	{d18-d19}, [r3 :128]
   20828:	vld1.64	{d20-d21}, [r1 :128]
   2082c:	vld1.64	{d22-d23}, [r2 :128]
   20830:	add	r3, r0, #64	; 0x40
   20834:	vld1.64	{d24-d25}, [ip :128]
   20838:	add	r1, r0, #16
   2083c:	vst1.64	{d16-d17}, [r3]
   20840:	vst1.64	{d18-d19}, [r1]
   20844:	add	r1, r0, #32
   20848:	vst1.64	{d20-d21}, [r1]
   2084c:	add	r1, r0, #48	; 0x30
   20850:	vst1.64	{d22-d23}, [r1]
   20854:	mov	r1, #80	; 0x50
   20858:	vst1.64	{d24-d25}, [r0], r1
   2085c:	mov	r1, #0
   20860:	str	r1, [r0]
   20864:	bx	lr
   20868:	nop	{0}
   2086c:	nop	{0}
   20870:	vtbl.8	d12, {d12-d13}, d8
   20874:	bvs	29a218 <optarg@@GLIBC_2.4+0x253088>
   20878:	strbhi	sl, [sl], #1851	; 0x73b
   2087c:	bllt	1a0c298 <optarg@@GLIBC_2.4+0x19c5108>
   20880:	blx	108fe36 <optarg@@GLIBC_2.4+0x1048ca6>
   20884:	svcne	0x0083d9ab
   20888:	cmnne	lr, #1073741854	; 0x4000001e
   2088c:	blpl	ff853cf8 <optarg@@GLIBC_2.4+0xff80cb68>
   20890:	vcmla.f32	d15, d4, d27[0], #90
   20894:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   20898:	svcpl	0x001d36f1
   2089c:	strbge	pc, [pc, #-1338]	; 2036a <__assert_fail@plt+0xef46>	; <UNPREDICTABLE>
   208a0:	sfmge	f0, 3, [r6, #836]!	; 0x344
   208a4:	tstpl	lr, pc, ror r2
   208a8:	blcs	fbb92c <optarg@@GLIBC_2.4+0xf7479c>
   208ac:	blls	17aae4 <optarg@@GLIBC_2.4+0x133954>
   208b0:	add	ip, pc, #88	; 0x58
   208b4:	add	r2, pc, #100	; 0x64
   208b8:	add	r3, pc, #112	; 0x70
   208bc:	add	r1, pc, #124	; 0x7c
   208c0:	vmov.i32	q8, #0	; 0x00000000
   208c4:	vld1.64	{d18-d19}, [r3 :128]
   208c8:	vld1.64	{d20-d21}, [r1 :128]
   208cc:	vld1.64	{d22-d23}, [r2 :128]
   208d0:	add	r3, r0, #64	; 0x40
   208d4:	vld1.64	{d24-d25}, [ip :128]
   208d8:	add	r1, r0, #16
   208dc:	vst1.64	{d16-d17}, [r3]
   208e0:	vst1.64	{d18-d19}, [r1]
   208e4:	add	r1, r0, #32
   208e8:	vst1.64	{d20-d21}, [r1]
   208ec:	add	r1, r0, #48	; 0x30
   208f0:	vst1.64	{d22-d23}, [r1]
   208f4:	mov	r1, #80	; 0x50
   208f8:	vst1.64	{d24-d25}, [r0], r1
   208fc:	mov	r1, #0
   20900:	str	r1, [r0]
   20904:	bx	lr
   20908:	nop	{0}
   2090c:	nop	{0}
   20910:	ldrdgt	r9, [r5, -r8]
   20914:	blgt	fef07e90 <optarg@@GLIBC_2.4+0xfeec0d00>
   20918:	ldrbtcc	sp, [ip], -r7, lsl #10
   2091c:	addsvs	r2, sl, #688128	; 0xa8000
   20920:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   20924:	blle	32c160 <optarg@@GLIBC_2.4+0x2e4fd0>
   20928:	cdplt	15, 15, cr4, cr10, cr4, {5}
   2092c:			; <UNDEFINED> instruction: 0x47b5481d
   20930:	rsbscc	sp, r0, r7, lsl sp
   20934:	cmpls	r9, sl, asr r1
   20938:			; <UNDEFINED> instruction: 0xf70e5939
   2093c:	strne	lr, [pc, #-3288]!	; 1fc6c <__assert_fail@plt+0xe848>
   20940:			; <UNDEFINED> instruction: 0xffc00b31
   20944:	ldrvs	r2, [r3, -r7, ror #12]!
   20948:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   2094c:			; <UNDEFINED> instruction: 0x8eb44a87
   20950:	ldm	r0, {r2, r3}
   20954:	rev	r2, r2
   20958:	str	r2, [r1, #4]
   2095c:	rev	r2, r3
   20960:	str	r2, [r1]
   20964:	ldr	r2, [r0, #8]
   20968:	ldr	r3, [r0, #12]
   2096c:	rev	r2, r2
   20970:	str	r2, [r1, #12]
   20974:	rev	r2, r3
   20978:	str	r2, [r1, #8]
   2097c:	ldr	r2, [r0, #16]
   20980:	ldr	r3, [r0, #20]
   20984:	rev	r2, r2
   20988:	str	r2, [r1, #20]
   2098c:	rev	r2, r3
   20990:	str	r2, [r1, #16]
   20994:	ldr	r2, [r0, #24]
   20998:	ldr	r3, [r0, #28]
   2099c:	rev	r2, r2
   209a0:	str	r2, [r1, #28]
   209a4:	rev	r2, r3
   209a8:	str	r2, [r1, #24]
   209ac:	ldr	r2, [r0, #32]
   209b0:	ldr	r3, [r0, #36]	; 0x24
   209b4:	rev	r2, r2
   209b8:	str	r2, [r1, #36]	; 0x24
   209bc:	rev	r2, r3
   209c0:	str	r2, [r1, #32]
   209c4:	ldr	r2, [r0, #40]	; 0x28
   209c8:	ldr	r3, [r0, #44]	; 0x2c
   209cc:	rev	r2, r2
   209d0:	str	r2, [r1, #44]	; 0x2c
   209d4:	rev	r2, r3
   209d8:	str	r2, [r1, #40]	; 0x28
   209dc:	ldr	r2, [r0, #48]	; 0x30
   209e0:	ldr	r3, [r0, #52]	; 0x34
   209e4:	rev	r2, r2
   209e8:	str	r2, [r1, #52]	; 0x34
   209ec:	rev	r2, r3
   209f0:	str	r2, [r1, #48]	; 0x30
   209f4:	ldr	r2, [r0, #56]	; 0x38
   209f8:	ldr	r0, [r0, #60]	; 0x3c
   209fc:	rev	r0, r0
   20a00:	rev	r2, r2
   20a04:	str	r0, [r1, #56]	; 0x38
   20a08:	mov	r0, r1
   20a0c:	str	r2, [r1, #60]	; 0x3c
   20a10:	bx	lr
   20a14:	ldm	r0, {r2, r3}
   20a18:	rev	r2, r2
   20a1c:	str	r2, [r1, #4]
   20a20:	rev	r2, r3
   20a24:	str	r2, [r1]
   20a28:	ldr	r2, [r0, #8]
   20a2c:	ldr	r3, [r0, #12]
   20a30:	rev	r2, r2
   20a34:	str	r2, [r1, #12]
   20a38:	rev	r2, r3
   20a3c:	str	r2, [r1, #8]
   20a40:	ldr	r2, [r0, #16]
   20a44:	ldr	r3, [r0, #20]
   20a48:	rev	r2, r2
   20a4c:	str	r2, [r1, #20]
   20a50:	rev	r2, r3
   20a54:	str	r2, [r1, #16]
   20a58:	ldr	r2, [r0, #24]
   20a5c:	ldr	r3, [r0, #28]
   20a60:	rev	r2, r2
   20a64:	str	r2, [r1, #28]
   20a68:	rev	r2, r3
   20a6c:	str	r2, [r1, #24]
   20a70:	ldr	r2, [r0, #32]
   20a74:	ldr	r3, [r0, #36]	; 0x24
   20a78:	rev	r2, r2
   20a7c:	str	r2, [r1, #36]	; 0x24
   20a80:	rev	r2, r3
   20a84:	str	r2, [r1, #32]
   20a88:	ldr	r2, [r0, #40]	; 0x28
   20a8c:	ldr	r0, [r0, #44]	; 0x2c
   20a90:	rev	r0, r0
   20a94:	rev	r2, r2
   20a98:	str	r0, [r1, #40]	; 0x28
   20a9c:	mov	r0, r1
   20aa0:	str	r2, [r1, #44]	; 0x2c
   20aa4:	bx	lr
   20aa8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20aac:	add	fp, sp, #28
   20ab0:	sub	sp, sp, #4
   20ab4:	mov	r2, r0
   20ab8:	mov	r5, r0
   20abc:	mov	r4, r1
   20ac0:	mov	sl, #32
   20ac4:	ldr	r0, [r2, #72]!	; 0x48
   20ac8:	ldr	r6, [r2, #-8]
   20acc:	ldr	r9, [r2, #-4]
   20ad0:	ldr	r1, [r2, #8]
   20ad4:	ldr	ip, [r2, #4]
   20ad8:	cmp	r1, #112	; 0x70
   20adc:	movwcc	sl, #16
   20ae0:	adds	r8, r6, r1
   20ae4:	mov	r6, #0
   20ae8:	adcs	r9, r9, #0
   20aec:	adc	r6, r6, #0
   20af0:	strd	r8, [r2, #-8]
   20af4:	cmp	r6, #1
   20af8:	bne	20b08 <__assert_fail@plt+0xf6e4>
   20afc:	adds	r0, r0, #1
   20b00:	adc	ip, ip, #0
   20b04:	stm	r2, {r0, ip}
   20b08:	add	r7, r5, #88	; 0x58
   20b0c:	lsl	r3, r8, #3
   20b10:	add	r2, r7, sl, lsl #3
   20b14:	rev	r3, r3
   20b18:	mov	r6, r7
   20b1c:	str	r3, [r2, #-4]
   20b20:	lsl	r3, r9, #3
   20b24:	orr	r3, r3, r8, lsr #29
   20b28:	rev	r3, r3
   20b2c:	str	r3, [r2, #-8]
   20b30:	lsl	r3, ip, #3
   20b34:	mvn	r2, #15
   20b38:	orr	r3, r3, r0, lsr #29
   20b3c:	lsl	r0, r0, #3
   20b40:	add	r2, r2, sl, lsl #3
   20b44:	orr	r0, r0, r9, lsr #29
   20b48:	rev	r3, r3
   20b4c:	str	r3, [r6, r2]!
   20b50:	rev	r0, r0
   20b54:	sub	r2, r2, r1
   20b58:	str	r0, [r6, #4]
   20b5c:	add	r0, r7, r1
   20b60:	movw	r1, #23480	; 0x5bb8
   20b64:	movt	r1, #3
   20b68:	bl	111c0 <memcpy@plt>
   20b6c:	lsl	r1, sl, #3
   20b70:	mov	r0, r7
   20b74:	mov	r2, r5
   20b78:	bl	21250 <__assert_fail@plt+0xfe2c>
   20b7c:	ldm	r5, {r0, r1}
   20b80:	rev	r0, r0
   20b84:	str	r0, [r4, #4]
   20b88:	rev	r0, r1
   20b8c:	str	r0, [r4]
   20b90:	ldr	r0, [r5, #8]
   20b94:	ldr	r1, [r5, #12]
   20b98:	rev	r0, r0
   20b9c:	str	r0, [r4, #12]
   20ba0:	rev	r0, r1
   20ba4:	str	r0, [r4, #8]
   20ba8:	ldr	r0, [r5, #16]
   20bac:	ldr	r1, [r5, #20]
   20bb0:	rev	r0, r0
   20bb4:	str	r0, [r4, #20]
   20bb8:	rev	r0, r1
   20bbc:	str	r0, [r4, #16]
   20bc0:	ldr	r0, [r5, #24]
   20bc4:	ldr	r1, [r5, #28]
   20bc8:	rev	r0, r0
   20bcc:	str	r0, [r4, #28]
   20bd0:	rev	r0, r1
   20bd4:	str	r0, [r4, #24]
   20bd8:	ldr	r0, [r5, #32]
   20bdc:	ldr	r1, [r5, #36]	; 0x24
   20be0:	rev	r0, r0
   20be4:	str	r0, [r4, #36]	; 0x24
   20be8:	rev	r0, r1
   20bec:	str	r0, [r4, #32]
   20bf0:	ldr	r0, [r5, #40]	; 0x28
   20bf4:	ldr	r1, [r5, #44]	; 0x2c
   20bf8:	rev	r0, r0
   20bfc:	str	r0, [r4, #44]	; 0x2c
   20c00:	rev	r0, r1
   20c04:	str	r0, [r4, #40]	; 0x28
   20c08:	ldr	r0, [r5, #48]	; 0x30
   20c0c:	ldr	r1, [r5, #52]	; 0x34
   20c10:	rev	r0, r0
   20c14:	str	r0, [r4, #52]	; 0x34
   20c18:	rev	r0, r1
   20c1c:	str	r0, [r4, #48]	; 0x30
   20c20:	ldr	r0, [r5, #56]	; 0x38
   20c24:	ldr	r1, [r5, #60]	; 0x3c
   20c28:	rev	r0, r0
   20c2c:	str	r0, [r4, #60]	; 0x3c
   20c30:	rev	r0, r1
   20c34:	str	r0, [r4, #56]	; 0x38
   20c38:	mov	r0, r4
   20c3c:	sub	sp, fp, #28
   20c40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20c44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20c48:	add	fp, sp, #28
   20c4c:	sub	sp, sp, #4
   20c50:	mov	r2, r0
   20c54:	mov	r5, r0
   20c58:	mov	r4, r1
   20c5c:	mov	sl, #32
   20c60:	ldr	r0, [r2, #72]!	; 0x48
   20c64:	ldr	r6, [r2, #-8]
   20c68:	ldr	r9, [r2, #-4]
   20c6c:	ldr	r1, [r2, #8]
   20c70:	ldr	ip, [r2, #4]
   20c74:	cmp	r1, #112	; 0x70
   20c78:	movwcc	sl, #16
   20c7c:	adds	r8, r6, r1
   20c80:	mov	r6, #0
   20c84:	adcs	r9, r9, #0
   20c88:	adc	r6, r6, #0
   20c8c:	strd	r8, [r2, #-8]
   20c90:	cmp	r6, #1
   20c94:	bne	20ca4 <__assert_fail@plt+0xf880>
   20c98:	adds	r0, r0, #1
   20c9c:	adc	ip, ip, #0
   20ca0:	stm	r2, {r0, ip}
   20ca4:	add	r7, r5, #88	; 0x58
   20ca8:	lsl	r3, r8, #3
   20cac:	add	r2, r7, sl, lsl #3
   20cb0:	rev	r3, r3
   20cb4:	mov	r6, r7
   20cb8:	str	r3, [r2, #-4]
   20cbc:	lsl	r3, r9, #3
   20cc0:	orr	r3, r3, r8, lsr #29
   20cc4:	rev	r3, r3
   20cc8:	str	r3, [r2, #-8]
   20ccc:	lsl	r3, ip, #3
   20cd0:	mvn	r2, #15
   20cd4:	orr	r3, r3, r0, lsr #29
   20cd8:	lsl	r0, r0, #3
   20cdc:	add	r2, r2, sl, lsl #3
   20ce0:	orr	r0, r0, r9, lsr #29
   20ce4:	rev	r3, r3
   20ce8:	str	r3, [r6, r2]!
   20cec:	rev	r0, r0
   20cf0:	sub	r2, r2, r1
   20cf4:	str	r0, [r6, #4]
   20cf8:	add	r0, r7, r1
   20cfc:	movw	r1, #23480	; 0x5bb8
   20d00:	movt	r1, #3
   20d04:	bl	111c0 <memcpy@plt>
   20d08:	lsl	r1, sl, #3
   20d0c:	mov	r0, r7
   20d10:	mov	r2, r5
   20d14:	bl	21250 <__assert_fail@plt+0xfe2c>
   20d18:	ldm	r5, {r0, r1}
   20d1c:	rev	r0, r0
   20d20:	str	r0, [r4, #4]
   20d24:	rev	r0, r1
   20d28:	str	r0, [r4]
   20d2c:	ldr	r0, [r5, #8]
   20d30:	ldr	r1, [r5, #12]
   20d34:	rev	r0, r0
   20d38:	str	r0, [r4, #12]
   20d3c:	rev	r0, r1
   20d40:	str	r0, [r4, #8]
   20d44:	ldr	r0, [r5, #16]
   20d48:	ldr	r1, [r5, #20]
   20d4c:	rev	r0, r0
   20d50:	str	r0, [r4, #20]
   20d54:	rev	r0, r1
   20d58:	str	r0, [r4, #16]
   20d5c:	ldr	r0, [r5, #24]
   20d60:	ldr	r1, [r5, #28]
   20d64:	rev	r0, r0
   20d68:	str	r0, [r4, #28]
   20d6c:	rev	r0, r1
   20d70:	str	r0, [r4, #24]
   20d74:	ldr	r0, [r5, #32]
   20d78:	ldr	r1, [r5, #36]	; 0x24
   20d7c:	rev	r0, r0
   20d80:	str	r0, [r4, #36]	; 0x24
   20d84:	rev	r0, r1
   20d88:	str	r0, [r4, #32]
   20d8c:	ldr	r0, [r5, #40]	; 0x28
   20d90:	ldr	r1, [r5, #44]	; 0x2c
   20d94:	rev	r0, r0
   20d98:	str	r0, [r4, #44]	; 0x2c
   20d9c:	rev	r0, r1
   20da0:	str	r0, [r4, #40]	; 0x28
   20da4:	mov	r0, r4
   20da8:	sub	sp, fp, #28
   20dac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20db0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   20db4:	add	fp, sp, #24
   20db8:	sub	sp, sp, #344	; 0x158
   20dbc:	mov	r7, r2
   20dc0:	add	r2, pc, #120	; 0x78
   20dc4:	add	r3, pc, #132	; 0x84
   20dc8:	add	r4, pc, #144	; 0x90
   20dcc:	add	r6, pc, #156	; 0x9c
   20dd0:	mov	r5, sp
   20dd4:	vmov.i32	q8, #0	; 0x00000000
   20dd8:	vld1.64	{d18-d19}, [r4 :128]
   20ddc:	vld1.64	{d20-d21}, [r6 :128]
   20de0:	vld1.64	{d22-d23}, [r3 :128]
   20de4:	add	r4, r5, #64	; 0x40
   20de8:	vld1.64	{d24-d25}, [r2 :128]
   20dec:	add	r2, r5, #16
   20df0:	mov	r3, r5
   20df4:	vst1.64	{d16-d17}, [r4]
   20df8:	vst1.64	{d18-d19}, [r2]
   20dfc:	add	r2, r5, #32
   20e00:	vst1.64	{d20-d21}, [r2]
   20e04:	add	r2, r5, #48	; 0x30
   20e08:	vst1.64	{d22-d23}, [r2]
   20e0c:	mov	r2, #80	; 0x50
   20e10:	vst1.64	{d24-d25}, [r3], r2
   20e14:	mov	r2, #0
   20e18:	str	r2, [r3]
   20e1c:	mov	r2, r5
   20e20:	bl	20e80 <__assert_fail@plt+0xfa5c>
   20e24:	mov	r0, r5
   20e28:	mov	r1, r7
   20e2c:	bl	20aa8 <__assert_fail@plt+0xf684>
   20e30:	sub	sp, fp, #24
   20e34:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   20e38:	nop	{0}
   20e3c:	nop	{0}
   20e40:	vtbl.8	d12, {d12-d13}, d8
   20e44:	bvs	29a7e8 <optarg@@GLIBC_2.4+0x253658>
   20e48:	strbhi	sl, [sl], #1851	; 0x73b
   20e4c:	bllt	1a0c868 <optarg@@GLIBC_2.4+0x19c56d8>
   20e50:	blx	1090406 <optarg@@GLIBC_2.4+0x1049276>
   20e54:	svcne	0x0083d9ab
   20e58:	cmnne	lr, #1073741854	; 0x4000001e
   20e5c:	blpl	ff8542c8 <optarg@@GLIBC_2.4+0xff80d138>
   20e60:	vcmla.f32	d15, d4, d27[0], #90
   20e64:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   20e68:	svcpl	0x001d36f1
   20e6c:	strbge	pc, [pc, #-1338]	; 2093a <__assert_fail@plt+0xf516>	; <UNPREDICTABLE>
   20e70:	sfmge	f0, 3, [r6, #836]!	; 0x344
   20e74:	tstpl	lr, pc, ror r2
   20e78:	blcs	fbbefc <optarg@@GLIBC_2.4+0xf74d6c>
   20e7c:	blls	17b0b4 <optarg@@GLIBC_2.4+0x133f24>
   20e80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20e84:	add	fp, sp, #28
   20e88:	sub	sp, sp, #4
   20e8c:	ldr	r6, [r2, #80]	; 0x50
   20e90:	mov	r4, r2
   20e94:	mov	r5, r1
   20e98:	mov	r8, r0
   20e9c:	cmp	r6, #0
   20ea0:	beq	20f10 <__assert_fail@plt+0xfaec>
   20ea4:	rsb	r7, r6, #256	; 0x100
   20ea8:	add	r9, r4, #88	; 0x58
   20eac:	mov	r1, r8
   20eb0:	cmp	r7, r5
   20eb4:	add	r0, r9, r6
   20eb8:	movhi	r7, r5
   20ebc:	mov	r2, r7
   20ec0:	bl	111c0 <memcpy@plt>
   20ec4:	ldr	r0, [r4, #80]	; 0x50
   20ec8:	add	r0, r0, r7
   20ecc:	cmp	r0, #129	; 0x81
   20ed0:	str	r0, [r4, #80]	; 0x50
   20ed4:	bcc	20f08 <__assert_fail@plt+0xfae4>
   20ed8:	bic	r1, r0, #127	; 0x7f
   20edc:	mov	r0, r9
   20ee0:	mov	r2, r4
   20ee4:	bl	21250 <__assert_fail@plt+0xfe2c>
   20ee8:	ldr	r0, [r4, #80]	; 0x50
   20eec:	and	r2, r0, #127	; 0x7f
   20ef0:	add	r0, r7, r6
   20ef4:	bic	r0, r0, #127	; 0x7f
   20ef8:	str	r2, [r4, #80]	; 0x50
   20efc:	add	r1, r9, r0
   20f00:	mov	r0, r9
   20f04:	bl	111c0 <memcpy@plt>
   20f08:	sub	r5, r5, r7
   20f0c:	add	r8, r8, r7
   20f10:	cmp	r5, #128	; 0x80
   20f14:	bcc	20fa0 <__assert_fail@plt+0xfb7c>
   20f18:	tst	r8, #7
   20f1c:	beq	20f84 <__assert_fail@plt+0xfb60>
   20f20:	cmp	r5, #129	; 0x81
   20f24:	bcc	20fb0 <__assert_fail@plt+0xfb8c>
   20f28:	sub	r0, r5, #128	; 0x80
   20f2c:	add	r6, r4, #88	; 0x58
   20f30:	mov	r7, r8
   20f34:	str	r0, [sp]
   20f38:	sub	r0, r5, #129	; 0x81
   20f3c:	bic	sl, r0, #127	; 0x7f
   20f40:	add	r9, sl, #128	; 0x80
   20f44:	mov	r0, r6
   20f48:	mov	r1, r7
   20f4c:	mov	r2, #128	; 0x80
   20f50:	bl	111c0 <memcpy@plt>
   20f54:	mov	r0, r6
   20f58:	mov	r1, #128	; 0x80
   20f5c:	mov	r2, r4
   20f60:	bl	21250 <__assert_fail@plt+0xfe2c>
   20f64:	sub	r5, r5, #128	; 0x80
   20f68:	add	r7, r7, #128	; 0x80
   20f6c:	cmp	r5, #128	; 0x80
   20f70:	bhi	20f44 <__assert_fail@plt+0xfb20>
   20f74:	ldr	r0, [sp]
   20f78:	add	r8, r8, r9
   20f7c:	sub	r5, r0, sl
   20f80:	b	20fb4 <__assert_fail@plt+0xfb90>
   20f84:	bic	r6, r5, #127	; 0x7f
   20f88:	mov	r0, r8
   20f8c:	mov	r2, r4
   20f90:	mov	r1, r6
   20f94:	bl	21250 <__assert_fail@plt+0xfe2c>
   20f98:	add	r8, r8, r6
   20f9c:	and	r5, r5, #127	; 0x7f
   20fa0:	cmp	r5, #0
   20fa4:	bne	20fb4 <__assert_fail@plt+0xfb90>
   20fa8:	sub	sp, fp, #28
   20fac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20fb0:	mov	r5, #128	; 0x80
   20fb4:	ldr	r7, [r4, #80]	; 0x50
   20fb8:	add	r6, r4, #88	; 0x58
   20fbc:	mov	r1, r8
   20fc0:	mov	r2, r5
   20fc4:	add	r0, r6, r7
   20fc8:	bl	111c0 <memcpy@plt>
   20fcc:	add	r5, r7, r5
   20fd0:	cmp	r5, #128	; 0x80
   20fd4:	bcc	20ffc <__assert_fail@plt+0xfbd8>
   20fd8:	mov	r0, r6
   20fdc:	mov	r1, #128	; 0x80
   20fe0:	mov	r2, r4
   20fe4:	bl	21250 <__assert_fail@plt+0xfe2c>
   20fe8:	sub	r5, r5, #128	; 0x80
   20fec:	add	r1, r4, #216	; 0xd8
   20ff0:	mov	r0, r6
   20ff4:	mov	r2, r5
   20ff8:	bl	111c0 <memcpy@plt>
   20ffc:	str	r5, [r4, #80]	; 0x50
   21000:	sub	sp, fp, #28
   21004:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21008:	nop	{0}
   2100c:	nop	{0}
   21010:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21014:	add	fp, sp, #28
   21018:	sub	sp, sp, #372	; 0x174
   2101c:	mov	r4, r2
   21020:	add	r2, pc, #488	; 0x1e8
   21024:	add	r3, pc, #500	; 0x1f4
   21028:	add	r7, pc, #512	; 0x200
   2102c:	add	r6, pc, #524	; 0x20c
   21030:	add	r9, sp, #24
   21034:	vmov.i32	q8, #0	; 0x00000000
   21038:	mov	r8, #0
   2103c:	vld1.64	{d18-d19}, [r7 :128]
   21040:	vld1.64	{d20-d21}, [r6 :128]
   21044:	vld1.64	{d22-d23}, [r3 :128]
   21048:	add	r7, r9, #64	; 0x40
   2104c:	vld1.64	{d24-d25}, [r2 :128]
   21050:	add	r2, r9, #16
   21054:	mov	r6, r9
   21058:	vst1.64	{d16-d17}, [r7]
   2105c:	str	r2, [sp, #16]
   21060:	vst1.64	{d18-d19}, [r2]
   21064:	add	r2, r9, #32
   21068:	str	r2, [sp, #20]
   2106c:	vst1.64	{d20-d21}, [r2]
   21070:	add	r2, r9, #48	; 0x30
   21074:	vst1.64	{d22-d23}, [r2]
   21078:	mov	r2, #72	; 0x48
   2107c:	str	r8, [sp, #104]	; 0x68
   21080:	vst1.64	{d24-d25}, [r6], r2
   21084:	mov	r2, r9
   21088:	bl	20e80 <__assert_fail@plt+0xfa5c>
   2108c:	ldr	r7, [sp, #104]	; 0x68
   21090:	ldr	r0, [sp, #88]	; 0x58
   21094:	ldr	r1, [sp, #92]	; 0x5c
   21098:	mov	sl, #32
   2109c:	cmp	r7, #112	; 0x70
   210a0:	movwcc	sl, #16
   210a4:	adds	r3, r0, r7
   210a8:	add	r0, r9, #40	; 0x28
   210ac:	str	r0, [sp, #12]
   210b0:	add	r0, r9, #24
   210b4:	adcs	ip, r1, #0
   210b8:	str	r3, [sp, #88]	; 0x58
   210bc:	str	r0, [sp, #8]
   210c0:	add	r0, r9, #8
   210c4:	str	ip, [sp, #92]	; 0x5c
   210c8:	adc	r5, r8, #0
   210cc:	str	r0, [sp, #4]
   210d0:	cmp	r5, #1
   210d4:	ldr	r2, [r6]
   210d8:	ldr	r1, [r6, #4]
   210dc:	bne	210f0 <__assert_fail@plt+0xfccc>
   210e0:	adds	r2, r2, #1
   210e4:	adc	r1, r1, #0
   210e8:	str	r2, [r6]
   210ec:	str	r1, [r6, #4]
   210f0:	lsl	r5, ip, #3
   210f4:	lsl	r0, r3, #3
   210f8:	add	r6, r9, #88	; 0x58
   210fc:	orr	r3, r5, r3, lsr #29
   21100:	add	lr, r6, sl, lsl #3
   21104:	rev	r0, r0
   21108:	rev	r8, r3
   2110c:	str	r8, [lr, #-8]
   21110:	str	r0, [lr, #-4]
   21114:	mvn	r0, #15
   21118:	add	r3, r0, sl, lsl #3
   2111c:	lsl	r0, r1, #3
   21120:	mov	r1, r6
   21124:	orr	r0, r0, r2, lsr #29
   21128:	rev	r0, r0
   2112c:	str	r0, [r1, r3]!
   21130:	orr	r0, r1, #4
   21134:	lsl	r1, r2, #3
   21138:	sub	r2, r3, r7
   2113c:	orr	r1, r1, ip, lsr #29
   21140:	rev	r1, r1
   21144:	str	r1, [r0]
   21148:	movw	r1, #23480	; 0x5bb8
   2114c:	add	r0, r6, r7
   21150:	movt	r1, #3
   21154:	bl	111c0 <memcpy@plt>
   21158:	lsl	r1, sl, #3
   2115c:	mov	r0, r6
   21160:	mov	r2, r9
   21164:	bl	21250 <__assert_fail@plt+0xfe2c>
   21168:	ldr	r0, [sp, #24]
   2116c:	ldr	r1, [sp, #28]
   21170:	rev	r0, r0
   21174:	str	r0, [r4, #4]
   21178:	rev	r0, r1
   2117c:	str	r0, [r4]
   21180:	ldr	r0, [sp, #4]
   21184:	ldrd	r0, [r0]
   21188:	rev	r0, r0
   2118c:	str	r0, [r4, #12]
   21190:	rev	r0, r1
   21194:	str	r0, [r4, #8]
   21198:	ldr	r0, [sp, #16]
   2119c:	ldrd	r0, [r0]
   211a0:	rev	r0, r0
   211a4:	str	r0, [r4, #20]
   211a8:	rev	r0, r1
   211ac:	str	r0, [r4, #16]
   211b0:	ldr	r0, [sp, #8]
   211b4:	ldrd	r0, [r0]
   211b8:	rev	r0, r0
   211bc:	str	r0, [r4, #28]
   211c0:	rev	r0, r1
   211c4:	str	r0, [r4, #24]
   211c8:	ldr	r0, [sp, #20]
   211cc:	ldrd	r0, [r0]
   211d0:	rev	r0, r0
   211d4:	str	r0, [r4, #36]	; 0x24
   211d8:	rev	r0, r1
   211dc:	str	r0, [r4, #32]
   211e0:	ldr	r0, [sp, #12]
   211e4:	ldrd	r0, [r0]
   211e8:	rev	r0, r0
   211ec:	str	r0, [r4, #44]	; 0x2c
   211f0:	rev	r0, r1
   211f4:	str	r0, [r4, #40]	; 0x28
   211f8:	mov	r0, r4
   211fc:	sub	sp, fp, #28
   21200:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21204:	nop	{0}
   21208:	nop	{0}
   2120c:	nop	{0}
   21210:	ldrdgt	r9, [r5, -r8]
   21214:	blgt	fef08790 <optarg@@GLIBC_2.4+0xfeec1600>
   21218:	ldrbtcc	sp, [ip], -r7, lsl #10
   2121c:	addsvs	r2, sl, #688128	; 0xa8000
   21220:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   21224:	blle	32ca60 <optarg@@GLIBC_2.4+0x2e58d0>
   21228:	cdplt	15, 15, cr4, cr10, cr4, {5}
   2122c:			; <UNDEFINED> instruction: 0x47b5481d
   21230:	rsbscc	sp, r0, r7, lsl sp
   21234:	cmpls	r9, sl, asr r1
   21238:			; <UNDEFINED> instruction: 0xf70e5939
   2123c:	strne	lr, [pc, #-3288]!	; 2056c <__assert_fail@plt+0xf148>
   21240:			; <UNDEFINED> instruction: 0xffc00b31
   21244:	ldrvs	r2, [r3, -r7, ror #12]!
   21248:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   2124c:			; <UNDEFINED> instruction: 0x8eb44a87
   21250:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21254:	add	fp, sp, #28
   21258:	sub	sp, sp, #940	; 0x3ac
   2125c:	mov	r3, r0
   21260:	ldr	r0, [r2, #64]	; 0x40
   21264:	str	r2, [sp, #120]	; 0x78
   21268:	adds	r0, r0, r1
   2126c:	str	r0, [r2, #64]	; 0x40
   21270:	ldr	r0, [r2, #68]	; 0x44
   21274:	adcs	r0, r0, #0
   21278:	str	r0, [r2, #68]	; 0x44
   2127c:	ldr	r0, [r2, #72]	; 0x48
   21280:	adcs	r0, r0, #0
   21284:	str	r0, [r2, #72]	; 0x48
   21288:	ldr	r0, [r2, #76]	; 0x4c
   2128c:	adc	r0, r0, #0
   21290:	str	r0, [r2, #76]	; 0x4c
   21294:	bic	r0, r1, #7
   21298:	add	r1, r3, r0
   2129c:	cmp	r1, r3
   212a0:	bls	2a9f8 <__assert_fail@plt+0x195d4>
   212a4:	ldr	r0, [sp, #120]	; 0x78
   212a8:	mov	r2, r0
   212ac:	ldr	r6, [r0, #60]	; 0x3c
   212b0:	ldr	lr, [r0, #52]	; 0x34
   212b4:	ldr	r9, [r0, #44]	; 0x2c
   212b8:	ldr	r5, [r2, #56]!	; 0x38
   212bc:	str	r2, [sp, #28]
   212c0:	mov	r2, r0
   212c4:	ldr	ip, [r2, #48]!	; 0x30
   212c8:	str	r2, [sp, #24]
   212cc:	mov	r2, r0
   212d0:	ldr	r4, [r2, #40]!	; 0x28
   212d4:	str	r2, [sp, #20]
   212d8:	ldr	r2, [r0, #36]	; 0x24
   212dc:	str	r2, [fp, #-288]	; 0xfffffee0
   212e0:	mov	r2, r0
   212e4:	ldr	r7, [r2, #32]!
   212e8:	str	r2, [sp, #16]
   212ec:	ldr	r2, [r0, #28]
   212f0:	str	r7, [fp, #-172]	; 0xffffff54
   212f4:	str	r2, [sp, #112]	; 0x70
   212f8:	mov	r2, r0
   212fc:	ldr	r7, [r2, #24]!
   21300:	str	r7, [sp, #108]	; 0x6c
   21304:	str	r2, [sp, #12]
   21308:	ldm	r0, {r2, r7}
   2130c:	str	r1, [sp, #32]
   21310:	str	r2, [sp, #116]	; 0x74
   21314:	ldr	r2, [r0, #12]
   21318:	str	r7, [sp, #392]	; 0x188
   2131c:	str	r2, [sp, #384]	; 0x180
   21320:	ldr	r2, [r0, #20]
   21324:	str	r2, [sp, #260]	; 0x104
   21328:	mov	r2, r0
   2132c:	ldr	r7, [r2, #16]!
   21330:	str	r2, [sp, #8]
   21334:	ldr	r2, [r0, #8]!
   21338:	str	r7, [sp, #256]	; 0x100
   2133c:	str	r0, [sp, #4]
   21340:	sub	r0, fp, #160	; 0xa0
   21344:	str	r2, [sp, #388]	; 0x184
   21348:	add	r2, r0, #120	; 0x78
   2134c:	str	r2, [sp, #244]	; 0xf4
   21350:	add	r2, r0, #112	; 0x70
   21354:	str	r2, [sp, #408]	; 0x198
   21358:	add	r2, r0, #104	; 0x68
   2135c:	str	r2, [fp, #-256]	; 0xffffff00
   21360:	add	r2, r0, #96	; 0x60
   21364:	str	r2, [sp, #404]	; 0x194
   21368:	add	r2, r0, #88	; 0x58
   2136c:	str	r2, [fp, #-260]	; 0xfffffefc
   21370:	add	r2, r0, #80	; 0x50
   21374:	str	r2, [sp, #240]	; 0xf0
   21378:	add	r2, r0, #72	; 0x48
   2137c:	str	r2, [fp, #-264]	; 0xfffffef8
   21380:	add	r2, r0, #64	; 0x40
   21384:	str	r2, [fp, #-268]	; 0xfffffef4
   21388:	add	r2, r0, #56	; 0x38
   2138c:	str	r2, [fp, #-272]	; 0xfffffef0
   21390:	add	r2, r0, #48	; 0x30
   21394:	str	r2, [fp, #-276]	; 0xfffffeec
   21398:	add	r2, r0, #40	; 0x28
   2139c:	str	r2, [fp, #-168]	; 0xffffff58
   213a0:	add	r2, r0, #32
   213a4:	str	r2, [fp, #-280]	; 0xfffffee8
   213a8:	add	r2, r0, #24
   213ac:	str	r2, [sp, #400]	; 0x190
   213b0:	add	r2, r0, #16
   213b4:	add	r0, r0, #8
   213b8:	str	r2, [fp, #-284]	; 0xfffffee4
   213bc:	str	r0, [sp, #396]	; 0x18c
   213c0:	str	ip, [sp, #252]	; 0xfc
   213c4:	str	lr, [sp, #264]	; 0x108
   213c8:	str	r4, [sp, #276]	; 0x114
   213cc:	str	r5, [sp, #44]	; 0x2c
   213d0:	str	r6, [sp, #124]	; 0x7c
   213d4:	str	r9, [sp, #280]	; 0x118
   213d8:	str	r3, [fp, #-164]	; 0xffffff5c
   213dc:	ldm	r3, {r0, r1}
   213e0:	ldr	lr, [sp, #404]	; 0x194
   213e4:	rev	r0, r0
   213e8:	str	r0, [sp, #272]	; 0x110
   213ec:	str	r0, [fp, #-156]	; 0xffffff64
   213f0:	rev	r0, r1
   213f4:	str	r0, [fp, #-160]	; 0xffffff60
   213f8:	str	r0, [sp, #268]	; 0x10c
   213fc:	ldr	r0, [r3, #8]
   21400:	ldr	r1, [r3, #12]
   21404:	rev	r3, r0
   21408:	ldr	r0, [sp, #396]	; 0x18c
   2140c:	rev	r2, r1
   21410:	ldr	r1, [fp, #-164]	; 0xffffff5c
   21414:	strd	r2, [r0]
   21418:	mov	r8, r0
   2141c:	ldr	r0, [fp, #-164]	; 0xffffff5c
   21420:	ldr	r1, [r1, #20]
   21424:	ldr	r0, [r0, #16]
   21428:	rev	r2, r1
   2142c:	ldr	r1, [fp, #-164]	; 0xffffff5c
   21430:	rev	r3, r0
   21434:	ldr	r0, [fp, #-284]	; 0xfffffee4
   21438:	strd	r2, [r0]
   2143c:	mov	r4, r0
   21440:	ldr	r0, [fp, #-164]	; 0xffffff5c
   21444:	ldr	r1, [r1, #28]
   21448:	ldr	r0, [r0, #24]
   2144c:	rev	r2, r1
   21450:	ldr	r1, [fp, #-164]	; 0xffffff5c
   21454:	rev	r3, r0
   21458:	ldr	r0, [sp, #400]	; 0x190
   2145c:	strd	r2, [r0]
   21460:	ldr	r0, [fp, #-164]	; 0xffffff5c
   21464:	ldr	r1, [r1, #36]	; 0x24
   21468:	ldr	r0, [r0, #32]
   2146c:	rev	r2, r1
   21470:	ldr	r1, [fp, #-164]	; 0xffffff5c
   21474:	rev	r3, r0
   21478:	ldr	r0, [fp, #-280]	; 0xfffffee8
   2147c:	strd	r2, [r0]
   21480:	mov	sl, r0
   21484:	ldr	r0, [fp, #-164]	; 0xffffff5c
   21488:	ldr	r1, [r1, #44]	; 0x2c
   2148c:	ldr	r0, [r0, #40]	; 0x28
   21490:	rev	r2, r1
   21494:	ldr	r1, [fp, #-164]	; 0xffffff5c
   21498:	rev	r3, r0
   2149c:	ldr	r0, [fp, #-168]	; 0xffffff58
   214a0:	strd	r2, [r0]
   214a4:	ldr	r0, [fp, #-164]	; 0xffffff5c
   214a8:	ldr	r1, [r1, #52]	; 0x34
   214ac:	ldr	r0, [r0, #48]	; 0x30
   214b0:	rev	r2, r1
   214b4:	ldr	r1, [fp, #-164]	; 0xffffff5c
   214b8:	rev	r3, r0
   214bc:	ldr	r0, [fp, #-276]	; 0xfffffeec
   214c0:	strd	r2, [r0]
   214c4:	ldr	r0, [fp, #-164]	; 0xffffff5c
   214c8:	ldr	r1, [r1, #60]	; 0x3c
   214cc:	ldr	r0, [r0, #56]	; 0x38
   214d0:	rev	r2, r1
   214d4:	ldr	r1, [fp, #-164]	; 0xffffff5c
   214d8:	rev	r3, r0
   214dc:	ldr	r0, [fp, #-272]	; 0xfffffef0
   214e0:	strd	r2, [r0]
   214e4:	ldr	r0, [fp, #-164]	; 0xffffff5c
   214e8:	ldr	r1, [r1, #68]	; 0x44
   214ec:	ldr	r0, [r0, #64]	; 0x40
   214f0:	rev	r2, r1
   214f4:	ldr	r1, [fp, #-164]	; 0xffffff5c
   214f8:	rev	r3, r0
   214fc:	ldr	r0, [fp, #-268]	; 0xfffffef4
   21500:	strd	r2, [r0]
   21504:	ldr	r0, [fp, #-164]	; 0xffffff5c
   21508:	ldr	r1, [r1, #76]	; 0x4c
   2150c:	ldr	r0, [r0, #72]	; 0x48
   21510:	rev	r2, r1
   21514:	ldr	r1, [fp, #-164]	; 0xffffff5c
   21518:	rev	r3, r0
   2151c:	ldr	r0, [fp, #-264]	; 0xfffffef8
   21520:	strd	r2, [r0]
   21524:	ldr	r0, [fp, #-164]	; 0xffffff5c
   21528:	ldr	r1, [r1, #84]	; 0x54
   2152c:	ldr	r0, [r0, #80]	; 0x50
   21530:	rev	r2, r1
   21534:	ldr	r1, [fp, #-164]	; 0xffffff5c
   21538:	rev	r3, r0
   2153c:	ldr	r0, [sp, #240]	; 0xf0
   21540:	strd	r2, [r0]
   21544:	mov	r6, r0
   21548:	ldr	r0, [fp, #-164]	; 0xffffff5c
   2154c:	ldr	r1, [r1, #92]	; 0x5c
   21550:	ldr	r0, [r0, #88]	; 0x58
   21554:	rev	r2, r1
   21558:	ldr	r1, [fp, #-164]	; 0xffffff5c
   2155c:	rev	r3, r0
   21560:	ldr	r0, [fp, #-260]	; 0xfffffefc
   21564:	strd	r2, [r0]
   21568:	ldr	r0, [fp, #-164]	; 0xffffff5c
   2156c:	ldr	r1, [r1, #100]	; 0x64
   21570:	ldr	r0, [r0, #96]	; 0x60
   21574:	rev	r2, r1
   21578:	ldr	r1, [fp, #-164]	; 0xffffff5c
   2157c:	rev	r3, r0
   21580:	ldr	r0, [fp, #-164]	; 0xffffff5c
   21584:	strd	r2, [lr]
   21588:	ldr	r1, [r1, #108]	; 0x6c
   2158c:	ldr	r0, [r0, #104]	; 0x68
   21590:	rev	r2, r1
   21594:	ldr	r1, [fp, #-164]	; 0xffffff5c
   21598:	rev	r3, r0
   2159c:	ldr	r0, [fp, #-256]	; 0xffffff00
   215a0:	strd	r2, [r0]
   215a4:	ldr	r0, [fp, #-164]	; 0xffffff5c
   215a8:	ldr	r1, [r1, #116]	; 0x74
   215ac:	ldr	r0, [r0, #112]	; 0x70
   215b0:	rev	r2, r1
   215b4:	ldr	r1, [fp, #-164]	; 0xffffff5c
   215b8:	rev	r3, r0
   215bc:	ldr	r0, [sp, #408]	; 0x198
   215c0:	strd	r2, [r0]
   215c4:	ldr	r0, [fp, #-164]	; 0xffffff5c
   215c8:	ldr	r1, [r1, #124]	; 0x7c
   215cc:	ldr	r0, [r0, #120]	; 0x78
   215d0:	rev	ip, r1
   215d4:	rev	r5, r0
   215d8:	ldr	r0, [sp, #244]	; 0xf4
   215dc:	str	ip, [r0]
   215e0:	str	r5, [r0, #4]
   215e4:	ldm	r4, {r3, r7}
   215e8:	lsl	r2, r3, #24
   215ec:	lsrs	r0, r7, #1
   215f0:	str	r3, [sp, #148]	; 0x94
   215f4:	str	r7, [sp, #248]	; 0xf8
   215f8:	orr	r2, r2, r7, lsr #8
   215fc:	orr	r0, r0, r3, lsl #31
   21600:	rrx	r1, r3
   21604:	ldr	r9, [r8]
   21608:	ldr	r8, [r8, #4]
   2160c:	str	ip, [sp, #308]	; 0x134
   21610:	str	r5, [sp, #412]	; 0x19c
   21614:	eor	r2, r2, r7, lsr #7
   21618:	eor	r0, r2, r0
   2161c:	lsr	r2, r3, #7
   21620:	lsr	r3, r3, #8
   21624:	orr	r2, r2, r7, lsl #25
   21628:	orr	r3, r3, r7, lsl #24
   2162c:	lsl	r7, ip, #3
   21630:	eor	r2, r3, r2
   21634:	orr	r7, r7, r5, lsr #29
   21638:	eor	r1, r2, r1
   2163c:	ldrd	r2, [r6]
   21640:	adds	r1, r1, r9
   21644:	adc	r0, r0, r8
   21648:	adds	r1, r1, r2
   2164c:	str	r3, [sp, #316]	; 0x13c
   21650:	str	r2, [sp, #312]	; 0x138
   21654:	lsl	r2, ip, #13
   21658:	adc	r0, r0, r3
   2165c:	lsl	r3, r5, #3
   21660:	orr	r2, r2, r5, lsr #19
   21664:	orr	r3, r3, ip, lsr #29
   21668:	eor	r3, r3, r5, lsr #6
   2166c:	eor	r2, r3, r2
   21670:	lsr	r3, ip, #6
   21674:	orr	r3, r3, r5, lsl #26
   21678:	eor	r3, r7, r3
   2167c:	lsr	r7, ip, #19
   21680:	orr	r7, r7, r5, lsl #13
   21684:	eor	r3, r3, r7
   21688:	adds	r3, r1, r3
   2168c:	adc	r4, r0, r2
   21690:	lsl	r1, r3, #13
   21694:	lsl	r2, r3, #3
   21698:	str	r3, [sp, #416]	; 0x1a0
   2169c:	lsl	r0, r4, #3
   216a0:	orr	r1, r1, r4, lsr #19
   216a4:	str	r4, [fp, #-252]	; 0xffffff04
   216a8:	orr	r2, r2, r4, lsr #29
   216ac:	orr	r0, r0, r3, lsr #29
   216b0:	ldr	r5, [sl]
   216b4:	eor	r0, r0, r4, lsr #6
   216b8:	eor	r0, r0, r1
   216bc:	lsr	r1, r3, #6
   216c0:	orr	r1, r1, r4, lsl #26
   216c4:	eor	r1, r2, r1
   216c8:	lsr	r2, r3, #19
   216cc:	lsl	r7, r5, #24
   216d0:	lsr	r6, r5, #8
   216d4:	orr	r2, r2, r4, lsl #13
   216d8:	ldr	r4, [sl, #4]
   216dc:	str	r5, [sp, #152]	; 0x98
   216e0:	eor	r1, r1, r2
   216e4:	lsrs	r2, r4, #1
   216e8:	orr	r7, r7, r4, lsr #8
   216ec:	orr	r6, r6, r4, lsl #24
   216f0:	str	r4, [sp, #156]	; 0x9c
   216f4:	orr	r2, r2, r5, lsl #31
   216f8:	eor	r7, r7, r4, lsr #7
   216fc:	rrx	r3, r5
   21700:	eor	r2, r7, r2
   21704:	lsr	r7, r5, #7
   21708:	orr	r7, r7, r4, lsl #25
   2170c:	eor	r7, r6, r7
   21710:	eor	r3, r7, r3
   21714:	ldr	r7, [sp, #400]	; 0x190
   21718:	ldm	r7, {r7, sl}
   2171c:	str	r7, [sp, #128]	; 0x80
   21720:	adds	r3, r3, r7
   21724:	ldr	r7, [lr]
   21728:	ldr	r6, [lr, #4]
   2172c:	adc	r2, r2, sl
   21730:	adds	r3, r3, r7
   21734:	str	r7, [sp, #320]	; 0x140
   21738:	str	r6, [sp, #324]	; 0x144
   2173c:	adc	r2, r2, r6
   21740:	adds	r3, r3, r1
   21744:	adc	r7, r2, r0
   21748:	lsl	r1, r3, #13
   2174c:	lsl	r2, r3, #3
   21750:	str	r3, [sp, #420]	; 0x1a4
   21754:	lsl	r0, r7, #3
   21758:	orr	r1, r1, r7, lsr #19
   2175c:	orr	r2, r2, r7, lsr #29
   21760:	str	r7, [fp, #-248]	; 0xffffff08
   21764:	orr	r0, r0, r3, lsr #29
   21768:	eor	r0, r0, r7, lsr #6
   2176c:	eor	r0, r0, r1
   21770:	lsr	r1, r3, #6
   21774:	orr	r1, r1, r7, lsl #26
   21778:	eor	r1, r2, r1
   2177c:	lsr	r2, r3, #19
   21780:	orr	r2, r2, r7, lsl #13
   21784:	eor	r1, r1, r2
   21788:	ldr	r2, [fp, #-276]	; 0xfffffeec
   2178c:	ldr	r5, [r2]
   21790:	ldr	r4, [r2, #4]
   21794:	lsl	r7, r5, #24
   21798:	lsrs	r2, r4, #1
   2179c:	lsr	r6, r5, #8
   217a0:	str	r5, [sp, #160]	; 0xa0
   217a4:	str	r4, [sp, #164]	; 0xa4
   217a8:	orr	r7, r7, r4, lsr #8
   217ac:	orr	r2, r2, r5, lsl #31
   217b0:	orr	r6, r6, r4, lsl #24
   217b4:	rrx	r3, r5
   217b8:	eor	r7, r7, r4, lsr #7
   217bc:	eor	r2, r7, r2
   217c0:	lsr	r7, r5, #7
   217c4:	orr	r7, r7, r4, lsl #25
   217c8:	eor	r7, r6, r7
   217cc:	eor	r3, r7, r3
   217d0:	ldr	r7, [fp, #-168]	; 0xffffff58
   217d4:	ldr	r6, [r7, #4]
   217d8:	ldr	r7, [r7]
   217dc:	adds	r3, r3, r7
   217e0:	str	r7, [sp, #132]	; 0x84
   217e4:	ldr	r7, [sp, #408]	; 0x198
   217e8:	str	r6, [sp, #136]	; 0x88
   217ec:	adc	r2, r2, r6
   217f0:	lsr	r6, r9, #8
   217f4:	orr	r6, r6, r8, lsl #24
   217f8:	ldr	lr, [r7]
   217fc:	ldr	ip, [r7, #4]
   21800:	lsl	r7, r9, #24
   21804:	str	r8, [sp, #40]	; 0x28
   21808:	str	r9, [sp, #36]	; 0x24
   2180c:	orr	r7, r7, r8, lsr #8
   21810:	eor	r7, r7, r8, lsr #7
   21814:	adds	r3, r3, lr
   21818:	adc	r2, r2, ip
   2181c:	adds	r3, r3, r1
   21820:	adc	r4, r2, r0
   21824:	lsl	r1, r3, #13
   21828:	lsl	r2, r3, #3
   2182c:	str	r3, [sp, #428]	; 0x1ac
   21830:	lsl	r0, r4, #3
   21834:	orr	r1, r1, r4, lsr #19
   21838:	orr	r2, r2, r4, lsr #29
   2183c:	str	r4, [sp, #424]	; 0x1a8
   21840:	orr	r0, r0, r3, lsr #29
   21844:	eor	r0, r0, r4, lsr #6
   21848:	eor	r0, r0, r1
   2184c:	lsr	r1, r3, #6
   21850:	orr	r1, r1, r4, lsl #26
   21854:	eor	r1, r2, r1
   21858:	lsr	r2, r3, #19
   2185c:	orr	r2, r2, r4, lsl #13
   21860:	ldr	r4, [sp, #268]	; 0x10c
   21864:	eor	r1, r1, r2
   21868:	lsrs	r2, r8, #1
   2186c:	orr	r2, r2, r9, lsl #31
   21870:	rrx	r3, r9
   21874:	eor	r2, r7, r2
   21878:	lsr	r7, r9, #7
   2187c:	orr	r7, r7, r8, lsl #25
   21880:	eor	r7, r6, r7
   21884:	lsl	r6, ip, #3
   21888:	eor	r3, r7, r3
   2188c:	lsl	r7, lr, #13
   21890:	orr	r6, r6, lr, lsr #29
   21894:	adds	r3, r3, r4
   21898:	ldr	r4, [sp, #272]	; 0x110
   2189c:	orr	r7, r7, ip, lsr #19
   218a0:	eor	r6, r6, ip, lsr #6
   218a4:	eor	r7, r6, r7
   218a8:	lsr	r6, lr, #6
   218ac:	orr	r6, r6, ip, lsl #26
   218b0:	adc	r2, r2, r4
   218b4:	ldr	r4, [fp, #-264]	; 0xfffffef8
   218b8:	ldrd	r4, [r4]
   218bc:	adds	r3, r3, r4
   218c0:	str	r5, [sp, #288]	; 0x120
   218c4:	str	r4, [sp, #284]	; 0x11c
   218c8:	adc	r2, r2, r5
   218cc:	lsl	r5, lr, #3
   218d0:	orr	r5, r5, ip, lsr #29
   218d4:	eor	r6, r5, r6
   218d8:	lsr	r5, lr, #19
   218dc:	orr	r5, r5, ip, lsl #13
   218e0:	eor	r6, r6, r5
   218e4:	adds	r8, r3, r6
   218e8:	adc	r9, r2, r7
   218ec:	ldr	r2, [fp, #-268]	; 0xfffffef4
   218f0:	ldr	r5, [r2]
   218f4:	ldr	r4, [r2, #4]
   218f8:	str	r8, [sp, #436]	; 0x1b4
   218fc:	str	r9, [sp, #432]	; 0x1b0
   21900:	str	sl, [sp, #48]	; 0x30
   21904:	lsl	r7, r5, #24
   21908:	lsrs	r2, r4, #1
   2190c:	lsr	r6, r5, #8
   21910:	str	r4, [sp, #172]	; 0xac
   21914:	str	r5, [sp, #168]	; 0xa8
   21918:	orr	r7, r7, r4, lsr #8
   2191c:	orr	r2, r2, r5, lsl #31
   21920:	orr	r6, r6, r4, lsl #24
   21924:	rrx	r3, r5
   21928:	eor	r7, r7, r4, lsr #7
   2192c:	eor	r2, r7, r2
   21930:	lsr	r7, r5, #7
   21934:	orr	r7, r7, r4, lsl #25
   21938:	ldr	r4, [fp, #-272]	; 0xfffffef0
   2193c:	eor	r7, r6, r7
   21940:	eor	r3, r7, r3
   21944:	lsl	r7, r8, #3
   21948:	orr	r7, r7, r9, lsr #29
   2194c:	ldrd	r4, [r4]
   21950:	adds	r3, r3, r4
   21954:	str	r4, [sp, #140]	; 0x8c
   21958:	str	r5, [sp, #144]	; 0x90
   2195c:	adc	r2, r2, r5
   21960:	adds	r3, r3, r8
   21964:	adc	r2, r2, r9
   21968:	adds	r3, r3, r1
   2196c:	adc	r4, r2, r0
   21970:	lsl	r1, r3, #13
   21974:	lsl	r2, r3, #3
   21978:	str	r3, [fp, #-240]	; 0xffffff10
   2197c:	lsl	r0, r4, #3
   21980:	orr	r1, r1, r4, lsr #19
   21984:	orr	r2, r2, r4, lsr #29
   21988:	str	r4, [fp, #-244]	; 0xffffff0c
   2198c:	orr	r0, r0, r3, lsr #29
   21990:	eor	r0, r0, r4, lsr #6
   21994:	eor	r0, r0, r1
   21998:	lsr	r1, r3, #6
   2199c:	orr	r1, r1, r4, lsl #26
   219a0:	eor	r1, r2, r1
   219a4:	lsr	r2, r3, #19
   219a8:	lsl	r3, r8, #13
   219ac:	orr	r2, r2, r4, lsl #13
   219b0:	orr	r3, r3, r9, lsr #19
   219b4:	eor	r1, r1, r2
   219b8:	lsl	r2, r9, #3
   219bc:	orr	r2, r2, r8, lsr #29
   219c0:	eor	r2, r2, r9, lsr #6
   219c4:	eor	r2, r2, r3
   219c8:	lsr	r3, r8, #6
   219cc:	orr	r3, r3, r9, lsl #26
   219d0:	eor	r3, r7, r3
   219d4:	lsr	r7, r8, #19
   219d8:	ldr	r8, [sp, #128]	; 0x80
   219dc:	orr	r7, r7, r9, lsl #13
   219e0:	ldr	r9, [sp, #312]	; 0x138
   219e4:	eor	r3, r3, r7
   219e8:	lsrs	r7, sl, #1
   219ec:	lsl	r5, r8, #24
   219f0:	orr	r7, r7, r8, lsl #31
   219f4:	lsr	r4, r8, #8
   219f8:	rrx	r6, r8
   219fc:	orr	r5, r5, sl, lsr #8
   21a00:	orr	r4, r4, sl, lsl #24
   21a04:	eor	r5, r5, sl, lsr #7
   21a08:	eor	r7, r5, r7
   21a0c:	lsr	r5, r8, #7
   21a10:	ldr	r8, [sp, #316]	; 0x13c
   21a14:	orr	r5, r5, sl, lsl #25
   21a18:	eor	r5, r4, r5
   21a1c:	ldr	r4, [sp, #148]	; 0x94
   21a20:	eor	r6, r5, r6
   21a24:	adds	r6, r6, r4
   21a28:	ldr	r4, [sp, #248]	; 0xf8
   21a2c:	adc	r7, r7, r4
   21a30:	ldr	r4, [fp, #-260]	; 0xfffffefc
   21a34:	ldrd	r4, [r4]
   21a38:	adds	r6, r6, r4
   21a3c:	str	r5, [sp, #296]	; 0x128
   21a40:	str	r4, [sp, #292]	; 0x124
   21a44:	ldr	r4, [sp, #284]	; 0x11c
   21a48:	adc	r7, r7, r5
   21a4c:	adds	r5, r6, r3
   21a50:	lsr	r6, r9, #8
   21a54:	adc	sl, r7, r2
   21a58:	lsl	r7, r9, #24
   21a5c:	lsrs	r2, r8, #1
   21a60:	orr	r6, r6, r8, lsl #24
   21a64:	str	r5, [sp, #448]	; 0x1c0
   21a68:	orr	r7, r7, r8, lsr #8
   21a6c:	orr	r2, r2, r9, lsl #31
   21a70:	rrx	r3, r9
   21a74:	str	sl, [sp, #444]	; 0x1bc
   21a78:	eor	r7, r7, r8, lsr #7
   21a7c:	eor	r2, r7, r2
   21a80:	lsr	r7, r9, #7
   21a84:	orr	r7, r7, r8, lsl #25
   21a88:	eor	r7, r6, r7
   21a8c:	eor	r3, r7, r3
   21a90:	lsl	r7, r5, #3
   21a94:	adds	r3, r3, r4
   21a98:	ldr	r4, [sp, #288]	; 0x120
   21a9c:	orr	r7, r7, sl, lsr #29
   21aa0:	adc	r2, r2, r4
   21aa4:	adds	r3, r3, r5
   21aa8:	adc	r2, r2, sl
   21aac:	adds	r3, r3, r1
   21ab0:	adc	r4, r2, r0
   21ab4:	lsl	r1, r3, #13
   21ab8:	lsl	r2, r3, #3
   21abc:	str	r3, [sp, #440]	; 0x1b8
   21ac0:	lsl	r0, r4, #3
   21ac4:	orr	r1, r1, r4, lsr #19
   21ac8:	orr	r2, r2, r4, lsr #29
   21acc:	str	r4, [fp, #-236]	; 0xffffff14
   21ad0:	orr	r0, r0, r3, lsr #29
   21ad4:	eor	r0, r0, r4, lsr #6
   21ad8:	eor	r9, r0, r1
   21adc:	lsr	r1, r3, #6
   21ae0:	ldr	r0, [sp, #136]	; 0x88
   21ae4:	orr	r1, r1, r4, lsl #26
   21ae8:	eor	r1, r2, r1
   21aec:	lsr	r2, r3, #19
   21af0:	lsl	r3, r5, #13
   21af4:	orr	r2, r2, r4, lsl #13
   21af8:	orr	r3, r3, sl, lsr #19
   21afc:	eor	r1, r1, r2
   21b00:	lsl	r2, sl, #3
   21b04:	orr	r2, r2, r5, lsr #29
   21b08:	eor	r2, r2, sl, lsr #6
   21b0c:	eor	r8, r2, r3
   21b10:	ldr	r2, [sp, #132]	; 0x84
   21b14:	lsr	r3, r5, #6
   21b18:	orr	r3, r3, sl, lsl #26
   21b1c:	eor	r3, r7, r3
   21b20:	lsr	r7, r5, #19
   21b24:	orr	r7, r7, sl, lsl #13
   21b28:	lsl	r5, r2, #24
   21b2c:	eor	r3, r3, r7
   21b30:	lsrs	r7, r0, #1
   21b34:	lsr	r4, r2, #8
   21b38:	orr	r5, r5, r0, lsr #8
   21b3c:	orr	r7, r7, r2, lsl #31
   21b40:	orr	r4, r4, r0, lsl #24
   21b44:	rrx	r6, r2
   21b48:	eor	r5, r5, r0, lsr #7
   21b4c:	eor	r7, r5, r7
   21b50:	lsr	r5, r2, #7
   21b54:	orr	r5, r5, r0, lsl #25
   21b58:	ldr	r0, [sp, #152]	; 0x98
   21b5c:	eor	r5, r4, r5
   21b60:	eor	r6, r5, r6
   21b64:	adds	r6, r6, r0
   21b68:	ldr	r0, [sp, #156]	; 0x9c
   21b6c:	adc	r7, r7, r0
   21b70:	ldr	r0, [fp, #-256]	; 0xffffff00
   21b74:	ldm	r0, {r0, r2}
   21b78:	ldr	r4, [sp, #320]	; 0x140
   21b7c:	ldr	r5, [sp, #324]	; 0x144
   21b80:	str	lr, [sp, #176]	; 0xb0
   21b84:	str	ip, [sp, #180]	; 0xb4
   21b88:	adds	r6, r6, r0
   21b8c:	str	r2, [sp, #304]	; 0x130
   21b90:	str	r0, [sp, #300]	; 0x12c
   21b94:	ldr	r0, [sp, #292]	; 0x124
   21b98:	adc	r7, r7, r2
   21b9c:	adds	sl, r6, r3
   21ba0:	lsr	r6, r4, #8
   21ba4:	adc	r8, r7, r8
   21ba8:	lsl	r7, r4, #24
   21bac:	lsrs	r2, r5, #1
   21bb0:	orr	r6, r6, r5, lsl #24
   21bb4:	str	sl, [sp, #464]	; 0x1d0
   21bb8:	orr	r7, r7, r5, lsr #8
   21bbc:	orr	r2, r2, r4, lsl #31
   21bc0:	rrx	r3, r4
   21bc4:	str	r8, [sp, #460]	; 0x1cc
   21bc8:	eor	r7, r7, r5, lsr #7
   21bcc:	eor	r2, r7, r2
   21bd0:	lsr	r7, r4, #7
   21bd4:	orr	r7, r7, r5, lsl #25
   21bd8:	eor	r7, r6, r7
   21bdc:	eor	r3, r7, r3
   21be0:	lsl	r7, sl, #3
   21be4:	adds	r3, r3, r0
   21be8:	ldr	r0, [sp, #296]	; 0x128
   21bec:	orr	r7, r7, r8, lsr #29
   21bf0:	adc	r2, r2, r0
   21bf4:	adds	r3, r3, sl
   21bf8:	adc	r2, r2, r8
   21bfc:	adds	r3, r3, r1
   21c00:	adc	r4, r2, r9
   21c04:	lsl	r1, r3, #13
   21c08:	lsl	r2, r3, #3
   21c0c:	str	r3, [sp, #456]	; 0x1c8
   21c10:	lsl	r0, r4, #3
   21c14:	orr	r1, r1, r4, lsr #19
   21c18:	orr	r2, r2, r4, lsr #29
   21c1c:	str	r4, [sp, #452]	; 0x1c4
   21c20:	orr	r0, r0, r3, lsr #29
   21c24:	eor	r0, r0, r4, lsr #6
   21c28:	eor	r0, r0, r1
   21c2c:	lsr	r1, r3, #6
   21c30:	orr	r1, r1, r4, lsl #26
   21c34:	str	r0, [fp, #-176]	; 0xffffff50
   21c38:	ldr	r0, [sp, #412]	; 0x19c
   21c3c:	eor	r1, r2, r1
   21c40:	lsr	r2, r3, #19
   21c44:	lsl	r3, sl, #13
   21c48:	orr	r2, r2, r4, lsl #13
   21c4c:	ldr	r4, [sp, #140]	; 0x8c
   21c50:	orr	r3, r3, r8, lsr #19
   21c54:	eor	r1, r1, r2
   21c58:	lsl	r2, r8, #3
   21c5c:	orr	r2, r2, sl, lsr #29
   21c60:	eor	r2, r2, r8, lsr #6
   21c64:	eor	r9, r2, r3
   21c68:	lsr	r3, sl, #6
   21c6c:	ldr	r2, [sp, #144]	; 0x90
   21c70:	lsl	r5, r4, #24
   21c74:	orr	r3, r3, r8, lsl #26
   21c78:	eor	r3, r7, r3
   21c7c:	lsr	r7, sl, #19
   21c80:	ldr	sl, [sp, #308]	; 0x134
   21c84:	orr	r7, r7, r8, lsl #13
   21c88:	ldr	r8, [sp, #416]	; 0x1a0
   21c8c:	orr	r5, r5, r2, lsr #8
   21c90:	eor	r3, r3, r7
   21c94:	lsrs	r7, r2, #1
   21c98:	orr	r7, r7, r4, lsl #31
   21c9c:	eor	r5, r5, r2, lsr #7
   21ca0:	rrx	r6, r4
   21ca4:	eor	r7, r5, r7
   21ca8:	lsr	r5, r4, #7
   21cac:	lsr	r4, r4, #8
   21cb0:	orr	r5, r5, r2, lsl #25
   21cb4:	orr	r4, r4, r2, lsl #24
   21cb8:	eor	r5, r4, r5
   21cbc:	ldr	r4, [sp, #160]	; 0xa0
   21cc0:	eor	r6, r5, r6
   21cc4:	adds	r6, r6, r4
   21cc8:	ldr	r4, [sp, #164]	; 0xa4
   21ccc:	adc	r7, r7, r4
   21cd0:	adds	r6, r6, sl
   21cd4:	adc	r7, r7, r0
   21cd8:	adds	r4, r6, r3
   21cdc:	lsr	r6, lr, #8
   21ce0:	ldr	r0, [sp, #300]	; 0x12c
   21ce4:	adc	r5, r7, r9
   21ce8:	lsl	r7, lr, #24
   21cec:	lsrs	r2, ip, #1
   21cf0:	orr	r6, r6, ip, lsl #24
   21cf4:	str	r4, [sp, #476]	; 0x1dc
   21cf8:	ldr	r9, [sp, #420]	; 0x1a4
   21cfc:	orr	r7, r7, ip, lsr #8
   21d00:	orr	r2, r2, lr, lsl #31
   21d04:	rrx	r3, lr
   21d08:	str	r5, [sp, #472]	; 0x1d8
   21d0c:	eor	r7, r7, ip, lsr #7
   21d10:	eor	r2, r7, r2
   21d14:	lsr	r7, lr, #7
   21d18:	orr	r7, r7, ip, lsl #25
   21d1c:	eor	r7, r6, r7
   21d20:	eor	r3, r7, r3
   21d24:	adds	r3, r3, r0
   21d28:	ldr	r0, [sp, #304]	; 0x130
   21d2c:	adc	r2, r2, r0
   21d30:	ldr	r0, [fp, #-176]	; 0xffffff50
   21d34:	adds	r3, r3, r4
   21d38:	adc	r2, r2, r5
   21d3c:	adds	r3, r3, r1
   21d40:	lsl	r1, r3, #13
   21d44:	str	r3, [fp, #-232]	; 0xffffff18
   21d48:	adc	r7, r2, r0
   21d4c:	lsl	r2, r3, #3
   21d50:	lsl	r0, r7, #3
   21d54:	orr	r1, r1, r7, lsr #19
   21d58:	orr	r2, r2, r7, lsr #29
   21d5c:	str	r7, [sp, #468]	; 0x1d4
   21d60:	orr	r0, r0, r3, lsr #29
   21d64:	eor	r0, r0, r7, lsr #6
   21d68:	eor	lr, r0, r1
   21d6c:	lsr	r1, r3, #6
   21d70:	ldr	r0, [sp, #288]	; 0x120
   21d74:	orr	r1, r1, r7, lsl #26
   21d78:	eor	r1, r2, r1
   21d7c:	lsr	r2, r3, #19
   21d80:	lsl	r3, r4, #13
   21d84:	orr	r2, r2, r7, lsl #13
   21d88:	orr	r3, r3, r5, lsr #19
   21d8c:	lsl	r7, r4, #3
   21d90:	eor	r1, r1, r2
   21d94:	lsl	r2, r5, #3
   21d98:	orr	r7, r7, r5, lsr #29
   21d9c:	orr	r2, r2, r4, lsr #29
   21da0:	eor	r2, r2, r5, lsr #6
   21da4:	eor	ip, r2, r3
   21da8:	ldr	r2, [sp, #284]	; 0x11c
   21dac:	lsr	r3, r4, #6
   21db0:	orr	r3, r3, r5, lsl #26
   21db4:	eor	r3, r7, r3
   21db8:	lsr	r7, r4, #19
   21dbc:	orr	r7, r7, r5, lsl #13
   21dc0:	lsl	r5, r2, #24
   21dc4:	eor	r3, r3, r7
   21dc8:	lsrs	r7, r0, #1
   21dcc:	lsr	r4, r2, #8
   21dd0:	orr	r5, r5, r0, lsr #8
   21dd4:	orr	r7, r7, r2, lsl #31
   21dd8:	orr	r4, r4, r0, lsl #24
   21ddc:	rrx	r6, r2
   21de0:	eor	r5, r5, r0, lsr #7
   21de4:	eor	r7, r5, r7
   21de8:	lsr	r5, r2, #7
   21dec:	orr	r5, r5, r0, lsl #25
   21df0:	ldr	r0, [sp, #168]	; 0xa8
   21df4:	eor	r5, r4, r5
   21df8:	eor	r6, r5, r6
   21dfc:	ldr	r5, [sp, #432]	; 0x1b0
   21e00:	adds	r6, r6, r0
   21e04:	ldr	r0, [sp, #172]	; 0xac
   21e08:	adc	r7, r7, r0
   21e0c:	ldr	r0, [fp, #-252]	; 0xffffff04
   21e10:	adds	r6, r6, r8
   21e14:	adc	r7, r7, r0
   21e18:	adds	r4, r6, r3
   21e1c:	ldr	r6, [sp, #436]	; 0x1b4
   21e20:	ldr	r0, [sp, #412]	; 0x19c
   21e24:	adc	ip, r7, ip
   21e28:	lsrs	r3, r5, #1
   21e2c:	str	r4, [fp, #-476]	; 0xfffffe24
   21e30:	str	ip, [fp, #-480]	; 0xfffffe20
   21e34:	lsl	r2, r6, #24
   21e38:	orr	r3, r3, r6, lsl #31
   21e3c:	rrx	r7, r6
   21e40:	orr	r2, r2, r5, lsr #8
   21e44:	eor	r2, r2, r5, lsr #7
   21e48:	eor	r2, r2, r3
   21e4c:	lsr	r3, r6, #7
   21e50:	lsr	r6, r6, #8
   21e54:	orr	r3, r3, r5, lsl #25
   21e58:	orr	r6, r6, r5, lsl #24
   21e5c:	eor	r3, r6, r3
   21e60:	eor	r3, r3, r7
   21e64:	adds	r3, r3, sl
   21e68:	ldr	sl, [sp, #444]	; 0x1bc
   21e6c:	adc	r2, r2, r0
   21e70:	adds	r3, r3, r4
   21e74:	adc	r2, r2, ip
   21e78:	adds	r3, r3, r1
   21e7c:	adc	r7, r2, lr
   21e80:	lsl	r1, r3, #13
   21e84:	lsl	r2, r3, #3
   21e88:	str	r3, [sp, #484]	; 0x1e4
   21e8c:	lsl	r0, r7, #3
   21e90:	orr	r1, r1, r7, lsr #19
   21e94:	orr	r2, r2, r7, lsr #29
   21e98:	str	r7, [sp, #480]	; 0x1e0
   21e9c:	orr	r0, r0, r3, lsr #29
   21ea0:	eor	r0, r0, r7, lsr #6
   21ea4:	eor	r0, r0, r1
   21ea8:	lsr	r1, r3, #6
   21eac:	orr	r1, r1, r7, lsl #26
   21eb0:	str	r0, [fp, #-176]	; 0xffffff50
   21eb4:	ldr	r0, [fp, #-248]	; 0xffffff08
   21eb8:	eor	r1, r2, r1
   21ebc:	lsr	r2, r3, #19
   21ec0:	lsl	r3, r4, #13
   21ec4:	orr	r2, r2, r7, lsl #13
   21ec8:	orr	r3, r3, ip, lsr #19
   21ecc:	lsl	r7, r4, #3
   21ed0:	eor	r1, r1, r2
   21ed4:	lsl	r2, ip, #3
   21ed8:	orr	r7, r7, ip, lsr #29
   21edc:	orr	r2, r2, r4, lsr #29
   21ee0:	eor	r2, r2, ip, lsr #6
   21ee4:	eor	lr, r2, r3
   21ee8:	lsr	r3, r4, #6
   21eec:	ldr	r2, [sp, #296]	; 0x128
   21ef0:	orr	r3, r3, ip, lsl #26
   21ef4:	eor	r3, r7, r3
   21ef8:	lsr	r7, r4, #19
   21efc:	ldr	r4, [sp, #292]	; 0x124
   21f00:	orr	r7, r7, ip, lsl #13
   21f04:	eor	r3, r3, r7
   21f08:	lsrs	r7, r2, #1
   21f0c:	lsl	r5, r4, #24
   21f10:	orr	r7, r7, r4, lsl #31
   21f14:	rrx	r6, r4
   21f18:	orr	r5, r5, r2, lsr #8
   21f1c:	eor	r5, r5, r2, lsr #7
   21f20:	eor	r7, r5, r7
   21f24:	lsr	r5, r4, #7
   21f28:	lsr	r4, r4, #8
   21f2c:	orr	r5, r5, r2, lsl #25
   21f30:	orr	r4, r4, r2, lsl #24
   21f34:	ldr	r2, [sp, #312]	; 0x138
   21f38:	eor	r5, r4, r5
   21f3c:	ldr	r4, [sp, #448]	; 0x1c0
   21f40:	eor	r6, r5, r6
   21f44:	adds	r6, r6, r2
   21f48:	ldr	r2, [sp, #316]	; 0x13c
   21f4c:	adc	r7, r7, r2
   21f50:	adds	r6, r6, r9
   21f54:	lsl	r2, r4, #24
   21f58:	adc	r7, r7, r0
   21f5c:	adds	r5, r6, r3
   21f60:	orr	r2, r2, sl, lsr #8
   21f64:	lsr	r6, r4, #8
   21f68:	ldr	r0, [fp, #-252]	; 0xffffff04
   21f6c:	adc	ip, r7, lr
   21f70:	lsrs	r3, sl, #1
   21f74:	eor	r2, r2, sl, lsr #7
   21f78:	orr	r6, r6, sl, lsl #24
   21f7c:	str	r5, [fp, #-468]	; 0xfffffe2c
   21f80:	ldr	lr, [sp, #424]	; 0x1a8
   21f84:	orr	r3, r3, r4, lsl #31
   21f88:	rrx	r7, r4
   21f8c:	str	ip, [fp, #-472]	; 0xfffffe28
   21f90:	eor	r2, r2, r3
   21f94:	lsr	r3, r4, #7
   21f98:	ldr	r4, [sp, #300]	; 0x12c
   21f9c:	orr	r3, r3, sl, lsl #25
   21fa0:	eor	r3, r6, r3
   21fa4:	eor	r3, r3, r7
   21fa8:	adds	r3, r3, r8
   21fac:	ldr	r8, [sp, #460]	; 0x1cc
   21fb0:	adc	r2, r2, r0
   21fb4:	ldr	r0, [fp, #-176]	; 0xffffff50
   21fb8:	adds	r3, r3, r5
   21fbc:	adc	r2, r2, ip
   21fc0:	adds	r3, r3, r1
   21fc4:	lsl	r1, r3, #13
   21fc8:	str	r3, [fp, #-224]	; 0xffffff20
   21fcc:	adc	r7, r2, r0
   21fd0:	lsl	r2, r3, #3
   21fd4:	lsl	r0, r7, #3
   21fd8:	orr	r1, r1, r7, lsr #19
   21fdc:	orr	r2, r2, r7, lsr #29
   21fe0:	str	r7, [fp, #-228]	; 0xffffff1c
   21fe4:	orr	r0, r0, r3, lsr #29
   21fe8:	eor	r0, r0, r7, lsr #6
   21fec:	eor	r0, r0, r1
   21ff0:	lsr	r1, r3, #6
   21ff4:	orr	r1, r1, r7, lsl #26
   21ff8:	str	r0, [fp, #-176]	; 0xffffff50
   21ffc:	ldr	r0, [sp, #304]	; 0x130
   22000:	eor	r1, r2, r1
   22004:	lsr	r2, r3, #19
   22008:	lsl	r3, r5, #13
   2200c:	orr	r2, r2, r7, lsl #13
   22010:	orr	r3, r3, ip, lsr #19
   22014:	lsl	r7, r5, #3
   22018:	eor	r1, r1, r2
   2201c:	lsl	r2, ip, #3
   22020:	orr	r7, r7, ip, lsr #29
   22024:	orr	r2, r2, r5, lsr #29
   22028:	eor	r2, r2, ip, lsr #6
   2202c:	eor	r2, r2, r3
   22030:	lsr	r3, r5, #6
   22034:	orr	r3, r3, ip, lsl #26
   22038:	eor	r3, r7, r3
   2203c:	lsr	r7, r5, #19
   22040:	lsl	r5, r4, #24
   22044:	orr	r7, r7, ip, lsl #13
   22048:	orr	r5, r5, r0, lsr #8
   2204c:	ldr	ip, [sp, #428]	; 0x1ac
   22050:	eor	r3, r3, r7
   22054:	lsrs	r7, r0, #1
   22058:	eor	r5, r5, r0, lsr #7
   2205c:	orr	r7, r7, r4, lsl #31
   22060:	rrx	r6, r4
   22064:	eor	r7, r5, r7
   22068:	lsr	r5, r4, #7
   2206c:	lsr	r4, r4, #8
   22070:	orr	r5, r5, r0, lsl #25
   22074:	orr	r4, r4, r0, lsl #24
   22078:	ldr	r0, [sp, #320]	; 0x140
   2207c:	eor	r5, r4, r5
   22080:	ldr	r4, [sp, #464]	; 0x1d0
   22084:	eor	r6, r5, r6
   22088:	adds	r6, r6, r0
   2208c:	ldr	r0, [sp, #324]	; 0x144
   22090:	adc	r7, r7, r0
   22094:	adds	r6, r6, ip
   22098:	ldr	r0, [fp, #-248]	; 0xffffff08
   2209c:	adc	r7, r7, lr
   220a0:	adds	r5, r6, r3
   220a4:	lsr	r6, r4, #8
   220a8:	adc	sl, r7, r2
   220ac:	lsl	r2, r4, #24
   220b0:	lsrs	r3, r8, #1
   220b4:	orr	r6, r6, r8, lsl #24
   220b8:	str	r5, [fp, #-456]	; 0xfffffe38
   220bc:	orr	r2, r2, r8, lsr #8
   220c0:	orr	r3, r3, r4, lsl #31
   220c4:	rrx	r7, r4
   220c8:	str	sl, [fp, #-460]	; 0xfffffe34
   220cc:	eor	r2, r2, r8, lsr #7
   220d0:	eor	r2, r2, r3
   220d4:	lsr	r3, r4, #7
   220d8:	orr	r3, r3, r8, lsl #25
   220dc:	eor	r3, r6, r3
   220e0:	eor	r3, r3, r7
   220e4:	lsl	r7, r5, #3
   220e8:	adds	r3, r3, r9
   220ec:	orr	r7, r7, sl, lsr #29
   220f0:	ldr	r9, [sp, #472]	; 0x1d8
   220f4:	adc	r2, r2, r0
   220f8:	ldr	r0, [fp, #-176]	; 0xffffff50
   220fc:	adds	r3, r3, r5
   22100:	adc	r2, r2, sl
   22104:	adds	r3, r3, r1
   22108:	lsl	r1, r3, #13
   2210c:	str	r3, [fp, #-464]	; 0xfffffe30
   22110:	adc	r4, r2, r0
   22114:	lsl	r2, r3, #3
   22118:	lsl	r0, r4, #3
   2211c:	orr	r1, r1, r4, lsr #19
   22120:	orr	r2, r2, r4, lsr #29
   22124:	str	r4, [fp, #-220]	; 0xffffff24
   22128:	orr	r0, r0, r3, lsr #29
   2212c:	eor	r0, r0, r4, lsr #6
   22130:	eor	r0, r0, r1
   22134:	lsr	r1, r3, #6
   22138:	orr	r1, r1, r4, lsl #26
   2213c:	eor	r1, r2, r1
   22140:	lsr	r2, r3, #19
   22144:	lsl	r3, r5, #13
   22148:	orr	r2, r2, r4, lsl #13
   2214c:	orr	r3, r3, sl, lsr #19
   22150:	eor	r1, r1, r2
   22154:	lsl	r2, sl, #3
   22158:	orr	r2, r2, r5, lsr #29
   2215c:	eor	r2, r2, sl, lsr #6
   22160:	eor	r8, r2, r3
   22164:	lsr	r3, r5, #6
   22168:	ldr	r2, [sp, #412]	; 0x19c
   2216c:	orr	r3, r3, sl, lsl #26
   22170:	eor	r3, r7, r3
   22174:	lsr	r7, r5, #19
   22178:	orr	r7, r7, sl, lsl #13
   2217c:	eor	sl, r3, r7
   22180:	ldr	r3, [sp, #308]	; 0x134
   22184:	lsrs	r7, r2, #1
   22188:	lsl	r5, r3, #24
   2218c:	orr	r7, r7, r3, lsl #31
   22190:	lsr	r4, r3, #8
   22194:	rrx	r6, r3
   22198:	orr	r5, r5, r2, lsr #8
   2219c:	orr	r4, r4, r2, lsl #24
   221a0:	eor	r5, r5, r2, lsr #7
   221a4:	eor	r7, r5, r7
   221a8:	lsr	r5, r3, #7
   221ac:	orr	r5, r5, r2, lsl #25
   221b0:	ldr	r2, [sp, #176]	; 0xb0
   221b4:	eor	r5, r4, r5
   221b8:	ldr	r4, [sp, #476]	; 0x1dc
   221bc:	eor	r6, r5, r6
   221c0:	adds	r6, r6, r2
   221c4:	ldr	r2, [sp, #180]	; 0xb4
   221c8:	adc	r7, r7, r2
   221cc:	ldr	r2, [fp, #-240]	; 0xffffff10
   221d0:	adds	r6, r6, r2
   221d4:	ldr	r2, [fp, #-244]	; 0xffffff0c
   221d8:	adc	r7, r7, r2
   221dc:	adds	r5, r6, sl
   221e0:	lsl	r2, r4, #24
   221e4:	lsr	r6, r4, #8
   221e8:	ldr	sl, [sp, #452]	; 0x1c4
   221ec:	adc	r8, r7, r8
   221f0:	lsrs	r3, r9, #1
   221f4:	orr	r2, r2, r9, lsr #8
   221f8:	orr	r6, r6, r9, lsl #24
   221fc:	str	r5, [fp, #-444]	; 0xfffffe44
   22200:	eor	r2, r2, r9, lsr #7
   22204:	orr	r3, r3, r4, lsl #31
   22208:	rrx	r7, r4
   2220c:	str	r8, [fp, #-448]	; 0xfffffe40
   22210:	eor	r2, r2, r3
   22214:	lsr	r3, r4, #7
   22218:	ldr	r4, [fp, #-252]	; 0xffffff04
   2221c:	orr	r3, r3, r9, lsl #25
   22220:	eor	r3, r6, r3
   22224:	eor	r3, r3, r7
   22228:	adds	r3, r3, ip
   2222c:	ldr	ip, [fp, #-480]	; 0xfffffe20
   22230:	adc	r2, r2, lr
   22234:	adds	r3, r3, r5
   22238:	adc	r2, r2, r8
   2223c:	adds	r3, r3, r1
   22240:	adc	r7, r2, r0
   22244:	lsl	r1, r3, #13
   22248:	lsl	r2, r3, #3
   2224c:	str	r3, [fp, #-452]	; 0xfffffe3c
   22250:	lsrs	r6, r4, #1
   22254:	lsl	r0, r7, #3
   22258:	orr	r1, r1, r7, lsr #19
   2225c:	orr	r2, r2, r7, lsr #29
   22260:	str	r7, [fp, #-216]	; 0xffffff28
   22264:	orr	r0, r0, r3, lsr #29
   22268:	eor	r0, r0, r7, lsr #6
   2226c:	eor	r9, r0, r1
   22270:	lsr	r1, r3, #6
   22274:	mov	r0, r4
   22278:	orr	r1, r1, r7, lsl #26
   2227c:	eor	r1, r2, r1
   22280:	lsr	r2, r3, #19
   22284:	lsl	r3, r5, #13
   22288:	orr	r2, r2, r7, lsl #13
   2228c:	orr	r3, r3, r8, lsr #19
   22290:	lsl	r7, r5, #3
   22294:	eor	r1, r1, r2
   22298:	lsl	r2, r8, #3
   2229c:	orr	r7, r7, r8, lsr #29
   222a0:	orr	r2, r2, r5, lsr #29
   222a4:	eor	r2, r2, r8, lsr #6
   222a8:	eor	r2, r2, r3
   222ac:	lsr	r3, r5, #6
   222b0:	orr	r3, r3, r8, lsl #26
   222b4:	eor	r3, r7, r3
   222b8:	lsr	r7, r5, #19
   222bc:	orr	r7, r7, r8, lsl #13
   222c0:	ldr	r8, [sp, #416]	; 0x1a0
   222c4:	eor	r3, r3, r7
   222c8:	lsl	r7, r8, #24
   222cc:	orr	r6, r6, r8, lsl #31
   222d0:	rrx	r5, r8
   222d4:	orr	r7, r7, r4, lsr #8
   222d8:	eor	r7, r7, r4, lsr #7
   222dc:	eor	r7, r7, r6
   222e0:	lsr	r6, r8, #7
   222e4:	orr	r6, r6, r4, lsl #25
   222e8:	lsr	r4, r8, #8
   222ec:	ldr	r8, [sp, #440]	; 0x1b8
   222f0:	orr	r4, r4, r0, lsl #24
   222f4:	ldr	r0, [fp, #-236]	; 0xffffff14
   222f8:	eor	r6, r4, r6
   222fc:	ldr	r4, [sp, #436]	; 0x1b4
   22300:	eor	r6, r6, r5
   22304:	adds	r6, r6, r4
   22308:	ldr	r4, [sp, #432]	; 0x1b0
   2230c:	adc	r7, r7, r4
   22310:	ldr	r4, [fp, #-476]	; 0xfffffe24
   22314:	adds	r6, r6, r8
   22318:	adc	r7, r7, r0
   2231c:	adds	r5, r6, r3
   22320:	ldr	r0, [fp, #-240]	; 0xffffff10
   22324:	adc	lr, r7, r2
   22328:	lsrs	r3, ip, #1
   2232c:	str	r5, [fp, #-424]	; 0xfffffe58
   22330:	str	lr, [fp, #-428]	; 0xfffffe54
   22334:	lsl	r2, r4, #24
   22338:	orr	r3, r3, r4, lsl #31
   2233c:	lsr	r6, r4, #8
   22340:	rrx	r7, r4
   22344:	orr	r2, r2, ip, lsr #8
   22348:	orr	r6, r6, ip, lsl #24
   2234c:	eor	r2, r2, ip, lsr #7
   22350:	eor	r2, r2, r3
   22354:	lsr	r3, r4, #7
   22358:	ldr	r4, [fp, #-248]	; 0xffffff08
   2235c:	orr	r3, r3, ip, lsl #25
   22360:	eor	r3, r6, r3
   22364:	eor	r3, r3, r7
   22368:	adds	r3, r3, r0
   2236c:	ldr	r0, [fp, #-244]	; 0xffffff0c
   22370:	adc	r2, r2, r0
   22374:	adds	r3, r3, r5
   22378:	adc	r2, r2, lr
   2237c:	adds	r3, r3, r1
   22380:	adc	r7, r2, r9
   22384:	lsl	r1, r3, #13
   22388:	lsl	r2, r3, #3
   2238c:	str	r3, [fp, #-440]	; 0xfffffe48
   22390:	ldr	r9, [sp, #420]	; 0x1a4
   22394:	lsrs	r6, r4, #1
   22398:	lsl	r0, r7, #3
   2239c:	orr	r1, r1, r7, lsr #19
   223a0:	orr	r2, r2, r7, lsr #29
   223a4:	str	r7, [fp, #-212]	; 0xffffff2c
   223a8:	orr	r0, r0, r3, lsr #29
   223ac:	eor	r0, r0, r7, lsr #6
   223b0:	eor	ip, r0, r1
   223b4:	lsr	r1, r3, #6
   223b8:	orr	r6, r6, r9, lsl #31
   223bc:	mov	r0, r4
   223c0:	orr	r1, r1, r7, lsl #26
   223c4:	eor	r1, r2, r1
   223c8:	lsr	r2, r3, #19
   223cc:	lsl	r3, r5, #13
   223d0:	orr	r2, r2, r7, lsl #13
   223d4:	orr	r3, r3, lr, lsr #19
   223d8:	lsl	r7, r5, #3
   223dc:	eor	r1, r1, r2
   223e0:	lsl	r2, lr, #3
   223e4:	orr	r7, r7, lr, lsr #29
   223e8:	orr	r2, r2, r5, lsr #29
   223ec:	eor	r2, r2, lr, lsr #6
   223f0:	eor	r2, r2, r3
   223f4:	lsr	r3, r5, #6
   223f8:	orr	r3, r3, lr, lsl #26
   223fc:	eor	r3, r7, r3
   22400:	lsr	r7, r5, #19
   22404:	rrx	r5, r9
   22408:	orr	r7, r7, lr, lsl #13
   2240c:	ldr	lr, [fp, #-472]	; 0xfffffe28
   22410:	eor	r3, r3, r7
   22414:	lsl	r7, r9, #24
   22418:	orr	r7, r7, r4, lsr #8
   2241c:	eor	r7, r7, r4, lsr #7
   22420:	eor	r7, r7, r6
   22424:	lsr	r6, r9, #7
   22428:	orr	r6, r6, r4, lsl #25
   2242c:	lsr	r4, r9, #8
   22430:	ldr	r9, [sp, #456]	; 0x1c8
   22434:	orr	r4, r4, r0, lsl #24
   22438:	ldr	r0, [fp, #-236]	; 0xffffff14
   2243c:	eor	r6, r4, r6
   22440:	eor	r6, r6, r5
   22444:	ldr	r5, [sp, #448]	; 0x1c0
   22448:	adds	r6, r6, r5
   2244c:	ldr	r5, [sp, #444]	; 0x1bc
   22450:	adc	r7, r7, r5
   22454:	adds	r6, r6, r9
   22458:	adc	r7, r7, sl
   2245c:	adds	r4, r6, r3
   22460:	ldr	r6, [fp, #-468]	; 0xfffffe2c
   22464:	adc	r5, r7, r2
   22468:	lsrs	r3, lr, #1
   2246c:	str	r4, [fp, #-408]	; 0xfffffe68
   22470:	str	r5, [fp, #-412]	; 0xfffffe64
   22474:	lsl	r2, r6, #24
   22478:	orr	r3, r3, r6, lsl #31
   2247c:	rrx	r7, r6
   22480:	orr	r2, r2, lr, lsr #8
   22484:	eor	r2, r2, lr, lsr #7
   22488:	eor	r2, r2, r3
   2248c:	lsr	r3, r6, #7
   22490:	lsr	r6, r6, #8
   22494:	orr	r3, r3, lr, lsl #25
   22498:	orr	r6, r6, lr, lsl #24
   2249c:	eor	r3, r6, r3
   224a0:	eor	r3, r3, r7
   224a4:	adds	r3, r3, r8
   224a8:	ldr	r8, [sp, #468]	; 0x1d4
   224ac:	adc	r2, r2, r0
   224b0:	adds	r3, r3, r4
   224b4:	adc	r2, r2, r5
   224b8:	adds	r3, r3, r1
   224bc:	adc	r7, r2, ip
   224c0:	lsl	r1, r3, #13
   224c4:	lsl	r2, r3, #3
   224c8:	str	r3, [fp, #-416]	; 0xfffffe60
   224cc:	ldr	ip, [sp, #428]	; 0x1ac
   224d0:	lsl	r0, r7, #3
   224d4:	orr	r1, r1, r7, lsr #19
   224d8:	orr	r2, r2, r7, lsr #29
   224dc:	str	r7, [fp, #-420]	; 0xfffffe5c
   224e0:	orr	r0, r0, r3, lsr #29
   224e4:	eor	r0, r0, r7, lsr #6
   224e8:	eor	lr, r0, r1
   224ec:	lsr	r1, r3, #6
   224f0:	orr	r1, r1, r7, lsl #26
   224f4:	eor	r1, r2, r1
   224f8:	lsr	r2, r3, #19
   224fc:	lsl	r3, r4, #13
   22500:	orr	r2, r2, r7, lsl #13
   22504:	orr	r3, r3, r5, lsr #19
   22508:	lsl	r7, r4, #3
   2250c:	eor	r1, r1, r2
   22510:	lsl	r2, r5, #3
   22514:	orr	r7, r7, r5, lsr #29
   22518:	orr	r2, r2, r4, lsr #29
   2251c:	eor	r2, r2, r5, lsr #6
   22520:	eor	r2, r2, r3
   22524:	lsr	r3, r4, #6
   22528:	orr	r3, r3, r5, lsl #26
   2252c:	eor	r3, r7, r3
   22530:	lsr	r7, r4, #19
   22534:	ldr	r4, [sp, #424]	; 0x1a8
   22538:	orr	r7, r7, r5, lsl #13
   2253c:	eor	r3, r3, r7
   22540:	lsl	r7, ip, #24
   22544:	lsrs	r6, r4, #1
   22548:	orr	r7, r7, r4, lsr #8
   2254c:	mov	r0, r4
   22550:	eor	r7, r7, r4, lsr #7
   22554:	orr	r6, r6, ip, lsl #31
   22558:	rrx	r5, ip
   2255c:	eor	r7, r7, r6
   22560:	lsr	r6, ip, #7
   22564:	orr	r6, r6, r4, lsl #25
   22568:	lsr	r4, ip, #8
   2256c:	orr	r4, r4, r0, lsl #24
   22570:	ldr	r0, [fp, #-232]	; 0xffffff18
   22574:	eor	r6, r4, r6
   22578:	eor	r6, r6, r5
   2257c:	ldr	r5, [sp, #464]	; 0x1d0
   22580:	adds	r6, r6, r5
   22584:	ldr	r5, [sp, #460]	; 0x1cc
   22588:	adc	r7, r7, r5
   2258c:	adds	r6, r6, r0
   22590:	ldr	r5, [fp, #-460]	; 0xfffffe34
   22594:	adc	r7, r7, r8
   22598:	adds	r4, r6, r3
   2259c:	ldr	r6, [fp, #-456]	; 0xfffffe38
   225a0:	adc	ip, r7, r2
   225a4:	str	r4, [fp, #-388]	; 0xfffffe7c
   225a8:	str	ip, [fp, #-392]	; 0xfffffe78
   225ac:	lsrs	r3, r5, #1
   225b0:	lsl	r2, r6, #24
   225b4:	orr	r3, r3, r6, lsl #31
   225b8:	rrx	r7, r6
   225bc:	orr	r2, r2, r5, lsr #8
   225c0:	eor	r2, r2, r5, lsr #7
   225c4:	eor	r2, r2, r3
   225c8:	lsr	r3, r6, #7
   225cc:	lsr	r6, r6, #8
   225d0:	orr	r3, r3, r5, lsl #25
   225d4:	orr	r6, r6, r5, lsl #24
   225d8:	eor	r3, r6, r3
   225dc:	eor	r3, r3, r7
   225e0:	adds	r3, r3, r9
   225e4:	ldr	r9, [sp, #480]	; 0x1e0
   225e8:	adc	r2, r2, sl
   225ec:	adds	r3, r3, r4
   225f0:	ldr	sl, [fp, #-448]	; 0xfffffe40
   225f4:	adc	r2, r2, ip
   225f8:	adds	r3, r3, r1
   225fc:	adc	r7, r2, lr
   22600:	lsl	r1, r3, #13
   22604:	lsl	r2, r3, #3
   22608:	str	r3, [fp, #-208]	; 0xffffff30
   2260c:	ldr	lr, [fp, #-240]	; 0xffffff10
   22610:	lsl	r0, r7, #3
   22614:	orr	r1, r1, r7, lsr #19
   22618:	orr	r2, r2, r7, lsr #29
   2261c:	str	r7, [fp, #-404]	; 0xfffffe6c
   22620:	orr	r0, r0, r3, lsr #29
   22624:	eor	r0, r0, r7, lsr #6
   22628:	eor	r0, r0, r1
   2262c:	lsr	r1, r3, #6
   22630:	orr	r1, r1, r7, lsl #26
   22634:	str	r0, [fp, #-176]	; 0xffffff50
   22638:	ldr	r0, [fp, #-244]	; 0xffffff0c
   2263c:	eor	r1, r2, r1
   22640:	lsr	r2, r3, #19
   22644:	lsl	r3, r4, #13
   22648:	orr	r2, r2, r7, lsl #13
   2264c:	orr	r3, r3, ip, lsr #19
   22650:	lsl	r7, r4, #3
   22654:	eor	r1, r1, r2
   22658:	lsl	r2, ip, #3
   2265c:	orr	r7, r7, ip, lsr #29
   22660:	orr	r2, r2, r4, lsr #29
   22664:	lsrs	r6, r0, #1
   22668:	eor	r2, r2, ip, lsr #6
   2266c:	orr	r6, r6, lr, lsl #31
   22670:	rrx	r5, lr
   22674:	eor	r2, r2, r3
   22678:	lsr	r3, r4, #6
   2267c:	orr	r3, r3, ip, lsl #26
   22680:	eor	r3, r7, r3
   22684:	lsr	r7, r4, #19
   22688:	lsr	r4, lr, #8
   2268c:	orr	r7, r7, ip, lsl #13
   22690:	orr	r4, r4, r0, lsl #24
   22694:	eor	r3, r3, r7
   22698:	lsl	r7, lr, #24
   2269c:	orr	r7, r7, r0, lsr #8
   226a0:	eor	r7, r7, r0, lsr #7
   226a4:	eor	r7, r7, r6
   226a8:	lsr	r6, lr, #7
   226ac:	ldr	lr, [sp, #484]	; 0x1e4
   226b0:	orr	r6, r6, r0, lsl #25
   226b4:	ldr	r0, [fp, #-232]	; 0xffffff18
   226b8:	eor	r6, r4, r6
   226bc:	ldr	r4, [fp, #-444]	; 0xfffffe44
   226c0:	eor	r6, r6, r5
   226c4:	ldr	r5, [sp, #476]	; 0x1dc
   226c8:	adds	r6, r6, r5
   226cc:	ldr	r5, [sp, #472]	; 0x1d8
   226d0:	adc	r7, r7, r5
   226d4:	adds	r6, r6, lr
   226d8:	adc	r7, r7, r9
   226dc:	adds	r5, r6, r3
   226e0:	lsr	r6, r4, #8
   226e4:	adc	ip, r7, r2
   226e8:	lsl	r2, r4, #24
   226ec:	lsrs	r3, sl, #1
   226f0:	orr	r6, r6, sl, lsl #24
   226f4:	str	r5, [fp, #-376]	; 0xfffffe88
   226f8:	orr	r2, r2, sl, lsr #8
   226fc:	orr	r3, r3, r4, lsl #31
   22700:	rrx	r7, r4
   22704:	str	ip, [fp, #-380]	; 0xfffffe84
   22708:	eor	r2, r2, sl, lsr #7
   2270c:	eor	r2, r2, r3
   22710:	lsr	r3, r4, #7
   22714:	ldr	r4, [sp, #440]	; 0x1b8
   22718:	orr	r3, r3, sl, lsl #25
   2271c:	eor	r3, r6, r3
   22720:	eor	r3, r3, r7
   22724:	adds	r3, r3, r0
   22728:	ldr	r0, [fp, #-176]	; 0xffffff50
   2272c:	adc	r2, r2, r8
   22730:	adds	r3, r3, r5
   22734:	ldr	r8, [fp, #-428]	; 0xfffffe54
   22738:	adc	r2, r2, ip
   2273c:	adds	r3, r3, r1
   22740:	lsl	r1, r3, #13
   22744:	str	r3, [fp, #-384]	; 0xfffffe80
   22748:	adc	r7, r2, r0
   2274c:	lsl	r2, r3, #3
   22750:	lsl	r0, r7, #3
   22754:	orr	r1, r1, r7, lsr #19
   22758:	orr	r2, r2, r7, lsr #29
   2275c:	str	r7, [fp, #-204]	; 0xffffff34
   22760:	orr	r0, r0, r3, lsr #29
   22764:	eor	r0, r0, r7, lsr #6
   22768:	eor	r0, r0, r1
   2276c:	lsr	r1, r3, #6
   22770:	orr	r1, r1, r7, lsl #26
   22774:	str	r0, [fp, #-176]	; 0xffffff50
   22778:	ldr	r0, [fp, #-224]	; 0xffffff20
   2277c:	eor	r1, r2, r1
   22780:	lsr	r2, r3, #19
   22784:	lsl	r3, r5, #13
   22788:	orr	r2, r2, r7, lsl #13
   2278c:	orr	r3, r3, ip, lsr #19
   22790:	lsl	r7, r5, #3
   22794:	eor	sl, r1, r2
   22798:	lsl	r2, ip, #3
   2279c:	orr	r7, r7, ip, lsr #29
   227a0:	orr	r2, r2, r5, lsr #29
   227a4:	eor	r2, r2, ip, lsr #6
   227a8:	eor	r2, r2, r3
   227ac:	lsr	r3, r5, #6
   227b0:	orr	r3, r3, ip, lsl #26
   227b4:	eor	r3, r7, r3
   227b8:	lsr	r7, r5, #19
   227bc:	ldr	r5, [fp, #-236]	; 0xffffff14
   227c0:	orr	r7, r7, ip, lsl #13
   227c4:	eor	r3, r3, r7
   227c8:	lsl	r7, r4, #24
   227cc:	lsrs	r6, r5, #1
   227d0:	orr	r7, r7, r5, lsr #8
   227d4:	eor	r7, r7, r5, lsr #7
   227d8:	orr	r6, r6, r4, lsl #31
   227dc:	rrx	r1, r4
   227e0:	eor	r7, r7, r6
   227e4:	lsr	r6, r4, #7
   227e8:	lsr	r4, r4, #8
   227ec:	orr	r6, r6, r5, lsl #25
   227f0:	orr	r4, r4, r5, lsl #24
   227f4:	eor	r6, r4, r6
   227f8:	ldr	r4, [fp, #-476]	; 0xfffffe24
   227fc:	eor	r6, r6, r1
   22800:	adds	r6, r6, r4
   22804:	ldr	r4, [fp, #-480]	; 0xfffffe20
   22808:	adc	r7, r7, r4
   2280c:	adds	r6, r6, r0
   22810:	ldr	r0, [fp, #-228]	; 0xffffff1c
   22814:	ldr	r4, [fp, #-424]	; 0xfffffe58
   22818:	adc	r7, r7, r0
   2281c:	adds	r5, r6, r3
   22820:	lsr	r6, r4, #8
   22824:	ldr	r0, [fp, #-176]	; 0xffffff50
   22828:	adc	ip, r7, r2
   2282c:	lsl	r2, r4, #24
   22830:	lsrs	r3, r8, #1
   22834:	orr	r6, r6, r8, lsl #24
   22838:	str	r5, [fp, #-368]	; 0xfffffe90
   2283c:	orr	r2, r2, r8, lsr #8
   22840:	orr	r3, r3, r4, lsl #31
   22844:	rrx	r7, r4
   22848:	str	ip, [fp, #-372]	; 0xfffffe8c
   2284c:	eor	r2, r2, r8, lsr #7
   22850:	eor	r2, r2, r3
   22854:	lsr	r3, r4, #7
   22858:	ldr	r4, [sp, #452]	; 0x1c4
   2285c:	orr	r3, r3, r8, lsl #25
   22860:	eor	r3, r6, r3
   22864:	eor	r3, r3, r7
   22868:	adds	r3, r3, lr
   2286c:	adc	r2, r2, r9
   22870:	adds	r3, r3, r5
   22874:	ldr	r9, [fp, #-412]	; 0xfffffe64
   22878:	adc	r2, r2, ip
   2287c:	adds	r3, r3, sl
   22880:	ldr	sl, [sp, #456]	; 0x1c8
   22884:	adc	r7, r2, r0
   22888:	lsl	r1, r3, #13
   2288c:	lsl	r2, r3, #3
   22890:	str	r3, [fp, #-356]	; 0xfffffe9c
   22894:	lsrs	r6, r4, #1
   22898:	lsl	r0, r7, #3
   2289c:	orr	r1, r1, r7, lsr #19
   228a0:	orr	r2, r2, r7, lsr #29
   228a4:	str	r7, [fp, #-200]	; 0xffffff38
   228a8:	orr	r0, r0, r3, lsr #29
   228ac:	eor	r0, r0, r7, lsr #6
   228b0:	orr	r6, r6, sl, lsl #31
   228b4:	eor	r8, r0, r1
   228b8:	lsr	r1, r3, #6
   228bc:	mov	r0, r4
   228c0:	orr	r1, r1, r7, lsl #26
   228c4:	eor	r1, r2, r1
   228c8:	lsr	r2, r3, #19
   228cc:	lsl	r3, r5, #13
   228d0:	orr	r2, r2, r7, lsl #13
   228d4:	orr	r3, r3, ip, lsr #19
   228d8:	lsl	r7, r5, #3
   228dc:	eor	r1, r1, r2
   228e0:	lsl	r2, ip, #3
   228e4:	orr	r7, r7, ip, lsr #29
   228e8:	orr	r2, r2, r5, lsr #29
   228ec:	eor	r2, r2, ip, lsr #6
   228f0:	eor	r2, r2, r3
   228f4:	lsr	r3, r5, #6
   228f8:	orr	r3, r3, ip, lsl #26
   228fc:	eor	r3, r7, r3
   22900:	lsr	r7, r5, #19
   22904:	rrx	r5, sl
   22908:	orr	r7, r7, ip, lsl #13
   2290c:	ldr	ip, [fp, #-392]	; 0xfffffe78
   22910:	eor	r3, r3, r7
   22914:	lsl	r7, sl, #24
   22918:	orr	r7, r7, r4, lsr #8
   2291c:	eor	r7, r7, r4, lsr #7
   22920:	eor	r7, r7, r6
   22924:	lsr	r6, sl, #7
   22928:	orr	r6, r6, r4, lsl #25
   2292c:	lsr	r4, sl, #8
   22930:	ldr	sl, [fp, #-464]	; 0xfffffe30
   22934:	orr	r4, r4, r0, lsl #24
   22938:	ldr	r0, [fp, #-220]	; 0xffffff24
   2293c:	eor	r6, r4, r6
   22940:	ldr	r4, [fp, #-468]	; 0xfffffe2c
   22944:	eor	r6, r6, r5
   22948:	adds	r6, r6, r4
   2294c:	ldr	r4, [fp, #-472]	; 0xfffffe28
   22950:	adc	r7, r7, r4
   22954:	ldr	r4, [fp, #-408]	; 0xfffffe68
   22958:	adds	r6, r6, sl
   2295c:	adc	r7, r7, r0
   22960:	adds	r5, r6, r3
   22964:	ldr	r0, [fp, #-224]	; 0xffffff20
   22968:	adc	lr, r7, r2
   2296c:	lsrs	r3, r9, #1
   22970:	str	r5, [fp, #-348]	; 0xfffffea4
   22974:	str	lr, [fp, #-352]	; 0xfffffea0
   22978:	lsl	r2, r4, #24
   2297c:	orr	r3, r3, r4, lsl #31
   22980:	lsr	r6, r4, #8
   22984:	rrx	r7, r4
   22988:	orr	r2, r2, r9, lsr #8
   2298c:	orr	r6, r6, r9, lsl #24
   22990:	eor	r2, r2, r9, lsr #7
   22994:	eor	r2, r2, r3
   22998:	lsr	r3, r4, #7
   2299c:	ldr	r4, [sp, #468]	; 0x1d4
   229a0:	orr	r3, r3, r9, lsl #25
   229a4:	eor	r3, r6, r3
   229a8:	eor	r3, r3, r7
   229ac:	adds	r3, r3, r0
   229b0:	ldr	r0, [fp, #-228]	; 0xffffff1c
   229b4:	adc	r2, r2, r0
   229b8:	adds	r3, r3, r5
   229bc:	adc	r2, r2, lr
   229c0:	adds	r3, r3, r1
   229c4:	adc	r7, r2, r8
   229c8:	lsl	r1, r3, #13
   229cc:	lsl	r2, r3, #3
   229d0:	str	r3, [fp, #-344]	; 0xfffffea8
   229d4:	ldr	r8, [fp, #-232]	; 0xffffff18
   229d8:	lsrs	r6, r4, #1
   229dc:	lsl	r0, r7, #3
   229e0:	orr	r1, r1, r7, lsr #19
   229e4:	orr	r2, r2, r7, lsr #29
   229e8:	str	r7, [sp, #328]	; 0x148
   229ec:	orr	r0, r0, r3, lsr #29
   229f0:	eor	r0, r0, r7, lsr #6
   229f4:	eor	r9, r0, r1
   229f8:	lsr	r1, r3, #6
   229fc:	orr	r6, r6, r8, lsl #31
   22a00:	mov	r0, r4
   22a04:	orr	r1, r1, r7, lsl #26
   22a08:	eor	r1, r2, r1
   22a0c:	lsr	r2, r3, #19
   22a10:	lsl	r3, r5, #13
   22a14:	orr	r2, r2, r7, lsl #13
   22a18:	orr	r3, r3, lr, lsr #19
   22a1c:	lsl	r7, r5, #3
   22a20:	eor	r1, r1, r2
   22a24:	lsl	r2, lr, #3
   22a28:	orr	r7, r7, lr, lsr #29
   22a2c:	orr	r2, r2, r5, lsr #29
   22a30:	eor	r2, r2, lr, lsr #6
   22a34:	eor	r2, r2, r3
   22a38:	lsr	r3, r5, #6
   22a3c:	orr	r3, r3, lr, lsl #26
   22a40:	eor	r3, r7, r3
   22a44:	lsr	r7, r5, #19
   22a48:	rrx	r5, r8
   22a4c:	orr	r7, r7, lr, lsl #13
   22a50:	eor	r3, r3, r7
   22a54:	lsl	r7, r8, #24
   22a58:	orr	r7, r7, r4, lsr #8
   22a5c:	eor	r7, r7, r4, lsr #7
   22a60:	eor	r7, r7, r6
   22a64:	lsr	r6, r8, #7
   22a68:	orr	r6, r6, r4, lsl #25
   22a6c:	lsr	r4, r8, #8
   22a70:	ldr	r8, [fp, #-452]	; 0xfffffe3c
   22a74:	orr	r4, r4, r0, lsl #24
   22a78:	ldr	r0, [fp, #-216]	; 0xffffff28
   22a7c:	eor	r6, r4, r6
   22a80:	ldr	r4, [fp, #-456]	; 0xfffffe38
   22a84:	eor	r6, r6, r5
   22a88:	adds	r6, r6, r4
   22a8c:	ldr	r4, [fp, #-460]	; 0xfffffe34
   22a90:	adc	r7, r7, r4
   22a94:	ldr	r4, [fp, #-388]	; 0xfffffe7c
   22a98:	adds	r6, r6, r8
   22a9c:	adc	r7, r7, r0
   22aa0:	adds	r5, r6, r3
   22aa4:	ldr	r0, [fp, #-220]	; 0xffffff24
   22aa8:	adc	lr, r7, r2
   22aac:	lsrs	r3, ip, #1
   22ab0:	str	r5, [fp, #-436]	; 0xfffffe4c
   22ab4:	str	lr, [fp, #-432]	; 0xfffffe50
   22ab8:	lsl	r2, r4, #24
   22abc:	orr	r3, r3, r4, lsl #31
   22ac0:	lsr	r6, r4, #8
   22ac4:	rrx	r7, r4
   22ac8:	orr	r2, r2, ip, lsr #8
   22acc:	orr	r6, r6, ip, lsl #24
   22ad0:	eor	r2, r2, ip, lsr #7
   22ad4:	eor	r2, r2, r3
   22ad8:	lsr	r3, r4, #7
   22adc:	ldr	r4, [sp, #480]	; 0x1e0
   22ae0:	orr	r3, r3, ip, lsl #25
   22ae4:	eor	r3, r6, r3
   22ae8:	eor	r3, r3, r7
   22aec:	adds	r3, r3, sl
   22af0:	ldr	sl, [fp, #-440]	; 0xfffffe48
   22af4:	adc	r2, r2, r0
   22af8:	adds	r3, r3, r5
   22afc:	adc	r2, r2, lr
   22b00:	adds	r3, r3, r1
   22b04:	adc	r7, r2, r9
   22b08:	lsl	r1, r3, #13
   22b0c:	lsl	r2, r3, #3
   22b10:	str	r3, [sp, #336]	; 0x150
   22b14:	ldr	r9, [sp, #484]	; 0x1e4
   22b18:	lsrs	r6, r4, #1
   22b1c:	lsl	r0, r7, #3
   22b20:	orr	r1, r1, r7, lsr #19
   22b24:	orr	r2, r2, r7, lsr #29
   22b28:	str	r7, [fp, #-336]	; 0xfffffeb0
   22b2c:	orr	r0, r0, r3, lsr #29
   22b30:	eor	r0, r0, r7, lsr #6
   22b34:	eor	ip, r0, r1
   22b38:	lsr	r1, r3, #6
   22b3c:	orr	r6, r6, r9, lsl #31
   22b40:	mov	r0, r4
   22b44:	orr	r1, r1, r7, lsl #26
   22b48:	eor	r1, r2, r1
   22b4c:	lsr	r2, r3, #19
   22b50:	lsl	r3, r5, #13
   22b54:	orr	r2, r2, r7, lsl #13
   22b58:	orr	r3, r3, lr, lsr #19
   22b5c:	lsl	r7, r5, #3
   22b60:	eor	r1, r1, r2
   22b64:	lsl	r2, lr, #3
   22b68:	orr	r7, r7, lr, lsr #29
   22b6c:	orr	r2, r2, r5, lsr #29
   22b70:	eor	r2, r2, lr, lsr #6
   22b74:	eor	r2, r2, r3
   22b78:	lsr	r3, r5, #6
   22b7c:	orr	r3, r3, lr, lsl #26
   22b80:	eor	r3, r7, r3
   22b84:	lsr	r7, r5, #19
   22b88:	rrx	r5, r9
   22b8c:	orr	r7, r7, lr, lsl #13
   22b90:	ldr	lr, [fp, #-380]	; 0xfffffe84
   22b94:	eor	r3, r3, r7
   22b98:	lsl	r7, r9, #24
   22b9c:	orr	r7, r7, r4, lsr #8
   22ba0:	eor	r7, r7, r4, lsr #7
   22ba4:	eor	r7, r7, r6
   22ba8:	lsr	r6, r9, #7
   22bac:	orr	r6, r6, r4, lsl #25
   22bb0:	lsr	r4, r9, #8
   22bb4:	orr	r4, r4, r0, lsl #24
   22bb8:	ldr	r0, [fp, #-212]	; 0xffffff2c
   22bbc:	eor	r6, r4, r6
   22bc0:	eor	r6, r6, r5
   22bc4:	ldr	r5, [fp, #-444]	; 0xfffffe44
   22bc8:	adds	r6, r6, r5
   22bcc:	ldr	r5, [fp, #-448]	; 0xfffffe40
   22bd0:	adc	r7, r7, r5
   22bd4:	adds	r6, r6, sl
   22bd8:	adc	r7, r7, r0
   22bdc:	adds	r5, r6, r3
   22be0:	ldr	r6, [fp, #-376]	; 0xfffffe88
   22be4:	ldr	r0, [fp, #-216]	; 0xffffff28
   22be8:	adc	r9, r7, r2
   22bec:	lsrs	r3, lr, #1
   22bf0:	str	r5, [fp, #-400]	; 0xfffffe70
   22bf4:	str	r9, [fp, #-396]	; 0xfffffe74
   22bf8:	lsl	r2, r6, #24
   22bfc:	orr	r3, r3, r6, lsl #31
   22c00:	rrx	r7, r6
   22c04:	orr	r2, r2, lr, lsr #8
   22c08:	eor	r2, r2, lr, lsr #7
   22c0c:	eor	r2, r2, r3
   22c10:	lsr	r3, r6, #7
   22c14:	lsr	r6, r6, #8
   22c18:	orr	r3, r3, lr, lsl #25
   22c1c:	orr	r6, r6, lr, lsl #24
   22c20:	eor	r3, r6, r3
   22c24:	eor	r3, r3, r7
   22c28:	lsl	r7, r5, #3
   22c2c:	adds	r3, r3, r8
   22c30:	orr	r7, r7, r9, lsr #29
   22c34:	ldr	r8, [fp, #-416]	; 0xfffffe60
   22c38:	adc	r2, r2, r0
   22c3c:	adds	r3, r3, r5
   22c40:	adc	r2, r2, r9
   22c44:	adds	r4, r3, r1
   22c48:	adc	r3, r2, ip
   22c4c:	lsl	r1, r4, #13
   22c50:	lsl	r2, r4, #3
   22c54:	ldr	ip, [fp, #-224]	; 0xffffff20
   22c58:	str	r4, [fp, #-332]	; 0xfffffeb4
   22c5c:	lsl	r0, r3, #3
   22c60:	orr	r1, r1, r3, lsr #19
   22c64:	orr	r2, r2, r3, lsr #29
   22c68:	str	r3, [fp, #-196]	; 0xffffff3c
   22c6c:	orr	r0, r0, r4, lsr #29
   22c70:	eor	r0, r0, r3, lsr #6
   22c74:	eor	lr, r0, r1
   22c78:	lsr	r1, r4, #6
   22c7c:	orr	r1, r1, r3, lsl #26
   22c80:	eor	r1, r2, r1
   22c84:	lsr	r2, r4, #19
   22c88:	ldr	r4, [fp, #-228]	; 0xffffff1c
   22c8c:	orr	r2, r2, r3, lsl #13
   22c90:	lsl	r3, r5, #13
   22c94:	eor	r1, r1, r2
   22c98:	lsl	r2, r9, #3
   22c9c:	orr	r3, r3, r9, lsr #19
   22ca0:	orr	r2, r2, r5, lsr #29
   22ca4:	eor	r2, r2, r9, lsr #6
   22ca8:	lsrs	r6, r4, #1
   22cac:	mov	r0, r4
   22cb0:	eor	r2, r2, r3
   22cb4:	lsr	r3, r5, #6
   22cb8:	orr	r6, r6, ip, lsl #31
   22cbc:	orr	r3, r3, r9, lsl #26
   22cc0:	eor	r3, r7, r3
   22cc4:	lsr	r7, r5, #19
   22cc8:	rrx	r5, ip
   22ccc:	orr	r7, r7, r9, lsl #13
   22cd0:	ldr	r9, [fp, #-420]	; 0xfffffe5c
   22cd4:	eor	r3, r3, r7
   22cd8:	lsl	r7, ip, #24
   22cdc:	orr	r7, r7, r4, lsr #8
   22ce0:	eor	r7, r7, r4, lsr #7
   22ce4:	eor	r7, r7, r6
   22ce8:	lsr	r6, ip, #7
   22cec:	orr	r6, r6, r4, lsl #25
   22cf0:	lsr	r4, ip, #8
   22cf4:	orr	r4, r4, r0, lsl #24
   22cf8:	ldr	r0, [fp, #-212]	; 0xffffff2c
   22cfc:	eor	r6, r4, r6
   22d00:	eor	r6, r6, r5
   22d04:	ldr	r5, [fp, #-424]	; 0xfffffe58
   22d08:	adds	r6, r6, r5
   22d0c:	ldr	r5, [fp, #-428]	; 0xfffffe54
   22d10:	adc	r7, r7, r5
   22d14:	adds	r6, r6, r8
   22d18:	ldr	r5, [fp, #-372]	; 0xfffffe8c
   22d1c:	adc	r7, r7, r9
   22d20:	adds	r4, r6, r3
   22d24:	ldr	r6, [fp, #-368]	; 0xfffffe90
   22d28:	adc	ip, r7, r2
   22d2c:	str	r4, [fp, #-360]	; 0xfffffe98
   22d30:	str	ip, [fp, #-364]	; 0xfffffe94
   22d34:	lsrs	r3, r5, #1
   22d38:	lsl	r2, r6, #24
   22d3c:	orr	r3, r3, r6, lsl #31
   22d40:	rrx	r7, r6
   22d44:	orr	r2, r2, r5, lsr #8
   22d48:	eor	r2, r2, r5, lsr #7
   22d4c:	eor	r2, r2, r3
   22d50:	lsr	r3, r6, #7
   22d54:	lsr	r6, r6, #8
   22d58:	orr	r3, r3, r5, lsl #25
   22d5c:	orr	r6, r6, r5, lsl #24
   22d60:	eor	r3, r6, r3
   22d64:	eor	r3, r3, r7
   22d68:	adds	r3, r3, sl
   22d6c:	ldr	sl, [fp, #-352]	; 0xfffffea0
   22d70:	adc	r2, r2, r0
   22d74:	adds	r3, r3, r4
   22d78:	adc	r2, r2, ip
   22d7c:	adds	r7, r3, r1
   22d80:	adc	r3, r2, lr
   22d84:	lsl	r1, r7, #13
   22d88:	lsl	r2, r7, #3
   22d8c:	str	r7, [fp, #-188]	; 0xffffff44
   22d90:	ldr	lr, [fp, #-464]	; 0xfffffe30
   22d94:	lsl	r0, r3, #3
   22d98:	orr	r1, r1, r3, lsr #19
   22d9c:	orr	r2, r2, r3, lsr #29
   22da0:	str	r3, [fp, #-192]	; 0xffffff40
   22da4:	orr	r0, r0, r7, lsr #29
   22da8:	eor	r0, r0, r3, lsr #6
   22dac:	eor	r0, r0, r1
   22db0:	lsr	r1, r7, #6
   22db4:	orr	r1, r1, r3, lsl #26
   22db8:	str	r0, [fp, #-176]	; 0xffffff50
   22dbc:	ldr	r0, [fp, #-220]	; 0xffffff24
   22dc0:	eor	r1, r2, r1
   22dc4:	lsr	r2, r7, #19
   22dc8:	lsl	r7, r4, #3
   22dcc:	orr	r2, r2, r3, lsl #13
   22dd0:	lsl	r3, r4, #13
   22dd4:	orr	r7, r7, ip, lsr #29
   22dd8:	eor	r1, r1, r2
   22ddc:	lsl	r2, ip, #3
   22de0:	orr	r3, r3, ip, lsr #19
   22de4:	orr	r2, r2, r4, lsr #29
   22de8:	lsrs	r6, r0, #1
   22dec:	eor	r2, r2, ip, lsr #6
   22df0:	orr	r6, r6, lr, lsl #31
   22df4:	rrx	r5, lr
   22df8:	eor	r2, r2, r3
   22dfc:	lsr	r3, r4, #6
   22e00:	orr	r3, r3, ip, lsl #26
   22e04:	eor	r3, r7, r3
   22e08:	lsr	r7, r4, #19
   22e0c:	lsr	r4, lr, #8
   22e10:	orr	r7, r7, ip, lsl #13
   22e14:	orr	r4, r4, r0, lsl #24
   22e18:	eor	r3, r3, r7
   22e1c:	lsl	r7, lr, #24
   22e20:	orr	r7, r7, r0, lsr #8
   22e24:	eor	r7, r7, r0, lsr #7
   22e28:	eor	r7, r7, r6
   22e2c:	lsr	r6, lr, #7
   22e30:	ldr	lr, [fp, #-404]	; 0xfffffe6c
   22e34:	orr	r6, r6, r0, lsl #25
   22e38:	ldr	r0, [fp, #-208]	; 0xffffff30
   22e3c:	eor	r6, r4, r6
   22e40:	ldr	r4, [fp, #-348]	; 0xfffffea4
   22e44:	eor	r6, r6, r5
   22e48:	ldr	r5, [fp, #-408]	; 0xfffffe68
   22e4c:	adds	r6, r6, r5
   22e50:	ldr	r5, [fp, #-412]	; 0xfffffe64
   22e54:	adc	r7, r7, r5
   22e58:	adds	r6, r6, r0
   22e5c:	ldr	r0, [fp, #-176]	; 0xffffff50
   22e60:	adc	r7, r7, lr
   22e64:	adds	r5, r6, r3
   22e68:	lsr	r6, r4, #8
   22e6c:	adc	ip, r7, r2
   22e70:	lsl	r2, r4, #24
   22e74:	lsrs	r3, sl, #1
   22e78:	orr	r6, r6, sl, lsl #24
   22e7c:	str	r5, [sp, #332]	; 0x14c
   22e80:	orr	r2, r2, sl, lsr #8
   22e84:	orr	r3, r3, r4, lsl #31
   22e88:	rrx	r7, r4
   22e8c:	str	ip, [fp, #-340]	; 0xfffffeac
   22e90:	eor	r2, r2, sl, lsr #7
   22e94:	eor	r2, r2, r3
   22e98:	lsr	r3, r4, #7
   22e9c:	orr	r3, r3, sl, lsl #25
   22ea0:	ldr	sl, [fp, #-384]	; 0xfffffe80
   22ea4:	eor	r3, r6, r3
   22ea8:	eor	r3, r3, r7
   22eac:	lsl	r7, r5, #3
   22eb0:	adds	r3, r3, r8
   22eb4:	orr	r7, r7, ip, lsr #29
   22eb8:	adc	r2, r2, r9
   22ebc:	adds	r3, r3, r5
   22ec0:	adc	r2, r2, ip
   22ec4:	adds	r4, r3, r1
   22ec8:	adc	r3, r2, r0
   22ecc:	lsl	r1, r4, #13
   22ed0:	lsl	r2, r4, #3
   22ed4:	str	r4, [fp, #-328]	; 0xfffffeb8
   22ed8:	lsl	r0, r3, #3
   22edc:	orr	r1, r1, r3, lsr #19
   22ee0:	orr	r2, r2, r3, lsr #29
   22ee4:	str	r3, [fp, #-184]	; 0xffffff48
   22ee8:	orr	r0, r0, r4, lsr #29
   22eec:	eor	r0, r0, r3, lsr #6
   22ef0:	eor	r8, r0, r1
   22ef4:	lsr	r1, r4, #6
   22ef8:	orr	r1, r1, r3, lsl #26
   22efc:	eor	r1, r2, r1
   22f00:	lsr	r2, r4, #19
   22f04:	ldr	r4, [fp, #-452]	; 0xfffffe3c
   22f08:	orr	r2, r2, r3, lsl #13
   22f0c:	lsl	r3, r5, #13
   22f10:	eor	r0, r1, r2
   22f14:	lsl	r2, ip, #3
   22f18:	orr	r3, r3, ip, lsr #19
   22f1c:	orr	r2, r2, r5, lsr #29
   22f20:	eor	r2, r2, ip, lsr #6
   22f24:	eor	r2, r2, r3
   22f28:	lsr	r3, r5, #6
   22f2c:	orr	r3, r3, ip, lsl #26
   22f30:	eor	r3, r7, r3
   22f34:	lsr	r7, r5, #19
   22f38:	ldr	r5, [fp, #-216]	; 0xffffff28
   22f3c:	orr	r7, r7, ip, lsl #13
   22f40:	eor	r3, r3, r7
   22f44:	lsl	r7, r4, #24
   22f48:	lsrs	r6, r5, #1
   22f4c:	orr	r7, r7, r5, lsr #8
   22f50:	eor	r7, r7, r5, lsr #7
   22f54:	orr	r6, r6, r4, lsl #31
   22f58:	rrx	r1, r4
   22f5c:	eor	r7, r7, r6
   22f60:	lsr	r6, r4, #7
   22f64:	lsr	r4, r4, #8
   22f68:	orr	r6, r6, r5, lsl #25
   22f6c:	orr	r4, r4, r5, lsl #24
   22f70:	eor	r6, r4, r6
   22f74:	ldr	r4, [fp, #-388]	; 0xfffffe7c
   22f78:	eor	r6, r6, r1
   22f7c:	ldr	r1, [fp, #-204]	; 0xffffff34
   22f80:	adds	r6, r6, r4
   22f84:	ldr	r4, [fp, #-392]	; 0xfffffe78
   22f88:	adc	r7, r7, r4
   22f8c:	adds	r6, r6, sl
   22f90:	ldr	r4, [fp, #-432]	; 0xfffffe50
   22f94:	adc	r7, r7, r1
   22f98:	ldr	r1, [fp, #-436]	; 0xfffffe4c
   22f9c:	adds	r5, r6, r3
   22fa0:	adc	r9, r7, r2
   22fa4:	str	r5, [sp, #344]	; 0x158
   22fa8:	str	r9, [sp, #340]	; 0x154
   22fac:	lsrs	r3, r4, #1
   22fb0:	lsl	r2, r1, #24
   22fb4:	orr	r3, r3, r1, lsl #31
   22fb8:	lsr	r6, r1, #8
   22fbc:	rrx	r7, r1
   22fc0:	orr	r2, r2, r4, lsr #8
   22fc4:	orr	r6, r6, r4, lsl #24
   22fc8:	eor	r2, r2, r4, lsr #7
   22fcc:	eor	r2, r2, r3
   22fd0:	lsr	r3, r1, #7
   22fd4:	ldr	r1, [fp, #-208]	; 0xffffff30
   22fd8:	orr	r3, r3, r4, lsl #25
   22fdc:	ldr	r4, [fp, #-440]	; 0xfffffe48
   22fe0:	eor	r3, r6, r3
   22fe4:	eor	r3, r3, r7
   22fe8:	adds	r3, r3, r1
   22fec:	adc	r2, r2, lr
   22ff0:	adds	r3, r3, r5
   22ff4:	ldr	lr, [fp, #-356]	; 0xfffffe9c
   22ff8:	adc	r2, r2, r9
   22ffc:	adds	r7, r3, r0
   23000:	adc	r3, r2, r8
   23004:	lsl	r1, r7, #13
   23008:	lsl	r2, r7, #3
   2300c:	str	r7, [sp, #372]	; 0x174
   23010:	lsl	r0, r3, #3
   23014:	orr	r1, r1, r3, lsr #19
   23018:	orr	r2, r2, r3, lsr #29
   2301c:	str	r3, [fp, #-316]	; 0xfffffec4
   23020:	orr	r0, r0, r7, lsr #29
   23024:	eor	r0, r0, r3, lsr #6
   23028:	eor	r0, r0, r1
   2302c:	lsr	r1, r7, #6
   23030:	orr	r1, r1, r3, lsl #26
   23034:	str	r0, [fp, #-176]	; 0xffffff50
   23038:	eor	r1, r2, r1
   2303c:	lsr	r2, r7, #19
   23040:	lsl	r7, r5, #3
   23044:	orr	r2, r2, r3, lsl #13
   23048:	lsl	r3, r5, #13
   2304c:	orr	r7, r7, r9, lsr #29
   23050:	eor	r1, r1, r2
   23054:	lsl	r2, r9, #3
   23058:	orr	r3, r3, r9, lsr #19
   2305c:	orr	r2, r2, r5, lsr #29
   23060:	eor	r2, r2, r9, lsr #6
   23064:	eor	r8, r2, r3
   23068:	lsr	r3, r5, #6
   2306c:	orr	r3, r3, r9, lsl #26
   23070:	eor	r3, r7, r3
   23074:	lsr	r7, r5, #19
   23078:	ldr	r5, [fp, #-212]	; 0xffffff2c
   2307c:	orr	r7, r7, r9, lsl #13
   23080:	ldr	r9, [fp, #-420]	; 0xfffffe5c
   23084:	eor	r3, r3, r7
   23088:	lsl	r7, r4, #24
   2308c:	lsrs	r6, r5, #1
   23090:	orr	r7, r7, r5, lsr #8
   23094:	eor	r7, r7, r5, lsr #7
   23098:	orr	r6, r6, r4, lsl #31
   2309c:	rrx	r0, r4
   230a0:	eor	r7, r7, r6
   230a4:	lsr	r6, r4, #7
   230a8:	lsr	r4, r4, #8
   230ac:	orr	r6, r6, r5, lsl #25
   230b0:	orr	r4, r4, r5, lsl #24
   230b4:	eor	r6, r4, r6
   230b8:	ldr	r4, [fp, #-376]	; 0xfffffe88
   230bc:	eor	r6, r6, r0
   230c0:	ldr	r0, [fp, #-200]	; 0xffffff38
   230c4:	adds	r6, r6, r4
   230c8:	ldr	r4, [fp, #-380]	; 0xfffffe84
   230cc:	adc	r7, r7, r4
   230d0:	adds	r6, r6, lr
   230d4:	ldr	r4, [fp, #-396]	; 0xfffffe74
   230d8:	adc	r7, r7, r0
   230dc:	ldr	r0, [fp, #-400]	; 0xfffffe70
   230e0:	adds	r5, r6, r3
   230e4:	adc	ip, r7, r8
   230e8:	ldr	r8, [fp, #-416]	; 0xfffffe60
   230ec:	str	r5, [sp, #352]	; 0x160
   230f0:	str	ip, [sp, #348]	; 0x15c
   230f4:	lsrs	r3, r4, #1
   230f8:	lsl	r2, r0, #24
   230fc:	orr	r3, r3, r0, lsl #31
   23100:	lsr	r6, r0, #8
   23104:	rrx	r7, r0
   23108:	orr	r2, r2, r4, lsr #8
   2310c:	orr	r6, r6, r4, lsl #24
   23110:	eor	r2, r2, r4, lsr #7
   23114:	eor	r2, r2, r3
   23118:	lsr	r3, r0, #7
   2311c:	ldr	r0, [fp, #-204]	; 0xffffff34
   23120:	orr	r3, r3, r4, lsl #25
   23124:	eor	r3, r6, r3
   23128:	eor	r3, r3, r7
   2312c:	lsl	r7, r5, #3
   23130:	adds	r3, r3, sl
   23134:	orr	r7, r7, ip, lsr #29
   23138:	adc	r2, r2, r0
   2313c:	ldr	r0, [fp, #-176]	; 0xffffff50
   23140:	adds	r3, r3, r5
   23144:	adc	r2, r2, ip
   23148:	adds	r4, r3, r1
   2314c:	lsl	r1, r4, #13
   23150:	str	r4, [fp, #-312]	; 0xfffffec8
   23154:	adc	r3, r2, r0
   23158:	lsl	r2, r4, #3
   2315c:	lsrs	r6, r9, #1
   23160:	lsl	r0, r3, #3
   23164:	orr	r1, r1, r3, lsr #19
   23168:	orr	r2, r2, r3, lsr #29
   2316c:	str	r3, [fp, #-180]	; 0xffffff4c
   23170:	orr	r6, r6, r8, lsl #31
   23174:	orr	r0, r0, r4, lsr #29
   23178:	eor	r0, r0, r3, lsr #6
   2317c:	eor	sl, r0, r1
   23180:	lsr	r1, r4, #6
   23184:	ldr	r0, [fp, #-364]	; 0xfffffe94
   23188:	orr	r1, r1, r3, lsl #26
   2318c:	eor	r1, r2, r1
   23190:	lsr	r2, r4, #19
   23194:	lsr	r4, r8, #8
   23198:	orr	r2, r2, r3, lsl #13
   2319c:	lsl	r3, r5, #13
   231a0:	orr	r4, r4, r9, lsl #24
   231a4:	eor	r1, r1, r2
   231a8:	lsl	r2, ip, #3
   231ac:	orr	r3, r3, ip, lsr #19
   231b0:	orr	r2, r2, r5, lsr #29
   231b4:	eor	r2, r2, ip, lsr #6
   231b8:	eor	r2, r2, r3
   231bc:	lsr	r3, r5, #6
   231c0:	orr	r3, r3, ip, lsl #26
   231c4:	eor	r3, r7, r3
   231c8:	lsr	r7, r5, #19
   231cc:	rrx	r5, r8
   231d0:	orr	r7, r7, ip, lsl #13
   231d4:	ldr	ip, [fp, #-344]	; 0xfffffea8
   231d8:	eor	r3, r3, r7
   231dc:	lsl	r7, r8, #24
   231e0:	orr	r7, r7, r9, lsr #8
   231e4:	eor	r7, r7, r9, lsr #7
   231e8:	eor	r7, r7, r6
   231ec:	lsr	r6, r8, #7
   231f0:	ldr	r8, [fp, #-268]	; 0xfffffef4
   231f4:	orr	r6, r6, r9, lsl #25
   231f8:	ldr	r9, [sp, #328]	; 0x148
   231fc:	eor	r6, r4, r6
   23200:	ldr	r4, [fp, #-368]	; 0xfffffe90
   23204:	eor	r6, r6, r5
   23208:	adds	r6, r6, r4
   2320c:	ldr	r4, [fp, #-372]	; 0xfffffe8c
   23210:	adc	r7, r7, r4
   23214:	adds	r6, r6, ip
   23218:	adc	r7, r7, r9
   2321c:	adds	r4, r6, r3
   23220:	ldr	r6, [fp, #-360]	; 0xfffffe98
   23224:	adc	r5, r7, r2
   23228:	lsrs	r3, r0, #1
   2322c:	str	r4, [sp, #356]	; 0x164
   23230:	str	r5, [sp, #360]	; 0x168
   23234:	lsl	r2, r6, #24
   23238:	orr	r3, r3, r6, lsl #31
   2323c:	rrx	r7, r6
   23240:	orr	r2, r2, r0, lsr #8
   23244:	eor	r2, r2, r0, lsr #7
   23248:	eor	r2, r2, r3
   2324c:	lsr	r3, r6, #7
   23250:	lsr	r6, r6, #8
   23254:	orr	r3, r3, r0, lsl #25
   23258:	orr	r6, r6, r0, lsl #24
   2325c:	ldr	r0, [fp, #-200]	; 0xffffff38
   23260:	eor	r3, r6, r3
   23264:	eor	r3, r3, r7
   23268:	adds	r3, r3, lr
   2326c:	adc	r2, r2, r0
   23270:	adds	r3, r3, r4
   23274:	adc	r2, r2, r5
   23278:	adds	r7, r3, r1
   2327c:	adc	r3, r2, sl
   23280:	lsl	r1, r7, #13
   23284:	lsl	r2, r7, #3
   23288:	str	r7, [fp, #-304]	; 0xfffffed0
   2328c:	lsl	r0, r3, #3
   23290:	orr	r1, r1, r3, lsr #19
   23294:	orr	r2, r2, r3, lsr #29
   23298:	str	r3, [fp, #-300]	; 0xfffffed4
   2329c:	orr	r0, r0, r7, lsr #29
   232a0:	eor	r0, r0, r3, lsr #6
   232a4:	eor	lr, r0, r1
   232a8:	lsr	r1, r7, #6
   232ac:	ldr	r0, [fp, #-208]	; 0xffffff30
   232b0:	orr	r1, r1, r3, lsl #26
   232b4:	eor	r1, r2, r1
   232b8:	lsr	r2, r7, #19
   232bc:	lsl	r7, r4, #3
   232c0:	orr	r2, r2, r3, lsl #13
   232c4:	lsl	r3, r4, #13
   232c8:	orr	r7, r7, r5, lsr #29
   232cc:	eor	sl, r1, r2
   232d0:	lsl	r2, r5, #3
   232d4:	orr	r3, r3, r5, lsr #19
   232d8:	ldr	r1, [fp, #-404]	; 0xfffffe6c
   232dc:	orr	r2, r2, r4, lsr #29
   232e0:	eor	r2, r2, r5, lsr #6
   232e4:	eor	r2, r2, r3
   232e8:	lsr	r3, r4, #6
   232ec:	orr	r3, r3, r5, lsl #26
   232f0:	lsrs	r6, r1, #1
   232f4:	eor	r3, r7, r3
   232f8:	lsr	r7, r4, #19
   232fc:	orr	r6, r6, r0, lsl #31
   23300:	lsr	r4, r0, #8
   23304:	orr	r7, r7, r5, lsl #13
   23308:	rrx	r5, r0
   2330c:	orr	r4, r4, r1, lsl #24
   23310:	eor	r3, r3, r7
   23314:	lsl	r7, r0, #24
   23318:	orr	r7, r7, r1, lsr #8
   2331c:	eor	r7, r7, r1, lsr #7
   23320:	eor	r7, r7, r6
   23324:	lsr	r6, r0, #7
   23328:	ldr	r0, [fp, #-348]	; 0xfffffea4
   2332c:	orr	r6, r6, r1, lsl #25
   23330:	ldr	r1, [fp, #-340]	; 0xfffffeac
   23334:	eor	r6, r4, r6
   23338:	eor	r6, r6, r5
   2333c:	ldr	r5, [fp, #-204]	; 0xffffff34
   23340:	adds	r6, r6, r0
   23344:	ldr	r0, [fp, #-352]	; 0xfffffea0
   23348:	adc	r7, r7, r0
   2334c:	ldr	r0, [sp, #336]	; 0x150
   23350:	adds	r6, r6, r0
   23354:	ldr	r0, [fp, #-336]	; 0xfffffeb0
   23358:	adc	r7, r7, r0
   2335c:	adds	r0, r6, r3
   23360:	ldr	r6, [sp, #332]	; 0x14c
   23364:	adc	r4, r7, r2
   23368:	lsrs	r3, r1, #1
   2336c:	str	r0, [sp, #364]	; 0x16c
   23370:	str	r4, [sp, #368]	; 0x170
   23374:	lsl	r2, r6, #24
   23378:	orr	r3, r3, r6, lsl #31
   2337c:	rrx	r7, r6
   23380:	orr	r2, r2, r1, lsr #8
   23384:	eor	r2, r2, r1, lsr #7
   23388:	eor	r2, r2, r3
   2338c:	lsr	r3, r6, #7
   23390:	lsr	r6, r6, #8
   23394:	orr	r3, r3, r1, lsl #25
   23398:	orr	r6, r6, r1, lsl #24
   2339c:	eor	r3, r6, r3
   233a0:	ldr	r6, [fp, #-384]	; 0xfffffe80
   233a4:	eor	r3, r3, r7
   233a8:	mov	r7, r0
   233ac:	adds	r3, r3, ip
   233b0:	lsl	r1, r7, #13
   233b4:	adc	r2, r2, r9
   233b8:	adds	r3, r3, r0
   233bc:	orr	r1, r1, r4, lsr #19
   233c0:	adc	r2, r2, r4
   233c4:	adds	r0, r3, sl
   233c8:	ldr	sl, [fp, #-272]	; 0xfffffef0
   233cc:	str	r0, [sp, #376]	; 0x178
   233d0:	adc	r0, r2, lr
   233d4:	lsl	r2, r7, #3
   233d8:	lsrs	r3, r5, #1
   233dc:	str	r0, [sp, #380]	; 0x17c
   233e0:	lsl	r0, r4, #3
   233e4:	orr	r2, r2, r4, lsr #29
   233e8:	orr	r3, r3, r6, lsl #31
   233ec:	orr	r0, r0, r7, lsr #29
   233f0:	eor	r0, r0, r4, lsr #6
   233f4:	eor	r0, r0, r1
   233f8:	lsr	r1, r7, #6
   233fc:	orr	r1, r1, r4, lsl #26
   23400:	eor	r1, r2, r1
   23404:	lsr	r2, r7, #19
   23408:	rrx	r7, r6
   2340c:	orr	r2, r2, r4, lsl #13
   23410:	eor	r1, r1, r2
   23414:	lsl	r2, r6, #24
   23418:	orr	r2, r2, r5, lsr #8
   2341c:	eor	r2, r2, r5, lsr #7
   23420:	eor	r2, r2, r3
   23424:	lsr	r3, r6, #7
   23428:	lsr	r6, r6, #8
   2342c:	orr	r3, r3, r5, lsl #25
   23430:	orr	r6, r6, r5, lsl #24
   23434:	ldr	r5, [fp, #-264]	; 0xfffffef8
   23438:	eor	r3, r6, r3
   2343c:	eor	r3, r3, r7
   23440:	ldr	r7, [fp, #-436]	; 0xfffffe4c
   23444:	adds	r3, r3, r7
   23448:	ldr	r7, [fp, #-432]	; 0xfffffe50
   2344c:	adc	r2, r2, r7
   23450:	ldr	r7, [fp, #-332]	; 0xfffffeb4
   23454:	adds	r3, r3, r7
   23458:	ldr	r7, [fp, #-196]	; 0xffffff3c
   2345c:	adc	r2, r2, r7
   23460:	adds	r7, r3, r1
   23464:	adc	r3, r2, r0
   23468:	lsl	r1, r7, #13
   2346c:	lsl	r2, r7, #3
   23470:	str	r7, [fp, #-324]	; 0xfffffebc
   23474:	lsl	r0, r3, #3
   23478:	orr	r1, r1, r3, lsr #19
   2347c:	orr	r2, r2, r3, lsr #29
   23480:	str	r3, [fp, #-320]	; 0xfffffec0
   23484:	orr	r0, r0, r7, lsr #29
   23488:	eor	r0, r0, r3, lsr #6
   2348c:	eor	lr, r0, r1
   23490:	lsr	r1, r7, #6
   23494:	ldr	r0, [fp, #-356]	; 0xfffffe9c
   23498:	orr	r1, r1, r3, lsl #26
   2349c:	eor	r1, r2, r1
   234a0:	lsr	r2, r7, #19
   234a4:	orr	r2, r2, r3, lsl #13
   234a8:	eor	ip, r1, r2
   234ac:	ldr	r1, [fp, #-200]	; 0xffffff38
   234b0:	lsl	r2, r0, #24
   234b4:	lsr	r6, r0, #8
   234b8:	lsrs	r3, r1, #1
   234bc:	orr	r2, r2, r1, lsr #8
   234c0:	orr	r6, r6, r1, lsl #24
   234c4:	eor	r2, r2, r1, lsr #7
   234c8:	orr	r3, r3, r0, lsl #31
   234cc:	rrx	r7, r0
   234d0:	eor	r2, r2, r3
   234d4:	lsr	r3, r0, #7
   234d8:	ldr	r0, [fp, #-400]	; 0xfffffe70
   234dc:	orr	r3, r3, r1, lsl #25
   234e0:	eor	r3, r6, r3
   234e4:	ldr	r6, [fp, #-344]	; 0xfffffea8
   234e8:	eor	r3, r3, r7
   234ec:	adds	r3, r3, r0
   234f0:	ldr	r0, [fp, #-396]	; 0xfffffe74
   234f4:	adc	r2, r2, r0
   234f8:	ldr	r0, [fp, #-188]	; 0xffffff44
   234fc:	adds	r3, r3, r0
   23500:	ldr	r0, [fp, #-192]	; 0xffffff40
   23504:	adc	r2, r2, r0
   23508:	adds	r7, r3, ip
   2350c:	adc	r3, r2, lr
   23510:	lsl	r1, r7, #13
   23514:	lsl	r2, r7, #3
   23518:	str	r7, [fp, #-308]	; 0xfffffecc
   2351c:	lsl	r0, r3, #3
   23520:	orr	r1, r1, r3, lsr #19
   23524:	orr	r2, r2, r3, lsr #29
   23528:	str	r3, [fp, #-176]	; 0xffffff50
   2352c:	orr	r0, r0, r7, lsr #29
   23530:	eor	r0, r0, r3, lsr #6
   23534:	eor	r0, r0, r1
   23538:	lsr	r1, r7, #6
   2353c:	orr	r1, r1, r3, lsl #26
   23540:	eor	r1, r2, r1
   23544:	lsr	r2, r7, #19
   23548:	orr	r2, r2, r3, lsl #13
   2354c:	lsrs	r3, r9, #1
   23550:	eor	r1, r1, r2
   23554:	lsl	r2, r6, #24
   23558:	orr	r3, r3, r6, lsl #31
   2355c:	rrx	r7, r6
   23560:	orr	r2, r2, r9, lsr #8
   23564:	eor	r2, r2, r9, lsr #7
   23568:	eor	r2, r2, r3
   2356c:	lsr	r3, r6, #7
   23570:	lsr	r6, r6, #8
   23574:	orr	r3, r3, r9, lsl #25
   23578:	orr	r6, r6, r9, lsl #24
   2357c:	ldr	r9, [sp, #400]	; 0x190
   23580:	eor	r3, r6, r3
   23584:	eor	r3, r3, r7
   23588:	ldr	r7, [fp, #-360]	; 0xfffffe98
   2358c:	adds	r3, r3, r7
   23590:	ldr	r7, [fp, #-364]	; 0xfffffe94
   23594:	adc	r2, r2, r7
   23598:	ldr	r7, [fp, #-328]	; 0xfffffeb8
   2359c:	adds	r3, r3, r7
   235a0:	ldr	r7, [fp, #-184]	; 0xffffff48
   235a4:	adc	r2, r2, r7
   235a8:	adds	r1, r3, r1
   235ac:	adc	r0, r2, r0
   235b0:	str	r1, [fp, #-292]	; 0xfffffedc
   235b4:	ldr	r1, [fp, #-252]	; 0xffffff04
   235b8:	ldr	r2, [sp, #396]	; 0x18c
   235bc:	str	r0, [fp, #-296]	; 0xfffffed8
   235c0:	ldr	r0, [sp, #436]	; 0x1b4
   235c4:	str	r0, [fp, #-160]	; 0xffffff60
   235c8:	ldr	r0, [sp, #432]	; 0x1b0
   235cc:	str	r0, [fp, #-156]	; 0xffffff64
   235d0:	ldr	r0, [sp, #416]	; 0x1a0
   235d4:	strd	r0, [r2]
   235d8:	ldr	r0, [sp, #448]	; 0x1c0
   235dc:	ldr	r1, [sp, #444]	; 0x1bc
   235e0:	ldr	r2, [fp, #-284]	; 0xfffffee4
   235e4:	strd	r0, [r2]
   235e8:	ldr	r0, [sp, #420]	; 0x1a4
   235ec:	ldr	r1, [fp, #-248]	; 0xffffff08
   235f0:	ldr	r2, [fp, #-280]	; 0xfffffee8
   235f4:	strd	r0, [r9]
   235f8:	ldr	r0, [sp, #464]	; 0x1d0
   235fc:	ldr	r1, [sp, #460]	; 0x1cc
   23600:	strd	r0, [r2]
   23604:	ldr	r0, [sp, #428]	; 0x1ac
   23608:	ldr	r1, [sp, #424]	; 0x1a8
   2360c:	ldr	r2, [fp, #-168]	; 0xffffff58
   23610:	strd	r0, [r2]
   23614:	ldr	r0, [sp, #476]	; 0x1dc
   23618:	ldr	r1, [sp, #472]	; 0x1d8
   2361c:	ldr	r2, [fp, #-276]	; 0xfffffeec
   23620:	strd	r0, [r2]
   23624:	ldr	r0, [fp, #-240]	; 0xffffff10
   23628:	ldr	r1, [fp, #-244]	; 0xffffff0c
   2362c:	strd	r0, [sl]
   23630:	ldr	r0, [fp, #-476]	; 0xfffffe24
   23634:	ldr	r1, [fp, #-480]	; 0xfffffe20
   23638:	strd	r0, [r8]
   2363c:	ldr	r0, [fp, #-236]	; 0xffffff14
   23640:	ldr	r1, [sp, #440]	; 0x1b8
   23644:	str	r1, [r5]
   23648:	str	r0, [r5, #4]
   2364c:	ldr	r0, [fp, #-468]	; 0xfffffe2c
   23650:	ldr	r1, [fp, #-472]	; 0xfffffe28
   23654:	ldr	r4, [sp, #240]	; 0xf0
   23658:	ldr	lr, [fp, #-260]	; 0xfffffefc
   2365c:	ldr	r6, [sp, #404]	; 0x194
   23660:	ldr	ip, [fp, #-256]	; 0xffffff00
   23664:	ldr	r3, [sp, #408]	; 0x198
   23668:	ldr	r2, [sp, #244]	; 0xf4
   2366c:	ldr	r7, [sp, #396]	; 0x18c
   23670:	strd	r0, [r4]
   23674:	ldr	r0, [sp, #456]	; 0x1c8
   23678:	ldr	r1, [sp, #452]	; 0x1c4
   2367c:	strd	r0, [lr]
   23680:	ldr	r0, [fp, #-456]	; 0xfffffe38
   23684:	ldr	r1, [fp, #-460]	; 0xfffffe34
   23688:	strd	r0, [r6]
   2368c:	ldr	r0, [fp, #-232]	; 0xffffff18
   23690:	ldr	r1, [sp, #468]	; 0x1d4
   23694:	strd	r0, [ip]
   23698:	ldr	r0, [fp, #-444]	; 0xfffffe44
   2369c:	ldr	r1, [fp, #-448]	; 0xfffffe40
   236a0:	strd	r0, [r3]
   236a4:	ldr	r0, [sp, #484]	; 0x1e4
   236a8:	ldr	r1, [sp, #480]	; 0x1e0
   236ac:	strd	r0, [r2]
   236b0:	ldr	r0, [fp, #-424]	; 0xfffffe58
   236b4:	ldr	r1, [fp, #-228]	; 0xffffff1c
   236b8:	str	r0, [fp, #-160]	; 0xffffff60
   236bc:	ldr	r0, [fp, #-428]	; 0xfffffe54
   236c0:	str	r0, [fp, #-156]	; 0xffffff64
   236c4:	ldr	r0, [fp, #-224]	; 0xffffff20
   236c8:	strd	r0, [r7]
   236cc:	ldr	r0, [fp, #-408]	; 0xfffffe68
   236d0:	ldr	r1, [fp, #-412]	; 0xfffffe64
   236d4:	ldr	r7, [fp, #-284]	; 0xfffffee4
   236d8:	strd	r0, [r7]
   236dc:	ldr	r0, [fp, #-464]	; 0xfffffe30
   236e0:	ldr	r1, [fp, #-220]	; 0xffffff24
   236e4:	ldr	r7, [fp, #-280]	; 0xfffffee8
   236e8:	strd	r0, [r9]
   236ec:	ldr	r0, [fp, #-388]	; 0xfffffe7c
   236f0:	ldr	r1, [fp, #-392]	; 0xfffffe78
   236f4:	strd	r0, [r7]
   236f8:	ldr	r0, [fp, #-216]	; 0xffffff28
   236fc:	ldr	r1, [fp, #-452]	; 0xfffffe3c
   23700:	ldr	r7, [fp, #-168]	; 0xffffff58
   23704:	str	r1, [r7]
   23708:	str	r0, [r7, #4]
   2370c:	ldr	r0, [fp, #-376]	; 0xfffffe88
   23710:	ldr	r1, [fp, #-380]	; 0xfffffe84
   23714:	ldr	r7, [fp, #-276]	; 0xfffffeec
   23718:	strd	r0, [r7]
   2371c:	ldr	r0, [fp, #-212]	; 0xffffff2c
   23720:	ldr	r1, [fp, #-440]	; 0xfffffe48
   23724:	str	r1, [sl]
   23728:	str	r0, [sl, #4]
   2372c:	ldr	r0, [fp, #-368]	; 0xfffffe90
   23730:	ldr	r1, [fp, #-372]	; 0xfffffe8c
   23734:	strd	r0, [r8]
   23738:	ldr	r0, [fp, #-416]	; 0xfffffe60
   2373c:	ldr	r1, [fp, #-420]	; 0xfffffe5c
   23740:	ldr	r8, [sp, #332]	; 0x14c
   23744:	strd	r0, [r5]
   23748:	ldr	r0, [fp, #-348]	; 0xfffffea4
   2374c:	ldr	r1, [fp, #-352]	; 0xfffffea0
   23750:	mov	r5, r4
   23754:	strd	r0, [r4]
   23758:	ldr	r0, [fp, #-208]	; 0xffffff30
   2375c:	ldr	r1, [fp, #-404]	; 0xfffffe6c
   23760:	mov	r4, r3
   23764:	strd	r0, [lr]
   23768:	ldr	r0, [fp, #-436]	; 0xfffffe4c
   2376c:	ldr	r1, [fp, #-432]	; 0xfffffe50
   23770:	strd	r0, [r6]
   23774:	ldr	r0, [fp, #-384]	; 0xfffffe80
   23778:	ldr	r1, [fp, #-204]	; 0xffffff34
   2377c:	mov	r6, r2
   23780:	strd	r0, [ip]
   23784:	ldr	r0, [fp, #-400]	; 0xfffffe70
   23788:	ldr	r1, [fp, #-396]	; 0xfffffe74
   2378c:	strd	r0, [r3]
   23790:	ldr	r0, [fp, #-356]	; 0xfffffe9c
   23794:	ldr	r1, [fp, #-200]	; 0xffffff38
   23798:	strd	r0, [r2]
   2379c:	ldr	r0, [fp, #-360]	; 0xfffffe98
   237a0:	ldr	r1, [sp, #328]	; 0x148
   237a4:	ldr	r2, [sp, #396]	; 0x18c
   237a8:	str	r0, [fp, #-160]	; 0xffffff60
   237ac:	ldr	r0, [fp, #-364]	; 0xfffffe94
   237b0:	str	r0, [fp, #-156]	; 0xffffff64
   237b4:	ldr	r0, [fp, #-344]	; 0xfffffea8
   237b8:	strd	r0, [r2]
   237bc:	ldr	r0, [fp, #-340]	; 0xfffffeac
   237c0:	ldr	r1, [fp, #-284]	; 0xfffffee4
   237c4:	str	r8, [r1]
   237c8:	str	r0, [r1, #4]
   237cc:	ldr	lr, [sp, #336]	; 0x150
   237d0:	ldr	sl, [fp, #-336]	; 0xfffffeb0
   237d4:	str	lr, [r9]
   237d8:	str	sl, [r9, #4]
   237dc:	ldr	r0, [sp, #344]	; 0x158
   237e0:	ldr	r1, [sp, #340]	; 0x154
   237e4:	ldr	r3, [fp, #-280]	; 0xfffffee8
   237e8:	strd	r0, [r3]
   237ec:	ldr	r0, [fp, #-168]	; 0xffffff58
   237f0:	ldr	r1, [fp, #-196]	; 0xffffff3c
   237f4:	ldr	r3, [fp, #-332]	; 0xfffffeb4
   237f8:	str	r3, [r0]
   237fc:	str	r1, [r0, #4]
   23800:	ldr	r0, [sp, #352]	; 0x160
   23804:	ldr	r1, [sp, #348]	; 0x15c
   23808:	ldr	r3, [fp, #-272]	; 0xfffffef0
   2380c:	strd	r0, [r7]
   23810:	ldr	r0, [fp, #-192]	; 0xffffff40
   23814:	ldr	r1, [fp, #-188]	; 0xffffff44
   23818:	str	r1, [r3]
   2381c:	str	r0, [r3, #4]
   23820:	ldr	r0, [sp, #356]	; 0x164
   23824:	ldr	r1, [sp, #360]	; 0x168
   23828:	ldr	r3, [fp, #-268]	; 0xfffffef4
   2382c:	strd	r0, [r3]
   23830:	ldr	r0, [fp, #-184]	; 0xffffff48
   23834:	ldr	r1, [fp, #-328]	; 0xfffffeb8
   23838:	ldr	r3, [fp, #-264]	; 0xfffffef8
   2383c:	str	r1, [r3]
   23840:	str	r0, [r3, #4]
   23844:	ldr	r0, [sp, #368]	; 0x170
   23848:	ldr	r1, [sp, #364]	; 0x16c
   2384c:	str	r1, [r5]
   23850:	str	r0, [r5, #4]
   23854:	ldr	r7, [fp, #-316]	; 0xfffffec4
   23858:	ldr	ip, [sp, #372]	; 0x174
   2385c:	ldr	r0, [fp, #-260]	; 0xfffffefc
   23860:	str	ip, [r0]
   23864:	str	r7, [r0, #4]
   23868:	ldr	r0, [fp, #-320]	; 0xfffffec0
   2386c:	ldr	r1, [fp, #-324]	; 0xfffffebc
   23870:	ldr	r3, [sp, #404]	; 0x194
   23874:	str	r1, [r3]
   23878:	str	r0, [r3, #4]
   2387c:	ldr	r0, [fp, #-180]	; 0xffffff4c
   23880:	ldr	r1, [fp, #-312]	; 0xfffffec8
   23884:	ldr	r3, [fp, #-256]	; 0xffffff00
   23888:	str	r1, [r3]
   2388c:	str	r0, [r3, #4]
   23890:	ldr	r0, [fp, #-176]	; 0xffffff50
   23894:	ldr	r1, [fp, #-308]	; 0xfffffecc
   23898:	str	r1, [r4]
   2389c:	str	r0, [r4, #4]
   238a0:	ldr	r0, [fp, #-300]	; 0xfffffed4
   238a4:	ldr	r1, [fp, #-304]	; 0xfffffed0
   238a8:	str	r1, [r6]
   238ac:	str	r0, [r6, #4]
   238b0:	lsr	r6, lr, #8
   238b4:	ldr	r4, [fp, #-296]	; 0xfffffed8
   238b8:	ldr	r3, [fp, #-292]	; 0xfffffedc
   238bc:	ldr	r9, [sp, #376]	; 0x178
   238c0:	ldr	r5, [sp, #380]	; 0x17c
   238c4:	lsl	r0, r4, #3
   238c8:	lsl	r1, r3, #13
   238cc:	str	r3, [fp, #-160]	; 0xffffff60
   238d0:	str	r4, [fp, #-156]	; 0xffffff64
   238d4:	str	r9, [r2]
   238d8:	str	r5, [r2, #4]
   238dc:	lsl	r2, r3, #3
   238e0:	orr	r0, r0, r3, lsr #29
   238e4:	orr	r1, r1, r4, lsr #19
   238e8:	orr	r2, r2, r4, lsr #29
   238ec:	eor	r0, r0, r4, lsr #6
   238f0:	eor	r0, r0, r1
   238f4:	lsr	r1, r3, #6
   238f8:	orr	r1, r1, r4, lsl #26
   238fc:	str	r0, [sp, #236]	; 0xec
   23900:	mov	r0, sl
   23904:	eor	r1, r2, r1
   23908:	lsr	r2, r3, #19
   2390c:	lsrs	r3, sl, #1
   23910:	orr	r6, r6, r0, lsl #24
   23914:	ldr	r0, [fp, #-340]	; 0xfffffeac
   23918:	orr	r2, r2, r4, lsl #13
   2391c:	orr	r3, r3, lr, lsl #31
   23920:	eor	r4, r1, r2
   23924:	lsl	r2, lr, #24
   23928:	rrx	r1, lr
   2392c:	orr	r2, r2, sl, lsr #8
   23930:	eor	r2, r2, sl, lsr #7
   23934:	eor	r2, r2, r3
   23938:	lsr	r3, lr, #7
   2393c:	orr	r3, r3, sl, lsl #25
   23940:	mov	sl, lr
   23944:	eor	r3, r6, r3
   23948:	eor	r3, r3, r1
   2394c:	lsl	r1, r9, #13
   23950:	adds	r3, r3, r8
   23954:	orr	r1, r1, r5, lsr #19
   23958:	adc	r2, r2, r0
   2395c:	ldr	r0, [sp, #236]	; 0xec
   23960:	adds	r3, r3, ip
   23964:	adc	r2, r2, r7
   23968:	adds	lr, r3, r4
   2396c:	adc	ip, r2, r0
   23970:	ldr	r0, [fp, #-284]	; 0xfffffee4
   23974:	lsl	r2, r9, #3
   23978:	orr	r2, r2, r5, lsr #29
   2397c:	str	lr, [r0]
   23980:	str	ip, [r0, #4]
   23984:	lsl	r0, r5, #3
   23988:	str	ip, [sp, #188]	; 0xbc
   2398c:	str	lr, [sp, #192]	; 0xc0
   23990:	orr	r0, r0, r9, lsr #29
   23994:	ldr	r8, [sp, #344]	; 0x158
   23998:	ldr	r4, [fp, #-336]	; 0xfffffeb0
   2399c:	eor	r0, r0, r5, lsr #6
   239a0:	eor	r0, r0, r1
   239a4:	lsr	r1, r9, #6
   239a8:	orr	r1, r1, r5, lsl #26
   239ac:	eor	r1, r2, r1
   239b0:	lsr	r2, r9, #19
   239b4:	ldr	r9, [sp, #340]	; 0x154
   239b8:	lsr	r6, r8, #8
   239bc:	orr	r2, r2, r5, lsl #13
   239c0:	eor	r1, r1, r2
   239c4:	lsl	r2, r8, #24
   239c8:	lsrs	r3, r9, #1
   239cc:	orr	r2, r2, r9, lsr #8
   239d0:	orr	r6, r6, r9, lsl #24
   239d4:	eor	r2, r2, r9, lsr #7
   239d8:	orr	r3, r3, r8, lsl #31
   239dc:	rrx	r7, r8
   239e0:	eor	r2, r2, r3
   239e4:	lsr	r3, r8, #7
   239e8:	orr	r3, r3, r9, lsl #25
   239ec:	eor	r3, r6, r3
   239f0:	eor	r3, r3, r7
   239f4:	ldr	r7, [fp, #-196]	; 0xffffff3c
   239f8:	adds	r3, r3, sl
   239fc:	adc	r2, r2, r4
   23a00:	ldr	r4, [fp, #-324]	; 0xfffffebc
   23a04:	adds	r3, r3, r4
   23a08:	ldr	r4, [fp, #-320]	; 0xfffffec0
   23a0c:	adc	r2, r2, r4
   23a10:	adds	r4, r3, r1
   23a14:	lsl	r1, lr, #13
   23a18:	adc	r5, r2, r0
   23a1c:	ldr	r0, [sp, #400]	; 0x190
   23a20:	orr	r1, r1, ip, lsr #19
   23a24:	lsl	r2, lr, #3
   23a28:	lsrs	r3, r7, #1
   23a2c:	orr	r2, r2, ip, lsr #29
   23a30:	strd	r4, [r0]
   23a34:	lsl	r0, ip, #3
   23a38:	orr	r0, r0, lr, lsr #29
   23a3c:	eor	r0, r0, ip, lsr #6
   23a40:	eor	r0, r0, r1
   23a44:	lsr	r1, lr, #6
   23a48:	orr	r1, r1, ip, lsl #26
   23a4c:	eor	r1, r2, r1
   23a50:	lsr	r2, lr, #19
   23a54:	orr	r2, r2, ip, lsl #13
   23a58:	eor	ip, r1, r2
   23a5c:	ldr	r1, [fp, #-332]	; 0xfffffeb4
   23a60:	lsl	r2, r1, #24
   23a64:	orr	r3, r3, r1, lsl #31
   23a68:	lsr	r6, r1, #8
   23a6c:	rrx	lr, r1
   23a70:	mov	sl, r1
   23a74:	orr	r2, r2, r7, lsr #8
   23a78:	orr	r6, r6, r7, lsl #24
   23a7c:	eor	r2, r2, r7, lsr #7
   23a80:	eor	r2, r2, r3
   23a84:	lsr	r3, r1, #7
   23a88:	ldr	r1, [fp, #-312]	; 0xfffffec8
   23a8c:	orr	r3, r3, r7, lsl #25
   23a90:	eor	r3, r6, r3
   23a94:	eor	r3, r3, lr
   23a98:	adds	r3, r3, r8
   23a9c:	adc	r2, r2, r9
   23aa0:	adds	r3, r3, r1
   23aa4:	ldr	r1, [fp, #-180]	; 0xffffff4c
   23aa8:	adc	r2, r2, r1
   23aac:	adds	ip, r3, ip
   23ab0:	lsl	r1, r4, #13
   23ab4:	adc	lr, r2, r0
   23ab8:	ldr	r0, [fp, #-280]	; 0xfffffee8
   23abc:	orr	r1, r1, r5, lsr #19
   23ac0:	lsl	r2, r4, #3
   23ac4:	orr	r2, r2, r5, lsr #29
   23ac8:	stm	r0, {ip, lr}
   23acc:	lsl	r0, r5, #3
   23ad0:	str	r4, [sp, #208]	; 0xd0
   23ad4:	str	r5, [sp, #204]	; 0xcc
   23ad8:	str	ip, [sp, #216]	; 0xd8
   23adc:	str	lr, [sp, #212]	; 0xd4
   23ae0:	orr	r0, r0, r4, lsr #29
   23ae4:	ldr	r8, [sp, #352]	; 0x160
   23ae8:	ldr	r9, [sp, #348]	; 0x15c
   23aec:	eor	r0, r0, r5, lsr #6
   23af0:	eor	r0, r0, r1
   23af4:	lsr	r1, r4, #6
   23af8:	orr	r1, r1, r5, lsl #26
   23afc:	eor	r1, r2, r1
   23b00:	lsr	r2, r4, #19
   23b04:	lsrs	r3, r9, #1
   23b08:	lsr	r6, r8, #8
   23b0c:	ldr	r4, [fp, #-196]	; 0xffffff3c
   23b10:	orr	r2, r2, r5, lsl #13
   23b14:	orr	r3, r3, r8, lsl #31
   23b18:	orr	r6, r6, r9, lsl #24
   23b1c:	rrx	r7, r8
   23b20:	eor	r1, r1, r2
   23b24:	lsl	r2, r8, #24
   23b28:	orr	r2, r2, r9, lsr #8
   23b2c:	eor	r2, r2, r9, lsr #7
   23b30:	eor	r2, r2, r3
   23b34:	lsr	r3, r8, #7
   23b38:	orr	r3, r3, r9, lsl #25
   23b3c:	eor	r3, r6, r3
   23b40:	eor	r3, r3, r7
   23b44:	ldr	r7, [fp, #-192]	; 0xffffff40
   23b48:	adds	r3, r3, sl
   23b4c:	adc	r2, r2, r4
   23b50:	ldr	r4, [fp, #-308]	; 0xfffffecc
   23b54:	adds	r3, r3, r4
   23b58:	ldr	r4, [fp, #-176]	; 0xffffff50
   23b5c:	adc	r2, r2, r4
   23b60:	adds	r4, r3, r1
   23b64:	lsl	r1, ip, #13
   23b68:	adc	r5, r2, r0
   23b6c:	ldr	r0, [fp, #-168]	; 0xffffff58
   23b70:	orr	r1, r1, lr, lsr #19
   23b74:	lsl	r2, ip, #3
   23b78:	lsrs	r3, r7, #1
   23b7c:	orr	r2, r2, lr, lsr #29
   23b80:	strd	r4, [r0]
   23b84:	lsl	r0, lr, #3
   23b88:	orr	r0, r0, ip, lsr #29
   23b8c:	eor	r0, r0, lr, lsr #6
   23b90:	eor	r0, r0, r1
   23b94:	lsr	r1, ip, #6
   23b98:	orr	r1, r1, lr, lsl #26
   23b9c:	eor	r1, r2, r1
   23ba0:	lsr	r2, ip, #19
   23ba4:	orr	r2, r2, lr, lsl #13
   23ba8:	eor	ip, r1, r2
   23bac:	ldr	r1, [fp, #-188]	; 0xffffff44
   23bb0:	lsl	r2, r1, #24
   23bb4:	orr	r3, r3, r1, lsl #31
   23bb8:	lsr	r6, r1, #8
   23bbc:	rrx	lr, r1
   23bc0:	orr	r2, r2, r7, lsr #8
   23bc4:	orr	r6, r6, r7, lsl #24
   23bc8:	eor	r2, r2, r7, lsr #7
   23bcc:	eor	r2, r2, r3
   23bd0:	lsr	r3, r1, #7
   23bd4:	ldr	r1, [fp, #-304]	; 0xfffffed0
   23bd8:	orr	r3, r3, r7, lsl #25
   23bdc:	eor	r3, r6, r3
   23be0:	eor	r3, r3, lr
   23be4:	adds	r3, r3, r8
   23be8:	adc	r2, r2, r9
   23bec:	adds	r3, r3, r1
   23bf0:	ldr	r1, [fp, #-300]	; 0xfffffed4
   23bf4:	adc	r2, r2, r1
   23bf8:	adds	ip, r3, ip
   23bfc:	lsl	r1, r4, #13
   23c00:	adc	lr, r2, r0
   23c04:	ldr	r0, [fp, #-276]	; 0xfffffeec
   23c08:	orr	r1, r1, r5, lsr #19
   23c0c:	lsl	r2, r4, #3
   23c10:	orr	r2, r2, r5, lsr #29
   23c14:	stm	r0, {ip, lr}
   23c18:	lsl	r0, r5, #3
   23c1c:	str	r4, [sp, #224]	; 0xe0
   23c20:	str	r5, [sp, #220]	; 0xdc
   23c24:	str	ip, [sp, #232]	; 0xe8
   23c28:	str	lr, [sp, #228]	; 0xe4
   23c2c:	orr	r0, r0, r4, lsr #29
   23c30:	ldr	r8, [sp, #356]	; 0x164
   23c34:	ldr	r9, [sp, #360]	; 0x168
   23c38:	eor	r0, r0, r5, lsr #6
   23c3c:	eor	r0, r0, r1
   23c40:	lsr	r1, r4, #6
   23c44:	orr	r1, r1, r5, lsl #26
   23c48:	eor	r1, r2, r1
   23c4c:	lsr	r2, r4, #19
   23c50:	lsrs	r3, r9, #1
   23c54:	lsr	r6, r8, #8
   23c58:	ldr	r4, [fp, #-188]	; 0xffffff44
   23c5c:	mov	sl, r9
   23c60:	orr	r2, r2, r5, lsl #13
   23c64:	orr	r3, r3, r8, lsl #31
   23c68:	orr	r6, r6, r9, lsl #24
   23c6c:	rrx	r7, r8
   23c70:	eor	r1, r1, r2
   23c74:	lsl	r2, r8, #24
   23c78:	orr	r2, r2, r9, lsr #8
   23c7c:	eor	r2, r2, r9, lsr #7
   23c80:	eor	r2, r2, r3
   23c84:	lsr	r3, r8, #7
   23c88:	orr	r3, r3, r9, lsl #25
   23c8c:	eor	r3, r6, r3
   23c90:	eor	r3, r3, r7
   23c94:	ldr	r7, [fp, #-184]	; 0xffffff48
   23c98:	adds	r3, r3, r4
   23c9c:	ldr	r4, [fp, #-192]	; 0xffffff40
   23ca0:	adc	r2, r2, r4
   23ca4:	ldr	r4, [fp, #-292]	; 0xfffffedc
   23ca8:	adds	r3, r3, r4
   23cac:	ldr	r4, [fp, #-296]	; 0xfffffed8
   23cb0:	adc	r2, r2, r4
   23cb4:	adds	r4, r3, r1
   23cb8:	lsl	r1, ip, #13
   23cbc:	adc	r5, r2, r0
   23cc0:	ldr	r0, [fp, #-272]	; 0xfffffef0
   23cc4:	orr	r1, r1, lr, lsr #19
   23cc8:	lsl	r2, ip, #3
   23ccc:	lsrs	r3, r7, #1
   23cd0:	orr	r2, r2, lr, lsr #29
   23cd4:	strd	r4, [r0]
   23cd8:	lsl	r0, lr, #3
   23cdc:	orr	r0, r0, ip, lsr #29
   23ce0:	eor	r0, r0, lr, lsr #6
   23ce4:	eor	r0, r0, r1
   23ce8:	lsr	r1, ip, #6
   23cec:	orr	r1, r1, lr, lsl #26
   23cf0:	eor	r1, r2, r1
   23cf4:	lsr	r2, ip, #19
   23cf8:	orr	r2, r2, lr, lsl #13
   23cfc:	eor	ip, r1, r2
   23d00:	ldr	r1, [fp, #-328]	; 0xfffffeb8
   23d04:	lsl	r2, r1, #24
   23d08:	orr	r3, r3, r1, lsl #31
   23d0c:	lsr	r6, r1, #8
   23d10:	rrx	lr, r1
   23d14:	mov	r9, r1
   23d18:	orr	r2, r2, r7, lsr #8
   23d1c:	orr	r6, r6, r7, lsl #24
   23d20:	eor	r2, r2, r7, lsr #7
   23d24:	eor	r2, r2, r3
   23d28:	lsr	r3, r1, #7
   23d2c:	ldr	r1, [sp, #376]	; 0x178
   23d30:	orr	r3, r3, r7, lsl #25
   23d34:	ldr	r7, [sp, #380]	; 0x17c
   23d38:	eor	r3, r6, r3
   23d3c:	eor	r3, r3, lr
   23d40:	adds	r3, r3, r8
   23d44:	adc	r2, r2, sl
   23d48:	adds	r3, r3, r1
   23d4c:	lsl	r1, r4, #13
   23d50:	adc	r2, r2, r7
   23d54:	adds	ip, r3, ip
   23d58:	orr	r1, r1, r5, lsr #19
   23d5c:	adc	lr, r2, r0
   23d60:	ldr	r0, [fp, #-268]	; 0xfffffef4
   23d64:	lsl	r2, r4, #3
   23d68:	orr	r2, r2, r5, lsr #29
   23d6c:	stm	r0, {ip, lr}
   23d70:	lsl	r0, r5, #3
   23d74:	str	r4, [sp, #184]	; 0xb8
   23d78:	str	r5, [sp, #236]	; 0xec
   23d7c:	str	ip, [sp, #200]	; 0xc8
   23d80:	str	lr, [sp, #196]	; 0xc4
   23d84:	orr	r0, r0, r4, lsr #29
   23d88:	ldr	r8, [sp, #364]	; 0x16c
   23d8c:	eor	r0, r0, r5, lsr #6
   23d90:	eor	r0, r0, r1
   23d94:	lsr	r1, r4, #6
   23d98:	orr	r1, r1, r5, lsl #26
   23d9c:	eor	r1, r2, r1
   23da0:	lsr	r2, r4, #19
   23da4:	ldr	r4, [sp, #368]	; 0x170
   23da8:	lsr	r6, r8, #8
   23dac:	orr	r2, r2, r5, lsl #13
   23db0:	eor	r1, r1, r2
   23db4:	lsl	r2, r8, #24
   23db8:	lsrs	r3, r4, #1
   23dbc:	orr	r2, r2, r4, lsr #8
   23dc0:	orr	r6, r6, r4, lsl #24
   23dc4:	mov	sl, r4
   23dc8:	eor	r2, r2, r4, lsr #7
   23dcc:	orr	r3, r3, r8, lsl #31
   23dd0:	rrx	r7, r8
   23dd4:	eor	r2, r2, r3
   23dd8:	lsr	r3, r8, #7
   23ddc:	orr	r3, r3, r4, lsl #25
   23de0:	ldr	r4, [fp, #-184]	; 0xffffff48
   23de4:	eor	r3, r6, r3
   23de8:	eor	r3, r3, r7
   23dec:	ldr	r7, [fp, #-316]	; 0xfffffec4
   23df0:	adds	r3, r3, r9
   23df4:	adc	r2, r2, r4
   23df8:	ldr	r4, [sp, #192]	; 0xc0
   23dfc:	adds	r3, r3, r4
   23e00:	ldr	r4, [sp, #188]	; 0xbc
   23e04:	adc	r2, r2, r4
   23e08:	adds	r4, r3, r1
   23e0c:	lsl	r1, ip, #13
   23e10:	adc	r5, r2, r0
   23e14:	ldr	r0, [fp, #-264]	; 0xfffffef8
   23e18:	orr	r1, r1, lr, lsr #19
   23e1c:	lsl	r2, ip, #3
   23e20:	lsrs	r3, r7, #1
   23e24:	orr	r2, r2, lr, lsr #29
   23e28:	strd	r4, [r0]
   23e2c:	lsl	r0, lr, #3
   23e30:	orr	r0, r0, ip, lsr #29
   23e34:	eor	r0, r0, lr, lsr #6
   23e38:	eor	r0, r0, r1
   23e3c:	lsr	r1, ip, #6
   23e40:	orr	r1, r1, lr, lsl #26
   23e44:	eor	r1, r2, r1
   23e48:	lsr	r2, ip, #19
   23e4c:	orr	r2, r2, lr, lsl #13
   23e50:	eor	ip, r1, r2
   23e54:	ldr	r1, [sp, #372]	; 0x174
   23e58:	lsl	r2, r1, #24
   23e5c:	orr	r3, r3, r1, lsl #31
   23e60:	lsr	r6, r1, #8
   23e64:	rrx	lr, r1
   23e68:	mov	r9, r1
   23e6c:	orr	r2, r2, r7, lsr #8
   23e70:	orr	r6, r6, r7, lsl #24
   23e74:	eor	r2, r2, r7, lsr #7
   23e78:	eor	r2, r2, r3
   23e7c:	lsr	r3, r1, #7
   23e80:	lsl	r1, r4, #13
   23e84:	orr	r3, r3, r7, lsl #25
   23e88:	ldr	r7, [sp, #208]	; 0xd0
   23e8c:	orr	r1, r1, r5, lsr #19
   23e90:	eor	r3, r6, r3
   23e94:	eor	r3, r3, lr
   23e98:	adds	r3, r3, r8
   23e9c:	adc	r2, r2, sl
   23ea0:	adds	r3, r3, r7
   23ea4:	ldr	r7, [sp, #204]	; 0xcc
   23ea8:	adc	r2, r2, r7
   23eac:	adds	ip, r3, ip
   23eb0:	adc	lr, r2, r0
   23eb4:	ldr	r0, [sp, #240]	; 0xf0
   23eb8:	lsl	r2, r4, #3
   23ebc:	orr	r2, r2, r5, lsr #29
   23ec0:	stm	r0, {ip, lr}
   23ec4:	lsl	r0, r5, #3
   23ec8:	str	r4, [sp, #56]	; 0x38
   23ecc:	str	r5, [sp, #52]	; 0x34
   23ed0:	str	ip, [sp, #64]	; 0x40
   23ed4:	str	lr, [sp, #60]	; 0x3c
   23ed8:	orr	r0, r0, r4, lsr #29
   23edc:	ldr	r8, [fp, #-324]	; 0xfffffebc
   23ee0:	eor	r0, r0, r5, lsr #6
   23ee4:	eor	r0, r0, r1
   23ee8:	lsr	r1, r4, #6
   23eec:	orr	r1, r1, r5, lsl #26
   23ef0:	eor	r1, r2, r1
   23ef4:	lsr	r2, r4, #19
   23ef8:	ldr	r4, [fp, #-320]	; 0xfffffec0
   23efc:	lsr	r6, r8, #8
   23f00:	orr	r2, r2, r5, lsl #13
   23f04:	eor	r1, r1, r2
   23f08:	lsl	r2, r8, #24
   23f0c:	lsrs	r3, r4, #1
   23f10:	orr	r2, r2, r4, lsr #8
   23f14:	orr	r6, r6, r4, lsl #24
   23f18:	mov	sl, r4
   23f1c:	eor	r2, r2, r4, lsr #7
   23f20:	orr	r3, r3, r8, lsl #31
   23f24:	rrx	r7, r8
   23f28:	eor	r2, r2, r3
   23f2c:	lsr	r3, r8, #7
   23f30:	orr	r3, r3, r4, lsl #25
   23f34:	ldr	r4, [fp, #-316]	; 0xfffffec4
   23f38:	eor	r3, r6, r3
   23f3c:	eor	r3, r3, r7
   23f40:	ldr	r7, [fp, #-180]	; 0xffffff4c
   23f44:	adds	r3, r3, r9
   23f48:	adc	r2, r2, r4
   23f4c:	ldr	r4, [sp, #216]	; 0xd8
   23f50:	adds	r3, r3, r4
   23f54:	ldr	r4, [sp, #212]	; 0xd4
   23f58:	adc	r2, r2, r4
   23f5c:	adds	r4, r3, r1
   23f60:	lsl	r1, ip, #13
   23f64:	adc	r5, r2, r0
   23f68:	ldr	r0, [fp, #-260]	; 0xfffffefc
   23f6c:	orr	r1, r1, lr, lsr #19
   23f70:	lsl	r2, ip, #3
   23f74:	lsrs	r3, r7, #1
   23f78:	orr	r2, r2, lr, lsr #29
   23f7c:	strd	r4, [r0]
   23f80:	lsl	r0, lr, #3
   23f84:	orr	r0, r0, ip, lsr #29
   23f88:	eor	r0, r0, lr, lsr #6
   23f8c:	eor	r0, r0, r1
   23f90:	lsr	r1, ip, #6
   23f94:	orr	r1, r1, lr, lsl #26
   23f98:	eor	r1, r2, r1
   23f9c:	lsr	r2, ip, #19
   23fa0:	orr	r2, r2, lr, lsl #13
   23fa4:	eor	ip, r1, r2
   23fa8:	ldr	r1, [fp, #-312]	; 0xfffffec8
   23fac:	lsl	r2, r1, #24
   23fb0:	orr	r3, r3, r1, lsl #31
   23fb4:	lsr	r6, r1, #8
   23fb8:	rrx	lr, r1
   23fbc:	mov	r9, r1
   23fc0:	orr	r2, r2, r7, lsr #8
   23fc4:	orr	r6, r6, r7, lsl #24
   23fc8:	eor	r2, r2, r7, lsr #7
   23fcc:	eor	r2, r2, r3
   23fd0:	lsr	r3, r1, #7
   23fd4:	lsl	r1, r4, #13
   23fd8:	orr	r3, r3, r7, lsl #25
   23fdc:	ldr	r7, [sp, #224]	; 0xe0
   23fe0:	orr	r1, r1, r5, lsr #19
   23fe4:	eor	r3, r6, r3
   23fe8:	eor	r3, r3, lr
   23fec:	adds	r3, r3, r8
   23ff0:	adc	r2, r2, sl
   23ff4:	adds	r3, r3, r7
   23ff8:	ldr	r7, [sp, #220]	; 0xdc
   23ffc:	adc	r2, r2, r7
   24000:	adds	ip, r3, ip
   24004:	adc	lr, r2, r0
   24008:	ldr	r0, [sp, #404]	; 0x194
   2400c:	lsl	r2, r4, #3
   24010:	orr	r2, r2, r5, lsr #29
   24014:	stm	r0, {ip, lr}
   24018:	lsl	r0, r5, #3
   2401c:	str	r4, [sp, #72]	; 0x48
   24020:	str	r5, [sp, #68]	; 0x44
   24024:	orr	r0, r0, r4, lsr #29
   24028:	ldr	sl, [fp, #-308]	; 0xfffffecc
   2402c:	eor	r0, r0, r5, lsr #6
   24030:	eor	r0, r0, r1
   24034:	lsr	r1, r4, #6
   24038:	orr	r1, r1, r5, lsl #26
   2403c:	eor	r1, r2, r1
   24040:	lsr	r2, r4, #19
   24044:	ldr	r4, [fp, #-176]	; 0xffffff50
   24048:	lsr	r6, sl, #8
   2404c:	orr	r2, r2, r5, lsl #13
   24050:	eor	r1, r1, r2
   24054:	lsl	r2, sl, #24
   24058:	lsrs	r3, r4, #1
   2405c:	orr	r2, r2, r4, lsr #8
   24060:	orr	r6, r6, r4, lsl #24
   24064:	eor	r2, r2, r4, lsr #7
   24068:	orr	r3, r3, sl, lsl #31
   2406c:	rrx	r7, sl
   24070:	eor	r2, r2, r3
   24074:	lsr	r3, sl, #7
   24078:	orr	r3, r3, r4, lsl #25
   2407c:	ldr	r4, [fp, #-180]	; 0xffffff4c
   24080:	eor	r3, r6, r3
   24084:	eor	r3, r3, r7
   24088:	adds	r3, r3, r9
   2408c:	adc	r2, r2, r4
   24090:	ldr	r4, [sp, #232]	; 0xe8
   24094:	adds	r3, r3, r4
   24098:	ldr	r4, [sp, #228]	; 0xe4
   2409c:	adc	r2, r2, r4
   240a0:	adds	r5, r3, r1
   240a4:	lsl	r1, ip, #13
   240a8:	adc	r4, r2, r0
   240ac:	ldr	r0, [fp, #-256]	; 0xffffff00
   240b0:	orr	r1, r1, lr, lsr #19
   240b4:	lsl	r2, ip, #3
   240b8:	orr	r2, r2, lr, lsr #29
   240bc:	str	r5, [r0]
   240c0:	str	r4, [r0, #4]
   240c4:	lsl	r0, lr, #3
   240c8:	str	ip, [sp, #80]	; 0x50
   240cc:	str	lr, [sp, #76]	; 0x4c
   240d0:	orr	r0, r0, ip, lsr #29
   240d4:	ldr	r7, [fp, #-300]	; 0xfffffed4
   240d8:	eor	r0, r0, lr, lsr #6
   240dc:	eor	r0, r0, r1
   240e0:	lsr	r1, ip, #6
   240e4:	orr	r1, r1, lr, lsl #26
   240e8:	eor	r1, r2, r1
   240ec:	lsr	r2, ip, #19
   240f0:	lsrs	r3, r7, #1
   240f4:	mov	r9, r7
   240f8:	orr	r2, r2, lr, lsl #13
   240fc:	eor	ip, r1, r2
   24100:	ldr	r1, [fp, #-304]	; 0xfffffed0
   24104:	lsl	r2, r1, #24
   24108:	orr	r3, r3, r1, lsl #31
   2410c:	lsr	r6, r1, #8
   24110:	rrx	lr, r1
   24114:	mov	r8, r1
   24118:	orr	r2, r2, r7, lsr #8
   2411c:	orr	r6, r6, r7, lsl #24
   24120:	eor	r2, r2, r7, lsr #7
   24124:	eor	r2, r2, r3
   24128:	lsr	r3, r1, #7
   2412c:	ldr	r1, [fp, #-176]	; 0xffffff50
   24130:	orr	r3, r3, r7, lsl #25
   24134:	ldr	r7, [sp, #236]	; 0xec
   24138:	eor	r3, r6, r3
   2413c:	eor	r3, r3, lr
   24140:	adds	r3, r3, sl
   24144:	adc	r2, r2, r1
   24148:	ldr	r1, [sp, #184]	; 0xb8
   2414c:	adds	r3, r3, r1
   24150:	adc	r2, r2, r7
   24154:	adds	r1, r3, ip
   24158:	adc	r0, r2, r0
   2415c:	ldr	r2, [sp, #408]	; 0x198
   24160:	str	r1, [sp, #92]	; 0x5c
   24164:	str	r0, [sp, #96]	; 0x60
   24168:	str	r1, [r2]
   2416c:	str	r0, [r2, #4]
   24170:	lsl	r0, r4, #3
   24174:	lsl	r1, r5, #13
   24178:	lsl	r2, r5, #3
   2417c:	str	r4, [sp, #84]	; 0x54
   24180:	str	r5, [sp, #88]	; 0x58
   24184:	orr	r0, r0, r5, lsr #29
   24188:	orr	r1, r1, r4, lsr #19
   2418c:	ldr	r6, [fp, #-292]	; 0xfffffedc
   24190:	ldr	sl, [fp, #-296]	; 0xfffffed8
   24194:	orr	r2, r2, r4, lsr #29
   24198:	eor	r0, r0, r4, lsr #6
   2419c:	eor	r0, r0, r1
   241a0:	lsr	r1, r5, #6
   241a4:	orr	r1, r1, r4, lsl #26
   241a8:	eor	r1, r2, r1
   241ac:	lsr	r2, r5, #19
   241b0:	lsrs	r3, sl, #1
   241b4:	orr	r2, r2, r4, lsl #13
   241b8:	orr	r3, r3, r6, lsl #31
   241bc:	rrx	r7, r6
   241c0:	eor	r1, r1, r2
   241c4:	lsl	r2, r6, #24
   241c8:	orr	r2, r2, sl, lsr #8
   241cc:	eor	r2, r2, sl, lsr #7
   241d0:	eor	r2, r2, r3
   241d4:	lsr	r3, r6, #7
   241d8:	lsr	r6, r6, #8
   241dc:	orr	r3, r3, sl, lsl #25
   241e0:	orr	r6, r6, sl, lsl #24
   241e4:	eor	r3, r6, r3
   241e8:	eor	r3, r3, r7
   241ec:	ldr	r7, [sp, #200]	; 0xc8
   241f0:	adds	r3, r3, r8
   241f4:	adc	r2, r2, r9
   241f8:	adds	r3, r3, r7
   241fc:	ldr	r7, [sp, #196]	; 0xc4
   24200:	adc	r2, r2, r7
   24204:	adds	r1, r3, r1
   24208:	adc	r0, r2, r0
   2420c:	ldr	r2, [sp, #244]	; 0xf4
   24210:	str	r1, [sp, #100]	; 0x64
   24214:	str	r0, [sp, #104]	; 0x68
   24218:	str	r1, [r2]
   2421c:	str	r0, [r2, #4]
   24220:	ldr	r1, [sp, #264]	; 0x108
   24224:	ldr	r0, [sp, #280]	; 0x118
   24228:	ldr	r4, [fp, #-288]	; 0xfffffee0
   2422c:	ldr	r2, [sp, #252]	; 0xfc
   24230:	ldr	r6, [fp, #-172]	; 0xffffff54
   24234:	ldr	sl, [sp, #116]	; 0x74
   24238:	ldr	r5, [sp, #388]	; 0x184
   2423c:	eor	r0, r0, r1
   24240:	lsl	r3, r4, #23
   24244:	lsr	r7, r6, #18
   24248:	mov	r9, r5
   2424c:	str	r5, [sp, #388]	; 0x184
   24250:	str	r4, [fp, #-288]	; 0xfffffee0
   24254:	and	r0, r4, r0
   24258:	orr	r3, r3, r6, lsr #9
   2425c:	orr	r7, r7, r4, lsl #14
   24260:	eor	r0, r0, r1
   24264:	ldr	r1, [sp, #276]	; 0x114
   24268:	eor	r1, r1, r2
   2426c:	and	r1, r6, r1
   24270:	eor	r1, r1, r2
   24274:	ldr	r2, [sp, #44]	; 0x2c
   24278:	adds	r1, r2, r1
   2427c:	ldr	r2, [sp, #124]	; 0x7c
   24280:	adc	r0, r2, r0
   24284:	lsl	r2, r6, #14
   24288:	orr	r2, r2, r4, lsr #18
   2428c:	eor	r2, r2, r3
   24290:	lsl	r3, r6, #18
   24294:	orr	r3, r3, r4, lsr #14
   24298:	eor	r2, r2, r3
   2429c:	lsl	r3, r6, #23
   242a0:	orr	r3, r3, r4, lsr #9
   242a4:	eor	r3, r7, r3
   242a8:	lsr	r7, r6, #14
   242ac:	ldr	r6, [sp, #256]	; 0x100
   242b0:	orr	r7, r7, r4, lsl #18
   242b4:	eor	r3, r3, r7
   242b8:	ldr	r7, [sp, #384]	; 0x180
   242bc:	adds	r1, r1, r3
   242c0:	ldr	r3, [sp, #260]	; 0x104
   242c4:	adc	r0, r0, r2
   242c8:	ldr	r2, [sp, #268]	; 0x10c
   242cc:	mov	lr, r7
   242d0:	str	r7, [sp, #384]	; 0x180
   242d4:	adds	r1, r1, r2
   242d8:	ldr	r2, [sp, #272]	; 0x110
   242dc:	adc	r2, r0, r2
   242e0:	movw	r0, #44578	; 0xae22
   242e4:	movt	r0, #55080	; 0xd728
   242e8:	adds	r8, r1, r0
   242ec:	ldr	r0, [sp, #392]	; 0x188
   242f0:	movw	r1, #12184	; 0x2f98
   242f4:	movt	r1, #17034	; 0x428a
   242f8:	adc	r1, r2, r1
   242fc:	orr	r2, r0, r7
   24300:	str	r0, [sp, #392]	; 0x188
   24304:	and	r2, r2, r3
   24308:	and	r3, r0, r7
   2430c:	lsl	r7, r0, #30
   24310:	orr	r2, r2, r3
   24314:	lsl	r3, r0, #25
   24318:	orr	r7, r7, sl, lsr #2
   2431c:	orr	r3, r3, sl, lsr #7
   24320:	eor	r3, r7, r3
   24324:	lsl	r7, sl, #4
   24328:	orr	r7, r7, r0, lsr #28
   2432c:	eor	r3, r3, r7
   24330:	orr	r7, sl, r5
   24334:	and	r7, r7, r6
   24338:	and	r6, sl, r5
   2433c:	lsl	r5, sl, #30
   24340:	orr	r7, r7, r6
   24344:	lsl	r6, sl, #25
   24348:	orr	r5, r5, r0, lsr #2
   2434c:	orr	r6, r6, r0, lsr #7
   24350:	eor	r6, r5, r6
   24354:	lsr	r5, sl, #28
   24358:	orr	r5, r5, r0, lsl #4
   2435c:	eor	r6, r6, r5
   24360:	adds	r7, r6, r7
   24364:	adc	r2, r3, r2
   24368:	adds	ip, r7, r8
   2436c:	adc	r5, r2, r1
   24370:	lsl	r6, ip, #30
   24374:	str	ip, [sp, #268]	; 0x10c
   24378:	orr	r2, r5, r0
   2437c:	and	r3, r5, r0
   24380:	lsl	r7, r5, #30
   24384:	orr	r6, r6, r5, lsr #2
   24388:	str	r5, [sp, #124]	; 0x7c
   2438c:	and	r2, r2, lr
   24390:	orr	r7, r7, ip, lsr #2
   24394:	mov	lr, r0
   24398:	ldr	r0, [sp, #112]	; 0x70
   2439c:	orr	r3, r2, r3
   243a0:	lsl	r2, r5, #25
   243a4:	orr	r2, r2, ip, lsr #7
   243a8:	eor	r2, r7, r2
   243ac:	lsl	r7, ip, #4
   243b0:	orr	r7, r7, r5, lsr #28
   243b4:	eor	r7, r2, r7
   243b8:	lsl	r2, ip, #25
   243bc:	orr	r2, r2, r5, lsr #7
   243c0:	eor	r2, r6, r2
   243c4:	lsr	r6, ip, #28
   243c8:	orr	r6, r6, r5, lsl #4
   243cc:	and	r5, ip, sl
   243d0:	eor	r2, r2, r6
   243d4:	orr	r6, ip, sl
   243d8:	and	r6, r6, r9
   243dc:	orr	r6, r6, r5
   243e0:	adds	ip, r2, r6
   243e4:	ldr	r2, [sp, #108]	; 0x6c
   243e8:	adc	r9, r7, r3
   243ec:	ldr	r3, [sp, #264]	; 0x108
   243f0:	adds	r8, r8, r2
   243f4:	ldr	r2, [fp, #-172]	; 0xffffff54
   243f8:	adc	r5, r1, r0
   243fc:	lsl	r1, r8, #14
   24400:	lsr	r6, r8, #18
   24404:	ldr	r0, [sp, #280]	; 0x118
   24408:	lsl	r7, r5, #23
   2440c:	orr	r1, r1, r5, lsr #18
   24410:	orr	r6, r6, r5, lsl #14
   24414:	orr	r7, r7, r8, lsr #9
   24418:	eor	r1, r1, r7
   2441c:	lsl	r7, r8, #18
   24420:	orr	r7, r7, r5, lsr #14
   24424:	eor	r1, r1, r7
   24428:	lsl	r7, r8, #23
   2442c:	orr	r7, r7, r5, lsr #9
   24430:	eor	r7, r6, r7
   24434:	lsr	r6, r8, #14
   24438:	orr	r6, r6, r5, lsl #18
   2443c:	eor	r7, r7, r6
   24440:	eor	r6, r4, r0
   24444:	and	r6, r5, r6
   24448:	eor	r6, r6, r0
   2444c:	ldr	r0, [sp, #276]	; 0x114
   24450:	eor	r4, r2, r0
   24454:	ldr	r2, [sp, #252]	; 0xfc
   24458:	and	r4, r8, r4
   2445c:	eor	r4, r4, r0
   24460:	ldr	r0, [sp, #36]	; 0x24
   24464:	adds	r2, r2, r0
   24468:	ldr	r0, [sp, #40]	; 0x28
   2446c:	adc	r3, r3, r0
   24470:	movw	r0, #26061	; 0x65cd
   24474:	adds	r2, r2, r4
   24478:	adc	r3, r3, r6
   2447c:	adds	r2, r2, r7
   24480:	movt	r0, #9199	; 0x23ef
   24484:	adc	r1, r3, r1
   24488:	adds	r3, r2, r0
   2448c:	movw	r0, #17553	; 0x4491
   24490:	movt	r0, #28983	; 0x7137
   24494:	adc	r7, r1, r0
   24498:	adds	r0, ip, r3
   2449c:	adc	r6, r9, r7
   244a0:	ldr	r9, [sp, #124]	; 0x7c
   244a4:	lsl	r4, r0, #30
   244a8:	str	r0, [sp, #264]	; 0x108
   244ac:	orr	r4, r4, r6, lsr #2
   244b0:	str	r6, [sp, #272]	; 0x110
   244b4:	orr	r1, r6, r9
   244b8:	and	r2, r6, r9
   244bc:	and	r1, r1, lr
   244c0:	mov	lr, r9
   244c4:	orr	ip, r1, r2
   244c8:	lsl	r1, r6, #25
   244cc:	lsl	r2, r6, #30
   244d0:	orr	r1, r1, r0, lsr #7
   244d4:	orr	r2, r2, r0, lsr #2
   244d8:	eor	r1, r2, r1
   244dc:	lsl	r2, r0, #4
   244e0:	orr	r2, r2, r6, lsr #28
   244e4:	eor	r9, r1, r2
   244e8:	lsl	r1, r0, #25
   244ec:	ldr	r2, [sp, #268]	; 0x10c
   244f0:	orr	r1, r1, r6, lsr #7
   244f4:	eor	r1, r4, r1
   244f8:	lsr	r4, r0, #28
   244fc:	orr	r4, r4, r6, lsl #4
   24500:	eor	r1, r1, r4
   24504:	orr	r4, r0, r2
   24508:	and	r6, r0, r2
   2450c:	ldr	r2, [sp, #280]	; 0x118
   24510:	and	r4, r4, sl
   24514:	orr	r6, r4, r6
   24518:	adds	r0, r1, r6
   2451c:	str	r0, [sp, #112]	; 0x70
   24520:	adc	r0, r9, ip
   24524:	str	r0, [sp, #108]	; 0x6c
   24528:	ldr	r0, [sp, #256]	; 0x100
   2452c:	adds	r9, r3, r0
   24530:	ldr	r0, [sp, #260]	; 0x104
   24534:	lsl	r3, r9, #14
   24538:	lsr	r6, r9, #18
   2453c:	adc	r1, r7, r0
   24540:	ldr	r0, [fp, #-288]	; 0xfffffee0
   24544:	lsl	r7, r1, #23
   24548:	orr	r3, r3, r1, lsr #18
   2454c:	orr	r6, r6, r1, lsl #14
   24550:	str	r1, [sp, #252]	; 0xfc
   24554:	orr	r7, r7, r9, lsr #9
   24558:	eor	r3, r3, r7
   2455c:	lsl	r7, r9, #18
   24560:	orr	r7, r7, r1, lsr #14
   24564:	eor	r3, r3, r7
   24568:	lsl	r7, r9, #23
   2456c:	orr	r7, r7, r1, lsr #9
   24570:	eor	r7, r6, r7
   24574:	lsr	r6, r9, #14
   24578:	orr	r6, r6, r1, lsl #18
   2457c:	eor	r7, r7, r6
   24580:	eor	r6, r5, r0
   24584:	and	r6, r1, r6
   24588:	ldr	r1, [sp, #276]	; 0x114
   2458c:	eor	r6, r6, r0
   24590:	ldr	r0, [fp, #-172]	; 0xffffff54
   24594:	eor	r4, r8, r0
   24598:	and	r4, r9, r4
   2459c:	eor	r4, r4, r0
   245a0:	ldr	r0, [sp, #148]	; 0x94
   245a4:	adds	r1, r1, r0
   245a8:	ldr	r0, [sp, #248]	; 0xf8
   245ac:	adc	r0, r2, r0
   245b0:	adds	r1, r1, r4
   245b4:	adc	r0, r0, r6
   245b8:	adds	r1, r1, r7
   245bc:	adc	r0, r0, r3
   245c0:	movw	r3, #15151	; 0x3b2f
   245c4:	movt	r3, #60493	; 0xec4d
   245c8:	adds	r1, r1, r3
   245cc:	movw	r3, #64463	; 0xfbcf
   245d0:	movt	r3, #46528	; 0xb5c0
   245d4:	adc	ip, r0, r3
   245d8:	ldr	r0, [sp, #112]	; 0x70
   245dc:	adds	r4, r0, r1
   245e0:	ldr	r0, [sp, #108]	; 0x6c
   245e4:	adc	r7, r0, ip
   245e8:	ldr	r0, [sp, #272]	; 0x110
   245ec:	lsl	r6, r7, #30
   245f0:	str	r7, [sp, #280]	; 0x118
   245f4:	orr	r6, r6, r4, lsr #2
   245f8:	orr	r2, r7, r0
   245fc:	and	r3, r7, r0
   24600:	ldr	r0, [sp, #264]	; 0x108
   24604:	and	r2, r2, lr
   24608:	orr	lr, r2, r3
   2460c:	lsl	r3, r7, #25
   24610:	mov	r2, r4
   24614:	orr	r3, r3, r4, lsr #7
   24618:	str	r2, [sp, #260]	; 0x104
   2461c:	eor	r3, r6, r3
   24620:	lsl	r6, r4, #4
   24624:	orr	r6, r6, r7, lsr #28
   24628:	eor	r6, r3, r6
   2462c:	lsl	r3, r4, #25
   24630:	lsl	r4, r4, #30
   24634:	orr	r3, r3, r7, lsr #7
   24638:	orr	r4, r4, r7, lsr #2
   2463c:	eor	r3, r4, r3
   24640:	lsr	r4, r2, #28
   24644:	orr	r4, r4, r7, lsl #4
   24648:	mov	r7, r2
   2464c:	eor	r3, r3, r4
   24650:	orr	r4, r2, r0
   24654:	ldr	r2, [sp, #268]	; 0x10c
   24658:	and	r4, r4, r2
   2465c:	and	r2, r7, r0
   24660:	orr	r2, r4, r2
   24664:	adds	r0, r3, r2
   24668:	ldr	r2, [fp, #-288]	; 0xfffffee0
   2466c:	eor	r3, r9, r8
   24670:	str	r0, [sp, #276]	; 0x114
   24674:	adc	r0, r6, lr
   24678:	str	r0, [sp, #256]	; 0x100
   2467c:	ldr	r0, [sp, #388]	; 0x184
   24680:	adds	r7, r1, r0
   24684:	ldr	r0, [sp, #384]	; 0x180
   24688:	lsr	r6, r7, #18
   2468c:	and	r3, r7, r3
   24690:	eor	r3, r3, r8
   24694:	adc	r1, ip, r0
   24698:	lsl	r0, r7, #14
   2469c:	lsl	r4, r1, #23
   246a0:	orr	r0, r0, r1, lsr #18
   246a4:	orr	r6, r6, r1, lsl #14
   246a8:	str	r1, [sp, #388]	; 0x184
   246ac:	orr	r4, r4, r7, lsr #9
   246b0:	eor	r0, r0, r4
   246b4:	lsl	r4, r7, #18
   246b8:	orr	r4, r4, r1, lsr #14
   246bc:	eor	lr, r0, r4
   246c0:	lsl	r4, r7, #23
   246c4:	ldr	r0, [sp, #252]	; 0xfc
   246c8:	orr	r4, r4, r1, lsr #9
   246cc:	eor	r4, r6, r4
   246d0:	lsr	r6, r7, #14
   246d4:	orr	r6, r6, r1, lsl #18
   246d8:	eor	r4, r4, r6
   246dc:	eor	r6, r0, r5
   246e0:	ldr	r0, [sp, #128]	; 0x80
   246e4:	and	r6, r1, r6
   246e8:	ldr	r1, [fp, #-172]	; 0xffffff54
   246ec:	eor	r6, r6, r5
   246f0:	adds	r0, r1, r0
   246f4:	ldr	r1, [sp, #48]	; 0x30
   246f8:	adc	r1, r2, r1
   246fc:	adds	r0, r0, r3
   24700:	movw	r3, #56252	; 0xdbbc
   24704:	ldr	r2, [sp, #276]	; 0x114
   24708:	adc	r1, r1, r6
   2470c:	adds	r0, r0, r4
   24710:	movt	r3, #33161	; 0x8189
   24714:	ldr	r4, [sp, #280]	; 0x118
   24718:	ldr	r6, [sp, #272]	; 0x110
   2471c:	adc	r1, r1, lr
   24720:	adds	r0, r0, r3
   24724:	movw	r3, #56229	; 0xdba5
   24728:	movt	r3, #59829	; 0xe9b5
   2472c:	adc	r1, r1, r3
   24730:	ldr	r3, [sp, #256]	; 0x100
   24734:	adds	r2, r2, r0
   24738:	adc	ip, r3, r1
   2473c:	orr	r3, ip, r4
   24740:	str	ip, [sp, #256]	; 0x100
   24744:	and	r3, r3, r6
   24748:	and	r6, ip, r4
   2474c:	lsl	r4, ip, #30
   24750:	orr	r3, r3, r6
   24754:	lsl	r6, ip, #25
   24758:	orr	r4, r4, r2, lsr #2
   2475c:	orr	r6, r6, r2, lsr #7
   24760:	str	r3, [fp, #-288]	; 0xfffffee0
   24764:	eor	r6, r4, r6
   24768:	lsl	r4, r2, #4
   2476c:	orr	r4, r4, ip, lsr #28
   24770:	eor	r3, r6, r4
   24774:	lsl	r4, r2, #25
   24778:	ldr	r6, [sp, #264]	; 0x108
   2477c:	str	r3, [sp, #384]	; 0x180
   24780:	lsl	r3, r2, #30
   24784:	orr	r4, r4, ip, lsr #7
   24788:	orr	r3, r3, ip, lsr #2
   2478c:	eor	r3, r3, r4
   24790:	lsr	r4, r2, #28
   24794:	orr	r4, r4, ip, lsl #4
   24798:	ldr	ip, [sp, #260]	; 0x104
   2479c:	eor	r3, r3, r4
   247a0:	orr	r4, r2, ip
   247a4:	and	lr, r2, ip
   247a8:	mov	ip, r2
   247ac:	and	r4, r4, r6
   247b0:	eor	r6, r7, r9
   247b4:	str	ip, [sp, #148]	; 0x94
   247b8:	orr	r4, r4, lr
   247bc:	adds	r2, r3, r4
   247c0:	ldr	r3, [sp, #384]	; 0x180
   247c4:	str	r2, [fp, #-172]	; 0xffffff54
   247c8:	ldr	r2, [fp, #-288]	; 0xfffffee0
   247cc:	adc	r2, r3, r2
   247d0:	str	r2, [fp, #-288]	; 0xfffffee0
   247d4:	adds	r2, r0, sl
   247d8:	ldr	r0, [sp, #392]	; 0x188
   247dc:	lsr	r4, r2, #18
   247e0:	mov	r3, r2
   247e4:	str	r2, [sp, #248]	; 0xf8
   247e8:	and	r6, r3, r6
   247ec:	ldr	r3, [sp, #280]	; 0x118
   247f0:	eor	r6, r6, r9
   247f4:	adc	lr, r1, r0
   247f8:	lsl	r0, r2, #14
   247fc:	lsl	r1, lr, #23
   24800:	orr	r0, r0, lr, lsr #18
   24804:	orr	r4, r4, lr, lsl #14
   24808:	orr	r1, r1, r2, lsr #9
   2480c:	eor	r0, r0, r1
   24810:	lsl	r1, r2, #18
   24814:	orr	r1, r1, lr, lsr #14
   24818:	eor	r0, r0, r1
   2481c:	lsl	r1, r2, #23
   24820:	orr	r1, r1, lr, lsr #9
   24824:	eor	r1, r4, r1
   24828:	lsr	r4, r2, #14
   2482c:	ldr	r2, [sp, #252]	; 0xfc
   24830:	orr	r4, r4, lr, lsl #18
   24834:	eor	r1, r1, r4
   24838:	ldr	r4, [sp, #388]	; 0x184
   2483c:	eor	r4, r4, r2
   24840:	and	r4, lr, r4
   24844:	eor	r4, r4, r2
   24848:	ldr	r2, [sp, #152]	; 0x98
   2484c:	adds	r8, r2, r8
   24850:	ldr	r2, [sp, #156]	; 0x9c
   24854:	adc	r5, r2, r5
   24858:	adds	r6, r8, r6
   2485c:	adc	r4, r5, r4
   24860:	adds	r1, r6, r1
   24864:	ldr	r5, [sp, #256]	; 0x100
   24868:	adc	r0, r4, r0
   2486c:	movw	r4, #46392	; 0xb538
   24870:	movt	r4, #62280	; 0xf348
   24874:	adds	sl, r1, r4
   24878:	movw	r4, #49755	; 0xc25b
   2487c:	movt	r4, #14678	; 0x3956
   24880:	adc	r4, r0, r4
   24884:	ldr	r0, [fp, #-172]	; 0xffffff54
   24888:	adds	r2, r0, sl
   2488c:	ldr	r0, [fp, #-288]	; 0xfffffee0
   24890:	and	r8, r2, ip
   24894:	str	r2, [sp, #384]	; 0x180
   24898:	adc	r1, r0, r4
   2489c:	orr	r0, r1, r5
   248a0:	and	r5, r1, r5
   248a4:	lsl	r6, r1, #30
   248a8:	str	r1, [fp, #-172]	; 0xffffff54
   248ac:	and	r0, r0, r3
   248b0:	orr	r6, r6, r2, lsr #2
   248b4:	orr	r3, r0, r5
   248b8:	lsl	r0, r1, #25
   248bc:	lsl	r5, r2, #30
   248c0:	orr	r0, r0, r2, lsr #7
   248c4:	orr	r5, r5, r1, lsr #2
   248c8:	eor	r0, r6, r0
   248cc:	lsl	r6, r2, #4
   248d0:	orr	r6, r6, r1, lsr #28
   248d4:	eor	r6, r0, r6
   248d8:	lsl	r0, r2, #25
   248dc:	orr	r0, r0, r1, lsr #7
   248e0:	eor	r0, r5, r0
   248e4:	lsr	r5, r2, #28
   248e8:	orr	r5, r5, r1, lsl #4
   248ec:	ldr	r1, [sp, #260]	; 0x104
   248f0:	eor	r0, r0, r5
   248f4:	orr	r5, r2, ip
   248f8:	ldr	r2, [sp, #132]	; 0x84
   248fc:	and	r5, r5, r1
   24900:	orr	r5, r5, r8
   24904:	adds	r8, r0, r5
   24908:	adc	r0, r6, r3
   2490c:	ldr	r3, [sp, #252]	; 0xfc
   24910:	str	r0, [fp, #-288]	; 0xfffffee0
   24914:	ldr	r0, [sp, #268]	; 0x10c
   24918:	adds	r5, sl, r0
   2491c:	ldr	r0, [sp, #124]	; 0x7c
   24920:	lsl	r1, r5, #14
   24924:	lsr	r6, r5, #18
   24928:	adc	sl, r4, r0
   2492c:	ldr	r0, [sp, #388]	; 0x184
   24930:	adds	r9, r2, r9
   24934:	ldr	r2, [sp, #136]	; 0x88
   24938:	lsl	r4, sl, #23
   2493c:	orr	r1, r1, sl, lsr #18
   24940:	orr	r6, r6, sl, lsl #14
   24944:	orr	r4, r4, r5, lsr #9
   24948:	eor	r1, r1, r4
   2494c:	lsl	r4, r5, #18
   24950:	orr	r4, r4, sl, lsr #14
   24954:	adc	ip, r2, r3
   24958:	ldr	r2, [fp, #-288]	; 0xfffffee0
   2495c:	ldr	r3, [sp, #256]	; 0x100
   24960:	eor	r1, r1, r4
   24964:	lsl	r4, r5, #23
   24968:	orr	r4, r4, sl, lsr #9
   2496c:	eor	r4, r6, r4
   24970:	lsr	r6, r5, #14
   24974:	orr	r6, r6, sl, lsl #18
   24978:	eor	r4, r4, r6
   2497c:	eor	r6, lr, r0
   24980:	and	r6, sl, r6
   24984:	eor	r6, r6, r0
   24988:	ldr	r0, [sp, #248]	; 0xf8
   2498c:	eor	r0, r0, r7
   24990:	and	r0, r5, r0
   24994:	eor	r0, r0, r7
   24998:	adds	r0, r9, r0
   2499c:	adc	r6, ip, r6
   249a0:	adds	r0, r0, r4
   249a4:	ldr	r4, [fp, #-172]	; 0xffffff54
   249a8:	adc	r1, r6, r1
   249ac:	movw	r6, #53273	; 0xd019
   249b0:	movt	r6, #46597	; 0xb605
   249b4:	adds	r0, r0, r6
   249b8:	movw	r6, #4593	; 0x11f1
   249bc:	movt	r6, #23025	; 0x59f1
   249c0:	adc	r1, r1, r6
   249c4:	adds	r8, r8, r0
   249c8:	adc	r2, r2, r1
   249cc:	str	r8, [sp, #276]	; 0x114
   249d0:	orr	r6, r2, r4
   249d4:	and	r4, r2, r4
   249d8:	str	r2, [fp, #-288]	; 0xfffffee0
   249dc:	and	r6, r6, r3
   249e0:	orr	r3, r6, r4
   249e4:	lsl	r6, r2, #25
   249e8:	lsl	r4, r2, #30
   249ec:	orr	r6, r6, r8, lsr #7
   249f0:	orr	r4, r4, r8, lsr #2
   249f4:	str	r3, [sp, #268]	; 0x10c
   249f8:	ldr	r3, [sp, #148]	; 0x94
   249fc:	eor	r6, r4, r6
   24a00:	lsl	r4, r8, #4
   24a04:	orr	r4, r4, r2, lsr #28
   24a08:	eor	ip, r6, r4
   24a0c:	lsl	r6, r8, #25
   24a10:	lsl	r4, r8, #30
   24a14:	orr	r6, r6, r2, lsr #7
   24a18:	orr	r4, r4, r2, lsr #2
   24a1c:	eor	r4, r4, r6
   24a20:	lsr	r6, r8, #28
   24a24:	orr	r6, r6, r2, lsl #4
   24a28:	ldr	r2, [sp, #384]	; 0x180
   24a2c:	eor	r4, r4, r6
   24a30:	orr	r6, r8, r2
   24a34:	and	r9, r8, r2
   24a38:	and	r6, r6, r3
   24a3c:	ldr	r3, [sp, #388]	; 0x184
   24a40:	orr	r6, r6, r9
   24a44:	adds	r2, r4, r6
   24a48:	str	r2, [sp, #392]	; 0x188
   24a4c:	ldr	r2, [sp, #268]	; 0x10c
   24a50:	adc	r2, ip, r2
   24a54:	str	r2, [sp, #268]	; 0x10c
   24a58:	ldr	r2, [sp, #264]	; 0x108
   24a5c:	adds	r6, r0, r2
   24a60:	ldr	r0, [sp, #272]	; 0x110
   24a64:	ldr	r2, [sp, #248]	; 0xf8
   24a68:	adc	r8, r1, r0
   24a6c:	lsl	r1, r6, #14
   24a70:	eor	r9, r5, r2
   24a74:	lsl	r4, r8, #23
   24a78:	and	r0, r6, r9
   24a7c:	orr	r1, r1, r8, lsr #18
   24a80:	orr	r4, r4, r6, lsr #9
   24a84:	eor	r0, r0, r2
   24a88:	ldr	r2, [sp, #160]	; 0xa0
   24a8c:	eor	r1, r1, r4
   24a90:	lsl	r4, r6, #18
   24a94:	orr	r4, r4, r8, lsr #14
   24a98:	eor	ip, r1, r4
   24a9c:	lsl	r4, r6, #23
   24aa0:	lsr	r1, r6, #18
   24aa4:	orr	r4, r4, r8, lsr #9
   24aa8:	orr	r1, r1, r8, lsl #14
   24aac:	adds	r7, r2, r7
   24ab0:	ldr	r2, [sp, #164]	; 0xa4
   24ab4:	eor	r1, r1, r4
   24ab8:	lsr	r4, r6, #14
   24abc:	orr	r4, r4, r8, lsl #18
   24ac0:	eor	r1, r1, r4
   24ac4:	eor	r4, sl, lr
   24ac8:	and	r4, r8, r4
   24acc:	adc	r2, r2, r3
   24ad0:	adds	r0, r7, r0
   24ad4:	eor	r4, r4, lr
   24ad8:	adc	r2, r2, r4
   24adc:	adds	r0, r0, r1
   24ae0:	ldr	r4, [fp, #-288]	; 0xfffffee0
   24ae4:	adc	r1, r2, ip
   24ae8:	movw	r2, #20379	; 0x4f9b
   24aec:	movt	r2, #44825	; 0xaf19
   24af0:	adds	r9, r0, r2
   24af4:	ldr	r0, [sp, #392]	; 0x188
   24af8:	movw	r2, #33444	; 0x82a4
   24afc:	movt	r2, #37439	; 0x923f
   24b00:	adc	r3, r1, r2
   24b04:	ldr	r2, [fp, #-172]	; 0xffffff54
   24b08:	adds	ip, r0, r9
   24b0c:	ldr	r0, [sp, #268]	; 0x10c
   24b10:	str	ip, [sp, #272]	; 0x110
   24b14:	adc	r0, r0, r3
   24b18:	orr	r1, r0, r4
   24b1c:	and	r7, r0, r4
   24b20:	lsl	r4, r0, #30
   24b24:	str	r0, [sp, #392]	; 0x188
   24b28:	and	r1, r1, r2
   24b2c:	orr	r4, r4, ip, lsr #2
   24b30:	orr	r1, r1, r7
   24b34:	lsl	r7, r0, #25
   24b38:	orr	r7, r7, ip, lsr #7
   24b3c:	str	r1, [sp, #268]	; 0x10c
   24b40:	eor	r7, r4, r7
   24b44:	lsl	r4, ip, #4
   24b48:	orr	r4, r4, r0, lsr #28
   24b4c:	eor	r1, r7, r4
   24b50:	lsl	r4, ip, #25
   24b54:	ldr	r7, [sp, #384]	; 0x180
   24b58:	str	r1, [sp, #264]	; 0x108
   24b5c:	lsl	r1, ip, #30
   24b60:	orr	r4, r4, r0, lsr #7
   24b64:	orr	r1, r1, r0, lsr #2
   24b68:	eor	r1, r1, r4
   24b6c:	lsr	r4, ip, #28
   24b70:	orr	r4, r4, r0, lsl #4
   24b74:	eor	r2, r1, r4
   24b78:	ldr	r1, [sp, #276]	; 0x114
   24b7c:	orr	r4, ip, r1
   24b80:	and	ip, ip, r1
   24b84:	ldr	r1, [sp, #264]	; 0x108
   24b88:	and	r4, r4, r7
   24b8c:	orr	r4, r4, ip
   24b90:	adds	r0, r2, r4
   24b94:	str	r0, [sp, #388]	; 0x184
   24b98:	ldr	r0, [sp, #268]	; 0x10c
   24b9c:	adc	r0, r1, r0
   24ba0:	str	r0, [sp, #268]	; 0x10c
   24ba4:	ldr	r0, [sp, #260]	; 0x104
   24ba8:	adds	r9, r9, r0
   24bac:	ldr	r0, [sp, #280]	; 0x118
   24bb0:	lsr	ip, r9, #18
   24bb4:	adc	r2, r3, r0
   24bb8:	lsl	r0, r9, #14
   24bbc:	lsl	r7, r2, #23
   24bc0:	orr	r0, r0, r2, lsr #18
   24bc4:	orr	r4, ip, r2, lsl #14
   24bc8:	str	r2, [sp, #264]	; 0x108
   24bcc:	orr	r7, r7, r9, lsr #9
   24bd0:	eor	r0, r0, r7
   24bd4:	lsl	r7, r9, #18
   24bd8:	orr	r7, r7, r2, lsr #14
   24bdc:	eor	r1, r0, r7
   24be0:	lsl	r7, r9, #23
   24be4:	eor	r0, r6, r5
   24be8:	orr	r7, r7, r2, lsr #9
   24bec:	and	r0, r9, r0
   24bf0:	eor	r7, r4, r7
   24bf4:	lsr	r4, r9, #14
   24bf8:	eor	r0, r0, r5
   24bfc:	orr	r4, r4, r2, lsl #18
   24c00:	eor	ip, r7, r4
   24c04:	eor	r4, r8, sl
   24c08:	ldr	r7, [sp, #140]	; 0x8c
   24c0c:	and	r4, r2, r4
   24c10:	ldr	r2, [sp, #248]	; 0xf8
   24c14:	eor	r4, r4, sl
   24c18:	adds	r3, r7, r2
   24c1c:	ldr	r7, [sp, #144]	; 0x90
   24c20:	adc	r7, r7, lr
   24c24:	adds	r0, r3, r0
   24c28:	adc	r3, r7, r4
   24c2c:	adds	r0, r0, ip
   24c30:	ldr	r7, [sp, #392]	; 0x188
   24c34:	adc	r3, r3, r1
   24c38:	movw	r1, #33048	; 0x8118
   24c3c:	movt	r1, #55917	; 0xda6d
   24c40:	adds	lr, r0, r1
   24c44:	ldr	r0, [sp, #388]	; 0x184
   24c48:	movw	r1, #24277	; 0x5ed5
   24c4c:	movt	r1, #43804	; 0xab1c
   24c50:	adc	r4, r3, r1
   24c54:	adds	r1, r0, lr
   24c58:	ldr	r0, [sp, #268]	; 0x10c
   24c5c:	str	r1, [sp, #280]	; 0x118
   24c60:	adc	r2, r0, r4
   24c64:	ldr	r0, [fp, #-288]	; 0xfffffee0
   24c68:	orr	r3, r2, r7
   24c6c:	and	r7, r2, r7
   24c70:	str	r2, [sp, #388]	; 0x184
   24c74:	and	r3, r3, r0
   24c78:	orr	r0, r3, r7
   24c7c:	lsl	r7, r2, #25
   24c80:	lsl	r3, r2, #30
   24c84:	orr	r7, r7, r1, lsr #7
   24c88:	orr	r3, r3, r1, lsr #2
   24c8c:	str	r0, [sp, #268]	; 0x10c
   24c90:	eor	r3, r3, r7
   24c94:	lsl	r7, r1, #4
   24c98:	orr	r7, r7, r2, lsr #28
   24c9c:	eor	r0, r3, r7
   24ca0:	lsl	r7, r1, #25
   24ca4:	lsl	r3, r1, #30
   24ca8:	orr	r7, r7, r2, lsr #7
   24cac:	orr	r3, r3, r2, lsr #2
   24cb0:	str	r0, [sp, #260]	; 0x104
   24cb4:	ldr	r0, [sp, #272]	; 0x110
   24cb8:	eor	r3, r3, r7
   24cbc:	lsr	r7, r1, #28
   24cc0:	orr	r7, r7, r2, lsl #4
   24cc4:	ldr	r2, [sp, #276]	; 0x114
   24cc8:	eor	r3, r3, r7
   24ccc:	orr	r7, r1, r0
   24cd0:	and	ip, r1, r0
   24cd4:	ldr	r0, [sp, #268]	; 0x10c
   24cd8:	ldr	r1, [sp, #260]	; 0x104
   24cdc:	and	r7, r7, r2
   24ce0:	orr	r7, r7, ip
   24ce4:	adds	ip, r3, r7
   24ce8:	adc	r0, r1, r0
   24cec:	str	r0, [sp, #248]	; 0xf8
   24cf0:	ldr	r0, [sp, #148]	; 0x94
   24cf4:	adds	r2, lr, r0
   24cf8:	ldr	r0, [sp, #256]	; 0x100
   24cfc:	lsr	lr, r2, #18
   24d00:	str	r2, [sp, #260]	; 0x104
   24d04:	adc	r3, r4, r0
   24d08:	lsl	r0, r2, #14
   24d0c:	lsl	r4, r3, #23
   24d10:	orr	r0, r0, r3, lsr #18
   24d14:	orr	r7, lr, r3, lsl #14
   24d18:	str	r3, [sp, #252]	; 0xfc
   24d1c:	orr	r4, r4, r2, lsr #9
   24d20:	eor	r0, r0, r4
   24d24:	lsl	r4, r2, #18
   24d28:	orr	r4, r4, r3, lsr #14
   24d2c:	eor	r1, r0, r4
   24d30:	lsl	r4, r2, #23
   24d34:	ldr	r0, [sp, #264]	; 0x108
   24d38:	orr	r4, r4, r3, lsr #9
   24d3c:	eor	r7, r7, r4
   24d40:	lsr	r4, r2, #14
   24d44:	orr	r4, r4, r3, lsl #18
   24d48:	eor	lr, r7, r4
   24d4c:	ldr	r7, [sp, #168]	; 0xa8
   24d50:	eor	r4, r0, r8
   24d54:	eor	r0, r9, r6
   24d58:	and	r0, r2, r0
   24d5c:	and	r4, r3, r4
   24d60:	ldr	r2, [sp, #388]	; 0x184
   24d64:	eor	r0, r0, r6
   24d68:	eor	r4, r4, r8
   24d6c:	adds	r5, r7, r5
   24d70:	ldr	r7, [sp, #172]	; 0xac
   24d74:	adc	r7, r7, sl
   24d78:	adds	r0, r5, r0
   24d7c:	adc	r4, r7, r4
   24d80:	adds	r0, r0, lr
   24d84:	adc	r7, r4, r1
   24d88:	movw	r1, #578	; 0x242
   24d8c:	movt	r1, #41731	; 0xa303
   24d90:	adds	r3, r0, r1
   24d94:	ldr	r0, [sp, #248]	; 0xf8
   24d98:	movw	r1, #43672	; 0xaa98
   24d9c:	movt	r1, #55303	; 0xd807
   24da0:	adc	r4, r7, r1
   24da4:	adds	r1, ip, r3
   24da8:	str	r1, [sp, #268]	; 0x10c
   24dac:	adc	ip, r0, r4
   24db0:	ldr	r0, [sp, #392]	; 0x188
   24db4:	orr	r7, ip, r2
   24db8:	and	r5, ip, r2
   24dbc:	mov	r2, r1
   24dc0:	str	ip, [sp, #248]	; 0xf8
   24dc4:	and	r7, r7, r0
   24dc8:	ldr	r0, [sp, #280]	; 0x118
   24dcc:	orr	lr, r7, r5
   24dd0:	lsl	r5, ip, #25
   24dd4:	lsl	r7, ip, #30
   24dd8:	orr	r5, r5, r1, lsr #7
   24ddc:	orr	r7, r7, r1, lsr #2
   24de0:	eor	r5, r7, r5
   24de4:	lsl	r7, r1, #4
   24de8:	orr	r7, r7, ip, lsr #28
   24dec:	eor	sl, r5, r7
   24df0:	lsl	r5, r1, #25
   24df4:	lsl	r7, r1, #30
   24df8:	orr	r5, r5, ip, lsr #7
   24dfc:	orr	r7, r7, ip, lsr #2
   24e00:	eor	r5, r7, r5
   24e04:	lsr	r7, r1, #28
   24e08:	orr	r7, r7, ip, lsl #4
   24e0c:	eor	r5, r5, r7
   24e10:	orr	r7, r1, r0
   24e14:	ldr	r1, [sp, #272]	; 0x110
   24e18:	and	r7, r7, r1
   24e1c:	and	r1, r2, r0
   24e20:	ldr	r2, [sp, #252]	; 0xfc
   24e24:	orr	r1, r7, r1
   24e28:	adds	r0, r5, r1
   24e2c:	str	r0, [sp, #168]	; 0xa8
   24e30:	adc	r0, sl, lr
   24e34:	ldr	sl, [sp, #288]	; 0x120
   24e38:	str	r0, [sp, #164]	; 0xa4
   24e3c:	ldr	r0, [sp, #384]	; 0x180
   24e40:	adds	r3, r3, r0
   24e44:	ldr	r0, [fp, #-172]	; 0xffffff54
   24e48:	lsr	r7, r3, #18
   24e4c:	str	r3, [sp, #256]	; 0x100
   24e50:	adc	lr, r4, r0
   24e54:	lsl	r0, r3, #14
   24e58:	lsl	r1, lr, #23
   24e5c:	orr	r0, r0, lr, lsr #18
   24e60:	orr	r7, r7, lr, lsl #14
   24e64:	str	lr, [sp, #172]	; 0xac
   24e68:	orr	r1, r1, r3, lsr #9
   24e6c:	eor	r0, r0, r1
   24e70:	lsl	r1, r3, #18
   24e74:	orr	r1, r1, lr, lsr #14
   24e78:	eor	r4, r0, r1
   24e7c:	lsl	r1, r3, #23
   24e80:	ldr	r0, [sp, #264]	; 0x108
   24e84:	orr	r1, r1, lr, lsr #9
   24e88:	eor	r1, r7, r1
   24e8c:	lsr	r7, r3, #14
   24e90:	orr	r7, r7, lr, lsl #18
   24e94:	eor	r1, r1, r7
   24e98:	eor	r7, r2, r0
   24e9c:	and	r7, lr, r7
   24ea0:	eor	r7, r7, r0
   24ea4:	ldr	r0, [sp, #260]	; 0x104
   24ea8:	eor	r5, r0, r9
   24eac:	ldr	r0, [sp, #284]	; 0x11c
   24eb0:	and	r5, r3, r5
   24eb4:	ldr	r3, [sp, #388]	; 0x184
   24eb8:	eor	r5, r5, r9
   24ebc:	adds	r6, r0, r6
   24ec0:	adc	r8, sl, r8
   24ec4:	adds	r5, r6, r5
   24ec8:	adc	r6, r8, r7
   24ecc:	adds	r1, r5, r1
   24ed0:	movw	r5, #28606	; 0x6fbe
   24ed4:	movt	r5, #17776	; 0x4570
   24ed8:	adc	r0, r6, r4
   24edc:	mov	r4, ip
   24ee0:	adds	sl, r1, r5
   24ee4:	movw	r5, #23297	; 0x5b01
   24ee8:	movt	r5, #4739	; 0x1283
   24eec:	adc	r5, r0, r5
   24ef0:	ldr	r0, [sp, #168]	; 0xa8
   24ef4:	adds	r1, r0, sl
   24ef8:	ldr	r0, [sp, #164]	; 0xa4
   24efc:	adc	r2, r0, r5
   24f00:	orr	r0, r2, ip
   24f04:	and	r6, r2, ip
   24f08:	lsl	r7, r2, #30
   24f0c:	str	r2, [fp, #-172]	; 0xffffff54
   24f10:	and	r0, r0, r3
   24f14:	orr	r7, r7, r1, lsr #2
   24f18:	ldr	r3, [sp, #280]	; 0x118
   24f1c:	orr	ip, r0, r6
   24f20:	lsl	r6, r2, #25
   24f24:	lsl	r0, r1, #30
   24f28:	orr	r6, r6, r1, lsr #7
   24f2c:	orr	r0, r0, r2, lsr #2
   24f30:	eor	r6, r7, r6
   24f34:	lsl	r7, r1, #4
   24f38:	orr	r7, r7, r2, lsr #28
   24f3c:	eor	r7, r6, r7
   24f40:	lsl	r6, r1, #25
   24f44:	orr	r6, r6, r2, lsr #7
   24f48:	eor	r0, r0, r6
   24f4c:	lsr	r6, r1, #28
   24f50:	orr	r6, r6, r2, lsl #4
   24f54:	ldr	r2, [sp, #268]	; 0x10c
   24f58:	eor	r0, r0, r6
   24f5c:	orr	r6, r1, r2
   24f60:	and	r8, r1, r2
   24f64:	ldr	r2, [sp, #264]	; 0x108
   24f68:	and	r6, r6, r3
   24f6c:	mov	r3, r1
   24f70:	orr	r6, r6, r8
   24f74:	str	r3, [sp, #288]	; 0x120
   24f78:	adds	r0, r0, r6
   24f7c:	str	r0, [sp, #384]	; 0x180
   24f80:	adc	r0, r7, ip
   24f84:	ldr	ip, [sp, #252]	; 0xfc
   24f88:	str	r0, [sp, #284]	; 0x11c
   24f8c:	ldr	r0, [sp, #276]	; 0x114
   24f90:	adds	sl, sl, r0
   24f94:	ldr	r0, [fp, #-288]	; 0xfffffee0
   24f98:	lsl	r1, sl, #14
   24f9c:	lsr	r6, sl, #18
   24fa0:	adc	r5, r5, r0
   24fa4:	lsl	r7, r5, #23
   24fa8:	orr	r1, r1, r5, lsr #18
   24fac:	orr	r6, r6, r5, lsl #14
   24fb0:	orr	r7, r7, sl, lsr #9
   24fb4:	eor	r1, r1, r7
   24fb8:	lsl	r7, sl, #18
   24fbc:	orr	r7, r7, r5, lsr #14
   24fc0:	eor	r0, r1, r7
   24fc4:	lsl	r7, sl, #23
   24fc8:	orr	r7, r7, r5, lsr #9
   24fcc:	str	r0, [fp, #-288]	; 0xfffffee0
   24fd0:	ldr	r0, [sp, #260]	; 0x104
   24fd4:	eor	r6, r6, r7
   24fd8:	lsr	r7, sl, #14
   24fdc:	orr	r7, r7, r5, lsl #18
   24fe0:	eor	r6, r6, r7
   24fe4:	eor	r7, lr, ip
   24fe8:	ldr	lr, [sp, #256]	; 0x100
   24fec:	and	r7, r5, r7
   24ff0:	eor	r7, r7, ip
   24ff4:	eor	r8, lr, r0
   24ff8:	and	r1, sl, r8
   24ffc:	eor	r8, r1, r0
   25000:	ldr	r0, [sp, #312]	; 0x138
   25004:	adds	r1, r0, r9
   25008:	ldr	r0, [sp, #316]	; 0x13c
   2500c:	adc	r2, r0, r2
   25010:	ldr	r0, [fp, #-288]	; 0xfffffee0
   25014:	adds	r1, r1, r8
   25018:	adc	r2, r2, r7
   2501c:	adds	r1, r1, r6
   25020:	ldr	r7, [fp, #-172]	; 0xffffff54
   25024:	adc	r2, r2, r0
   25028:	movw	r0, #45708	; 0xb28c
   2502c:	movt	r0, #20196	; 0x4ee4
   25030:	adds	r1, r1, r0
   25034:	movw	r0, #34238	; 0x85be
   25038:	movt	r0, #9265	; 0x2431
   2503c:	adc	r2, r2, r0
   25040:	ldr	r0, [sp, #384]	; 0x180
   25044:	adds	r9, r0, r1
   25048:	ldr	r0, [sp, #284]	; 0x11c
   2504c:	str	r9, [sp, #316]	; 0x13c
   25050:	adc	r0, r0, r2
   25054:	orr	r6, r0, r7
   25058:	and	r7, r0, r7
   2505c:	str	r0, [fp, #-288]	; 0xfffffee0
   25060:	and	r6, r6, r4
   25064:	orr	r4, r6, r7
   25068:	lsl	r6, r0, #25
   2506c:	lsl	r7, r0, #30
   25070:	orr	r6, r6, r9, lsr #7
   25074:	orr	r7, r7, r9, lsr #2
   25078:	str	r4, [sp, #384]	; 0x180
   2507c:	ldr	r4, [sp, #268]	; 0x10c
   25080:	eor	r6, r7, r6
   25084:	lsl	r7, r9, #4
   25088:	orr	r7, r7, r0, lsr #28
   2508c:	eor	r8, r6, r7
   25090:	lsl	r6, r9, #25
   25094:	lsl	r7, r9, #30
   25098:	orr	r6, r6, r0, lsr #7
   2509c:	orr	r7, r7, r0, lsr #2
   250a0:	eor	r6, r7, r6
   250a4:	lsr	r7, r9, #28
   250a8:	orr	r7, r7, r0, lsl #4
   250ac:	eor	r6, r6, r7
   250b0:	orr	r7, r9, r3
   250b4:	and	r9, r9, r3
   250b8:	and	r7, r7, r4
   250bc:	ldr	r4, [sp, #172]	; 0xac
   250c0:	orr	r7, r7, r9
   250c4:	eor	r9, sl, lr
   250c8:	adds	r0, r6, r7
   250cc:	str	r0, [sp, #312]	; 0x138
   250d0:	ldr	r0, [sp, #384]	; 0x180
   250d4:	adc	r0, r8, r0
   250d8:	str	r0, [sp, #284]	; 0x11c
   250dc:	ldr	r0, [sp, #272]	; 0x110
   250e0:	adds	r8, r1, r0
   250e4:	ldr	r0, [sp, #392]	; 0x188
   250e8:	lsl	r7, r8, #14
   250ec:	adc	r0, r2, r0
   250f0:	mov	r2, lr
   250f4:	lsl	r6, r0, #23
   250f8:	orr	r7, r7, r0, lsr #18
   250fc:	str	r0, [sp, #384]	; 0x180
   25100:	ldr	r2, [sp, #260]	; 0x104
   25104:	orr	r6, r6, r8, lsr #9
   25108:	eor	r6, r7, r6
   2510c:	lsl	r7, r8, #18
   25110:	orr	r7, r7, r0, lsr #14
   25114:	eor	r1, r6, r7
   25118:	lsl	r7, r8, #23
   2511c:	lsr	r6, r8, #18
   25120:	orr	r7, r7, r0, lsr #9
   25124:	orr	r6, r6, r0, lsl #14
   25128:	eor	r6, r6, r7
   2512c:	lsr	r7, r8, #14
   25130:	orr	r7, r7, r0, lsl #18
   25134:	eor	r6, r6, r7
   25138:	eor	r7, r5, r4
   2513c:	and	r7, r0, r7
   25140:	and	r0, r8, r9
   25144:	eor	r9, r0, lr
   25148:	ldr	r0, [sp, #292]	; 0x124
   2514c:	eor	r7, r7, r4
   25150:	adds	r3, r0, r2
   25154:	ldr	r0, [sp, #296]	; 0x128
   25158:	adc	r0, r0, ip
   2515c:	adds	r3, r3, r9
   25160:	adc	r0, r0, r7
   25164:	adds	r3, r3, r6
   25168:	ldr	r6, [fp, #-288]	; 0xfffffee0
   2516c:	adc	r0, r0, r1
   25170:	movw	r1, #46306	; 0xb4e2
   25174:	movt	r1, #54783	; 0xd5ff
   25178:	adds	r3, r3, r1
   2517c:	movw	r1, #32195	; 0x7dc3
   25180:	movt	r1, #21772	; 0x550c
   25184:	adc	lr, r0, r1
   25188:	ldr	r0, [sp, #312]	; 0x138
   2518c:	adds	r2, r0, r3
   25190:	ldr	r0, [sp, #284]	; 0x11c
   25194:	str	r2, [sp, #312]	; 0x138
   25198:	adc	r1, r0, lr
   2519c:	ldr	r0, [fp, #-172]	; 0xffffff54
   251a0:	orr	r7, r1, r6
   251a4:	and	r6, r1, r6
   251a8:	str	r1, [sp, #392]	; 0x188
   251ac:	and	r7, r7, r0
   251b0:	ldr	r0, [sp, #316]	; 0x13c
   251b4:	orr	ip, r7, r6
   251b8:	lsl	r7, r1, #25
   251bc:	lsl	r6, r1, #30
   251c0:	orr	r7, r7, r2, lsr #7
   251c4:	orr	r6, r6, r2, lsr #2
   251c8:	eor	r6, r6, r7
   251cc:	lsl	r7, r2, #4
   251d0:	orr	r7, r7, r1, lsr #28
   251d4:	eor	r9, r6, r7
   251d8:	lsl	r7, r2, #25
   251dc:	lsl	r6, r2, #30
   251e0:	orr	r7, r7, r1, lsr #7
   251e4:	orr	r6, r6, r1, lsr #2
   251e8:	eor	r6, r6, r7
   251ec:	lsr	r7, r2, #28
   251f0:	orr	r7, r7, r1, lsl #4
   251f4:	ldr	r1, [sp, #288]	; 0x120
   251f8:	eor	r6, r6, r7
   251fc:	orr	r7, r2, r0
   25200:	and	r7, r7, r1
   25204:	and	r1, r2, r0
   25208:	orr	r1, r7, r1
   2520c:	eor	r7, r8, sl
   25210:	adds	r0, r6, r1
   25214:	str	r0, [sp, #284]	; 0x11c
   25218:	adc	r0, r9, ip
   2521c:	str	r0, [sp, #276]	; 0x114
   25220:	ldr	r0, [sp, #280]	; 0x118
   25224:	adds	r2, r3, r0
   25228:	ldr	r0, [sp, #388]	; 0x184
   2522c:	lsr	r6, r2, #18
   25230:	and	r7, r2, r7
   25234:	str	r2, [sp, #296]	; 0x128
   25238:	eor	r7, r7, sl
   2523c:	adc	r3, lr, r0
   25240:	lsl	r0, r2, #14
   25244:	lsl	r1, r3, #23
   25248:	orr	r0, r0, r3, lsr #18
   2524c:	orr	r6, r6, r3, lsl #14
   25250:	str	r3, [sp, #292]	; 0x124
   25254:	orr	r1, r1, r2, lsr #9
   25258:	eor	r0, r0, r1
   2525c:	lsl	r1, r2, #18
   25260:	orr	r1, r1, r3, lsr #14
   25264:	eor	r9, r0, r1
   25268:	lsl	r1, r2, #23
   2526c:	ldr	r0, [sp, #384]	; 0x180
   25270:	orr	r1, r1, r3, lsr #9
   25274:	eor	r1, r6, r1
   25278:	lsr	r6, r2, #14
   2527c:	ldr	r2, [sp, #256]	; 0x100
   25280:	orr	r6, r6, r3, lsl #18
   25284:	eor	r1, r1, r6
   25288:	eor	r6, r0, r5
   2528c:	ldr	r0, [sp, #320]	; 0x140
   25290:	and	r6, r3, r6
   25294:	ldr	r3, [sp, #392]	; 0x188
   25298:	eor	r6, r6, r5
   2529c:	adds	r0, r0, r2
   252a0:	ldr	r2, [sp, #324]	; 0x144
   252a4:	adc	r4, r2, r4
   252a8:	adds	r0, r0, r7
   252ac:	adc	r7, r4, r6
   252b0:	adds	r0, r0, r1
   252b4:	adc	r1, r7, r9
   252b8:	movw	r7, #35183	; 0x896f
   252bc:	movt	r7, #62075	; 0xf27b
   252c0:	adds	ip, r0, r7
   252c4:	ldr	r0, [sp, #284]	; 0x11c
   252c8:	movw	r7, #23924	; 0x5d74
   252cc:	movt	r7, #29374	; 0x72be
   252d0:	adc	r1, r1, r7
   252d4:	adds	r2, r0, ip
   252d8:	ldr	r0, [sp, #276]	; 0x114
   252dc:	str	r2, [sp, #324]	; 0x144
   252e0:	adc	r7, r0, r1
   252e4:	ldr	r0, [fp, #-288]	; 0xfffffee0
   252e8:	orr	r6, r7, r3
   252ec:	and	r4, r7, r3
   252f0:	mov	r3, r7
   252f4:	str	r3, [sp, #280]	; 0x118
   252f8:	and	r6, r6, r0
   252fc:	ldr	r0, [sp, #312]	; 0x138
   25300:	orr	lr, r6, r4
   25304:	lsl	r4, r7, #25
   25308:	lsl	r6, r7, #30
   2530c:	orr	r4, r4, r2, lsr #7
   25310:	orr	r6, r6, r2, lsr #2
   25314:	eor	r4, r6, r4
   25318:	lsl	r6, r2, #4
   2531c:	orr	r6, r6, r7, lsr #28
   25320:	eor	r9, r4, r6
   25324:	lsl	r6, r2, #25
   25328:	ldr	r4, [sp, #316]	; 0x13c
   2532c:	orr	r6, r6, r7, lsr #7
   25330:	lsl	r7, r2, #30
   25334:	orr	r7, r7, r3, lsr #2
   25338:	eor	r6, r7, r6
   2533c:	lsr	r7, r2, #28
   25340:	orr	r7, r7, r3, lsl #4
   25344:	eor	r6, r6, r7
   25348:	orr	r7, r2, r0
   2534c:	and	r7, r7, r4
   25350:	and	r4, r2, r0
   25354:	orr	r4, r7, r4
   25358:	adds	r0, r6, r4
   2535c:	str	r0, [sp, #388]	; 0x184
   25360:	ldr	r0, [sp, #268]	; 0x10c
   25364:	adc	lr, r9, lr
   25368:	adds	r4, ip, r0
   2536c:	ldr	r0, [sp, #248]	; 0xf8
   25370:	ldr	ip, [sp, #292]	; 0x124
   25374:	lsr	r7, r4, #18
   25378:	str	r4, [sp, #276]	; 0x114
   2537c:	adc	r2, r1, r0
   25380:	lsl	r0, r4, #14
   25384:	lsl	r1, r2, #23
   25388:	orr	r0, r0, r2, lsr #18
   2538c:	orr	r7, r7, r2, lsl #14
   25390:	str	r2, [sp, #284]	; 0x11c
   25394:	orr	r1, r1, r4, lsr #9
   25398:	eor	r0, r0, r1
   2539c:	lsl	r1, r4, #18
   253a0:	orr	r1, r1, r2, lsr #14
   253a4:	eor	r9, r0, r1
   253a8:	lsl	r1, r4, #23
   253ac:	ldr	r0, [sp, #384]	; 0x180
   253b0:	orr	r1, r1, r2, lsr #9
   253b4:	eor	r1, r7, r1
   253b8:	lsr	r7, r4, #14
   253bc:	orr	r7, r7, r2, lsl #18
   253c0:	eor	r1, r1, r7
   253c4:	eor	r7, ip, r0
   253c8:	and	r7, r2, r7
   253cc:	ldr	r2, [sp, #304]	; 0x130
   253d0:	eor	r7, r7, r0
   253d4:	ldr	r0, [sp, #296]	; 0x128
   253d8:	eor	r6, r0, r8
   253dc:	ldr	r0, [sp, #300]	; 0x12c
   253e0:	and	r6, r4, r6
   253e4:	eor	r6, r6, r8
   253e8:	adds	r0, r0, sl
   253ec:	adc	r5, r2, r5
   253f0:	adds	r0, r0, r6
   253f4:	adc	r5, r5, r7
   253f8:	adds	r0, r0, r1
   253fc:	ldr	r7, [sp, #392]	; 0x188
   25400:	adc	r1, r5, r9
   25404:	movw	r5, #38577	; 0x96b1
   25408:	movt	r5, #15126	; 0x3b16
   2540c:	adds	r9, r0, r5
   25410:	ldr	r0, [sp, #388]	; 0x184
   25414:	movw	r5, #45566	; 0xb1fe
   25418:	movt	r5, #32990	; 0x80de
   2541c:	adc	r1, r1, r5
   25420:	adds	r2, r0, r9
   25424:	adc	r0, lr, r1
   25428:	mov	lr, r3
   2542c:	str	r2, [sp, #320]	; 0x140
   25430:	orr	r5, r0, r3
   25434:	and	r6, r0, r3
   25438:	str	r0, [sp, #388]	; 0x184
   2543c:	and	r5, r5, r7
   25440:	lsl	r7, r0, #30
   25444:	orr	r3, r5, r6
   25448:	lsl	r6, r0, #25
   2544c:	orr	r7, r7, r2, lsr #2
   25450:	lsl	r5, r2, #30
   25454:	orr	r6, r6, r2, lsr #7
   25458:	orr	r5, r5, r0, lsr #2
   2545c:	str	r3, [sp, #304]	; 0x130
   25460:	ldr	r3, [sp, #312]	; 0x138
   25464:	eor	r6, r7, r6
   25468:	lsl	r7, r2, #4
   2546c:	orr	r7, r7, r0, lsr #28
   25470:	eor	r6, r6, r7
   25474:	lsl	r7, r2, #25
   25478:	orr	r7, r7, r0, lsr #7
   2547c:	eor	r5, r5, r7
   25480:	lsr	r7, r2, #28
   25484:	orr	r7, r7, r0, lsl #4
   25488:	ldr	r0, [sp, #324]	; 0x144
   2548c:	eor	r5, r5, r7
   25490:	orr	r7, r2, r0
   25494:	and	sl, r2, r0
   25498:	ldr	r0, [sp, #304]	; 0x130
   2549c:	ldr	r2, [sp, #384]	; 0x180
   254a0:	and	r7, r7, r3
   254a4:	orr	r7, r7, sl
   254a8:	adds	r3, r5, r7
   254ac:	adc	r0, r6, r0
   254b0:	str	r0, [sp, #304]	; 0x130
   254b4:	ldr	r0, [sp, #288]	; 0x120
   254b8:	adds	r9, r9, r0
   254bc:	ldr	r0, [fp, #-172]	; 0xffffff54
   254c0:	lsr	r7, r9, #18
   254c4:	adc	r5, r1, r0
   254c8:	lsl	r1, r9, #14
   254cc:	mov	r0, ip
   254d0:	ldr	ip, [sp, #284]	; 0x11c
   254d4:	lsl	r6, r5, #23
   254d8:	orr	r1, r1, r5, lsr #18
   254dc:	orr	r7, r7, r5, lsl #14
   254e0:	orr	r6, r6, r9, lsr #9
   254e4:	eor	r1, r1, r6
   254e8:	lsl	r6, r9, #18
   254ec:	orr	r6, r6, r5, lsr #14
   254f0:	eor	sl, r1, r6
   254f4:	lsl	r6, r9, #23
   254f8:	orr	r6, r6, r5, lsr #9
   254fc:	eor	r6, r7, r6
   25500:	lsr	r7, r9, #14
   25504:	orr	r7, r7, r5, lsl #18
   25508:	eor	r6, r6, r7
   2550c:	eor	r7, ip, r0
   25510:	and	r7, r5, r7
   25514:	eor	r7, r7, r0
   25518:	ldr	r0, [sp, #296]	; 0x128
   2551c:	eor	r1, r4, r0
   25520:	and	r1, r9, r1
   25524:	eor	r1, r1, r0
   25528:	ldr	r0, [sp, #176]	; 0xb0
   2552c:	adds	r8, r0, r8
   25530:	ldr	r0, [sp, #180]	; 0xb4
   25534:	adc	r2, r0, r2
   25538:	movw	r0, #4661	; 0x1235
   2553c:	adds	r1, r8, r1
   25540:	adc	r2, r2, r7
   25544:	adds	r1, r1, r6
   25548:	movt	r0, #9671	; 0x25c7
   2554c:	adc	r2, r2, sl
   25550:	adds	r1, r1, r0
   25554:	movw	r0, #1703	; 0x6a7
   25558:	movt	r0, #39900	; 0x9bdc
   2555c:	adc	r6, r2, r0
   25560:	ldr	r2, [sp, #304]	; 0x130
   25564:	adds	r0, r3, r1
   25568:	ldr	r3, [sp, #388]	; 0x184
   2556c:	str	r0, [sp, #384]	; 0x180
   25570:	adc	r8, r2, r6
   25574:	orr	r2, r8, r3
   25578:	and	r7, r8, r3
   2557c:	ldr	r3, [sp, #320]	; 0x140
   25580:	and	r2, r2, lr
   25584:	mov	lr, r8
   25588:	orr	r2, r2, r7
   2558c:	lsl	r7, r8, #25
   25590:	str	lr, [sp, #304]	; 0x130
   25594:	str	r2, [sp, #300]	; 0x12c
   25598:	lsl	r2, r8, #30
   2559c:	orr	r7, r7, r0, lsr #7
   255a0:	orr	r2, r2, r0, lsr #2
   255a4:	eor	r2, r2, r7
   255a8:	lsl	r7, r0, #4
   255ac:	orr	r7, r7, r8, lsr #28
   255b0:	eor	sl, r2, r7
   255b4:	lsl	r7, r0, #25
   255b8:	orr	r7, r7, r8, lsr #7
   255bc:	lsl	r8, r0, #30
   255c0:	orr	r2, r8, lr, lsr #2
   255c4:	eor	r2, r2, r7
   255c8:	lsr	r7, r0, #28
   255cc:	orr	r7, r7, lr, lsl #4
   255d0:	eor	r8, r2, r7
   255d4:	orr	r7, r0, r3
   255d8:	mov	r2, r0
   255dc:	ldr	r0, [sp, #324]	; 0x144
   255e0:	and	r7, r7, r0
   255e4:	and	r0, r2, r3
   255e8:	ldr	r3, [sp, #296]	; 0x128
   255ec:	orr	r0, r7, r0
   255f0:	adds	r0, r8, r0
   255f4:	str	r0, [fp, #-172]	; 0xffffff54
   255f8:	ldr	r0, [sp, #300]	; 0x12c
   255fc:	adc	r0, sl, r0
   25600:	str	r0, [sp, #300]	; 0x12c
   25604:	ldr	r0, [sp, #316]	; 0x13c
   25608:	adds	r8, r1, r0
   2560c:	ldr	r0, [fp, #-288]	; 0xfffffee0
   25610:	ldr	r1, [sp, #308]	; 0x134
   25614:	lsr	r7, r8, #18
   25618:	adc	sl, r6, r0
   2561c:	lsl	r0, r8, #14
   25620:	adds	r3, r1, r3
   25624:	ldr	r1, [sp, #412]	; 0x19c
   25628:	lsl	r6, sl, #23
   2562c:	orr	r0, r0, sl, lsr #18
   25630:	orr	r7, r7, sl, lsl #14
   25634:	orr	r6, r6, r8, lsr #9
   25638:	eor	r0, r0, r6
   2563c:	lsl	r6, r8, #18
   25640:	orr	r6, r6, sl, lsr #14
   25644:	eor	r2, r0, r6
   25648:	lsl	r6, r8, #23
   2564c:	eor	r0, r9, r4
   25650:	orr	r6, r6, sl, lsr #9
   25654:	and	r0, r8, r0
   25658:	eor	r6, r7, r6
   2565c:	lsr	r7, r8, #14
   25660:	eor	r0, r0, r4
   25664:	ldr	r4, [sp, #292]	; 0x124
   25668:	orr	r7, r7, sl, lsl #18
   2566c:	eor	r6, r6, r7
   25670:	eor	r7, r5, ip
   25674:	and	r7, sl, r7
   25678:	adc	r1, r1, r4
   2567c:	adds	r0, r3, r0
   25680:	movw	r3, #9876	; 0x2694
   25684:	eor	r7, r7, ip
   25688:	adc	r1, r1, r7
   2568c:	adds	r0, r0, r6
   25690:	movt	r3, #53097	; 0xcf69
   25694:	ldr	r6, [sp, #388]	; 0x184
   25698:	adc	r1, r1, r2
   2569c:	adds	r0, r0, r3
   256a0:	movw	r3, #61812	; 0xf174
   256a4:	ldr	r2, [fp, #-172]	; 0xffffff54
   256a8:	movt	r3, #49563	; 0xc19b
   256ac:	adc	r1, r1, r3
   256b0:	ldr	r3, [sp, #300]	; 0x12c
   256b4:	adds	r2, r2, r0
   256b8:	str	r2, [sp, #412]	; 0x19c
   256bc:	adc	r4, r3, r1
   256c0:	orr	r3, r4, lr
   256c4:	and	r7, r4, lr
   256c8:	str	r4, [fp, #-172]	; 0xffffff54
   256cc:	and	r3, r3, r6
   256d0:	lsl	r6, r4, #30
   256d4:	orr	r3, r3, r7
   256d8:	lsl	r7, r4, #25
   256dc:	orr	r6, r6, r2, lsr #2
   256e0:	orr	r7, r7, r2, lsr #7
   256e4:	str	r3, [sp, #316]	; 0x13c
   256e8:	lsl	r3, r2, #30
   256ec:	eor	r7, r6, r7
   256f0:	lsl	r6, r2, #4
   256f4:	orr	r3, r3, r4, lsr #2
   256f8:	orr	r6, r6, r4, lsr #28
   256fc:	eor	lr, r7, r6
   25700:	lsl	r6, r2, #25
   25704:	ldr	r7, [sp, #384]	; 0x180
   25708:	orr	r6, r6, r4, lsr #7
   2570c:	eor	r3, r3, r6
   25710:	lsr	r6, r2, #28
   25714:	orr	r6, r6, r4, lsl #4
   25718:	ldr	r4, [sp, #320]	; 0x140
   2571c:	eor	r3, r3, r6
   25720:	orr	r6, r2, r7
   25724:	and	ip, r2, r7
   25728:	eor	r7, r8, r9
   2572c:	and	r6, r6, r4
   25730:	orr	r6, r6, ip
   25734:	adds	r2, r3, r6
   25738:	str	r2, [fp, #-288]	; 0xfffffee0
   2573c:	ldr	r2, [sp, #316]	; 0x13c
   25740:	adc	r2, lr, r2
   25744:	str	r2, [sp, #308]	; 0x134
   25748:	ldr	r2, [sp, #312]	; 0x138
   2574c:	adds	r3, r0, r2
   25750:	ldr	r0, [sp, #392]	; 0x188
   25754:	lsr	r6, r3, #18
   25758:	and	r7, r3, r7
   2575c:	str	r3, [sp, #316]	; 0x13c
   25760:	eor	r7, r7, r9
   25764:	adc	ip, r1, r0
   25768:	lsl	r0, r3, #14
   2576c:	lsl	r1, ip, #23
   25770:	orr	r0, r0, ip, lsr #18
   25774:	orr	r6, r6, ip, lsl #14
   25778:	orr	r1, r1, r3, lsr #9
   2577c:	eor	r0, r0, r1
   25780:	lsl	r1, r3, #18
   25784:	orr	r1, r1, ip, lsr #14
   25788:	eor	r2, r0, r1
   2578c:	lsl	r1, r3, #23
   25790:	ldr	r0, [sp, #436]	; 0x1b4
   25794:	orr	r1, r1, ip, lsr #9
   25798:	eor	r1, r6, r1
   2579c:	lsr	r6, r3, #14
   257a0:	ldr	r3, [sp, #276]	; 0x114
   257a4:	orr	r6, r6, ip, lsl #18
   257a8:	eor	r1, r1, r6
   257ac:	eor	r6, sl, r5
   257b0:	and	r6, ip, r6
   257b4:	adds	r4, r0, r3
   257b8:	ldr	r0, [sp, #432]	; 0x1b0
   257bc:	ldr	r3, [sp, #284]	; 0x11c
   257c0:	eor	r6, r6, r5
   257c4:	adc	lr, r0, r3
   257c8:	adds	r4, r4, r7
   257cc:	ldr	r3, [sp, #304]	; 0x130
   257d0:	adc	r7, lr, r6
   257d4:	adds	r1, r4, r1
   257d8:	adc	r0, r7, r2
   257dc:	movw	r7, #19154	; 0x4ad2
   257e0:	movt	r7, #40689	; 0x9ef1
   257e4:	adds	r1, r1, r7
   257e8:	movw	r7, #27073	; 0x69c1
   257ec:	movt	r7, #58523	; 0xe49b
   257f0:	adc	r2, r0, r7
   257f4:	ldr	r0, [fp, #-288]	; 0xfffffee0
   257f8:	adds	r6, r0, r1
   257fc:	ldr	r0, [sp, #308]	; 0x134
   25800:	adc	lr, r0, r2
   25804:	ldr	r0, [fp, #-172]	; 0xffffff54
   25808:	str	lr, [fp, #-288]	; 0xfffffee0
   2580c:	orr	r7, lr, r0
   25810:	and	r4, lr, r0
   25814:	and	r7, r7, r3
   25818:	mov	r3, lr
   2581c:	orr	r0, r7, r4
   25820:	lsl	r4, lr, #25
   25824:	lsl	r7, lr, #30
   25828:	orr	r4, r4, r6, lsr #7
   2582c:	orr	r7, r7, r6, lsr #2
   25830:	str	r0, [sp, #432]	; 0x1b0
   25834:	eor	r4, r7, r4
   25838:	lsl	r7, r6, #4
   2583c:	orr	r7, r7, lr, lsr #28
   25840:	eor	r0, r4, r7
   25844:	lsl	r7, r6, #25
   25848:	ldr	r4, [sp, #412]	; 0x19c
   2584c:	orr	r7, r7, lr, lsr #7
   25850:	lsl	lr, r6, #30
   25854:	str	r0, [sp, #312]	; 0x138
   25858:	mov	r0, r6
   2585c:	orr	r6, lr, r3, lsr #2
   25860:	str	r0, [sp, #392]	; 0x188
   25864:	eor	r7, r6, r7
   25868:	lsr	r6, r0, #28
   2586c:	orr	r6, r6, r3, lsl #4
   25870:	ldr	r3, [sp, #384]	; 0x180
   25874:	eor	lr, r7, r6
   25878:	orr	r6, r0, r4
   2587c:	and	r4, r0, r4
   25880:	and	r6, r6, r3
   25884:	ldr	r3, [sp, #312]	; 0x138
   25888:	orr	r6, r6, r4
   2588c:	adds	r0, lr, r6
   25890:	str	r0, [sp, #436]	; 0x1b4
   25894:	ldr	r0, [sp, #432]	; 0x1b0
   25898:	adc	r0, r3, r0
   2589c:	str	r0, [sp, #312]	; 0x138
   258a0:	ldr	r0, [sp, #324]	; 0x144
   258a4:	adds	lr, r1, r0
   258a8:	ldr	r0, [sp, #280]	; 0x118
   258ac:	lsr	r6, lr, #18
   258b0:	adc	r4, r2, r0
   258b4:	lsl	r0, lr, #14
   258b8:	ldr	r2, [fp, #-252]	; 0xffffff04
   258bc:	lsl	r1, r4, #23
   258c0:	orr	r0, r0, r4, lsr #18
   258c4:	orr	r6, r6, r4, lsl #14
   258c8:	orr	r1, r1, lr, lsr #9
   258cc:	eor	r0, r0, r1
   258d0:	lsl	r1, lr, #18
   258d4:	orr	r1, r1, r4, lsr #14
   258d8:	eor	r3, r0, r1
   258dc:	ldr	r0, [sp, #316]	; 0x13c
   258e0:	lsl	r1, lr, #23
   258e4:	orr	r1, r1, r4, lsr #9
   258e8:	eor	r1, r6, r1
   258ec:	lsr	r6, lr, #14
   258f0:	orr	r6, r6, r4, lsl #18
   258f4:	eor	r7, r0, r8
   258f8:	ldr	r0, [sp, #416]	; 0x1a0
   258fc:	eor	r1, r1, r6
   25900:	eor	r6, ip, sl
   25904:	and	r7, lr, r7
   25908:	and	r6, r4, r6
   2590c:	eor	r7, r7, r8
   25910:	eor	r6, r6, sl
   25914:	adds	r0, r0, r9
   25918:	adc	r5, r2, r5
   2591c:	adds	r0, r0, r7
   25920:	adc	r5, r5, r6
   25924:	adds	r0, r0, r1
   25928:	ldr	r6, [fp, #-288]	; 0xfffffee0
   2592c:	adc	r1, r5, r3
   25930:	movw	r5, #9699	; 0x25e3
   25934:	movt	r5, #14415	; 0x384f
   25938:	adds	r2, r0, r5
   2593c:	movw	r5, #18310	; 0x4786
   25940:	ldr	r0, [sp, #436]	; 0x1b4
   25944:	movt	r5, #61374	; 0xefbe
   25948:	adc	r3, r1, r5
   2594c:	ldr	r1, [sp, #312]	; 0x138
   25950:	adds	r0, r0, r2
   25954:	str	r0, [sp, #432]	; 0x1b0
   25958:	adc	r7, r1, r3
   2595c:	ldr	r1, [fp, #-172]	; 0xffffff54
   25960:	orr	r5, r7, r6
   25964:	and	r6, r7, r6
   25968:	str	r7, [sp, #436]	; 0x1b4
   2596c:	and	r5, r5, r1
   25970:	orr	r1, r5, r6
   25974:	lsl	r6, r7, #25
   25978:	lsl	r5, r7, #30
   2597c:	orr	r6, r6, r0, lsr #7
   25980:	orr	r5, r5, r0, lsr #2
   25984:	str	r1, [sp, #416]	; 0x1a0
   25988:	mov	r1, r7
   2598c:	eor	r5, r5, r6
   25990:	lsl	r6, r0, #4
   25994:	orr	r6, r6, r7, lsr #28
   25998:	eor	r9, r5, r6
   2599c:	lsl	r6, r0, #25
   259a0:	ldr	r5, [sp, #412]	; 0x19c
   259a4:	orr	r6, r6, r7, lsr #7
   259a8:	lsl	r7, r0, #30
   259ac:	orr	r7, r7, r1, lsr #2
   259b0:	eor	r6, r7, r6
   259b4:	lsr	r7, r0, #28
   259b8:	orr	r7, r7, r1, lsl #4
   259bc:	ldr	r1, [sp, #392]	; 0x188
   259c0:	eor	r6, r6, r7
   259c4:	orr	r7, r0, r1
   259c8:	and	r7, r7, r5
   259cc:	and	r5, r0, r1
   259d0:	orr	r5, r7, r5
   259d4:	adds	r0, r6, r5
   259d8:	str	r0, [fp, #-252]	; 0xffffff04
   259dc:	ldr	r0, [sp, #416]	; 0x1a0
   259e0:	adc	r0, r9, r0
   259e4:	str	r0, [sp, #416]	; 0x1a0
   259e8:	ldr	r0, [sp, #320]	; 0x140
   259ec:	adds	r1, r2, r0
   259f0:	ldr	r0, [sp, #388]	; 0x184
   259f4:	adc	r5, r3, r0
   259f8:	mov	r0, r1
   259fc:	lsl	r1, r1, #14
   25a00:	lsl	r6, r5, #23
   25a04:	orr	r1, r1, r5, lsr #18
   25a08:	lsr	r7, r0, #18
   25a0c:	mov	r2, r0
   25a10:	str	r0, [sp, #324]	; 0x144
   25a14:	orr	r6, r6, r0, lsr #9
   25a18:	orr	r7, r7, r5, lsl #14
   25a1c:	eor	r1, r1, r6
   25a20:	lsl	r6, r0, #18
   25a24:	orr	r6, r6, r5, lsr #14
   25a28:	eor	r3, r1, r6
   25a2c:	lsl	r6, r0, #23
   25a30:	orr	r6, r6, r5, lsr #9
   25a34:	eor	r6, r7, r6
   25a38:	lsr	r7, r0, #14
   25a3c:	ldr	r0, [sp, #316]	; 0x13c
   25a40:	orr	r7, r7, r5, lsl #18
   25a44:	eor	r9, r6, r7
   25a48:	eor	r7, r4, ip
   25a4c:	and	r7, r5, r7
   25a50:	eor	r1, lr, r0
   25a54:	eor	r7, r7, ip
   25a58:	and	r1, r2, r1
   25a5c:	eor	r1, r1, r0
   25a60:	ldr	r0, [sp, #448]	; 0x1c0
   25a64:	adds	r2, r0, r8
   25a68:	ldr	r0, [sp, #444]	; 0x1bc
   25a6c:	adc	r6, r0, sl
   25a70:	adds	r1, r2, r1
   25a74:	movw	r0, #54709	; 0xd5b5
   25a78:	adc	r2, r6, r7
   25a7c:	adds	r1, r1, r9
   25a80:	movt	r0, #35724	; 0x8b8c
   25a84:	ldr	r7, [sp, #436]	; 0x1b4
   25a88:	adc	r2, r2, r3
   25a8c:	adds	r9, r1, r0
   25a90:	movw	r0, #40390	; 0x9dc6
   25a94:	ldr	r1, [sp, #416]	; 0x1a0
   25a98:	ldr	r3, [fp, #-288]	; 0xfffffee0
   25a9c:	movt	r0, #4033	; 0xfc1
   25aa0:	adc	r2, r2, r0
   25aa4:	ldr	r0, [fp, #-252]	; 0xffffff04
   25aa8:	adds	r0, r0, r9
   25aac:	adc	r1, r1, r2
   25ab0:	str	r0, [sp, #448]	; 0x1c0
   25ab4:	orr	r6, r1, r7
   25ab8:	and	r7, r1, r7
   25abc:	str	r1, [fp, #-252]	; 0xffffff04
   25ac0:	and	r6, r6, r3
   25ac4:	orr	r3, r6, r7
   25ac8:	lsl	r7, r1, #25
   25acc:	lsl	r6, r1, #30
   25ad0:	orr	r7, r7, r0, lsr #7
   25ad4:	orr	r6, r6, r0, lsr #2
   25ad8:	str	r3, [sp, #416]	; 0x1a0
   25adc:	ldr	r3, [sp, #392]	; 0x188
   25ae0:	eor	r6, r6, r7
   25ae4:	lsl	r7, r0, #4
   25ae8:	orr	r7, r7, r1, lsr #28
   25aec:	eor	sl, r6, r7
   25af0:	lsl	r7, r0, #25
   25af4:	lsl	r6, r0, #30
   25af8:	orr	r7, r7, r1, lsr #7
   25afc:	orr	r6, r6, r1, lsr #2
   25b00:	eor	r6, r6, r7
   25b04:	lsr	r7, r0, #28
   25b08:	orr	r7, r7, r1, lsl #4
   25b0c:	ldr	r1, [sp, #432]	; 0x1b0
   25b10:	eor	r6, r6, r7
   25b14:	orr	r7, r0, r1
   25b18:	and	r8, r0, r1
   25b1c:	and	r7, r7, r3
   25b20:	ldr	r3, [sp, #316]	; 0x13c
   25b24:	orr	r7, r7, r8
   25b28:	adds	r0, r6, r7
   25b2c:	str	r0, [sp, #444]	; 0x1bc
   25b30:	ldr	r0, [sp, #416]	; 0x1a0
   25b34:	adc	r0, sl, r0
   25b38:	str	r0, [sp, #388]	; 0x184
   25b3c:	ldr	r0, [sp, #384]	; 0x180
   25b40:	adds	r8, r9, r0
   25b44:	ldr	r0, [sp, #304]	; 0x130
   25b48:	lsl	r6, r8, #14
   25b4c:	adc	r0, r2, r0
   25b50:	ldr	r2, [sp, #420]	; 0x1a4
   25b54:	lsl	r7, r0, #23
   25b58:	orr	r6, r6, r0, lsr #18
   25b5c:	str	r0, [sp, #416]	; 0x1a0
   25b60:	orr	r7, r7, r8, lsr #9
   25b64:	eor	r6, r6, r7
   25b68:	lsl	r7, r8, #18
   25b6c:	orr	r7, r7, r0, lsr #14
   25b70:	adds	r3, r2, r3
   25b74:	ldr	r2, [fp, #-248]	; 0xffffff08
   25b78:	eor	r1, r6, r7
   25b7c:	lsl	r7, r8, #23
   25b80:	lsr	r6, r8, #18
   25b84:	orr	r7, r7, r0, lsr #9
   25b88:	orr	r6, r6, r0, lsl #14
   25b8c:	eor	r6, r6, r7
   25b90:	lsr	r7, r8, #14
   25b94:	orr	r7, r7, r0, lsl #18
   25b98:	eor	sl, r6, r7
   25b9c:	eor	r7, r5, r4
   25ba0:	adc	r6, r2, ip
   25ba4:	and	r7, r0, r7
   25ba8:	ldr	r0, [sp, #324]	; 0x144
   25bac:	eor	r7, r7, r4
   25bb0:	eor	r0, r0, lr
   25bb4:	and	r0, r8, r0
   25bb8:	eor	r0, r0, lr
   25bbc:	adds	r0, r3, r0
   25bc0:	adc	r3, r6, r7
   25bc4:	adds	r0, r0, sl
   25bc8:	ldr	r6, [sp, #436]	; 0x1b4
   25bcc:	adc	r3, r3, r1
   25bd0:	movw	r1, #40037	; 0x9c65
   25bd4:	movt	r1, #30636	; 0x77ac
   25bd8:	adds	sl, r0, r1
   25bdc:	ldr	r0, [sp, #444]	; 0x1bc
   25be0:	movw	r1, #41420	; 0xa1cc
   25be4:	movt	r1, #9228	; 0x240c
   25be8:	adc	r7, r3, r1
   25bec:	adds	r2, r0, sl
   25bf0:	ldr	r0, [sp, #388]	; 0x184
   25bf4:	str	r2, [sp, #444]	; 0x1bc
   25bf8:	adc	r1, r0, r7
   25bfc:	ldr	r0, [fp, #-252]	; 0xffffff04
   25c00:	str	r1, [sp, #388]	; 0x184
   25c04:	orr	r3, r1, r0
   25c08:	and	r3, r3, r6
   25c0c:	and	r6, r1, r0
   25c10:	orr	r0, r3, r6
   25c14:	lsl	r6, r1, #25
   25c18:	lsl	r3, r1, #30
   25c1c:	orr	r6, r6, r2, lsr #7
   25c20:	orr	r3, r3, r2, lsr #2
   25c24:	str	r0, [fp, #-248]	; 0xffffff08
   25c28:	ldr	r0, [sp, #448]	; 0x1c0
   25c2c:	eor	r3, r3, r6
   25c30:	lsl	r6, r2, #4
   25c34:	orr	r6, r6, r1, lsr #28
   25c38:	eor	r9, r3, r6
   25c3c:	lsl	r6, r2, #25
   25c40:	lsl	r3, r2, #30
   25c44:	orr	r6, r6, r1, lsr #7
   25c48:	orr	r3, r3, r1, lsr #2
   25c4c:	and	ip, r2, r0
   25c50:	eor	r3, r3, r6
   25c54:	lsr	r6, r2, #28
   25c58:	orr	r6, r6, r1, lsl #4
   25c5c:	ldr	r1, [sp, #432]	; 0x1b0
   25c60:	eor	r3, r3, r6
   25c64:	orr	r6, r2, r0
   25c68:	ldr	r0, [fp, #-248]	; 0xffffff08
   25c6c:	and	r6, r6, r1
   25c70:	orr	r6, r6, ip
   25c74:	adds	r3, r3, r6
   25c78:	adc	r0, r9, r0
   25c7c:	str	r0, [fp, #-248]	; 0xffffff08
   25c80:	ldr	r0, [sp, #412]	; 0x19c
   25c84:	adds	r1, sl, r0
   25c88:	ldr	r0, [fp, #-172]	; 0xffffff54
   25c8c:	mov	r2, r1
   25c90:	str	r1, [sp, #420]	; 0x1a4
   25c94:	adc	ip, r7, r0
   25c98:	lsl	r0, r1, #14
   25c9c:	lsr	r7, r1, #18
   25ca0:	lsl	r6, ip, #23
   25ca4:	orr	r0, r0, ip, lsr #18
   25ca8:	orr	r7, r7, ip, lsl #14
   25cac:	orr	r6, r6, r1, lsr #9
   25cb0:	eor	r0, r0, r6
   25cb4:	lsl	r6, r1, #18
   25cb8:	orr	r6, r6, ip, lsr #14
   25cbc:	eor	r9, r0, r6
   25cc0:	lsl	r6, r1, #23
   25cc4:	ldr	r0, [sp, #416]	; 0x1a0
   25cc8:	orr	r6, r6, ip, lsr #9
   25ccc:	eor	r6, r7, r6
   25cd0:	lsr	r7, r1, #14
   25cd4:	ldr	r1, [sp, #324]	; 0x144
   25cd8:	orr	r7, r7, ip, lsl #18
   25cdc:	eor	r6, r6, r7
   25ce0:	eor	r7, r0, r5
   25ce4:	and	r7, ip, r7
   25ce8:	eor	r0, r8, r1
   25cec:	eor	r7, r7, r5
   25cf0:	and	r0, r2, r0
   25cf4:	eor	r0, r0, r1
   25cf8:	ldr	r1, [sp, #464]	; 0x1d0
   25cfc:	adds	lr, r1, lr
   25d00:	ldr	r1, [sp, #460]	; 0x1cc
   25d04:	adc	r4, r1, r4
   25d08:	movw	r1, #629	; 0x275
   25d0c:	adds	r0, lr, r0
   25d10:	adc	r7, r4, r7
   25d14:	adds	r0, r0, r6
   25d18:	movt	r1, #22827	; 0x592b
   25d1c:	adc	r7, r7, r9
   25d20:	adds	sl, r0, r1
   25d24:	ldr	r0, [fp, #-248]	; 0xffffff08
   25d28:	movw	r1, #11375	; 0x2c6f
   25d2c:	movt	r1, #11753	; 0x2de9
   25d30:	adc	r4, r7, r1
   25d34:	adds	r2, r3, sl
   25d38:	ldr	r3, [fp, #-252]	; 0xffffff04
   25d3c:	lsl	lr, r2, #30
   25d40:	str	r2, [sp, #464]	; 0x1d0
   25d44:	adc	r1, r0, r4
   25d48:	ldr	r0, [sp, #388]	; 0x184
   25d4c:	orr	r7, r1, r0
   25d50:	and	r6, r1, r0
   25d54:	and	r7, r7, r3
   25d58:	mov	r3, r0
   25d5c:	orr	r0, r7, r6
   25d60:	lsl	r6, r1, #25
   25d64:	lsl	r7, r1, #30
   25d68:	orr	r6, r6, r2, lsr #7
   25d6c:	orr	r7, r7, r2, lsr #2
   25d70:	str	r0, [fp, #-172]	; 0xffffff54
   25d74:	ldr	r0, [sp, #444]	; 0x1bc
   25d78:	eor	r6, r7, r6
   25d7c:	lsl	r7, r2, #4
   25d80:	orr	r7, r7, r1, lsr #28
   25d84:	eor	r9, r6, r7
   25d88:	lsl	r7, r2, #25
   25d8c:	orr	r6, lr, r1, lsr #2
   25d90:	mov	lr, r1
   25d94:	orr	r7, r7, r1, lsr #7
   25d98:	str	lr, [sp, #412]	; 0x19c
   25d9c:	eor	r7, r6, r7
   25da0:	lsr	r6, r2, #28
   25da4:	orr	r6, r6, r1, lsl #4
   25da8:	ldr	r1, [sp, #448]	; 0x1c0
   25dac:	eor	r7, r7, r6
   25db0:	orr	r6, r2, r0
   25db4:	and	r6, r6, r1
   25db8:	and	r1, r2, r0
   25dbc:	orr	r1, r6, r1
   25dc0:	adds	r0, r7, r1
   25dc4:	str	r0, [fp, #-248]	; 0xffffff08
   25dc8:	ldr	r0, [fp, #-172]	; 0xffffff54
   25dcc:	adc	r0, r9, r0
   25dd0:	str	r0, [sp, #384]	; 0x180
   25dd4:	ldr	r0, [sp, #392]	; 0x188
   25dd8:	adds	r2, sl, r0
   25ddc:	ldr	r0, [fp, #-288]	; 0xfffffee0
   25de0:	lsr	r6, r2, #18
   25de4:	str	r2, [fp, #-172]	; 0xffffff54
   25de8:	adc	r4, r4, r0
   25dec:	lsl	r0, r2, #14
   25df0:	lsl	r1, r4, #23
   25df4:	orr	r0, r0, r4, lsr #18
   25df8:	orr	r6, r6, r4, lsl #14
   25dfc:	orr	r1, r1, r2, lsr #9
   25e00:	eor	r0, r0, r1
   25e04:	lsl	r1, r2, #18
   25e08:	orr	r1, r1, r4, lsr #14
   25e0c:	eor	r9, r0, r1
   25e10:	lsl	r1, r2, #23
   25e14:	ldr	r0, [sp, #416]	; 0x1a0
   25e18:	orr	r1, r1, r4, lsr #9
   25e1c:	eor	r1, r6, r1
   25e20:	lsr	r6, r2, #14
   25e24:	orr	r6, r6, r4, lsl #18
   25e28:	eor	r1, r1, r6
   25e2c:	eor	r6, ip, r0
   25e30:	and	r6, r4, r6
   25e34:	eor	r6, r6, r0
   25e38:	ldr	r0, [sp, #420]	; 0x1a4
   25e3c:	eor	r7, r0, r8
   25e40:	ldr	r0, [sp, #428]	; 0x1ac
   25e44:	and	r7, r2, r7
   25e48:	ldr	r2, [sp, #324]	; 0x144
   25e4c:	eor	r7, r7, r8
   25e50:	adds	r0, r0, r2
   25e54:	ldr	r2, [sp, #424]	; 0x1a8
   25e58:	adc	r5, r2, r5
   25e5c:	adds	r0, r0, r7
   25e60:	ldr	r2, [fp, #-248]	; 0xffffff08
   25e64:	adc	r5, r5, r6
   25e68:	adds	r0, r0, r1
   25e6c:	adc	r1, r5, r9
   25e70:	movw	r5, #58499	; 0xe483
   25e74:	mov	r9, lr
   25e78:	movt	r5, #28326	; 0x6ea6
   25e7c:	adds	r0, r0, r5
   25e80:	movw	r5, #33962	; 0x84aa
   25e84:	movt	r5, #19060	; 0x4a74
   25e88:	adc	r1, r1, r5
   25e8c:	ldr	r5, [sp, #384]	; 0x180
   25e90:	adds	r2, r2, r0
   25e94:	lsl	r9, r2, #30
   25e98:	str	r2, [sp, #460]	; 0x1cc
   25e9c:	adc	r6, r5, r1
   25ea0:	orr	r5, r6, lr
   25ea4:	and	r7, r6, lr
   25ea8:	str	r6, [fp, #-288]	; 0xfffffee0
   25eac:	and	r5, r5, r3
   25eb0:	orr	r3, r5, r7
   25eb4:	lsl	r7, r6, #25
   25eb8:	lsl	r5, r6, #30
   25ebc:	orr	r7, r7, r2, lsr #7
   25ec0:	orr	r5, r5, r2, lsr #2
   25ec4:	str	r3, [sp, #428]	; 0x1ac
   25ec8:	mov	r3, r6
   25ecc:	eor	r5, r5, r7
   25ed0:	lsl	r7, r2, #4
   25ed4:	orr	r7, r7, r6, lsr #28
   25ed8:	eor	sl, r5, r7
   25edc:	lsl	r7, r2, #25
   25ee0:	ldr	r5, [sp, #464]	; 0x1d0
   25ee4:	orr	r7, r7, r6, lsr #7
   25ee8:	orr	r6, r9, r6, lsr #2
   25eec:	eor	r6, r6, r7
   25ef0:	lsr	r7, r2, #28
   25ef4:	orr	r7, r7, r3, lsl #4
   25ef8:	ldr	r3, [sp, #444]	; 0x1bc
   25efc:	eor	r9, r6, r7
   25f00:	orr	r7, r2, r5
   25f04:	and	r5, r2, r5
   25f08:	and	r7, r7, r3
   25f0c:	orr	r5, r7, r5
   25f10:	adds	r2, r9, r5
   25f14:	str	r2, [fp, #-248]	; 0xffffff08
   25f18:	ldr	r2, [sp, #428]	; 0x1ac
   25f1c:	adc	r2, sl, r2
   25f20:	str	r2, [sp, #428]	; 0x1ac
   25f24:	ldr	r2, [sp, #432]	; 0x1b0
   25f28:	adds	r5, r0, r2
   25f2c:	ldr	r0, [sp, #436]	; 0x1b4
   25f30:	ldr	r2, [sp, #416]	; 0x1a0
   25f34:	lsr	r7, r5, #18
   25f38:	adc	r9, r1, r0
   25f3c:	lsl	r1, r5, #14
   25f40:	ldr	r0, [sp, #420]	; 0x1a4
   25f44:	lsl	r6, r9, #23
   25f48:	orr	r1, r1, r9, lsr #18
   25f4c:	orr	r7, r7, r9, lsl #14
   25f50:	orr	r6, r6, r5, lsr #9
   25f54:	eor	r1, r1, r6
   25f58:	lsl	r6, r5, #18
   25f5c:	orr	r6, r6, r9, lsr #14
   25f60:	eor	r3, r1, r6
   25f64:	ldr	r1, [fp, #-172]	; 0xffffff54
   25f68:	lsl	r6, r5, #23
   25f6c:	orr	r6, r6, r9, lsr #9
   25f70:	eor	r6, r7, r6
   25f74:	lsr	r7, r5, #14
   25f78:	orr	r7, r7, r9, lsl #18
   25f7c:	eor	r1, r1, r0
   25f80:	eor	sl, r6, r7
   25f84:	ldr	r6, [sp, #476]	; 0x1dc
   25f88:	eor	r7, r4, ip
   25f8c:	and	r1, r5, r1
   25f90:	and	r7, r9, r7
   25f94:	eor	r1, r1, r0
   25f98:	ldr	r0, [sp, #472]	; 0x1d8
   25f9c:	eor	r7, r7, ip
   25fa0:	adds	r6, r6, r8
   25fa4:	adc	r2, r0, r2
   25fa8:	movw	r0, #64468	; 0xfbd4
   25fac:	adds	r1, r6, r1
   25fb0:	adc	r2, r2, r7
   25fb4:	adds	r1, r1, sl
   25fb8:	movt	r0, #48449	; 0xbd41
   25fbc:	adc	r2, r2, r3
   25fc0:	adds	r3, r1, r0
   25fc4:	movw	r0, #43484	; 0xa9dc
   25fc8:	ldr	r1, [sp, #428]	; 0x1ac
   25fcc:	movt	r0, #23728	; 0x5cb0
   25fd0:	adc	r2, r2, r0
   25fd4:	ldr	r0, [fp, #-248]	; 0xffffff08
   25fd8:	adds	r0, r0, r3
   25fdc:	adc	sl, r1, r2
   25fe0:	ldr	r1, [fp, #-288]	; 0xfffffee0
   25fe4:	str	r0, [sp, #476]	; 0x1dc
   25fe8:	str	sl, [fp, #-248]	; 0xffffff08
   25fec:	orr	r6, sl, r1
   25ff0:	and	r7, sl, r1
   25ff4:	ldr	r1, [sp, #460]	; 0x1cc
   25ff8:	and	r6, r6, lr
   25ffc:	orr	lr, r6, r7
   26000:	lsl	r7, sl, #25
   26004:	lsl	r6, sl, #30
   26008:	orr	r7, r7, r0, lsr #7
   2600c:	orr	r6, r6, r0, lsr #2
   26010:	eor	r6, r6, r7
   26014:	lsl	r7, r0, #4
   26018:	orr	r7, r7, sl, lsr #28
   2601c:	eor	r8, r6, r7
   26020:	lsl	r7, r0, #25
   26024:	lsl	r6, r0, #30
   26028:	orr	r7, r7, sl, lsr #7
   2602c:	orr	r6, r6, sl, lsr #2
   26030:	eor	r6, r6, r7
   26034:	lsr	r7, r0, #28
   26038:	orr	r7, r7, sl, lsl #4
   2603c:	eor	sl, r6, r7
   26040:	orr	r7, r0, r1
   26044:	mov	r6, r0
   26048:	ldr	r0, [sp, #464]	; 0x1d0
   2604c:	and	r7, r7, r0
   26050:	and	r0, r6, r1
   26054:	orr	r0, r7, r0
   26058:	adds	r0, sl, r0
   2605c:	str	r0, [sp, #472]	; 0x1d8
   26060:	adc	r0, r8, lr
   26064:	str	r0, [sp, #436]	; 0x1b4
   26068:	ldr	r0, [sp, #448]	; 0x1c0
   2606c:	adds	r8, r3, r0
   26070:	ldr	r0, [fp, #-252]	; 0xffffff04
   26074:	ldr	r3, [sp, #420]	; 0x1a4
   26078:	lsr	r7, r8, #18
   2607c:	adc	r2, r2, r0
   26080:	lsl	r0, r8, #14
   26084:	lsl	r6, r2, #23
   26088:	orr	r0, r0, r2, lsr #18
   2608c:	orr	r7, r7, r2, lsl #14
   26090:	str	r2, [sp, #448]	; 0x1c0
   26094:	orr	r6, r6, r8, lsr #9
   26098:	eor	r0, r0, r6
   2609c:	lsl	r6, r8, #18
   260a0:	orr	r6, r6, r2, lsr #14
   260a4:	eor	r1, r0, r6
   260a8:	lsl	r6, r8, #23
   260ac:	orr	r6, r6, r2, lsr #9
   260b0:	eor	r6, r7, r6
   260b4:	lsr	r7, r8, #14
   260b8:	orr	r7, r7, r2, lsl #18
   260bc:	eor	sl, r6, r7
   260c0:	eor	r7, r9, r4
   260c4:	and	r7, r2, r7
   260c8:	ldr	r2, [fp, #-172]	; 0xffffff54
   260cc:	eor	r7, r7, r4
   260d0:	eor	r0, r5, r2
   260d4:	and	r0, r8, r0
   260d8:	eor	r0, r0, r2
   260dc:	ldr	r2, [fp, #-240]	; 0xffffff10
   260e0:	adds	r3, r2, r3
   260e4:	ldr	r2, [fp, #-244]	; 0xffffff0c
   260e8:	adc	r6, r2, ip
   260ec:	adds	r0, r3, r0
   260f0:	adc	r3, r6, r7
   260f4:	adds	r0, r0, sl
   260f8:	ldr	r6, [fp, #-288]	; 0xfffffee0
   260fc:	adc	r3, r3, r1
   26100:	movw	r1, #21429	; 0x53b5
   26104:	movt	r1, #33553	; 0x8311
   26108:	adds	r7, r0, r1
   2610c:	movw	r0, #35034	; 0x88da
   26110:	movt	r0, #30457	; 0x76f9
   26114:	adc	lr, r3, r0
   26118:	ldr	r0, [sp, #472]	; 0x1d8
   2611c:	ldr	r3, [fp, #-248]	; 0xffffff08
   26120:	adds	r2, r0, r7
   26124:	ldr	r0, [sp, #436]	; 0x1b4
   26128:	str	r2, [fp, #-252]	; 0xffffff04
   2612c:	adc	r1, r0, lr
   26130:	orr	r0, r1, r3
   26134:	str	r1, [sp, #472]	; 0x1d8
   26138:	and	r0, r0, r6
   2613c:	and	r6, r1, r3
   26140:	orr	ip, r0, r6
   26144:	lsl	r0, r1, #25
   26148:	lsl	r6, r1, #30
   2614c:	orr	r0, r0, r2, lsr #7
   26150:	orr	r6, r6, r2, lsr #2
   26154:	eor	r0, r6, r0
   26158:	lsl	r6, r2, #4
   2615c:	orr	r6, r6, r1, lsr #28
   26160:	eor	sl, r0, r6
   26164:	lsl	r0, r2, #25
   26168:	lsl	r6, r2, #30
   2616c:	orr	r0, r0, r1, lsr #7
   26170:	orr	r6, r6, r1, lsr #2
   26174:	eor	r0, r6, r0
   26178:	lsr	r6, r2, #28
   2617c:	orr	r6, r6, r1, lsl #4
   26180:	ldr	r1, [sp, #460]	; 0x1cc
   26184:	eor	r3, r0, r6
   26188:	ldr	r0, [sp, #476]	; 0x1dc
   2618c:	orr	r6, r2, r0
   26190:	and	r6, r6, r1
   26194:	and	r1, r2, r0
   26198:	ldr	r2, [fp, #-172]	; 0xffffff54
   2619c:	orr	r1, r6, r1
   261a0:	adds	r3, r3, r1
   261a4:	adc	r0, sl, ip
   261a8:	str	r0, [fp, #-240]	; 0xffffff10
   261ac:	ldr	r0, [sp, #444]	; 0x1bc
   261b0:	adds	ip, r7, r0
   261b4:	ldr	r0, [sp, #388]	; 0x184
   261b8:	lsl	r1, ip, #14
   261bc:	lsr	r7, ip, #18
   261c0:	adc	r0, lr, r0
   261c4:	lsl	r6, r0, #23
   261c8:	orr	r1, r1, r0, lsr #18
   261cc:	orr	r7, r7, r0, lsl #14
   261d0:	str	r0, [fp, #-244]	; 0xffffff0c
   261d4:	orr	r6, r6, ip, lsr #9
   261d8:	eor	r1, r1, r6
   261dc:	lsl	r6, ip, #18
   261e0:	orr	r6, r6, r0, lsr #14
   261e4:	eor	sl, r1, r6
   261e8:	lsl	r6, ip, #23
   261ec:	ldr	r1, [sp, #448]	; 0x1c0
   261f0:	orr	r6, r6, r0, lsr #9
   261f4:	eor	r6, r7, r6
   261f8:	lsr	r7, ip, #14
   261fc:	orr	r7, r7, r0, lsl #18
   26200:	eor	r6, r6, r7
   26204:	eor	r7, r1, r9
   26208:	ldr	r1, [fp, #-476]	; 0xfffffe24
   2620c:	and	r7, r0, r7
   26210:	eor	r0, r8, r5
   26214:	and	r0, ip, r0
   26218:	eor	r7, r7, r9
   2621c:	eor	r0, r0, r5
   26220:	adds	r1, r1, r2
   26224:	ldr	r2, [fp, #-480]	; 0xfffffe20
   26228:	adc	r4, r2, r4
   2622c:	adds	r0, r1, r0
   26230:	adc	r1, r4, r7
   26234:	movw	r7, #57259	; 0xdfab
   26238:	adds	r0, r0, r6
   2623c:	ldr	r6, [sp, #472]	; 0x1d8
   26240:	movt	r7, #61030	; 0xee66
   26244:	adc	r1, r1, sl
   26248:	adds	sl, r0, r7
   2624c:	movw	r7, #20818	; 0x5152
   26250:	ldr	r0, [fp, #-240]	; 0xffffff10
   26254:	movt	r7, #38974	; 0x983e
   26258:	adc	r1, r1, r7
   2625c:	adds	r2, r3, sl
   26260:	ldr	r3, [fp, #-248]	; 0xffffff08
   26264:	str	r2, [fp, #-476]	; 0xfffffe24
   26268:	adc	r0, r0, r1
   2626c:	orr	r7, r0, r6
   26270:	and	r6, r0, r6
   26274:	lsl	r4, r0, #30
   26278:	str	r0, [fp, #-172]	; 0xffffff54
   2627c:	and	r7, r7, r3
   26280:	orr	r4, r4, r2, lsr #2
   26284:	orr	r3, r7, r6
   26288:	lsl	r6, r0, #25
   2628c:	lsl	r7, r2, #30
   26290:	orr	r6, r6, r2, lsr #7
   26294:	orr	r7, r7, r0, lsr #2
   26298:	str	r3, [fp, #-480]	; 0xfffffe20
   2629c:	ldr	r3, [sp, #476]	; 0x1dc
   262a0:	eor	r6, r4, r6
   262a4:	lsl	r4, r2, #4
   262a8:	orr	r4, r4, r0, lsr #28
   262ac:	eor	r6, r6, r4
   262b0:	lsl	r4, r2, #25
   262b4:	orr	r4, r4, r0, lsr #7
   262b8:	eor	r4, r7, r4
   262bc:	lsr	r7, r2, #28
   262c0:	orr	r7, r7, r0, lsl #4
   262c4:	ldr	r0, [fp, #-252]	; 0xffffff04
   262c8:	eor	r4, r4, r7
   262cc:	orr	r7, r2, r0
   262d0:	and	lr, r2, r0
   262d4:	and	r7, r7, r3
   262d8:	orr	r7, r7, lr
   262dc:	adds	r0, r4, r7
   262e0:	ldr	r4, [fp, #-244]	; 0xffffff0c
   262e4:	eor	r7, ip, r8
   262e8:	str	r0, [fp, #-240]	; 0xffffff10
   262ec:	ldr	r0, [fp, #-480]	; 0xfffffe20
   262f0:	adc	r0, r6, r0
   262f4:	str	r0, [sp, #444]	; 0x1bc
   262f8:	ldr	r0, [sp, #464]	; 0x1d0
   262fc:	adds	r2, sl, r0
   26300:	ldr	r0, [sp, #412]	; 0x19c
   26304:	lsr	r6, r2, #18
   26308:	mov	r3, r2
   2630c:	str	r2, [sp, #464]	; 0x1d0
   26310:	and	r7, r3, r7
   26314:	ldr	r3, [sp, #472]	; 0x1d8
   26318:	eor	r7, r7, r8
   2631c:	adc	lr, r1, r0
   26320:	lsl	r0, r2, #14
   26324:	lsl	r1, lr, #23
   26328:	orr	r0, r0, lr, lsr #18
   2632c:	orr	r6, r6, lr, lsl #14
   26330:	orr	r1, r1, r2, lsr #9
   26334:	eor	r0, r0, r1
   26338:	lsl	r1, r2, #18
   2633c:	orr	r1, r1, lr, lsr #14
   26340:	eor	r0, r0, r1
   26344:	lsl	r1, r2, #23
   26348:	orr	r1, r1, lr, lsr #9
   2634c:	eor	r1, r6, r1
   26350:	lsr	r6, r2, #14
   26354:	ldr	r2, [sp, #448]	; 0x1c0
   26358:	orr	r6, r6, lr, lsl #18
   2635c:	eor	r1, r1, r6
   26360:	eor	r6, r4, r2
   26364:	and	r6, lr, r6
   26368:	eor	r6, r6, r2
   2636c:	ldr	r2, [sp, #440]	; 0x1b8
   26370:	adds	r5, r2, r5
   26374:	ldr	r2, [fp, #-236]	; 0xffffff14
   26378:	adc	r9, r2, r9
   2637c:	adds	r5, r5, r7
   26380:	adc	r6, r9, r6
   26384:	adds	r1, r5, r1
   26388:	movw	r5, #12816	; 0x3210
   2638c:	movt	r5, #11700	; 0x2db4
   26390:	adc	r0, r6, r0
   26394:	adds	sl, r1, r5
   26398:	movw	r1, #50797	; 0xc66d
   2639c:	movt	r1, #43057	; 0xa831
   263a0:	adc	r6, r0, r1
   263a4:	ldr	r0, [fp, #-240]	; 0xffffff10
   263a8:	ldr	r1, [fp, #-172]	; 0xffffff54
   263ac:	adds	r2, r0, sl
   263b0:	ldr	r0, [sp, #444]	; 0x1bc
   263b4:	adc	r4, r0, r6
   263b8:	orr	r0, r4, r1
   263bc:	and	r1, r4, r1
   263c0:	lsl	r7, r4, #30
   263c4:	str	r4, [fp, #-236]	; 0xffffff14
   263c8:	and	r0, r0, r3
   263cc:	orr	r7, r7, r2, lsr #2
   263d0:	ldr	r3, [fp, #-252]	; 0xffffff04
   263d4:	orr	r5, r0, r1
   263d8:	lsl	r1, r4, #25
   263dc:	lsl	r0, r2, #30
   263e0:	orr	r1, r1, r2, lsr #7
   263e4:	orr	r0, r0, r4, lsr #2
   263e8:	eor	r1, r7, r1
   263ec:	lsl	r7, r2, #4
   263f0:	orr	r7, r7, r4, lsr #28
   263f4:	eor	r7, r1, r7
   263f8:	lsl	r1, r2, #25
   263fc:	orr	r1, r1, r4, lsr #7
   26400:	eor	r0, r0, r1
   26404:	lsr	r1, r2, #28
   26408:	orr	r1, r1, r4, lsl #4
   2640c:	ldr	r4, [fp, #-476]	; 0xfffffe24
   26410:	eor	r0, r0, r1
   26414:	orr	r1, r2, r4
   26418:	and	r9, r2, r4
   2641c:	mov	r4, r2
   26420:	and	r1, r1, r3
   26424:	str	r4, [fp, #-480]	; 0xfffffe20
   26428:	orr	r1, r1, r9
   2642c:	adds	r0, r0, r1
   26430:	str	r0, [fp, #-240]	; 0xffffff10
   26434:	adc	r0, r7, r5
   26438:	str	r0, [sp, #444]	; 0x1bc
   2643c:	ldr	r0, [sp, #460]	; 0x1cc
   26440:	adds	sl, sl, r0
   26444:	ldr	r0, [fp, #-288]	; 0xfffffee0
   26448:	lsr	r1, sl, #18
   2644c:	adc	r2, r6, r0
   26450:	lsl	r6, sl, #14
   26454:	ldr	r0, [fp, #-244]	; 0xffffff0c
   26458:	lsl	r7, r2, #23
   2645c:	orr	r6, r6, r2, lsr #18
   26460:	orr	r1, r1, r2, lsl #14
   26464:	mov	r5, r2
   26468:	str	r2, [sp, #460]	; 0x1cc
   2646c:	orr	r7, r7, sl, lsr #9
   26470:	eor	r6, r6, r7
   26474:	lsl	r7, sl, #18
   26478:	orr	r7, r7, r2, lsr #14
   2647c:	eor	r3, r6, r7
   26480:	lsl	r7, sl, #23
   26484:	orr	r7, r7, r2, lsr #9
   26488:	eor	r1, r1, r7
   2648c:	lsr	r7, sl, #14
   26490:	orr	r7, r7, r2, lsl #18
   26494:	eor	r1, r1, r7
   26498:	eor	r7, lr, r0
   2649c:	and	r7, r2, r7
   264a0:	ldr	r2, [sp, #448]	; 0x1c0
   264a4:	eor	r7, r7, r0
   264a8:	ldr	r0, [sp, #464]	; 0x1d0
   264ac:	eor	r9, r0, ip
   264b0:	ldr	r0, [fp, #-472]	; 0xfffffe28
   264b4:	and	r6, sl, r9
   264b8:	eor	r9, r6, ip
   264bc:	ldr	r6, [fp, #-468]	; 0xfffffe2c
   264c0:	adds	r6, r6, r8
   264c4:	adc	r2, r0, r2
   264c8:	movw	r0, #8511	; 0x213f
   264cc:	adds	r6, r6, r9
   264d0:	adc	r2, r2, r7
   264d4:	adds	r1, r6, r1
   264d8:	movt	r0, #39163	; 0x98fb
   264dc:	ldr	r6, [fp, #-236]	; 0xffffff14
   264e0:	adc	r2, r2, r3
   264e4:	adds	r3, r1, r0
   264e8:	movw	r0, #10184	; 0x27c8
   264ec:	ldr	r1, [fp, #-172]	; 0xffffff54
   264f0:	movt	r0, #45059	; 0xb003
   264f4:	adc	r2, r2, r0
   264f8:	ldr	r0, [fp, #-240]	; 0xffffff10
   264fc:	adds	r9, r0, r3
   26500:	ldr	r0, [sp, #444]	; 0x1bc
   26504:	str	r9, [fp, #-288]	; 0xfffffee0
   26508:	adc	r0, r0, r2
   2650c:	orr	r7, r0, r6
   26510:	and	r6, r0, r6
   26514:	str	r0, [fp, #-240]	; 0xffffff10
   26518:	and	r7, r7, r1
   2651c:	orr	r1, r7, r6
   26520:	lsl	r7, r0, #25
   26524:	lsl	r6, r0, #30
   26528:	orr	r7, r7, r9, lsr #7
   2652c:	orr	r6, r6, r9, lsr #2
   26530:	str	r1, [fp, #-472]	; 0xfffffe28
   26534:	mov	r1, r4
   26538:	eor	r6, r6, r7
   2653c:	lsl	r7, r9, #4
   26540:	orr	r7, r7, r0, lsr #28
   26544:	eor	r8, r6, r7
   26548:	lsl	r7, r9, #25
   2654c:	lsl	r6, r9, #30
   26550:	orr	r7, r7, r0, lsr #7
   26554:	orr	r6, r6, r0, lsr #2
   26558:	eor	r6, r6, r7
   2655c:	lsr	r7, r9, #28
   26560:	orr	r7, r7, r0, lsl #4
   26564:	eor	r6, r6, r7
   26568:	orr	r7, r9, r4
   2656c:	ldr	r4, [fp, #-476]	; 0xfffffe24
   26570:	and	r9, r9, r1
   26574:	ldr	r1, [sp, #456]	; 0x1c8
   26578:	and	r7, r7, r4
   2657c:	ldr	r4, [sp, #464]	; 0x1d0
   26580:	orr	r7, r7, r9
   26584:	adds	r0, r6, r7
   26588:	str	r0, [fp, #-468]	; 0xfffffe2c
   2658c:	ldr	r0, [fp, #-472]	; 0xfffffe28
   26590:	adc	r0, r8, r0
   26594:	str	r0, [sp, #448]	; 0x1c0
   26598:	ldr	r0, [sp, #476]	; 0x1dc
   2659c:	adds	r8, r3, r0
   265a0:	ldr	r0, [fp, #-248]	; 0xffffff08
   265a4:	lsl	r6, r8, #14
   265a8:	adc	r0, r2, r0
   265ac:	adds	ip, r1, ip
   265b0:	ldr	r1, [sp, #452]	; 0x1c4
   265b4:	ldr	r2, [fp, #-244]	; 0xffffff0c
   265b8:	lsl	r7, r0, #23
   265bc:	orr	r6, r6, r0, lsr #18
   265c0:	str	r0, [fp, #-472]	; 0xfffffe28
   265c4:	orr	r7, r7, r8, lsr #9
   265c8:	eor	r6, r6, r7
   265cc:	lsl	r7, r8, #18
   265d0:	orr	r7, r7, r0, lsr #14
   265d4:	adc	r3, r1, r2
   265d8:	movw	r1, #3812	; 0xee4
   265dc:	eor	r9, r6, r7
   265e0:	lsl	r7, r8, #23
   265e4:	lsr	r6, r8, #18
   265e8:	movt	r1, #48879	; 0xbeef
   265ec:	orr	r7, r7, r0, lsr #9
   265f0:	orr	r6, r6, r0, lsl #14
   265f4:	eor	r6, r6, r7
   265f8:	lsr	r7, r8, #14
   265fc:	orr	r7, r7, r0, lsl #18
   26600:	eor	r6, r6, r7
   26604:	eor	r7, r5, lr
   26608:	and	r7, r0, r7
   2660c:	eor	r0, sl, r4
   26610:	and	r0, r8, r0
   26614:	eor	r7, r7, lr
   26618:	eor	r0, r0, r4
   2661c:	adds	r0, ip, r0
   26620:	adc	r3, r3, r7
   26624:	adds	r0, r0, r6
   26628:	ldr	r7, [fp, #-240]	; 0xffffff10
   2662c:	adc	r3, r3, r9
   26630:	adds	r2, r0, r1
   26634:	ldr	r0, [fp, #-468]	; 0xfffffe2c
   26638:	movw	r1, #32711	; 0x7fc7
   2663c:	movt	r1, #48985	; 0xbf59
   26640:	adc	r6, r3, r1
   26644:	adds	r1, r0, r2
   26648:	ldr	r0, [sp, #448]	; 0x1c0
   2664c:	str	r1, [fp, #-468]	; 0xfffffe2c
   26650:	adc	r5, r0, r6
   26654:	ldr	r0, [fp, #-236]	; 0xffffff14
   26658:	orr	r3, r5, r7
   2665c:	and	r7, r5, r7
   26660:	str	r5, [fp, #-244]	; 0xffffff0c
   26664:	and	r3, r3, r0
   26668:	orr	r0, r3, r7
   2666c:	lsl	r7, r5, #25
   26670:	lsl	r3, r5, #30
   26674:	orr	r7, r7, r1, lsr #7
   26678:	orr	r3, r3, r1, lsr #2
   2667c:	str	r0, [fp, #-248]	; 0xffffff08
   26680:	ldr	r0, [fp, #-288]	; 0xfffffee0
   26684:	eor	r3, r3, r7
   26688:	lsl	r7, r1, #4
   2668c:	orr	r7, r7, r5, lsr #28
   26690:	eor	r9, r3, r7
   26694:	lsl	r7, r1, #25
   26698:	lsl	r3, r1, #30
   2669c:	orr	r7, r7, r5, lsr #7
   266a0:	orr	r3, r3, r5, lsr #2
   266a4:	and	ip, r1, r0
   266a8:	eor	r3, r3, r7
   266ac:	lsr	r7, r1, #28
   266b0:	orr	r7, r7, r5, lsl #4
   266b4:	ldr	r5, [fp, #-480]	; 0xfffffe20
   266b8:	eor	r3, r3, r7
   266bc:	orr	r7, r1, r0
   266c0:	ldr	r0, [fp, #-248]	; 0xffffff08
   266c4:	ldr	r1, [fp, #-456]	; 0xfffffe38
   266c8:	and	r7, r7, r5
   266cc:	orr	r7, r7, ip
   266d0:	adds	r3, r3, r7
   266d4:	adc	r0, r9, r0
   266d8:	str	r0, [fp, #-248]	; 0xffffff08
   266dc:	ldr	r0, [fp, #-252]	; 0xffffff04
   266e0:	adds	r5, r2, r0
   266e4:	ldr	r0, [sp, #472]	; 0x1d8
   266e8:	ldr	r2, [sp, #460]	; 0x1cc
   266ec:	lsr	r7, r5, #18
   266f0:	str	r5, [sp, #456]	; 0x1c8
   266f4:	adc	ip, r6, r0
   266f8:	lsl	r0, r5, #14
   266fc:	adds	r4, r1, r4
   26700:	ldr	r1, [fp, #-460]	; 0xfffffe34
   26704:	lsl	r6, ip, #23
   26708:	orr	r0, r0, ip, lsr #18
   2670c:	orr	r7, r7, ip, lsl #14
   26710:	orr	r6, r6, r5, lsr #9
   26714:	eor	r0, r0, r6
   26718:	lsl	r6, r5, #18
   2671c:	orr	r6, r6, ip, lsr #14
   26720:	adc	lr, r1, lr
   26724:	movw	r1, #36802	; 0x8fc2
   26728:	eor	r9, r0, r6
   2672c:	lsl	r6, r5, #23
   26730:	ldr	r0, [fp, #-472]	; 0xfffffe28
   26734:	movt	r1, #15784	; 0x3da8
   26738:	orr	r6, r6, ip, lsr #9
   2673c:	eor	r6, r7, r6
   26740:	lsr	r7, r5, #14
   26744:	orr	r7, r7, ip, lsl #18
   26748:	eor	r6, r6, r7
   2674c:	eor	r7, r0, r2
   26750:	eor	r0, r8, sl
   26754:	and	r0, r5, r0
   26758:	and	r7, ip, r7
   2675c:	eor	r0, r0, sl
   26760:	eor	r7, r7, r2
   26764:	ldr	r2, [fp, #-248]	; 0xffffff08
   26768:	adds	r0, r4, r0
   2676c:	adc	r7, lr, r7
   26770:	adds	r0, r0, r6
   26774:	ldr	r6, [fp, #-244]	; 0xffffff0c
   26778:	adc	r7, r7, r9
   2677c:	adds	r0, r0, r1
   26780:	movw	r1, #3059	; 0xbf3
   26784:	movt	r1, #50912	; 0xc6e0
   26788:	adc	r4, r7, r1
   2678c:	adds	r1, r3, r0
   26790:	adc	r3, r2, r4
   26794:	ldr	r2, [fp, #-240]	; 0xffffff10
   26798:	orr	r7, r3, r6
   2679c:	and	r6, r3, r6
   267a0:	str	r3, [fp, #-248]	; 0xffffff08
   267a4:	and	r7, r7, r2
   267a8:	orr	r2, r7, r6
   267ac:	lsl	r6, r3, #25
   267b0:	lsl	r7, r3, #30
   267b4:	orr	r6, r6, r1, lsr #7
   267b8:	orr	r7, r7, r1, lsr #2
   267bc:	str	r2, [fp, #-456]	; 0xfffffe38
   267c0:	ldr	r2, [fp, #-468]	; 0xfffffe2c
   267c4:	eor	r6, r7, r6
   267c8:	lsl	r7, r1, #4
   267cc:	orr	r7, r7, r3, lsr #28
   267d0:	eor	r9, r6, r7
   267d4:	lsl	r7, r1, #25
   267d8:	lsl	r6, r1, #30
   267dc:	orr	r7, r7, r3, lsr #7
   267e0:	orr	r6, r6, r3, lsr #2
   267e4:	and	lr, r1, r2
   267e8:	eor	r6, r6, r7
   267ec:	lsr	r7, r1, #28
   267f0:	orr	r7, r7, r3, lsl #4
   267f4:	ldr	r3, [fp, #-288]	; 0xfffffee0
   267f8:	eor	r6, r6, r7
   267fc:	orr	r7, r1, r2
   26800:	mov	r2, r1
   26804:	str	r2, [sp, #476]	; 0x1dc
   26808:	and	r7, r7, r3
   2680c:	ldr	r3, [sp, #460]	; 0x1cc
   26810:	orr	r7, r7, lr
   26814:	adds	r1, r6, r7
   26818:	str	r1, [fp, #-252]	; 0xffffff04
   2681c:	ldr	r1, [fp, #-456]	; 0xfffffe38
   26820:	adc	r1, r9, r1
   26824:	str	r1, [fp, #-456]	; 0xfffffe38
   26828:	ldr	r1, [fp, #-476]	; 0xfffffe24
   2682c:	adds	lr, r0, r1
   26830:	ldr	r0, [fp, #-172]	; 0xffffff54
   26834:	lsr	r7, lr, #18
   26838:	adc	r1, r4, r0
   2683c:	lsl	r0, lr, #14
   26840:	lsl	r6, r1, #23
   26844:	orr	r0, r0, r1, lsr #18
   26848:	orr	r7, r7, r1, lsl #14
   2684c:	mov	r4, r1
   26850:	str	r1, [fp, #-476]	; 0xfffffe24
   26854:	orr	r6, r6, lr, lsr #9
   26858:	eor	r0, r0, r6
   2685c:	lsl	r6, lr, #18
   26860:	orr	r6, r6, r1, lsr #14
   26864:	eor	r9, r0, r6
   26868:	lsl	r6, lr, #23
   2686c:	ldr	r0, [fp, #-472]	; 0xfffffe28
   26870:	orr	r6, r6, r1, lsr #9
   26874:	eor	r6, r7, r6
   26878:	lsr	r7, lr, #14
   2687c:	orr	r7, r7, r1, lsl #18
   26880:	eor	r6, r6, r7
   26884:	eor	r7, ip, r0
   26888:	and	r7, r1, r7
   2688c:	ldr	r1, [fp, #-232]	; 0xffffff18
   26890:	eor	r7, r7, r0
   26894:	eor	r0, r5, r8
   26898:	and	r0, lr, r0
   2689c:	eor	r0, r0, r8
   268a0:	adds	sl, r1, sl
   268a4:	ldr	r1, [sp, #468]	; 0x1d4
   268a8:	adc	r5, r1, r3
   268ac:	movw	r1, #42789	; 0xa725
   268b0:	adds	r0, sl, r0
   268b4:	ldr	r3, [fp, #-456]	; 0xfffffe38
   268b8:	adc	r5, r5, r7
   268bc:	adds	r0, r0, r6
   268c0:	movt	r1, #37642	; 0x930a
   268c4:	ldr	r7, [fp, #-244]	; 0xffffff0c
   268c8:	adc	r5, r5, r9
   268cc:	adds	r0, r0, r1
   268d0:	movw	r1, #37191	; 0x9147
   268d4:	movt	r1, #54695	; 0xd5a7
   268d8:	adc	r5, r5, r1
   268dc:	ldr	r1, [fp, #-252]	; 0xffffff04
   268e0:	adds	r1, r1, r0
   268e4:	adc	sl, r3, r5
   268e8:	ldr	r3, [fp, #-248]	; 0xffffff08
   268ec:	str	r1, [fp, #-252]	; 0xffffff04
   268f0:	orr	r6, sl, r3
   268f4:	and	r6, r6, r7
   268f8:	and	r7, sl, r3
   268fc:	orr	r3, r6, r7
   26900:	lsl	r7, sl, #25
   26904:	lsl	r6, sl, #30
   26908:	orr	r7, r7, r1, lsr #7
   2690c:	orr	r6, r6, r1, lsr #2
   26910:	str	r3, [fp, #-232]	; 0xffffff18
   26914:	mov	r3, sl
   26918:	eor	r6, r6, r7
   2691c:	lsl	r7, r1, #4
   26920:	str	r3, [fp, #-460]	; 0xfffffe34
   26924:	orr	r7, r7, sl, lsr #28
   26928:	eor	r9, r6, r7
   2692c:	lsl	r6, r1, #25
   26930:	orr	r6, r6, sl, lsr #7
   26934:	lsl	sl, r1, #30
   26938:	orr	r7, sl, r3, lsr #2
   2693c:	eor	r6, r7, r6
   26940:	lsr	r7, r1, #28
   26944:	orr	r7, r7, r3, lsl #4
   26948:	eor	sl, r6, r7
   2694c:	orr	r7, r1, r2
   26950:	mov	r6, r1
   26954:	ldr	r1, [fp, #-468]	; 0xfffffe2c
   26958:	and	r7, r7, r1
   2695c:	and	r1, r6, r2
   26960:	ldr	r2, [fp, #-472]	; 0xfffffe28
   26964:	orr	r1, r7, r1
   26968:	adds	r1, sl, r1
   2696c:	ldr	sl, [fp, #-444]	; 0xfffffe44
   26970:	str	r1, [fp, #-172]	; 0xffffff54
   26974:	ldr	r1, [fp, #-232]	; 0xffffff18
   26978:	adc	r1, r9, r1
   2697c:	str	r1, [fp, #-232]	; 0xffffff18
   26980:	ldr	r1, [fp, #-480]	; 0xfffffe20
   26984:	adds	r9, r0, r1
   26988:	ldr	r0, [fp, #-236]	; 0xffffff14
   2698c:	lsl	r1, r9, #14
   26990:	lsr	r6, r9, #18
   26994:	adc	r5, r5, r0
   26998:	adds	r8, sl, r8
   2699c:	lsl	r7, r5, #23
   269a0:	orr	r1, r1, r5, lsr #18
   269a4:	orr	r6, r6, r5, lsl #14
   269a8:	orr	r7, r7, r9, lsr #9
   269ac:	eor	r1, r1, r7
   269b0:	lsl	r7, r9, #18
   269b4:	orr	r7, r7, r5, lsr #14
   269b8:	eor	r0, r1, r7
   269bc:	lsl	r7, r9, #23
   269c0:	str	r0, [fp, #-236]	; 0xffffff14
   269c4:	ldr	r0, [sp, #456]	; 0x1c8
   269c8:	orr	r7, r7, r5, lsr #9
   269cc:	eor	r6, r6, r7
   269d0:	lsr	r7, r9, #14
   269d4:	orr	r7, r7, r5, lsl #18
   269d8:	eor	r6, r6, r7
   269dc:	eor	r7, r4, ip
   269e0:	ldr	r4, [fp, #-232]	; 0xffffff18
   269e4:	eor	r1, lr, r0
   269e8:	and	r7, r5, r7
   269ec:	and	r1, r9, r1
   269f0:	eor	r7, r7, ip
   269f4:	eor	r1, r1, r0
   269f8:	ldr	r0, [fp, #-448]	; 0xfffffe40
   269fc:	adc	r2, r0, r2
   26a00:	ldr	r0, [fp, #-236]	; 0xffffff14
   26a04:	adds	r1, r8, r1
   26a08:	adc	r2, r2, r7
   26a0c:	adds	r1, r1, r6
   26a10:	ldr	r7, [fp, #-248]	; 0xffffff08
   26a14:	adc	r2, r2, r0
   26a18:	movw	r0, #33391	; 0x826f
   26a1c:	movt	r0, #57347	; 0xe003
   26a20:	adds	r1, r1, r0
   26a24:	movw	r0, #25425	; 0x6351
   26a28:	movt	r0, #1738	; 0x6ca
   26a2c:	adc	r2, r2, r0
   26a30:	ldr	r0, [fp, #-172]	; 0xffffff54
   26a34:	adds	r0, r0, r1
   26a38:	adc	r4, r4, r2
   26a3c:	str	r0, [fp, #-444]	; 0xfffffe44
   26a40:	orr	r6, r4, r3
   26a44:	str	r4, [fp, #-172]	; 0xffffff54
   26a48:	and	r6, r6, r7
   26a4c:	and	r7, r4, r3
   26a50:	orr	r3, r6, r7
   26a54:	lsl	r7, r4, #25
   26a58:	lsl	r6, r4, #30
   26a5c:	orr	r7, r7, r0, lsr #7
   26a60:	orr	r6, r6, r0, lsr #2
   26a64:	str	r3, [fp, #-236]	; 0xffffff14
   26a68:	ldr	r3, [fp, #-252]	; 0xffffff04
   26a6c:	eor	r6, r6, r7
   26a70:	lsl	r7, r0, #4
   26a74:	orr	r7, r7, r4, lsr #28
   26a78:	eor	sl, r6, r7
   26a7c:	lsl	r7, r0, #25
   26a80:	lsl	r6, r0, #30
   26a84:	orr	r7, r7, r4, lsr #7
   26a88:	orr	r6, r6, r4, lsr #2
   26a8c:	and	r8, r0, r3
   26a90:	eor	r6, r6, r7
   26a94:	lsr	r7, r0, #28
   26a98:	orr	r7, r7, r4, lsl #4
   26a9c:	ldr	r4, [sp, #476]	; 0x1dc
   26aa0:	eor	r6, r6, r7
   26aa4:	orr	r7, r0, r3
   26aa8:	ldr	r3, [sp, #456]	; 0x1c8
   26aac:	and	r7, r7, r4
   26ab0:	ldr	r4, [fp, #-476]	; 0xfffffe24
   26ab4:	orr	r7, r7, r8
   26ab8:	adds	r0, r6, r7
   26abc:	str	r0, [fp, #-232]	; 0xffffff18
   26ac0:	ldr	r0, [fp, #-236]	; 0xffffff14
   26ac4:	adc	sl, sl, r0
   26ac8:	ldr	r0, [fp, #-288]	; 0xfffffee0
   26acc:	adds	r8, r1, r0
   26ad0:	ldr	r0, [fp, #-240]	; 0xffffff10
   26ad4:	lsl	r6, r8, #14
   26ad8:	adc	r0, r2, r0
   26adc:	ldr	r2, [sp, #484]	; 0x1e4
   26ae0:	lsl	r7, r0, #23
   26ae4:	orr	r6, r6, r0, lsr #18
   26ae8:	str	r0, [fp, #-236]	; 0xffffff14
   26aec:	orr	r7, r7, r8, lsr #9
   26af0:	eor	r6, r6, r7
   26af4:	lsl	r7, r8, #18
   26af8:	orr	r7, r7, r0, lsr #14
   26afc:	adds	r3, r2, r3
   26b00:	ldr	r2, [sp, #480]	; 0x1e0
   26b04:	eor	r1, r6, r7
   26b08:	lsl	r7, r8, #23
   26b0c:	lsr	r6, r8, #18
   26b10:	orr	r7, r7, r0, lsr #9
   26b14:	orr	r6, r6, r0, lsl #14
   26b18:	eor	r6, r6, r7
   26b1c:	lsr	r7, r8, #14
   26b20:	orr	r7, r7, r0, lsl #18
   26b24:	adc	ip, r2, ip
   26b28:	eor	r6, r6, r7
   26b2c:	eor	r7, r5, r4
   26b30:	and	r7, r0, r7
   26b34:	eor	r0, r9, lr
   26b38:	and	r0, r8, r0
   26b3c:	eor	r7, r7, r4
   26b40:	eor	r0, r0, lr
   26b44:	adds	r0, r3, r0
   26b48:	adc	r3, ip, r7
   26b4c:	adds	r0, r0, r6
   26b50:	ldr	ip, [fp, #-172]	; 0xffffff54
   26b54:	ldr	r6, [fp, #-460]	; 0xfffffe34
   26b58:	adc	r3, r3, r1
   26b5c:	movw	r1, #28272	; 0x6e70
   26b60:	movt	r1, #2574	; 0xa0e
   26b64:	adds	r0, r0, r1
   26b68:	movw	r1, #10599	; 0x2967
   26b6c:	movt	r1, #5161	; 0x1429
   26b70:	adc	r7, r3, r1
   26b74:	ldr	r1, [fp, #-232]	; 0xffffff18
   26b78:	adds	r2, r1, r0
   26b7c:	adc	r1, sl, r7
   26b80:	str	r2, [fp, #-240]	; 0xffffff10
   26b84:	orr	r3, r1, ip
   26b88:	str	r1, [fp, #-232]	; 0xffffff18
   26b8c:	and	r3, r3, r6
   26b90:	and	r6, r1, ip
   26b94:	lsl	ip, r2, #30
   26b98:	orr	r3, r3, r6
   26b9c:	lsl	r6, r1, #25
   26ba0:	str	r3, [fp, #-448]	; 0xfffffe40
   26ba4:	lsl	r3, r1, #30
   26ba8:	orr	r6, r6, r2, lsr #7
   26bac:	orr	r3, r3, r2, lsr #2
   26bb0:	eor	r3, r3, r6
   26bb4:	lsl	r6, r2, #4
   26bb8:	orr	r6, r6, r1, lsr #28
   26bbc:	eor	sl, r3, r6
   26bc0:	lsl	r6, r2, #25
   26bc4:	orr	r3, ip, r1, lsr #2
   26bc8:	orr	r6, r6, r1, lsr #7
   26bcc:	eor	r3, r3, r6
   26bd0:	lsr	r6, r2, #28
   26bd4:	orr	r6, r6, r1, lsl #4
   26bd8:	ldr	r1, [fp, #-252]	; 0xffffff04
   26bdc:	eor	ip, r3, r6
   26be0:	ldr	r3, [fp, #-444]	; 0xfffffe44
   26be4:	orr	r6, r2, r3
   26be8:	and	r6, r6, r1
   26bec:	and	r1, r2, r3
   26bf0:	orr	r1, r6, r1
   26bf4:	adds	r1, ip, r1
   26bf8:	str	r1, [fp, #-288]	; 0xfffffee0
   26bfc:	ldr	r1, [fp, #-448]	; 0xfffffe40
   26c00:	adc	r1, sl, r1
   26c04:	str	r1, [fp, #-472]	; 0xfffffe28
   26c08:	ldr	r1, [fp, #-468]	; 0xfffffe2c
   26c0c:	adds	r2, r0, r1
   26c10:	ldr	r0, [fp, #-244]	; 0xffffff0c
   26c14:	lsr	r6, r2, #18
   26c18:	str	r2, [fp, #-456]	; 0xfffffe38
   26c1c:	adc	r3, r7, r0
   26c20:	lsl	r0, r2, #14
   26c24:	eor	r7, r8, r9
   26c28:	lsl	r1, r3, #23
   26c2c:	orr	r0, r0, r3, lsr #18
   26c30:	orr	r6, r6, r3, lsl #14
   26c34:	and	r7, r2, r7
   26c38:	str	r3, [fp, #-448]	; 0xfffffe40
   26c3c:	orr	r1, r1, r2, lsr #9
   26c40:	eor	r7, r7, r9
   26c44:	eor	r0, r0, r1
   26c48:	lsl	r1, r2, #18
   26c4c:	orr	r1, r1, r3, lsr #14
   26c50:	eor	sl, r0, r1
   26c54:	lsl	r1, r2, #23
   26c58:	ldr	r0, [fp, #-236]	; 0xffffff14
   26c5c:	orr	r1, r1, r3, lsr #9
   26c60:	eor	r1, r6, r1
   26c64:	lsr	r6, r2, #14
   26c68:	ldr	r2, [fp, #-428]	; 0xfffffe54
   26c6c:	orr	r6, r6, r3, lsl #18
   26c70:	eor	r1, r1, r6
   26c74:	eor	r6, r0, r5
   26c78:	ldr	r0, [fp, #-424]	; 0xfffffe58
   26c7c:	and	r6, r3, r6
   26c80:	ldr	r3, [fp, #-232]	; 0xffffff18
   26c84:	eor	r6, r6, r5
   26c88:	adds	r0, r0, lr
   26c8c:	adc	r4, r2, r4
   26c90:	adds	r0, r0, r7
   26c94:	adc	r7, r4, r6
   26c98:	adds	r0, r0, r1
   26c9c:	adc	r1, r7, sl
   26ca0:	movw	r7, #12284	; 0x2ffc
   26ca4:	movt	r7, #18130	; 0x46d2
   26ca8:	adds	ip, r0, r7
   26cac:	ldr	r0, [fp, #-288]	; 0xfffffee0
   26cb0:	movw	r7, #2693	; 0xa85
   26cb4:	movt	r7, #10167	; 0x27b7
   26cb8:	adc	r1, r1, r7
   26cbc:	adds	r2, r0, ip
   26cc0:	ldr	r0, [fp, #-472]	; 0xfffffe28
   26cc4:	str	r2, [fp, #-244]	; 0xffffff0c
   26cc8:	adc	r7, r0, r1
   26ccc:	ldr	r0, [fp, #-172]	; 0xffffff54
   26cd0:	orr	r6, r7, r3
   26cd4:	and	r4, r7, r3
   26cd8:	mov	r3, r7
   26cdc:	str	r3, [fp, #-424]	; 0xfffffe58
   26ce0:	and	r6, r6, r0
   26ce4:	ldr	r0, [fp, #-240]	; 0xffffff10
   26ce8:	orr	lr, r6, r4
   26cec:	lsl	r4, r7, #25
   26cf0:	lsl	r6, r7, #30
   26cf4:	orr	r4, r4, r2, lsr #7
   26cf8:	orr	r6, r6, r2, lsr #2
   26cfc:	eor	r4, r6, r4
   26d00:	lsl	r6, r2, #4
   26d04:	orr	r6, r6, r7, lsr #28
   26d08:	eor	sl, r4, r6
   26d0c:	lsl	r6, r2, #25
   26d10:	ldr	r4, [fp, #-444]	; 0xfffffe44
   26d14:	orr	r6, r6, r7, lsr #7
   26d18:	lsl	r7, r2, #30
   26d1c:	orr	r7, r7, r3, lsr #2
   26d20:	eor	r6, r7, r6
   26d24:	lsr	r7, r2, #28
   26d28:	orr	r7, r7, r3, lsl #4
   26d2c:	eor	r6, r6, r7
   26d30:	orr	r7, r2, r0
   26d34:	and	r7, r7, r4
   26d38:	and	r4, r2, r0
   26d3c:	ldr	r2, [fp, #-448]	; 0xfffffe40
   26d40:	orr	r4, r7, r4
   26d44:	adds	r0, r6, r4
   26d48:	str	r0, [fp, #-288]	; 0xfffffee0
   26d4c:	adc	r0, sl, lr
   26d50:	str	r0, [fp, #-428]	; 0xfffffe54
   26d54:	ldr	r0, [sp, #476]	; 0x1dc
   26d58:	adds	r4, ip, r0
   26d5c:	ldr	r0, [fp, #-248]	; 0xffffff08
   26d60:	mov	ip, r3
   26d64:	lsr	r6, r4, #18
   26d68:	adc	lr, r1, r0
   26d6c:	lsl	r0, r4, #14
   26d70:	lsl	r1, lr, #23
   26d74:	orr	r0, r0, lr, lsr #18
   26d78:	orr	r6, r6, lr, lsl #14
   26d7c:	orr	r1, r1, r4, lsr #9
   26d80:	eor	r0, r0, r1
   26d84:	lsl	r1, r4, #18
   26d88:	orr	r1, r1, lr, lsr #14
   26d8c:	eor	sl, r0, r1
   26d90:	lsl	r1, r4, #23
   26d94:	ldr	r0, [fp, #-236]	; 0xffffff14
   26d98:	orr	r1, r1, lr, lsr #9
   26d9c:	eor	r1, r6, r1
   26da0:	lsr	r6, r4, #14
   26da4:	orr	r6, r6, lr, lsl #18
   26da8:	eor	r1, r1, r6
   26dac:	eor	r6, r2, r0
   26db0:	ldr	r2, [fp, #-228]	; 0xffffff1c
   26db4:	and	r6, lr, r6
   26db8:	eor	r6, r6, r0
   26dbc:	ldr	r0, [fp, #-456]	; 0xfffffe38
   26dc0:	eor	r7, r0, r8
   26dc4:	ldr	r0, [fp, #-224]	; 0xffffff20
   26dc8:	and	r7, r4, r7
   26dcc:	eor	r7, r7, r8
   26dd0:	adds	r0, r0, r9
   26dd4:	adc	r5, r2, r5
   26dd8:	adds	r0, r0, r7
   26ddc:	ldr	r2, [fp, #-288]	; 0xfffffee0
   26de0:	ldr	r7, [fp, #-428]	; 0xfffffe54
   26de4:	adc	r5, r5, r6
   26de8:	adds	r0, r0, r1
   26dec:	adc	r1, r5, sl
   26df0:	movw	r5, #51494	; 0xc926
   26df4:	movt	r5, #23590	; 0x5c26
   26df8:	adds	r0, r0, r5
   26dfc:	movw	r5, #8504	; 0x2138
   26e00:	movt	r5, #11803	; 0x2e1b
   26e04:	adc	r1, r1, r5
   26e08:	adds	r2, r2, r0
   26e0c:	adc	sl, r7, r1
   26e10:	ldr	r7, [fp, #-232]	; 0xffffff18
   26e14:	str	r2, [fp, #-288]	; 0xfffffee0
   26e18:	orr	r5, sl, r3
   26e1c:	and	r6, sl, r3
   26e20:	str	sl, [fp, #-224]	; 0xffffff20
   26e24:	and	r5, r5, r7
   26e28:	lsl	r7, sl, #30
   26e2c:	orr	r3, r5, r6
   26e30:	lsl	r6, sl, #25
   26e34:	orr	r7, r7, r2, lsr #2
   26e38:	lsl	r5, r2, #30
   26e3c:	orr	r6, r6, r2, lsr #7
   26e40:	str	r3, [fp, #-228]	; 0xffffff1c
   26e44:	ldr	r3, [fp, #-244]	; 0xffffff0c
   26e48:	orr	r5, r5, sl, lsr #2
   26e4c:	eor	r6, r7, r6
   26e50:	lsl	r7, r2, #4
   26e54:	orr	r7, r7, sl, lsr #28
   26e58:	eor	r9, r6, r7
   26e5c:	lsl	r7, r2, #25
   26e60:	ldr	r6, [fp, #-240]	; 0xffffff10
   26e64:	orr	r7, r7, sl, lsr #7
   26e68:	eor	r5, r5, r7
   26e6c:	lsr	r7, r2, #28
   26e70:	orr	r7, r7, sl, lsl #4
   26e74:	eor	r5, r5, r7
   26e78:	orr	r7, r2, r3
   26e7c:	and	r7, r7, r6
   26e80:	and	r6, r2, r3
   26e84:	ldr	r2, [fp, #-228]	; 0xffffff1c
   26e88:	orr	r6, r7, r6
   26e8c:	adds	r3, r5, r6
   26e90:	adc	r2, r9, r2
   26e94:	str	r2, [fp, #-228]	; 0xffffff1c
   26e98:	ldr	r2, [fp, #-252]	; 0xffffff04
   26e9c:	adds	r9, r0, r2
   26ea0:	ldr	r0, [fp, #-460]	; 0xfffffe34
   26ea4:	ldr	r2, [fp, #-236]	; 0xffffff14
   26ea8:	lsr	r7, r9, #18
   26eac:	adc	r5, r1, r0
   26eb0:	lsl	r1, r9, #14
   26eb4:	lsl	r6, r5, #23
   26eb8:	orr	r1, r1, r5, lsr #18
   26ebc:	orr	r7, r7, r5, lsl #14
   26ec0:	orr	r6, r6, r9, lsr #9
   26ec4:	eor	r1, r1, r6
   26ec8:	lsl	r6, r9, #18
   26ecc:	orr	r6, r6, r5, lsr #14
   26ed0:	eor	r0, r1, r6
   26ed4:	lsl	r6, r9, #23
   26ed8:	str	r0, [fp, #-248]	; 0xffffff08
   26edc:	ldr	r0, [fp, #-448]	; 0xfffffe40
   26ee0:	orr	r6, r6, r5, lsr #9
   26ee4:	eor	r6, r7, r6
   26ee8:	lsr	r7, r9, #14
   26eec:	orr	r7, r7, r5, lsl #18
   26ef0:	eor	sl, r6, r7
   26ef4:	ldr	r6, [fp, #-408]	; 0xfffffe68
   26ef8:	eor	r7, lr, r0
   26efc:	and	r7, r5, r7
   26f00:	eor	r7, r7, r0
   26f04:	ldr	r0, [fp, #-456]	; 0xfffffe38
   26f08:	adds	r6, r6, r8
   26f0c:	eor	r1, r4, r0
   26f10:	and	r1, r9, r1
   26f14:	eor	r1, r1, r0
   26f18:	ldr	r0, [fp, #-412]	; 0xfffffe64
   26f1c:	adc	r2, r0, r2
   26f20:	ldr	r0, [fp, #-248]	; 0xffffff08
   26f24:	adds	r1, r6, r1
   26f28:	adc	r2, r2, r7
   26f2c:	adds	r1, r1, sl
   26f30:	adc	r2, r2, r0
   26f34:	movw	r0, #10989	; 0x2aed
   26f38:	movt	r0, #23236	; 0x5ac4
   26f3c:	adds	r1, r1, r0
   26f40:	movw	r0, #28156	; 0x6dfc
   26f44:	movt	r0, #19756	; 0x4d2c
   26f48:	adc	r6, r2, r0
   26f4c:	ldr	r2, [fp, #-228]	; 0xffffff1c
   26f50:	adds	r0, r3, r1
   26f54:	ldr	r3, [fp, #-224]	; 0xffffff20
   26f58:	str	r0, [fp, #-236]	; 0xffffff14
   26f5c:	adc	sl, r2, r6
   26f60:	orr	r2, sl, r3
   26f64:	and	r7, sl, r3
   26f68:	ldr	r3, [fp, #-288]	; 0xfffffee0
   26f6c:	str	sl, [fp, #-228]	; 0xffffff1c
   26f70:	and	r2, r2, ip
   26f74:	orr	r2, r2, r7
   26f78:	lsl	r7, sl, #25
   26f7c:	str	r2, [fp, #-248]	; 0xffffff08
   26f80:	lsl	r2, sl, #30
   26f84:	orr	r7, r7, r0, lsr #7
   26f88:	orr	r2, r2, r0, lsr #2
   26f8c:	eor	r2, r2, r7
   26f90:	lsl	r7, r0, #4
   26f94:	orr	r7, r7, sl, lsr #28
   26f98:	eor	r8, r2, r7
   26f9c:	lsl	r7, r0, #25
   26fa0:	lsl	r2, r0, #30
   26fa4:	orr	r7, r7, sl, lsr #7
   26fa8:	orr	r2, r2, sl, lsr #2
   26fac:	eor	r2, r2, r7
   26fb0:	lsr	r7, r0, #28
   26fb4:	orr	r7, r7, sl, lsl #4
   26fb8:	eor	ip, r2, r7
   26fbc:	orr	r7, r0, r3
   26fc0:	mov	r2, r0
   26fc4:	ldr	r0, [fp, #-244]	; 0xffffff0c
   26fc8:	and	r7, r7, r0
   26fcc:	and	r0, r2, r3
   26fd0:	orr	r0, r7, r0
   26fd4:	adds	ip, ip, r0
   26fd8:	ldr	r0, [fp, #-248]	; 0xffffff08
   26fdc:	adc	r0, r8, r0
   26fe0:	str	r0, [fp, #-408]	; 0xfffffe68
   26fe4:	ldr	r0, [fp, #-444]	; 0xfffffe44
   26fe8:	adds	r2, r1, r0
   26fec:	ldr	r0, [fp, #-172]	; 0xffffff54
   26ff0:	str	r2, [fp, #-412]	; 0xfffffe64
   26ff4:	adc	r1, r6, r0
   26ff8:	lsl	r6, r2, #14
   26ffc:	lsr	r0, r2, #18
   27000:	lsl	r7, r1, #23
   27004:	orr	r6, r6, r1, lsr #18
   27008:	orr	r0, r0, r1, lsl #14
   2700c:	str	r1, [fp, #-252]	; 0xffffff04
   27010:	orr	r7, r7, r2, lsr #9
   27014:	eor	r6, r6, r7
   27018:	lsl	r7, r2, #18
   2701c:	orr	r7, r7, r1, lsr #14
   27020:	eor	r8, r6, r7
   27024:	lsl	r7, r2, #23
   27028:	eor	r6, r9, r4
   2702c:	orr	r7, r7, r1, lsr #9
   27030:	and	r6, r2, r6
   27034:	eor	r0, r0, r7
   27038:	lsr	r7, r2, #14
   2703c:	eor	r6, r6, r4
   27040:	orr	r7, r7, r1, lsl #18
   27044:	eor	sl, r0, r7
   27048:	eor	r7, r5, lr
   2704c:	ldr	r0, [fp, #-464]	; 0xfffffe30
   27050:	and	r7, r1, r7
   27054:	ldr	r1, [fp, #-456]	; 0xfffffe38
   27058:	eor	r7, r7, lr
   2705c:	adds	r3, r0, r1
   27060:	ldr	r0, [fp, #-220]	; 0xffffff24
   27064:	ldr	r1, [fp, #-448]	; 0xfffffe40
   27068:	adc	r0, r0, r1
   2706c:	adds	r3, r3, r6
   27070:	ldr	r6, [fp, #-224]	; 0xffffff20
   27074:	adc	r0, r0, r7
   27078:	movw	r7, #46047	; 0xb3df
   2707c:	adds	r3, r3, sl
   27080:	movt	r7, #40341	; 0x9d95
   27084:	adc	r0, r0, r8
   27088:	adds	r3, r3, r7
   2708c:	movw	r7, #3347	; 0xd13
   27090:	movt	r7, #21304	; 0x5338
   27094:	adc	sl, r0, r7
   27098:	ldr	r0, [fp, #-408]	; 0xfffffe68
   2709c:	adds	r1, ip, r3
   270a0:	ldr	ip, [fp, #-228]	; 0xffffff1c
   270a4:	str	r1, [fp, #-248]	; 0xffffff08
   270a8:	adc	r0, r0, sl
   270ac:	orr	r7, r0, ip
   270b0:	str	r0, [fp, #-220]	; 0xffffff24
   270b4:	and	r7, r7, r6
   270b8:	and	r6, r0, ip
   270bc:	orr	r2, r7, r6
   270c0:	lsl	r6, r0, #25
   270c4:	lsl	r7, r0, #30
   270c8:	orr	r6, r6, r1, lsr #7
   270cc:	orr	r7, r7, r1, lsr #2
   270d0:	str	r2, [fp, #-408]	; 0xfffffe68
   270d4:	ldr	r2, [fp, #-288]	; 0xfffffee0
   270d8:	eor	r6, r7, r6
   270dc:	lsl	r7, r1, #4
   270e0:	orr	r7, r7, r0, lsr #28
   270e4:	eor	r8, r6, r7
   270e8:	lsl	r7, r1, #25
   270ec:	lsl	r6, r1, #30
   270f0:	orr	r7, r7, r0, lsr #7
   270f4:	orr	r6, r6, r0, lsr #2
   270f8:	eor	r6, r6, r7
   270fc:	lsr	r7, r1, #28
   27100:	orr	r7, r7, r0, lsl #4
   27104:	ldr	r0, [fp, #-236]	; 0xffffff14
   27108:	eor	r6, r6, r7
   2710c:	orr	r7, r1, r0
   27110:	and	ip, r1, r0
   27114:	and	r7, r7, r2
   27118:	ldr	r2, [fp, #-412]	; 0xfffffe64
   2711c:	orr	r7, r7, ip
   27120:	adds	r0, r6, r7
   27124:	str	r0, [fp, #-172]	; 0xffffff54
   27128:	ldr	r0, [fp, #-408]	; 0xfffffe68
   2712c:	adc	r0, r8, r0
   27130:	str	r0, [fp, #-428]	; 0xfffffe54
   27134:	ldr	r0, [fp, #-240]	; 0xffffff10
   27138:	adds	r1, r3, r0
   2713c:	ldr	r0, [fp, #-232]	; 0xffffff18
   27140:	ldr	r3, [fp, #-228]	; 0xffffff1c
   27144:	lsr	r7, r1, #18
   27148:	str	r1, [fp, #-408]	; 0xfffffe68
   2714c:	adc	ip, sl, r0
   27150:	lsl	r0, r1, #14
   27154:	lsl	r6, ip, #23
   27158:	orr	r0, r0, ip, lsr #18
   2715c:	orr	r7, r7, ip, lsl #14
   27160:	orr	r6, r6, r1, lsr #9
   27164:	eor	r0, r0, r6
   27168:	lsl	r6, r1, #18
   2716c:	orr	r6, r6, ip, lsr #14
   27170:	eor	r8, r0, r6
   27174:	lsl	r6, r1, #23
   27178:	ldr	r0, [fp, #-252]	; 0xffffff04
   2717c:	orr	r6, r6, ip, lsr #9
   27180:	eor	r6, r7, r6
   27184:	lsr	r7, r1, #14
   27188:	orr	r7, r7, ip, lsl #18
   2718c:	eor	r6, r6, r7
   27190:	eor	r7, r0, r5
   27194:	eor	r0, r2, r9
   27198:	and	r0, r1, r0
   2719c:	ldr	r1, [fp, #-388]	; 0xfffffe7c
   271a0:	and	r7, ip, r7
   271a4:	eor	r0, r0, r9
   271a8:	eor	r7, r7, r5
   271ac:	adds	r4, r1, r4
   271b0:	ldr	r1, [fp, #-392]	; 0xfffffe78
   271b4:	adc	lr, r1, lr
   271b8:	adds	r0, r4, r0
   271bc:	adc	r7, lr, r7
   271c0:	adds	r0, r0, r6
   271c4:	movw	r6, #25566	; 0x63de
   271c8:	movt	r6, #35759	; 0x8baf
   271cc:	adc	r7, r7, r8
   271d0:	adds	sl, r0, r6
   271d4:	ldr	r0, [fp, #-172]	; 0xffffff54
   271d8:	movw	r6, #29524	; 0x7354
   271dc:	movt	r6, #25866	; 0x650a
   271e0:	adc	r4, r7, r6
   271e4:	ldr	r6, [fp, #-220]	; 0xffffff24
   271e8:	adds	r1, r0, sl
   271ec:	ldr	r0, [fp, #-428]	; 0xfffffe54
   271f0:	str	r1, [fp, #-232]	; 0xffffff18
   271f4:	adc	r0, r0, r4
   271f8:	orr	r7, r0, r6
   271fc:	and	r6, r0, r6
   27200:	str	r0, [fp, #-392]	; 0xfffffe78
   27204:	and	r7, r7, r3
   27208:	orr	r3, r7, r6
   2720c:	lsl	r6, r0, #25
   27210:	lsl	r7, r0, #30
   27214:	orr	r6, r6, r1, lsr #7
   27218:	orr	r7, r7, r1, lsr #2
   2721c:	str	r3, [fp, #-172]	; 0xffffff54
   27220:	ldr	r3, [fp, #-236]	; 0xffffff14
   27224:	eor	r6, r7, r6
   27228:	lsl	r7, r1, #4
   2722c:	orr	r7, r7, r0, lsr #28
   27230:	eor	r8, r6, r7
   27234:	lsl	r7, r1, #25
   27238:	lsl	r6, r1, #30
   2723c:	orr	r7, r7, r0, lsr #7
   27240:	orr	r6, r6, r0, lsr #2
   27244:	eor	r6, r6, r7
   27248:	lsr	r7, r1, #28
   2724c:	orr	r7, r7, r0, lsl #4
   27250:	ldr	r0, [fp, #-248]	; 0xffffff08
   27254:	eor	r6, r6, r7
   27258:	orr	r7, r1, r0
   2725c:	and	lr, r1, r0
   27260:	ldr	r0, [fp, #-172]	; 0xffffff54
   27264:	and	r7, r7, r3
   27268:	orr	r7, r7, lr
   2726c:	adds	r3, r6, r7
   27270:	adc	lr, r8, r0
   27274:	ldr	r0, [fp, #-244]	; 0xffffff0c
   27278:	adds	r1, sl, r0
   2727c:	ldr	r0, [fp, #-424]	; 0xfffffe58
   27280:	lsr	r6, r1, #18
   27284:	str	r1, [fp, #-388]	; 0xfffffe7c
   27288:	adc	r4, r4, r0
   2728c:	lsl	r0, r1, #14
   27290:	lsl	r7, r4, #23
   27294:	orr	r0, r0, r4, lsr #18
   27298:	orr	r6, r6, r4, lsl #14
   2729c:	orr	r7, r7, r1, lsr #9
   272a0:	eor	r0, r0, r7
   272a4:	lsl	r7, r1, #18
   272a8:	orr	r7, r7, r4, lsr #14
   272ac:	eor	r8, r0, r7
   272b0:	lsl	r7, r1, #23
   272b4:	ldr	r0, [fp, #-252]	; 0xffffff04
   272b8:	orr	r7, r7, r4, lsr #9
   272bc:	eor	r6, r6, r7
   272c0:	lsr	r7, r1, #14
   272c4:	orr	r7, r7, r4, lsl #18
   272c8:	eor	r6, r6, r7
   272cc:	eor	r7, ip, r0
   272d0:	and	r7, r4, r7
   272d4:	eor	r7, r7, r0
   272d8:	ldr	r0, [fp, #-408]	; 0xfffffe68
   272dc:	eor	r0, r0, r2
   272e0:	and	r0, r1, r0
   272e4:	ldr	r1, [fp, #-452]	; 0xfffffe3c
   272e8:	eor	r0, r0, r2
   272ec:	adds	r9, r1, r9
   272f0:	ldr	r1, [fp, #-216]	; 0xffffff28
   272f4:	adc	r5, r1, r5
   272f8:	adds	r0, r9, r0
   272fc:	adc	r5, r5, r7
   27300:	adds	r0, r0, r6
   27304:	movw	r6, #45736	; 0xb2a8
   27308:	movt	r6, #15479	; 0x3c77
   2730c:	adc	r5, r5, r8
   27310:	ldr	r8, [fp, #-392]	; 0xfffffe78
   27314:	adds	sl, r0, r6
   27318:	movw	r6, #2747	; 0xabb
   2731c:	movt	r6, #30314	; 0x766a
   27320:	adc	r5, r5, r6
   27324:	adds	r1, r3, sl
   27328:	ldr	r3, [fp, #-220]	; 0xffffff24
   2732c:	adc	r0, lr, r5
   27330:	mov	lr, r8
   27334:	str	r1, [fp, #-240]	; 0xffffff10
   27338:	orr	r6, r0, r8
   2733c:	and	r7, r0, r8
   27340:	str	r0, [fp, #-172]	; 0xffffff54
   27344:	and	r6, r6, r3
   27348:	orr	r3, r6, r7
   2734c:	lsl	r7, r0, #25
   27350:	lsl	r6, r0, #30
   27354:	orr	r7, r7, r1, lsr #7
   27358:	orr	r6, r6, r1, lsr #2
   2735c:	str	r3, [fp, #-244]	; 0xffffff0c
   27360:	ldr	r3, [fp, #-248]	; 0xffffff08
   27364:	eor	r6, r6, r7
   27368:	lsl	r7, r1, #4
   2736c:	orr	r7, r7, r0, lsr #28
   27370:	eor	r8, r6, r7
   27374:	lsl	r7, r1, #25
   27378:	lsl	r6, r1, #30
   2737c:	orr	r7, r7, r0, lsr #7
   27380:	orr	r6, r6, r0, lsr #2
   27384:	eor	r6, r6, r7
   27388:	lsr	r7, r1, #28
   2738c:	orr	r7, r7, r0, lsl #4
   27390:	ldr	r0, [fp, #-232]	; 0xffffff18
   27394:	eor	r6, r6, r7
   27398:	orr	r7, r1, r0
   2739c:	and	r9, r1, r0
   273a0:	ldr	r1, [fp, #-408]	; 0xfffffe68
   273a4:	and	r7, r7, r3
   273a8:	ldr	r3, [fp, #-252]	; 0xffffff04
   273ac:	orr	r7, r7, r9
   273b0:	adds	r0, r6, r7
   273b4:	str	r0, [fp, #-216]	; 0xffffff28
   273b8:	ldr	r0, [fp, #-244]	; 0xffffff0c
   273bc:	adc	r0, r8, r0
   273c0:	str	r0, [fp, #-424]	; 0xfffffe58
   273c4:	ldr	r0, [fp, #-288]	; 0xfffffee0
   273c8:	adds	r8, sl, r0
   273cc:	ldr	r0, [fp, #-224]	; 0xffffff20
   273d0:	lsl	r7, r8, #14
   273d4:	adc	r5, r5, r0
   273d8:	ldr	r0, [fp, #-388]	; 0xfffffe7c
   273dc:	lsl	r6, r5, #23
   273e0:	orr	r7, r7, r5, lsr #18
   273e4:	orr	r6, r6, r8, lsr #9
   273e8:	eor	r6, r7, r6
   273ec:	lsl	r7, r8, #18
   273f0:	eor	r9, r0, r1
   273f4:	orr	r7, r7, r5, lsr #14
   273f8:	and	r0, r8, r9
   273fc:	eor	sl, r6, r7
   27400:	lsl	r7, r8, #23
   27404:	lsr	r6, r8, #18
   27408:	eor	r0, r0, r1
   2740c:	ldr	r1, [fp, #-376]	; 0xfffffe88
   27410:	orr	r7, r7, r5, lsr #9
   27414:	orr	r6, r6, r5, lsl #14
   27418:	eor	r6, r6, r7
   2741c:	lsr	r7, r8, #14
   27420:	orr	r7, r7, r5, lsl #18
   27424:	eor	r6, r6, r7
   27428:	eor	r7, r4, ip
   2742c:	adds	r2, r1, r2
   27430:	ldr	r1, [fp, #-380]	; 0xfffffe84
   27434:	and	r7, r5, r7
   27438:	eor	r7, r7, ip
   2743c:	adc	r1, r1, r3
   27440:	adds	r0, r2, r0
   27444:	movw	r2, #44774	; 0xaee6
   27448:	adc	r1, r1, r7
   2744c:	adds	r0, r0, r6
   27450:	movt	r2, #18413	; 0x47ed
   27454:	adc	r1, r1, sl
   27458:	adds	r3, r0, r2
   2745c:	ldr	r0, [fp, #-216]	; 0xffffff28
   27460:	movw	r2, #51502	; 0xc92e
   27464:	movt	r2, #33218	; 0x81c2
   27468:	adc	r2, r1, r2
   2746c:	adds	r9, r0, r3
   27470:	ldr	r0, [fp, #-424]	; 0xfffffe58
   27474:	adc	sl, r0, r2
   27478:	ldr	r0, [fp, #-172]	; 0xffffff54
   2747c:	lsl	r7, sl, #30
   27480:	str	sl, [fp, #-216]	; 0xffffff28
   27484:	orr	r7, r7, r9, lsr #2
   27488:	orr	r1, sl, r0
   2748c:	and	r6, sl, r0
   27490:	ldr	r0, [fp, #-240]	; 0xffffff10
   27494:	and	r1, r1, lr
   27498:	orr	lr, r1, r6
   2749c:	lsl	r6, sl, #25
   274a0:	mov	r1, r9
   274a4:	orr	r6, r6, r9, lsr #7
   274a8:	eor	r6, r7, r6
   274ac:	lsl	r7, r9, #4
   274b0:	orr	r7, r7, sl, lsr #28
   274b4:	eor	r9, r6, r7
   274b8:	lsl	r7, r1, #25
   274bc:	mov	r6, r1
   274c0:	lsl	r1, r1, #30
   274c4:	orr	r7, r7, sl, lsr #7
   274c8:	orr	r1, r1, sl, lsr #2
   274cc:	str	r6, [fp, #-244]	; 0xffffff0c
   274d0:	eor	r1, r1, r7
   274d4:	lsr	r7, r6, #28
   274d8:	orr	r7, r7, sl, lsl #4
   274dc:	eor	sl, r1, r7
   274e0:	orr	r7, r6, r0
   274e4:	mov	r1, r6
   274e8:	ldr	r6, [fp, #-232]	; 0xffffff18
   274ec:	and	r7, r7, r6
   274f0:	and	r6, r1, r0
   274f4:	orr	r6, r7, r6
   274f8:	adds	r0, sl, r6
   274fc:	str	r0, [fp, #-224]	; 0xffffff20
   27500:	adc	r0, r9, lr
   27504:	str	r0, [fp, #-252]	; 0xffffff04
   27508:	ldr	r0, [fp, #-236]	; 0xffffff14
   2750c:	adds	r9, r3, r0
   27510:	ldr	r0, [fp, #-228]	; 0xffffff1c
   27514:	ldr	r3, [fp, #-408]	; 0xfffffe68
   27518:	lsr	r7, r9, #18
   2751c:	adc	r2, r2, r0
   27520:	lsl	r0, r9, #14
   27524:	lsl	r6, r2, #23
   27528:	orr	r0, r0, r2, lsr #18
   2752c:	orr	r7, r7, r2, lsl #14
   27530:	str	r2, [fp, #-228]	; 0xffffff1c
   27534:	orr	r6, r6, r9, lsr #9
   27538:	eor	r0, r0, r6
   2753c:	lsl	r6, r9, #18
   27540:	orr	r6, r6, r2, lsr #14
   27544:	eor	r1, r0, r6
   27548:	lsl	r6, r9, #23
   2754c:	orr	r6, r6, r2, lsr #9
   27550:	eor	r6, r7, r6
   27554:	lsr	r7, r9, #14
   27558:	orr	r7, r7, r2, lsl #18
   2755c:	eor	sl, r6, r7
   27560:	eor	r7, r5, r4
   27564:	and	r7, r2, r7
   27568:	ldr	r2, [fp, #-388]	; 0xfffffe7c
   2756c:	eor	r7, r7, r4
   27570:	eor	r0, r8, r2
   27574:	and	r0, r9, r0
   27578:	eor	r0, r0, r2
   2757c:	ldr	r2, [fp, #-440]	; 0xfffffe48
   27580:	adds	r3, r2, r3
   27584:	ldr	r2, [fp, #-212]	; 0xffffff2c
   27588:	adc	r6, r2, ip
   2758c:	adds	r0, r3, r0
   27590:	adc	r3, r6, r7
   27594:	adds	r0, r0, sl
   27598:	ldr	r7, [fp, #-216]	; 0xffffff28
   2759c:	adc	r3, r3, r1
   275a0:	movw	r1, #13627	; 0x353b
   275a4:	movt	r1, #5250	; 0x1482
   275a8:	adds	lr, r0, r1
   275ac:	ldr	r0, [fp, #-224]	; 0xffffff20
   275b0:	movw	r1, #11397	; 0x2c85
   275b4:	movt	r1, #37490	; 0x9272
   275b8:	adc	r6, r3, r1
   275bc:	adds	r2, r0, lr
   275c0:	ldr	r0, [fp, #-252]	; 0xffffff04
   275c4:	str	r2, [fp, #-224]	; 0xffffff20
   275c8:	adc	r1, r0, r6
   275cc:	ldr	r0, [fp, #-172]	; 0xffffff54
   275d0:	orr	r3, r1, r7
   275d4:	and	r7, r1, r7
   275d8:	str	r1, [fp, #-212]	; 0xffffff2c
   275dc:	and	r3, r3, r0
   275e0:	ldr	r0, [fp, #-244]	; 0xffffff0c
   275e4:	orr	ip, r3, r7
   275e8:	lsl	r7, r1, #25
   275ec:	lsl	r3, r1, #30
   275f0:	orr	r7, r7, r2, lsr #7
   275f4:	orr	r3, r3, r2, lsr #2
   275f8:	eor	r3, r3, r7
   275fc:	lsl	r7, r2, #4
   27600:	orr	r7, r7, r1, lsr #28
   27604:	eor	sl, r3, r7
   27608:	lsl	r7, r2, #25
   2760c:	lsl	r3, r2, #30
   27610:	orr	r7, r7, r1, lsr #7
   27614:	orr	r3, r3, r1, lsr #2
   27618:	eor	r3, r3, r7
   2761c:	lsr	r7, r2, #28
   27620:	orr	r7, r7, r1, lsl #4
   27624:	ldr	r1, [fp, #-240]	; 0xffffff10
   27628:	eor	r3, r3, r7
   2762c:	orr	r7, r2, r0
   27630:	and	r7, r7, r1
   27634:	and	r1, r2, r0
   27638:	ldr	r2, [fp, #-388]	; 0xfffffe7c
   2763c:	orr	r1, r7, r1
   27640:	adds	r0, r3, r1
   27644:	str	r0, [fp, #-236]	; 0xffffff14
   27648:	adc	r0, sl, ip
   2764c:	str	r0, [fp, #-252]	; 0xffffff04
   27650:	ldr	r0, [fp, #-248]	; 0xffffff08
   27654:	adds	r1, lr, r0
   27658:	ldr	r0, [fp, #-220]	; 0xffffff24
   2765c:	str	r1, [fp, #-248]	; 0xffffff08
   27660:	adc	sl, r6, r0
   27664:	lsl	r0, r1, #14
   27668:	lsr	r6, r1, #18
   2766c:	lsl	r7, sl, #23
   27670:	orr	r0, r0, sl, lsr #18
   27674:	orr	r6, r6, sl, lsl #14
   27678:	orr	r7, r7, r1, lsr #9
   2767c:	eor	r0, r0, r7
   27680:	lsl	r7, r1, #18
   27684:	orr	r7, r7, sl, lsr #14
   27688:	eor	ip, r0, r7
   2768c:	lsl	r7, r1, #23
   27690:	mov	r0, r1
   27694:	orr	r7, r7, sl, lsr #9
   27698:	eor	r7, r6, r7
   2769c:	lsr	r6, r1, #14
   276a0:	ldr	r1, [fp, #-228]	; 0xffffff1c
   276a4:	orr	r6, r6, sl, lsl #18
   276a8:	eor	r7, r7, r6
   276ac:	eor	r6, r1, r5
   276b0:	eor	r1, r9, r8
   276b4:	and	r1, r0, r1
   276b8:	ldr	r0, [fp, #-368]	; 0xfffffe90
   276bc:	and	r6, sl, r6
   276c0:	eor	r1, r1, r8
   276c4:	eor	r6, r6, r5
   276c8:	adds	r0, r0, r2
   276cc:	ldr	r2, [fp, #-372]	; 0xfffffe8c
   276d0:	adc	r4, r2, r4
   276d4:	adds	r0, r0, r1
   276d8:	adc	r1, r4, r6
   276dc:	adds	r0, r0, r7
   276e0:	movw	r7, #868	; 0x364
   276e4:	ldr	r6, [fp, #-216]	; 0xffffff28
   276e8:	movt	r7, #19697	; 0x4cf1
   276ec:	adc	r1, r1, ip
   276f0:	adds	r3, r0, r7
   276f4:	ldr	r0, [fp, #-236]	; 0xffffff14
   276f8:	movw	r7, #59553	; 0xe8a1
   276fc:	movt	r7, #41663	; 0xa2bf
   27700:	adc	r1, r1, r7
   27704:	adds	r2, r0, r3
   27708:	ldr	r0, [fp, #-252]	; 0xffffff04
   2770c:	str	r2, [fp, #-220]	; 0xffffff24
   27710:	adc	lr, r0, r1
   27714:	ldr	r0, [fp, #-212]	; 0xffffff2c
   27718:	lsl	r4, lr, #30
   2771c:	str	lr, [fp, #-252]	; 0xffffff04
   27720:	orr	r4, r4, r2, lsr #2
   27724:	orr	r7, lr, r0
   27728:	and	r7, r7, r6
   2772c:	and	r6, lr, r0
   27730:	orr	r0, r7, r6
   27734:	lsl	r6, lr, #25
   27738:	lsl	r7, r2, #30
   2773c:	orr	r6, r6, r2, lsr #7
   27740:	str	r0, [fp, #-236]	; 0xffffff14
   27744:	ldr	r0, [fp, #-224]	; 0xffffff20
   27748:	orr	r7, r7, lr, lsr #2
   2774c:	eor	r6, r4, r6
   27750:	lsl	r4, r2, #4
   27754:	orr	r4, r4, lr, lsr #28
   27758:	eor	ip, r6, r4
   2775c:	lsl	r4, r2, #25
   27760:	ldr	r6, [fp, #-244]	; 0xffffff0c
   27764:	orr	r4, r4, lr, lsr #7
   27768:	eor	r7, r7, r4
   2776c:	lsr	r4, r2, #28
   27770:	orr	r4, r4, lr, lsl #4
   27774:	eor	r7, r7, r4
   27778:	orr	r4, r2, r0
   2777c:	and	r4, r4, r6
   27780:	and	r6, r2, r0
   27784:	ldr	r0, [fp, #-236]	; 0xffffff14
   27788:	orr	r4, r4, r6
   2778c:	adds	r4, r7, r4
   27790:	adc	r0, ip, r0
   27794:	str	r0, [fp, #-236]	; 0xffffff14
   27798:	ldr	r0, [fp, #-232]	; 0xffffff18
   2779c:	adds	ip, r3, r0
   277a0:	ldr	r0, [fp, #-392]	; 0xfffffe78
   277a4:	ldr	r3, [fp, #-228]	; 0xffffff1c
   277a8:	lsr	r6, ip, #18
   277ac:	adc	r2, r1, r0
   277b0:	lsl	r0, ip, #14
   277b4:	lsl	r1, r2, #23
   277b8:	orr	r0, r0, r2, lsr #18
   277bc:	orr	r6, r6, r2, lsl #14
   277c0:	str	r2, [fp, #-232]	; 0xffffff18
   277c4:	orr	r1, r1, ip, lsr #9
   277c8:	eor	r0, r0, r1
   277cc:	lsl	r1, ip, #18
   277d0:	orr	r1, r1, r2, lsr #14
   277d4:	eor	r0, r0, r1
   277d8:	lsl	r1, ip, #23
   277dc:	orr	r1, r1, r2, lsr #9
   277e0:	eor	r1, r6, r1
   277e4:	lsr	r6, ip, #14
   277e8:	orr	r6, r6, r2, lsl #18
   277ec:	eor	r1, r1, r6
   277f0:	eor	r6, sl, r3
   277f4:	and	r6, r2, r6
   277f8:	ldr	r2, [fp, #-248]	; 0xffffff08
   277fc:	eor	r6, r6, r3
   27800:	ldr	r3, [fp, #-236]	; 0xffffff14
   27804:	eor	r7, r2, r9
   27808:	ldr	r2, [fp, #-416]	; 0xfffffe60
   2780c:	and	r7, ip, r7
   27810:	eor	r7, r7, r9
   27814:	adds	r8, r2, r8
   27818:	ldr	r2, [fp, #-420]	; 0xfffffe5c
   2781c:	adc	r5, r2, r5
   27820:	adds	r7, r8, r7
   27824:	adc	r5, r5, r6
   27828:	adds	r1, r7, r1
   2782c:	adc	r0, r5, r0
   27830:	movw	r5, #12289	; 0x3001
   27834:	movt	r5, #48194	; 0xbc42
   27838:	adds	r1, r1, r5
   2783c:	movw	r5, #26187	; 0x664b
   27840:	movt	r5, #43034	; 0xa81a
   27844:	adc	r0, r0, r5
   27848:	adds	r2, r4, r1
   2784c:	adc	r6, r3, r0
   27850:	ldr	r3, [fp, #-212]	; 0xffffff2c
   27854:	orr	r4, r6, lr
   27858:	and	r5, r6, lr
   2785c:	lsl	r7, r6, #30
   27860:	mov	lr, r6
   27864:	orr	r7, r7, r2, lsr #2
   27868:	str	lr, [fp, #-288]	; 0xfffffee0
   2786c:	and	r4, r4, r3
   27870:	orr	r3, r4, r5
   27874:	lsl	r4, r6, #25
   27878:	lsl	r5, r2, #30
   2787c:	orr	r4, r4, r2, lsr #7
   27880:	orr	r5, r5, r6, lsr #2
   27884:	str	r3, [fp, #-236]	; 0xffffff14
   27888:	ldr	r3, [fp, #-220]	; 0xffffff24
   2788c:	eor	r4, r7, r4
   27890:	lsl	r7, r2, #4
   27894:	orr	r7, r7, r6, lsr #28
   27898:	eor	r7, r4, r7
   2789c:	lsl	r4, r2, #25
   278a0:	orr	r4, r4, r6, lsr #7
   278a4:	and	r8, r2, r3
   278a8:	eor	r4, r5, r4
   278ac:	lsr	r5, r2, #28
   278b0:	orr	r5, r5, r6, lsl #4
   278b4:	ldr	r6, [fp, #-224]	; 0xffffff20
   278b8:	eor	r4, r4, r5
   278bc:	orr	r5, r2, r3
   278c0:	mov	r3, r2
   278c4:	str	r3, [fp, #-368]	; 0xfffffe90
   278c8:	and	r5, r5, r6
   278cc:	orr	r5, r5, r8
   278d0:	adds	r2, r4, r5
   278d4:	str	r2, [fp, #-372]	; 0xfffffe8c
   278d8:	ldr	r2, [fp, #-236]	; 0xffffff14
   278dc:	adc	r2, r7, r2
   278e0:	str	r2, [fp, #-376]	; 0xfffffe88
   278e4:	ldr	r2, [fp, #-240]	; 0xffffff10
   278e8:	adds	r5, r1, r2
   278ec:	ldr	r1, [fp, #-172]	; 0xffffff54
   278f0:	ldr	r2, [fp, #-232]	; 0xffffff18
   278f4:	lsr	r4, r5, #18
   278f8:	adc	r0, r0, r1
   278fc:	lsl	r1, r5, #14
   27900:	lsl	r7, r0, #23
   27904:	orr	r1, r1, r0, lsr #18
   27908:	orr	r4, r4, r0, lsl #14
   2790c:	str	r0, [fp, #-236]	; 0xffffff14
   27910:	orr	r7, r7, r5, lsr #9
   27914:	eor	r1, r1, r7
   27918:	lsl	r7, r5, #18
   2791c:	orr	r7, r7, r0, lsr #14
   27920:	eor	r1, r1, r7
   27924:	lsl	r7, r5, #23
   27928:	orr	r7, r7, r0, lsr #9
   2792c:	eor	r4, r4, r7
   27930:	lsr	r7, r5, #14
   27934:	orr	r7, r7, r0, lsl #18
   27938:	eor	r4, r4, r7
   2793c:	eor	r7, r2, sl
   27940:	ldr	r2, [fp, #-228]	; 0xffffff1c
   27944:	and	r7, r0, r7
   27948:	ldr	r0, [fp, #-248]	; 0xffffff08
   2794c:	eor	r7, r7, sl
   27950:	eor	r8, ip, r0
   27954:	and	r6, r5, r8
   27958:	eor	r8, r6, r0
   2795c:	ldr	r0, [fp, #-348]	; 0xfffffea4
   27960:	adds	r6, r0, r9
   27964:	ldr	r0, [fp, #-352]	; 0xfffffea0
   27968:	adc	r2, r0, r2
   2796c:	movw	r0, #38801	; 0x9791
   27970:	adds	r6, r6, r8
   27974:	adc	r2, r2, r7
   27978:	adds	r4, r6, r4
   2797c:	movt	r0, #53496	; 0xd0f8
   27980:	adc	r1, r2, r1
   27984:	adds	r2, r4, r0
   27988:	movw	r0, #35696	; 0x8b70
   2798c:	ldr	r4, [fp, #-252]	; 0xffffff04
   27990:	movt	r0, #49739	; 0xc24b
   27994:	adc	r6, r1, r0
   27998:	ldr	r0, [fp, #-372]	; 0xfffffe8c
   2799c:	ldr	r1, [fp, #-376]	; 0xfffffe88
   279a0:	adds	r0, r0, r2
   279a4:	adc	r7, r1, r6
   279a8:	str	r0, [fp, #-228]	; 0xffffff1c
   279ac:	orr	r1, r7, lr
   279b0:	and	r1, r1, r4
   279b4:	and	r4, r7, lr
   279b8:	orr	r8, r1, r4
   279bc:	lsl	r4, r7, #25
   279c0:	lsl	r1, r7, #30
   279c4:	orr	r4, r4, r0, lsr #7
   279c8:	orr	r1, r1, r0, lsr #2
   279cc:	eor	r1, r1, r4
   279d0:	lsl	r4, r0, #4
   279d4:	orr	r4, r4, r7, lsr #28
   279d8:	eor	r9, r1, r4
   279dc:	lsl	r4, r0, #25
   279e0:	mov	r1, r7
   279e4:	orr	r4, r4, r7, lsr #7
   279e8:	lsl	r7, r0, #30
   279ec:	mov	lr, r1
   279f0:	orr	r7, r7, r1, lsr #2
   279f4:	str	lr, [fp, #-348]	; 0xfffffea4
   279f8:	eor	r4, r7, r4
   279fc:	lsr	r7, r0, #28
   27a00:	orr	r7, r7, r1, lsl #4
   27a04:	ldr	r1, [fp, #-220]	; 0xffffff24
   27a08:	eor	r4, r4, r7
   27a0c:	orr	r7, r0, r3
   27a10:	and	r7, r7, r1
   27a14:	and	r1, r0, r3
   27a18:	ldr	r3, [fp, #-236]	; 0xffffff14
   27a1c:	orr	r1, r7, r1
   27a20:	adds	r0, r4, r1
   27a24:	str	r0, [fp, #-172]	; 0xffffff54
   27a28:	adc	r0, r9, r8
   27a2c:	str	r0, [fp, #-352]	; 0xfffffea0
   27a30:	ldr	r0, [fp, #-244]	; 0xffffff0c
   27a34:	adds	r8, r2, r0
   27a38:	ldr	r0, [fp, #-216]	; 0xffffff28
   27a3c:	ldr	r2, [fp, #-232]	; 0xffffff18
   27a40:	lsr	r4, r8, #18
   27a44:	adc	r1, r6, r0
   27a48:	lsl	r6, r8, #14
   27a4c:	lsl	r7, r1, #23
   27a50:	orr	r6, r6, r1, lsr #18
   27a54:	orr	r4, r4, r1, lsl #14
   27a58:	str	r1, [fp, #-240]	; 0xffffff10
   27a5c:	orr	r7, r7, r8, lsr #9
   27a60:	eor	r6, r6, r7
   27a64:	lsl	r7, r8, #18
   27a68:	orr	r7, r7, r1, lsr #14
   27a6c:	eor	r0, r6, r7
   27a70:	lsl	r7, r8, #23
   27a74:	eor	r6, r5, ip
   27a78:	orr	r7, r7, r1, lsr #9
   27a7c:	and	r6, r8, r6
   27a80:	eor	r4, r4, r7
   27a84:	lsr	r7, r8, #14
   27a88:	eor	r6, r6, ip
   27a8c:	orr	r7, r7, r1, lsl #18
   27a90:	eor	r9, r4, r7
   27a94:	eor	r7, r3, r2
   27a98:	and	r7, r1, r7
   27a9c:	ldr	r1, [fp, #-208]	; 0xffffff30
   27aa0:	eor	r7, r7, r2
   27aa4:	ldr	r2, [fp, #-248]	; 0xffffff08
   27aa8:	adds	r3, r1, r2
   27aac:	ldr	r1, [fp, #-404]	; 0xfffffe6c
   27ab0:	ldr	r2, [fp, #-288]	; 0xfffffee0
   27ab4:	adc	r4, r1, sl
   27ab8:	adds	r3, r3, r6
   27abc:	adc	r4, r4, r7
   27ac0:	adds	r3, r3, r9
   27ac4:	adc	r4, r4, r0
   27ac8:	movw	r0, #48688	; 0xbe30
   27acc:	movt	r0, #1620	; 0x654
   27ad0:	adds	r3, r3, r0
   27ad4:	movw	r0, #20899	; 0x51a3
   27ad8:	movt	r0, #51052	; 0xc76c
   27adc:	adc	r4, r4, r0
   27ae0:	ldr	r0, [fp, #-172]	; 0xffffff54
   27ae4:	adds	r1, r0, r3
   27ae8:	ldr	r0, [fp, #-352]	; 0xfffffea0
   27aec:	str	r1, [fp, #-208]	; 0xffffff30
   27af0:	adc	r0, r0, r4
   27af4:	orr	r6, r0, lr
   27af8:	and	r7, r0, lr
   27afc:	str	r0, [fp, #-172]	; 0xffffff54
   27b00:	and	r6, r6, r2
   27b04:	ldr	r2, [fp, #-228]	; 0xffffff1c
   27b08:	orr	r9, r6, r7
   27b0c:	lsl	r7, r0, #25
   27b10:	lsl	r6, r0, #30
   27b14:	orr	r7, r7, r1, lsr #7
   27b18:	orr	r6, r6, r1, lsr #2
   27b1c:	eor	r6, r6, r7
   27b20:	lsl	r7, r1, #4
   27b24:	orr	r7, r7, r0, lsr #28
   27b28:	eor	sl, r6, r7
   27b2c:	lsl	r7, r1, #25
   27b30:	lsl	r6, r1, #30
   27b34:	orr	r7, r7, r0, lsr #7
   27b38:	orr	r6, r6, r0, lsr #2
   27b3c:	eor	r6, r6, r7
   27b40:	lsr	r7, r1, #28
   27b44:	orr	r7, r7, r0, lsl #4
   27b48:	ldr	r0, [fp, #-368]	; 0xfffffe90
   27b4c:	eor	r6, r6, r7
   27b50:	orr	r7, r1, r2
   27b54:	and	r7, r7, r0
   27b58:	and	r0, r1, r2
   27b5c:	orr	r0, r7, r0
   27b60:	adds	r1, r6, r0
   27b64:	ldr	r0, [fp, #-224]	; 0xffffff20
   27b68:	adc	sl, sl, r9
   27b6c:	adds	r2, r3, r0
   27b70:	ldr	r0, [fp, #-212]	; 0xffffff2c
   27b74:	ldr	r3, [fp, #-240]	; 0xffffff10
   27b78:	lsr	r7, r2, #18
   27b7c:	str	r2, [fp, #-248]	; 0xffffff08
   27b80:	adc	r4, r4, r0
   27b84:	lsl	r0, r2, #14
   27b88:	lsl	r6, r4, #23
   27b8c:	orr	r0, r0, r4, lsr #18
   27b90:	orr	r7, r7, r4, lsl #14
   27b94:	str	r4, [fp, #-212]	; 0xffffff2c
   27b98:	orr	r6, r6, r2, lsr #9
   27b9c:	eor	r0, r0, r6
   27ba0:	lsl	r6, r2, #18
   27ba4:	orr	r6, r6, r4, lsr #14
   27ba8:	eor	r9, r0, r6
   27bac:	lsl	r6, r2, #23
   27bb0:	ldr	r0, [fp, #-236]	; 0xffffff14
   27bb4:	orr	r6, r6, r4, lsr #9
   27bb8:	eor	r6, r7, r6
   27bbc:	lsr	r7, r2, #14
   27bc0:	orr	r7, r7, r4, lsl #18
   27bc4:	eor	r6, r6, r7
   27bc8:	eor	r7, r3, r0
   27bcc:	ldr	r3, [fp, #-232]	; 0xffffff18
   27bd0:	and	r7, r4, r7
   27bd4:	eor	r7, r7, r0
   27bd8:	eor	r0, r8, r5
   27bdc:	and	r0, r2, r0
   27be0:	ldr	r2, [fp, #-436]	; 0xfffffe4c
   27be4:	eor	r0, r0, r5
   27be8:	adds	ip, r2, ip
   27bec:	ldr	r2, [fp, #-432]	; 0xfffffe50
   27bf0:	adc	lr, r2, r3
   27bf4:	movw	r2, #21016	; 0x5218
   27bf8:	adds	r0, ip, r0
   27bfc:	ldr	r3, [fp, #-348]	; 0xfffffea4
   27c00:	adc	r7, lr, r7
   27c04:	adds	r0, r0, r6
   27c08:	movt	r2, #55023	; 0xd6ef
   27c0c:	adc	r7, r7, r9
   27c10:	adds	r9, r0, r2
   27c14:	movw	r2, #59417	; 0xe819
   27c18:	movt	r2, #53650	; 0xd192
   27c1c:	adc	r7, r7, r2
   27c20:	adds	r0, r1, r9
   27c24:	ldr	r1, [fp, #-172]	; 0xffffff54
   27c28:	adc	r2, sl, r7
   27c2c:	str	r0, [fp, #-224]	; 0xffffff20
   27c30:	str	r2, [fp, #-352]	; 0xfffffea0
   27c34:	orr	r6, r2, r1
   27c38:	and	r1, r2, r1
   27c3c:	and	r6, r6, r3
   27c40:	orr	ip, r6, r1
   27c44:	lsl	r6, r2, #25
   27c48:	lsl	r1, r2, #30
   27c4c:	orr	r6, r6, r0, lsr #7
   27c50:	orr	r1, r1, r0, lsr #2
   27c54:	eor	r1, r1, r6
   27c58:	lsl	r6, r0, #4
   27c5c:	orr	r6, r6, r2, lsr #28
   27c60:	eor	lr, r1, r6
   27c64:	lsl	r6, r0, #25
   27c68:	lsl	r1, r0, #30
   27c6c:	orr	r6, r6, r2, lsr #7
   27c70:	orr	r1, r1, r2, lsr #2
   27c74:	eor	r1, r1, r6
   27c78:	lsr	r6, r0, #28
   27c7c:	orr	r6, r6, r2, lsl #4
   27c80:	ldr	r2, [fp, #-228]	; 0xffffff1c
   27c84:	eor	sl, r1, r6
   27c88:	ldr	r1, [fp, #-208]	; 0xffffff30
   27c8c:	orr	r6, r0, r1
   27c90:	and	r6, r6, r2
   27c94:	and	r2, r0, r1
   27c98:	orr	r2, r6, r2
   27c9c:	adds	r0, sl, r2
   27ca0:	str	r0, [fp, #-216]	; 0xffffff28
   27ca4:	ldr	r0, [fp, #-220]	; 0xffffff24
   27ca8:	adc	lr, lr, ip
   27cac:	adds	r3, r9, r0
   27cb0:	ldr	r0, [fp, #-252]	; 0xffffff04
   27cb4:	lsr	r2, r3, #18
   27cb8:	str	r3, [fp, #-244]	; 0xffffff0c
   27cbc:	adc	r7, r7, r0
   27cc0:	lsl	r0, r3, #14
   27cc4:	lsl	r1, r7, #23
   27cc8:	orr	r0, r0, r7, lsr #18
   27ccc:	orr	r2, r2, r7, lsl #14
   27cd0:	str	r7, [fp, #-220]	; 0xffffff24
   27cd4:	orr	r1, r1, r3, lsr #9
   27cd8:	eor	r0, r0, r1
   27cdc:	lsl	r1, r3, #18
   27ce0:	orr	r1, r1, r7, lsr #14
   27ce4:	eor	ip, r0, r1
   27ce8:	lsl	r1, r3, #23
   27cec:	mov	r0, r3
   27cf0:	orr	r1, r1, r7, lsr #9
   27cf4:	eor	r1, r2, r1
   27cf8:	lsr	r2, r3, #14
   27cfc:	ldr	r3, [fp, #-240]	; 0xffffff10
   27d00:	orr	r2, r2, r7, lsl #18
   27d04:	eor	r1, r1, r2
   27d08:	eor	r2, r4, r3
   27d0c:	and	r2, r7, r2
   27d10:	ldr	r7, [fp, #-384]	; 0xfffffe80
   27d14:	eor	r2, r2, r3
   27d18:	ldr	r3, [fp, #-248]	; 0xffffff08
   27d1c:	adds	r5, r7, r5
   27d20:	ldr	r7, [fp, #-204]	; 0xffffff34
   27d24:	eor	r6, r3, r8
   27d28:	and	r6, r0, r6
   27d2c:	ldr	r0, [fp, #-236]	; 0xffffff14
   27d30:	eor	r6, r6, r8
   27d34:	adc	r7, r7, r0
   27d38:	adds	r5, r5, r6
   27d3c:	adc	r2, r7, r2
   27d40:	adds	r1, r5, r1
   27d44:	ldr	r7, [fp, #-352]	; 0xfffffea0
   27d48:	ldr	r5, [fp, #-172]	; 0xffffff54
   27d4c:	adc	r0, r2, ip
   27d50:	movw	r2, #43280	; 0xa910
   27d54:	movt	r2, #21861	; 0x5565
   27d58:	adds	sl, r1, r2
   27d5c:	movw	r2, #1572	; 0x624
   27d60:	movt	r2, #54937	; 0xd699
   27d64:	adc	r3, r0, r2
   27d68:	ldr	r0, [fp, #-216]	; 0xffffff28
   27d6c:	adds	r2, r0, sl
   27d70:	adc	r1, lr, r3
   27d74:	mov	lr, r7
   27d78:	str	r2, [fp, #-216]	; 0xffffff28
   27d7c:	orr	r0, r1, r7
   27d80:	lsl	r6, r1, #30
   27d84:	mov	ip, r1
   27d88:	and	r0, r0, r5
   27d8c:	and	r5, r1, r7
   27d90:	orr	r6, r6, r2, lsr #2
   27d94:	lsl	r7, r2, #30
   27d98:	str	ip, [fp, #-252]	; 0xffffff04
   27d9c:	orr	r9, r0, r5
   27da0:	lsl	r5, r1, #25
   27da4:	orr	r7, r7, r1, lsr #2
   27da8:	ldr	r0, [fp, #-208]	; 0xffffff30
   27dac:	orr	r5, r5, r2, lsr #7
   27db0:	eor	r5, r6, r5
   27db4:	lsl	r6, r2, #4
   27db8:	orr	r6, r6, r1, lsr #28
   27dbc:	eor	r5, r5, r6
   27dc0:	lsl	r6, r2, #25
   27dc4:	orr	r6, r6, r1, lsr #7
   27dc8:	eor	r6, r7, r6
   27dcc:	lsr	r7, r2, #28
   27dd0:	orr	r7, r7, r1, lsl #4
   27dd4:	ldr	r1, [fp, #-224]	; 0xffffff20
   27dd8:	eor	r6, r6, r7
   27ddc:	orr	r7, r2, r1
   27de0:	and	r7, r7, r0
   27de4:	and	r0, r2, r1
   27de8:	orr	r0, r7, r0
   27dec:	adds	r0, r6, r0
   27df0:	str	r0, [fp, #-204]	; 0xffffff34
   27df4:	adc	r0, r5, r9
   27df8:	str	r0, [fp, #-232]	; 0xffffff18
   27dfc:	ldr	r0, [fp, #-368]	; 0xfffffe90
   27e00:	adds	r9, sl, r0
   27e04:	ldr	r0, [fp, #-288]	; 0xfffffee0
   27e08:	lsl	r1, r9, #14
   27e0c:	lsr	r7, r9, #18
   27e10:	adc	r5, r3, r0
   27e14:	ldr	r0, [fp, #-220]	; 0xffffff24
   27e18:	ldr	r3, [fp, #-248]	; 0xffffff08
   27e1c:	lsl	r2, r5, #23
   27e20:	orr	r1, r1, r5, lsr #18
   27e24:	orr	r7, r7, r5, lsl #14
   27e28:	orr	r2, r2, r9, lsr #9
   27e2c:	eor	r1, r1, r2
   27e30:	lsl	r2, r9, #18
   27e34:	orr	r2, r2, r5, lsr #14
   27e38:	eor	sl, r1, r2
   27e3c:	lsl	r2, r9, #23
   27e40:	orr	r2, r2, r5, lsr #9
   27e44:	eor	r2, r7, r2
   27e48:	lsr	r7, r9, #14
   27e4c:	orr	r7, r7, r5, lsl #18
   27e50:	eor	r2, r2, r7
   27e54:	eor	r7, r0, r4
   27e58:	ldr	r0, [fp, #-244]	; 0xffffff0c
   27e5c:	and	r7, r5, r7
   27e60:	eor	r7, r7, r4
   27e64:	ldr	r4, [fp, #-240]	; 0xffffff10
   27e68:	eor	r6, r0, r3
   27e6c:	ldr	r0, [fp, #-400]	; 0xfffffe70
   27e70:	and	r6, r9, r6
   27e74:	eor	r6, r6, r3
   27e78:	adds	r1, r0, r8
   27e7c:	ldr	r0, [fp, #-396]	; 0xfffffe74
   27e80:	adc	r8, r0, r4
   27e84:	adds	r1, r1, r6
   27e88:	movw	r0, #8234	; 0x202a
   27e8c:	ldr	r4, [fp, #-232]	; 0xffffff18
   27e90:	adc	r6, r8, r7
   27e94:	adds	r1, r1, r2
   27e98:	movt	r0, #22385	; 0x5771
   27e9c:	adc	r2, r6, sl
   27ea0:	adds	r1, r1, r0
   27ea4:	movw	r0, #13701	; 0x3585
   27ea8:	movt	r0, #62478	; 0xf40e
   27eac:	adc	r2, r2, r0
   27eb0:	ldr	r0, [fp, #-204]	; 0xffffff34
   27eb4:	adds	r0, r0, r1
   27eb8:	adc	r8, r4, r2
   27ebc:	mov	r4, r0
   27ec0:	str	r0, [fp, #-204]	; 0xffffff34
   27ec4:	orr	r7, r8, ip
   27ec8:	and	r6, r8, ip
   27ecc:	mov	ip, r8
   27ed0:	and	r7, r7, lr
   27ed4:	str	ip, [fp, #-240]	; 0xffffff10
   27ed8:	orr	lr, r7, r6
   27edc:	lsl	r7, r8, #25
   27ee0:	lsl	r6, r8, #30
   27ee4:	orr	r7, r7, r0, lsr #7
   27ee8:	orr	r6, r6, r0, lsr #2
   27eec:	eor	r6, r6, r7
   27ef0:	lsl	r7, r0, #4
   27ef4:	orr	r7, r7, r8, lsr #28
   27ef8:	eor	sl, r6, r7
   27efc:	lsl	r7, r0, #25
   27f00:	orr	r7, r7, r8, lsr #7
   27f04:	lsl	r8, r0, #30
   27f08:	orr	r6, r8, ip, lsr #2
   27f0c:	eor	r6, r6, r7
   27f10:	lsr	r7, r0, #28
   27f14:	orr	r7, r7, ip, lsl #4
   27f18:	eor	r8, r6, r7
   27f1c:	ldr	r6, [fp, #-216]	; 0xffffff28
   27f20:	orr	r7, r0, r6
   27f24:	ldr	r0, [fp, #-224]	; 0xffffff20
   27f28:	and	r7, r7, r0
   27f2c:	and	r0, r4, r6
   27f30:	ldr	r4, [fp, #-212]	; 0xffffff2c
   27f34:	orr	r0, r7, r0
   27f38:	adds	r0, r8, r0
   27f3c:	str	r0, [fp, #-236]	; 0xffffff14
   27f40:	ldr	r0, [fp, #-228]	; 0xffffff1c
   27f44:	adc	sl, sl, lr
   27f48:	adds	r8, r1, r0
   27f4c:	ldr	r0, [fp, #-348]	; 0xfffffea4
   27f50:	lsr	r7, r8, #18
   27f54:	adc	r2, r2, r0
   27f58:	lsl	r0, r8, #14
   27f5c:	lsl	r6, r2, #23
   27f60:	orr	r0, r0, r2, lsr #18
   27f64:	orr	r7, r7, r2, lsl #14
   27f68:	str	r2, [fp, #-232]	; 0xffffff18
   27f6c:	orr	r6, r6, r8, lsr #9
   27f70:	eor	r0, r0, r6
   27f74:	lsl	r6, r8, #18
   27f78:	orr	r6, r6, r2, lsr #14
   27f7c:	eor	r1, r0, r6
   27f80:	lsl	r6, r8, #23
   27f84:	ldr	r0, [fp, #-220]	; 0xffffff24
   27f88:	orr	r6, r6, r2, lsr #9
   27f8c:	eor	r6, r7, r6
   27f90:	lsr	r7, r8, #14
   27f94:	orr	r7, r7, r2, lsl #18
   27f98:	eor	r6, r6, r7
   27f9c:	eor	r7, r5, r0
   27fa0:	and	r7, r2, r7
   27fa4:	ldr	r2, [fp, #-244]	; 0xffffff0c
   27fa8:	eor	r7, r7, r0
   27fac:	eor	r0, r9, r2
   27fb0:	and	r0, r8, r0
   27fb4:	eor	r0, r0, r2
   27fb8:	ldr	r2, [fp, #-356]	; 0xfffffe9c
   27fbc:	adds	r3, r2, r3
   27fc0:	ldr	r2, [fp, #-200]	; 0xffffff38
   27fc4:	adc	r4, r2, r4
   27fc8:	adds	r0, r3, r0
   27fcc:	adc	r3, r4, r7
   27fd0:	adds	r0, r0, r6
   27fd4:	adc	r3, r3, r1
   27fd8:	movw	r1, #53688	; 0xd1b8
   27fdc:	movt	r1, #12987	; 0x32bb
   27fe0:	adds	lr, r0, r1
   27fe4:	ldr	r0, [fp, #-236]	; 0xffffff14
   27fe8:	movw	r1, #41072	; 0xa070
   27fec:	movt	r1, #4202	; 0x106a
   27ff0:	adc	r1, r3, r1
   27ff4:	adds	r2, r0, lr
   27ff8:	ldr	r0, [fp, #-252]	; 0xffffff04
   27ffc:	adc	r3, sl, r1
   28000:	lsl	r7, r2, #30
   28004:	str	r2, [fp, #-212]	; 0xffffff2c
   28008:	orr	r4, r3, ip
   2800c:	and	r6, r3, ip
   28010:	orr	r7, r7, r3, lsr #2
   28014:	str	r3, [fp, #-248]	; 0xffffff08
   28018:	and	r4, r4, r0
   2801c:	ldr	r0, [fp, #-204]	; 0xffffff34
   28020:	orr	ip, r4, r6
   28024:	lsl	r6, r3, #25
   28028:	lsl	r4, r3, #30
   2802c:	orr	r6, r6, r2, lsr #7
   28030:	orr	r4, r4, r2, lsr #2
   28034:	eor	r4, r4, r6
   28038:	lsl	r6, r2, #4
   2803c:	orr	r6, r6, r3, lsr #28
   28040:	eor	sl, r4, r6
   28044:	lsl	r6, r2, #25
   28048:	ldr	r4, [fp, #-216]	; 0xffffff28
   2804c:	orr	r6, r6, r3, lsr #7
   28050:	eor	r6, r7, r6
   28054:	lsr	r7, r2, #28
   28058:	orr	r7, r7, r3, lsl #4
   2805c:	eor	r6, r6, r7
   28060:	orr	r7, r2, r0
   28064:	and	r7, r7, r4
   28068:	and	r4, r2, r0
   2806c:	orr	r4, r7, r4
   28070:	adds	r0, r6, r4
   28074:	str	r0, [fp, #-200]	; 0xffffff38
   28078:	adc	r0, sl, ip
   2807c:	str	r0, [fp, #-288]	; 0xfffffee0
   28080:	ldr	r0, [fp, #-208]	; 0xffffff30
   28084:	adds	r4, lr, r0
   28088:	ldr	r0, [fp, #-172]	; 0xffffff54
   2808c:	lsr	r7, r4, #18
   28090:	adc	r2, r1, r0
   28094:	lsl	r0, r4, #14
   28098:	ldr	r1, [fp, #-244]	; 0xffffff0c
   2809c:	lsl	r6, r2, #23
   280a0:	orr	r0, r0, r2, lsr #18
   280a4:	orr	r7, r7, r2, lsl #14
   280a8:	str	r2, [fp, #-236]	; 0xffffff14
   280ac:	orr	r6, r6, r4, lsr #9
   280b0:	eor	r0, r0, r6
   280b4:	lsl	r6, r4, #18
   280b8:	orr	r6, r6, r2, lsr #14
   280bc:	eor	lr, r0, r6
   280c0:	lsl	r6, r4, #23
   280c4:	ldr	r0, [fp, #-232]	; 0xffffff18
   280c8:	orr	r6, r6, r2, lsr #9
   280cc:	eor	r6, r7, r6
   280d0:	lsr	r7, r4, #14
   280d4:	orr	r7, r7, r2, lsl #18
   280d8:	eor	sl, r6, r7
   280dc:	eor	r7, r0, r5
   280e0:	eor	r0, r8, r9
   280e4:	and	r7, r2, r7
   280e8:	ldr	r2, [fp, #-360]	; 0xfffffe98
   280ec:	and	r0, r4, r0
   280f0:	eor	r0, r0, r9
   280f4:	eor	r7, r7, r5
   280f8:	adds	r6, r2, r1
   280fc:	ldr	r2, [fp, #-364]	; 0xfffffe94
   28100:	ldr	r1, [fp, #-220]	; 0xffffff24
   28104:	adc	ip, r2, r1
   28108:	movw	r1, #53448	; 0xd0c8
   2810c:	adds	r0, r6, r0
   28110:	adc	r7, ip, r7
   28114:	adds	r0, r0, sl
   28118:	movt	r1, #47314	; 0xb8d2
   2811c:	adc	r7, r7, lr
   28120:	adds	lr, r0, r1
   28124:	movw	r1, #49430	; 0xc116
   28128:	ldr	r0, [fp, #-200]	; 0xffffff38
   2812c:	movt	r1, #6564	; 0x19a4
   28130:	adc	r6, r7, r1
   28134:	ldr	r1, [fp, #-288]	; 0xfffffee0
   28138:	adds	r0, r0, lr
   2813c:	str	r0, [fp, #-228]	; 0xffffff1c
   28140:	adc	r2, r1, r6
   28144:	ldr	r1, [fp, #-240]	; 0xffffff10
   28148:	orr	r7, r2, r3
   2814c:	str	r2, [fp, #-172]	; 0xffffff54
   28150:	and	r7, r7, r1
   28154:	and	r1, r2, r3
   28158:	orr	ip, r7, r1
   2815c:	lsl	r7, r2, #25
   28160:	lsl	r1, r2, #30
   28164:	orr	r7, r7, r0, lsr #7
   28168:	orr	r1, r1, r0, lsr #2
   2816c:	eor	r1, r1, r7
   28170:	lsl	r7, r0, #4
   28174:	orr	r7, r7, r2, lsr #28
   28178:	eor	sl, r1, r7
   2817c:	lsl	r7, r0, #25
   28180:	lsl	r1, r0, #30
   28184:	orr	r7, r7, r2, lsr #7
   28188:	orr	r1, r1, r2, lsr #2
   2818c:	eor	r1, r1, r7
   28190:	lsr	r7, r0, #28
   28194:	orr	r7, r7, r2, lsl #4
   28198:	ldr	r2, [fp, #-204]	; 0xffffff34
   2819c:	eor	r3, r1, r7
   281a0:	ldr	r1, [fp, #-212]	; 0xffffff2c
   281a4:	orr	r7, r0, r1
   281a8:	and	r7, r7, r2
   281ac:	and	r2, r0, r1
   281b0:	orr	r2, r7, r2
   281b4:	adds	r3, r3, r2
   281b8:	adc	r0, sl, ip
   281bc:	str	r0, [fp, #-200]	; 0xffffff38
   281c0:	ldr	r0, [fp, #-224]	; 0xffffff20
   281c4:	adds	ip, lr, r0
   281c8:	ldr	r0, [fp, #-352]	; 0xfffffea0
   281cc:	lsr	r2, ip, #18
   281d0:	adc	sl, r6, r0
   281d4:	lsl	r0, ip, #14
   281d8:	eor	r6, r4, r8
   281dc:	lsl	r1, sl, #23
   281e0:	orr	r0, r0, sl, lsr #18
   281e4:	orr	r2, r2, sl, lsl #14
   281e8:	and	r6, ip, r6
   281ec:	orr	r1, r1, ip, lsr #9
   281f0:	eor	r6, r6, r8
   281f4:	eor	r0, r0, r1
   281f8:	lsl	r1, ip, #18
   281fc:	orr	r1, r1, sl, lsr #14
   28200:	eor	lr, r0, r1
   28204:	lsl	r1, ip, #23
   28208:	ldr	r0, [fp, #-232]	; 0xffffff18
   2820c:	orr	r1, r1, sl, lsr #9
   28210:	eor	r1, r2, r1
   28214:	lsr	r2, ip, #14
   28218:	orr	r2, r2, sl, lsl #18
   2821c:	eor	r1, r1, r2
   28220:	ldr	r2, [fp, #-236]	; 0xffffff14
   28224:	eor	r2, r2, r0
   28228:	and	r2, sl, r2
   2822c:	eor	r2, r2, r0
   28230:	ldr	r0, [fp, #-344]	; 0xfffffea8
   28234:	adds	r7, r0, r9
   28238:	ldr	r0, [sp, #328]	; 0x148
   2823c:	adc	r5, r0, r5
   28240:	adds	r6, r7, r6
   28244:	ldr	r7, [fp, #-248]	; 0xffffff08
   28248:	adc	r2, r5, r2
   2824c:	adds	r1, r6, r1
   28250:	adc	r0, r2, lr
   28254:	movw	r2, #43859	; 0xab53
   28258:	movt	r2, #20801	; 0x5141
   2825c:	adds	r9, r1, r2
   28260:	movw	r2, #27656	; 0x6c08
   28264:	movt	r2, #7735	; 0x1e37
   28268:	adc	r2, r0, r2
   2826c:	ldr	r0, [fp, #-200]	; 0xffffff38
   28270:	adds	r5, r3, r9
   28274:	ldr	r3, [fp, #-172]	; 0xffffff54
   28278:	adc	r1, r0, r2
   2827c:	orr	r0, r1, r3
   28280:	lsl	r6, r1, #30
   28284:	str	r1, [fp, #-244]	; 0xffffff0c
   28288:	and	r0, r0, r7
   2828c:	and	r7, r1, r3
   28290:	orr	r6, r6, r5, lsr #2
   28294:	orr	lr, r0, r7
   28298:	lsl	r7, r1, #25
   2829c:	mov	r0, r5
   282a0:	orr	r7, r7, r5, lsr #7
   282a4:	mov	r3, r0
   282a8:	str	r0, [fp, #-208]	; 0xffffff30
   282ac:	eor	r7, r6, r7
   282b0:	lsl	r6, r5, #4
   282b4:	orr	r6, r6, r1, lsr #28
   282b8:	eor	r7, r7, r6
   282bc:	lsl	r6, r5, #25
   282c0:	lsl	r5, r5, #30
   282c4:	orr	r6, r6, r1, lsr #7
   282c8:	orr	r5, r5, r1, lsr #2
   282cc:	eor	r6, r5, r6
   282d0:	lsr	r5, r0, #28
   282d4:	orr	r5, r5, r1, lsl #4
   282d8:	ldr	r1, [fp, #-228]	; 0xffffff1c
   282dc:	eor	r6, r6, r5
   282e0:	orr	r5, r0, r1
   282e4:	ldr	r0, [fp, #-212]	; 0xffffff2c
   282e8:	and	r5, r5, r0
   282ec:	and	r0, r3, r1
   282f0:	ldr	r3, [fp, #-236]	; 0xffffff14
   282f4:	orr	r0, r5, r0
   282f8:	ldr	r5, [sp, #332]	; 0x14c
   282fc:	adds	r0, r6, r0
   28300:	str	r0, [fp, #-200]	; 0xffffff38
   28304:	ldr	r0, [fp, #-216]	; 0xffffff28
   28308:	adc	lr, r7, lr
   2830c:	eor	r7, ip, r4
   28310:	adds	r9, r9, r0
   28314:	ldr	r0, [fp, #-252]	; 0xffffff04
   28318:	lsl	r1, r9, #14
   2831c:	lsr	r6, r9, #18
   28320:	and	r7, r9, r7
   28324:	eor	r7, r7, r4
   28328:	adc	r0, r2, r0
   2832c:	adds	r5, r5, r8
   28330:	lsl	r2, r0, #23
   28334:	orr	r1, r1, r0, lsr #18
   28338:	orr	r6, r6, r0, lsl #14
   2833c:	str	r0, [fp, #-224]	; 0xffffff20
   28340:	orr	r2, r2, r9, lsr #9
   28344:	eor	r1, r1, r2
   28348:	lsl	r2, r9, #18
   2834c:	orr	r2, r2, r0, lsr #14
   28350:	eor	r1, r1, r2
   28354:	lsl	r2, r9, #23
   28358:	orr	r2, r2, r0, lsr #9
   2835c:	eor	r2, r6, r2
   28360:	lsr	r6, r9, #14
   28364:	orr	r6, r6, r0, lsl #18
   28368:	eor	r2, r2, r6
   2836c:	eor	r6, sl, r3
   28370:	and	r6, r0, r6
   28374:	ldr	r0, [fp, #-340]	; 0xfffffeac
   28378:	eor	r6, r6, r3
   2837c:	ldr	r3, [fp, #-232]	; 0xffffff18
   28380:	adc	r8, r0, r3
   28384:	adds	r5, r5, r7
   28388:	ldr	r0, [fp, #-200]	; 0xffffff38
   2838c:	ldr	r3, [fp, #-244]	; 0xffffff0c
   28390:	adc	r6, r8, r6
   28394:	adds	r2, r5, r2
   28398:	movw	r5, #60313	; 0xeb99
   2839c:	movt	r5, #57230	; 0xdf8e
   283a0:	adc	r1, r6, r1
   283a4:	adds	r2, r2, r5
   283a8:	movw	r5, #30540	; 0x774c
   283ac:	movt	r5, #10056	; 0x2748
   283b0:	adc	r6, r1, r5
   283b4:	ldr	r5, [fp, #-172]	; 0xffffff54
   283b8:	adds	r7, r0, r2
   283bc:	adc	r0, lr, r6
   283c0:	mov	lr, r3
   283c4:	orr	r1, r0, r3
   283c8:	str	r0, [fp, #-200]	; 0xffffff38
   283cc:	and	r1, r1, r5
   283d0:	and	r5, r0, r3
   283d4:	orr	r1, r1, r5
   283d8:	lsl	r5, r0, #25
   283dc:	str	r1, [fp, #-232]	; 0xffffff18
   283e0:	mov	r1, r7
   283e4:	orr	r5, r5, r7, lsr #7
   283e8:	lsl	r7, r0, #30
   283ec:	orr	r7, r7, r1, lsr #2
   283f0:	mov	r3, r1
   283f4:	str	r1, [fp, #-220]	; 0xffffff24
   283f8:	eor	r5, r7, r5
   283fc:	lsl	r7, r1, #4
   28400:	orr	r7, r7, r0, lsr #28
   28404:	eor	r8, r5, r7
   28408:	lsl	r5, r1, #25
   2840c:	lsl	r1, r1, #30
   28410:	ldr	r7, [fp, #-228]	; 0xffffff1c
   28414:	orr	r5, r5, r0, lsr #7
   28418:	orr	r1, r1, r0, lsr #2
   2841c:	eor	r1, r1, r5
   28420:	lsr	r5, r3, #28
   28424:	orr	r5, r5, r0, lsl #4
   28428:	ldr	r0, [fp, #-208]	; 0xffffff30
   2842c:	eor	r1, r1, r5
   28430:	orr	r5, r3, r0
   28434:	and	r5, r5, r7
   28438:	and	r7, r3, r0
   2843c:	orr	r5, r5, r7
   28440:	adds	r0, r1, r5
   28444:	str	r0, [fp, #-216]	; 0xffffff28
   28448:	ldr	r0, [fp, #-232]	; 0xffffff18
   2844c:	adc	r0, r8, r0
   28450:	str	r0, [fp, #-232]	; 0xffffff18
   28454:	ldr	r0, [fp, #-204]	; 0xffffff34
   28458:	adds	r8, r2, r0
   2845c:	ldr	r0, [fp, #-240]	; 0xffffff10
   28460:	ldr	r2, [fp, #-224]	; 0xffffff20
   28464:	lsr	r5, r8, #18
   28468:	adc	r1, r6, r0
   2846c:	lsl	r6, r8, #14
   28470:	lsl	r7, r1, #23
   28474:	orr	r6, r6, r1, lsr #18
   28478:	orr	r5, r5, r1, lsl #14
   2847c:	str	r1, [fp, #-252]	; 0xffffff04
   28480:	orr	r7, r7, r8, lsr #9
   28484:	eor	r6, r6, r7
   28488:	lsl	r7, r8, #18
   2848c:	orr	r7, r7, r1, lsr #14
   28490:	eor	r0, r6, r7
   28494:	lsl	r7, r8, #23
   28498:	eor	r6, r9, ip
   2849c:	orr	r7, r7, r1, lsr #9
   284a0:	and	r6, r8, r6
   284a4:	eor	r5, r5, r7
   284a8:	lsr	r7, r8, #14
   284ac:	eor	r6, r6, ip
   284b0:	orr	r7, r7, r1, lsl #18
   284b4:	eor	r5, r5, r7
   284b8:	eor	r7, r2, sl
   284bc:	ldr	r2, [fp, #-236]	; 0xffffff14
   284c0:	and	r7, r1, r7
   284c4:	ldr	r1, [sp, #336]	; 0x150
   284c8:	eor	r7, r7, sl
   284cc:	adds	r4, r1, r4
   284d0:	ldr	r1, [fp, #-336]	; 0xfffffeb0
   284d4:	adc	r3, r1, r2
   284d8:	adds	r4, r4, r6
   284dc:	adc	r3, r3, r7
   284e0:	adds	r4, r4, r5
   284e4:	adc	r3, r3, r0
   284e8:	movw	r0, #18600	; 0x48a8
   284ec:	movt	r0, #57755	; 0xe19b
   284f0:	adds	r4, r4, r0
   284f4:	movw	r0, #48309	; 0xbcb5
   284f8:	movt	r0, #13488	; 0x34b0
   284fc:	adc	r7, r3, r0
   28500:	ldr	r0, [fp, #-216]	; 0xffffff28
   28504:	adds	r2, r0, r4
   28508:	ldr	r0, [fp, #-232]	; 0xffffff18
   2850c:	str	r2, [fp, #-216]	; 0xffffff28
   28510:	adc	r6, r0, r7
   28514:	ldr	r0, [fp, #-200]	; 0xffffff38
   28518:	orr	r3, r6, r0
   2851c:	and	r5, r6, r0
   28520:	and	r3, r3, lr
   28524:	mov	lr, r6
   28528:	orr	r0, r3, r5
   2852c:	lsl	r5, r6, #25
   28530:	lsl	r3, r6, #30
   28534:	str	lr, [fp, #-236]	; 0xffffff14
   28538:	orr	r5, r5, r2, lsr #7
   2853c:	orr	r3, r3, r2, lsr #2
   28540:	str	r0, [fp, #-232]	; 0xffffff18
   28544:	ldr	r0, [fp, #-220]	; 0xffffff24
   28548:	eor	r3, r3, r5
   2854c:	lsl	r5, r2, #4
   28550:	orr	r5, r5, r6, lsr #28
   28554:	eor	r1, r3, r5
   28558:	lsl	r5, r2, #25
   2855c:	ldr	r3, [fp, #-208]	; 0xffffff30
   28560:	orr	r5, r5, r6, lsr #7
   28564:	lsl	r6, r2, #30
   28568:	orr	r6, r6, lr, lsr #2
   2856c:	eor	r5, r6, r5
   28570:	lsr	r6, r2, #28
   28574:	orr	r6, r6, lr, lsl #4
   28578:	eor	r5, r5, r6
   2857c:	orr	r6, r2, r0
   28580:	and	r6, r6, r3
   28584:	and	r3, r2, r0
   28588:	orr	r3, r6, r3
   2858c:	adds	r0, r5, r3
   28590:	str	r0, [fp, #-204]	; 0xffffff34
   28594:	ldr	r0, [fp, #-232]	; 0xffffff18
   28598:	adc	r0, r1, r0
   2859c:	str	r0, [fp, #-288]	; 0xfffffee0
   285a0:	ldr	r0, [fp, #-212]	; 0xffffff2c
   285a4:	adds	r1, r4, r0
   285a8:	ldr	r0, [fp, #-248]	; 0xffffff08
   285ac:	ldr	r4, [fp, #-252]	; 0xffffff04
   285b0:	lsl	r6, r1, #14
   285b4:	adc	r2, r7, r0
   285b8:	mov	r0, r1
   285bc:	lsl	r7, r2, #23
   285c0:	orr	r6, r6, r2, lsr #18
   285c4:	lsr	r5, r0, #18
   285c8:	mov	r3, r0
   285cc:	str	r0, [fp, #-232]	; 0xffffff18
   285d0:	str	r2, [fp, #-240]	; 0xffffff10
   285d4:	orr	r7, r7, r1, lsr #9
   285d8:	orr	r5, r5, r2, lsl #14
   285dc:	eor	r6, r6, r7
   285e0:	lsl	r7, r1, #18
   285e4:	orr	r7, r7, r2, lsr #14
   285e8:	eor	r1, r6, r7
   285ec:	lsl	r7, r0, #23
   285f0:	eor	r6, r8, r9
   285f4:	orr	r7, r7, r2, lsr #9
   285f8:	and	r6, r3, r6
   285fc:	eor	r5, r5, r7
   28600:	lsr	r7, r0, #14
   28604:	ldr	r0, [fp, #-224]	; 0xffffff20
   28608:	eor	r6, r6, r9
   2860c:	orr	r7, r7, r2, lsl #18
   28610:	eor	r5, r5, r7
   28614:	eor	r7, r4, r0
   28618:	and	r7, r2, r7
   2861c:	ldr	r2, [sp, #344]	; 0x158
   28620:	eor	r7, r7, r0
   28624:	ldr	r0, [fp, #-204]	; 0xffffff34
   28628:	adds	ip, r2, ip
   2862c:	ldr	r2, [sp, #340]	; 0x154
   28630:	adc	sl, r2, sl
   28634:	adds	r6, ip, r6
   28638:	adc	r7, sl, r7
   2863c:	adds	r6, r6, r5
   28640:	adc	r7, r7, r1
   28644:	movw	r1, #23139	; 0x5a63
   28648:	movt	r1, #50633	; 0xc5c9
   2864c:	adds	r6, r6, r1
   28650:	movw	r1, #3251	; 0xcb3
   28654:	movt	r1, #14620	; 0x391c
   28658:	adc	r5, r7, r1
   2865c:	adds	r2, r0, r6
   28660:	ldr	r0, [fp, #-288]	; 0xfffffee0
   28664:	str	r2, [fp, #-212]	; 0xffffff2c
   28668:	adc	r1, r0, r5
   2866c:	ldr	r0, [fp, #-200]	; 0xffffff38
   28670:	orr	r7, r1, lr
   28674:	str	r1, [fp, #-204]	; 0xffffff34
   28678:	and	r7, r7, r0
   2867c:	and	r0, r1, lr
   28680:	orr	ip, r7, r0
   28684:	lsl	r0, r1, #25
   28688:	lsl	r7, r1, #30
   2868c:	orr	r0, r0, r2, lsr #7
   28690:	orr	r7, r7, r2, lsr #2
   28694:	eor	r0, r7, r0
   28698:	lsl	r7, r2, #4
   2869c:	orr	r7, r7, r1, lsr #28
   286a0:	eor	sl, r0, r7
   286a4:	lsl	r0, r2, #25
   286a8:	lsl	r7, r2, #30
   286ac:	orr	r0, r0, r1, lsr #7
   286b0:	orr	r7, r7, r1, lsr #2
   286b4:	eor	r0, r7, r0
   286b8:	lsr	r7, r2, #28
   286bc:	orr	r7, r7, r1, lsl #4
   286c0:	ldr	r1, [fp, #-220]	; 0xffffff24
   286c4:	eor	r3, r0, r7
   286c8:	ldr	r0, [fp, #-216]	; 0xffffff28
   286cc:	orr	r7, r2, r0
   286d0:	and	r7, r7, r1
   286d4:	and	r1, r2, r0
   286d8:	ldr	r2, [fp, #-332]	; 0xfffffeb4
   286dc:	orr	r1, r7, r1
   286e0:	adds	r0, r3, r1
   286e4:	ldr	r3, [fp, #-224]	; 0xffffff20
   286e8:	str	r0, [fp, #-248]	; 0xffffff08
   286ec:	ldr	r0, [fp, #-228]	; 0xffffff1c
   286f0:	adc	sl, sl, ip
   286f4:	adds	ip, r6, r0
   286f8:	ldr	r0, [fp, #-172]	; 0xffffff54
   286fc:	lsl	r1, ip, #14
   28700:	lsr	r7, ip, #18
   28704:	adc	r5, r5, r0
   28708:	mov	r0, r4
   2870c:	ldr	r4, [fp, #-240]	; 0xffffff10
   28710:	adds	r9, r2, r9
   28714:	ldr	r2, [fp, #-196]	; 0xffffff3c
   28718:	lsl	r6, r5, #23
   2871c:	orr	r1, r1, r5, lsr #18
   28720:	orr	r7, r7, r5, lsl #14
   28724:	orr	r6, r6, ip, lsr #9
   28728:	eor	r1, r1, r6
   2872c:	lsl	r6, ip, #18
   28730:	orr	r6, r6, r5, lsr #14
   28734:	adc	lr, r2, r3
   28738:	movw	r2, #35531	; 0x8acb
   2873c:	ldr	r3, [fp, #-236]	; 0xffffff14
   28740:	eor	r1, r1, r6
   28744:	lsl	r6, ip, #23
   28748:	movt	r2, #58177	; 0xe341
   2874c:	orr	r6, r6, r5, lsr #9
   28750:	eor	r6, r7, r6
   28754:	lsr	r7, ip, #14
   28758:	orr	r7, r7, r5, lsl #18
   2875c:	eor	r6, r6, r7
   28760:	eor	r7, r4, r0
   28764:	and	r7, r5, r7
   28768:	eor	r7, r7, r0
   2876c:	ldr	r0, [fp, #-232]	; 0xffffff18
   28770:	eor	r0, r0, r8
   28774:	and	r0, ip, r0
   28778:	eor	r0, r0, r8
   2877c:	adds	r0, r9, r0
   28780:	adc	r7, lr, r7
   28784:	adds	r0, r0, r6
   28788:	ldr	r6, [fp, #-204]	; 0xffffff34
   2878c:	adc	r1, r7, r1
   28790:	adds	r0, r0, r2
   28794:	movw	r2, #43594	; 0xaa4a
   28798:	movt	r2, #20184	; 0x4ed8
   2879c:	adc	r1, r1, r2
   287a0:	ldr	r2, [fp, #-248]	; 0xffffff08
   287a4:	adds	r2, r2, r0
   287a8:	adc	sl, sl, r1
   287ac:	lsl	lr, r2, #30
   287b0:	orr	r7, sl, r6
   287b4:	and	r6, sl, r6
   287b8:	str	sl, [fp, #-172]	; 0xffffff54
   287bc:	and	r7, r7, r3
   287c0:	orr	r3, r7, r6
   287c4:	lsl	r6, sl, #25
   287c8:	lsl	r7, sl, #30
   287cc:	orr	r6, r6, r2, lsr #7
   287d0:	orr	r7, r7, r2, lsr #2
   287d4:	str	r3, [fp, #-224]	; 0xffffff20
   287d8:	ldr	r3, [fp, #-212]	; 0xffffff2c
   287dc:	eor	r6, r7, r6
   287e0:	lsl	r7, r2, #4
   287e4:	orr	r7, r7, sl, lsr #28
   287e8:	eor	r9, r6, r7
   287ec:	lsl	r7, r2, #25
   287f0:	orr	r6, lr, sl, lsr #2
   287f4:	orr	r7, r7, sl, lsr #7
   287f8:	eor	r7, r6, r7
   287fc:	lsr	r6, r2, #28
   28800:	orr	r6, r6, sl, lsl #4
   28804:	eor	lr, r7, r6
   28808:	orr	r6, r2, r3
   2880c:	mov	r7, r2
   28810:	ldr	r2, [fp, #-216]	; 0xffffff28
   28814:	and	r6, r6, r2
   28818:	and	r2, r7, r3
   2881c:	mov	r3, r7
   28820:	orr	r2, r6, r2
   28824:	str	r3, [fp, #-228]	; 0xffffff1c
   28828:	adds	r2, lr, r2
   2882c:	str	r2, [fp, #-196]	; 0xffffff3c
   28830:	ldr	r2, [fp, #-224]	; 0xffffff20
   28834:	adc	r2, r9, r2
   28838:	str	r2, [fp, #-224]	; 0xffffff20
   2883c:	ldr	r2, [fp, #-208]	; 0xffffff30
   28840:	adds	sl, r0, r2
   28844:	ldr	r0, [fp, #-244]	; 0xffffff0c
   28848:	lsr	r6, sl, #18
   2884c:	adc	lr, r1, r0
   28850:	mov	r0, r4
   28854:	lsl	r1, sl, #14
   28858:	lsl	r2, lr, #23
   2885c:	ldr	r0, [fp, #-232]	; 0xffffff18
   28860:	orr	r1, r1, lr, lsr #18
   28864:	orr	r6, r6, lr, lsl #14
   28868:	orr	r2, r2, sl, lsr #9
   2886c:	eor	r1, r1, r2
   28870:	lsl	r2, sl, #18
   28874:	orr	r2, r2, lr, lsr #14
   28878:	eor	r7, ip, r0
   2887c:	eor	r9, r1, r2
   28880:	lsl	r2, sl, #23
   28884:	orr	r2, r2, lr, lsr #9
   28888:	and	r7, sl, r7
   2888c:	eor	r2, r6, r2
   28890:	lsr	r6, sl, #14
   28894:	eor	r7, r7, r0
   28898:	ldr	r0, [sp, #352]	; 0x160
   2889c:	orr	r6, r6, lr, lsl #18
   288a0:	eor	r2, r2, r6
   288a4:	eor	r6, r5, r4
   288a8:	and	r6, lr, r6
   288ac:	eor	r6, r6, r4
   288b0:	adds	r1, r0, r8
   288b4:	ldr	r0, [sp, #348]	; 0x15c
   288b8:	ldr	r4, [fp, #-252]	; 0xffffff04
   288bc:	adc	r8, r0, r4
   288c0:	adds	r1, r1, r7
   288c4:	movw	r0, #58227	; 0xe373
   288c8:	ldr	r7, [fp, #-204]	; 0xffffff34
   288cc:	adc	r6, r8, r6
   288d0:	adds	r1, r1, r2
   288d4:	movt	r0, #30563	; 0x7763
   288d8:	ldr	r8, [fp, #-172]	; 0xffffff54
   288dc:	adc	r2, r6, r9
   288e0:	adds	r1, r1, r0
   288e4:	movw	r0, #51791	; 0xca4f
   288e8:	movt	r0, #23452	; 0x5b9c
   288ec:	adc	r6, r2, r0
   288f0:	ldr	r0, [fp, #-196]	; 0xffffff3c
   288f4:	ldr	r2, [fp, #-224]	; 0xffffff20
   288f8:	adds	r0, r0, r1
   288fc:	adc	r4, r2, r6
   28900:	and	r9, r0, r3
   28904:	str	r0, [fp, #-208]	; 0xffffff30
   28908:	orr	r2, r4, r8
   2890c:	str	r4, [fp, #-196]	; 0xffffff3c
   28910:	and	r2, r2, r7
   28914:	and	r7, r4, r8
   28918:	orr	r2, r2, r7
   2891c:	lsl	r7, r4, #25
   28920:	str	r2, [fp, #-244]	; 0xffffff0c
   28924:	lsl	r2, r4, #30
   28928:	orr	r7, r7, r0, lsr #7
   2892c:	orr	r2, r2, r0, lsr #2
   28930:	eor	r2, r2, r7
   28934:	lsl	r7, r0, #4
   28938:	orr	r7, r7, r4, lsr #28
   2893c:	eor	r8, r2, r7
   28940:	lsl	r7, r0, #25
   28944:	lsl	r2, r0, #30
   28948:	orr	r7, r7, r4, lsr #7
   2894c:	orr	r2, r2, r4, lsr #2
   28950:	eor	r2, r2, r7
   28954:	lsr	r7, r0, #28
   28958:	orr	r7, r7, r4, lsl #4
   2895c:	ldr	r4, [fp, #-212]	; 0xffffff2c
   28960:	eor	r2, r2, r7
   28964:	orr	r7, r0, r3
   28968:	ldr	r3, [fp, #-232]	; 0xffffff18
   2896c:	and	r7, r7, r4
   28970:	ldr	r4, [fp, #-240]	; 0xffffff10
   28974:	orr	r7, r7, r9
   28978:	eor	r9, sl, ip
   2897c:	adds	r0, r2, r7
   28980:	ldr	r2, [fp, #-188]	; 0xffffff44
   28984:	str	r0, [fp, #-224]	; 0xffffff20
   28988:	ldr	r0, [fp, #-244]	; 0xffffff0c
   2898c:	adc	r0, r8, r0
   28990:	str	r0, [fp, #-248]	; 0xffffff08
   28994:	ldr	r0, [fp, #-220]	; 0xffffff24
   28998:	adds	r1, r1, r0
   2899c:	ldr	r0, [fp, #-200]	; 0xffffff38
   289a0:	adc	r8, r6, r0
   289a4:	lsl	r6, r1, #14
   289a8:	mov	r0, r1
   289ac:	adds	r3, r2, r3
   289b0:	ldr	r2, [fp, #-192]	; 0xffffff40
   289b4:	lsl	r7, r8, #23
   289b8:	orr	r6, r6, r8, lsr #18
   289bc:	str	r0, [fp, #-244]	; 0xffffff0c
   289c0:	orr	r7, r7, r1, lsr #9
   289c4:	eor	r6, r6, r7
   289c8:	lsl	r7, r1, #18
   289cc:	orr	r7, r7, r8, lsr #14
   289d0:	adc	r4, r2, r4
   289d4:	ldr	r2, [fp, #-248]	; 0xffffff08
   289d8:	eor	r1, r6, r7
   289dc:	lsl	r7, r0, #23
   289e0:	lsr	r6, r0, #18
   289e4:	orr	r7, r7, r8, lsr #9
   289e8:	orr	r6, r6, r8, lsl #14
   289ec:	eor	r6, r6, r7
   289f0:	lsr	r7, r0, #14
   289f4:	and	r0, r0, r9
   289f8:	orr	r7, r7, r8, lsl #18
   289fc:	eor	r0, r0, ip
   28a00:	eor	r6, r6, r7
   28a04:	eor	r7, lr, r5
   28a08:	adds	r0, r3, r0
   28a0c:	and	r7, r8, r7
   28a10:	eor	r7, r7, r5
   28a14:	adc	r3, r4, r7
   28a18:	adds	r0, r0, r6
   28a1c:	ldr	r7, [fp, #-196]	; 0xffffff3c
   28a20:	ldr	r6, [fp, #-172]	; 0xffffff54
   28a24:	adc	r3, r3, r1
   28a28:	movw	r1, #47267	; 0xb8a3
   28a2c:	movt	r1, #54962	; 0xd6b2
   28a30:	adds	r0, r0, r1
   28a34:	movw	r1, #28659	; 0x6ff3
   28a38:	movt	r1, #26670	; 0x682e
   28a3c:	adc	r4, r3, r1
   28a40:	ldr	r1, [fp, #-224]	; 0xffffff20
   28a44:	adds	r1, r1, r0
   28a48:	adc	r2, r2, r4
   28a4c:	str	r1, [fp, #-200]	; 0xffffff38
   28a50:	orr	r3, r2, r7
   28a54:	str	r2, [fp, #-192]	; 0xffffff40
   28a58:	and	r3, r3, r6
   28a5c:	and	r6, r2, r7
   28a60:	lsl	r7, r2, #30
   28a64:	orr	r3, r3, r6
   28a68:	lsl	r6, r2, #25
   28a6c:	orr	r7, r7, r1, lsr #2
   28a70:	orr	r6, r6, r1, lsr #7
   28a74:	str	r3, [fp, #-188]	; 0xffffff44
   28a78:	eor	r6, r7, r6
   28a7c:	lsl	r7, r1, #4
   28a80:	orr	r7, r7, r2, lsr #28
   28a84:	eor	r3, r6, r7
   28a88:	lsl	r7, r1, #25
   28a8c:	ldr	r6, [fp, #-228]	; 0xffffff1c
   28a90:	str	r3, [fp, #-220]	; 0xffffff24
   28a94:	lsl	r3, r1, #30
   28a98:	orr	r7, r7, r2, lsr #7
   28a9c:	orr	r3, r3, r2, lsr #2
   28aa0:	eor	r3, r3, r7
   28aa4:	lsr	r7, r1, #28
   28aa8:	orr	r7, r7, r2, lsl #4
   28aac:	ldr	r2, [fp, #-208]	; 0xffffff30
   28ab0:	eor	r3, r3, r7
   28ab4:	orr	r7, r1, r2
   28ab8:	and	r9, r1, r2
   28abc:	ldr	r1, [fp, #-188]	; 0xffffff44
   28ac0:	ldr	r2, [fp, #-220]	; 0xffffff24
   28ac4:	and	r7, r7, r6
   28ac8:	orr	r7, r7, r9
   28acc:	adds	r3, r3, r7
   28ad0:	adc	r1, r2, r1
   28ad4:	str	r1, [fp, #-188]	; 0xffffff44
   28ad8:	ldr	r1, [fp, #-216]	; 0xffffff28
   28adc:	adds	r1, r0, r1
   28ae0:	ldr	r0, [fp, #-236]	; 0xffffff14
   28ae4:	lsr	r7, r1, #18
   28ae8:	str	r1, [fp, #-224]	; 0xffffff20
   28aec:	adc	r2, r4, r0
   28af0:	lsl	r0, r1, #14
   28af4:	ldr	r4, [fp, #-244]	; 0xffffff0c
   28af8:	lsl	r6, r2, #23
   28afc:	orr	r0, r0, r2, lsr #18
   28b00:	orr	r7, r7, r2, lsl #14
   28b04:	str	r2, [fp, #-220]	; 0xffffff24
   28b08:	orr	r6, r6, r1, lsr #9
   28b0c:	eor	r0, r0, r6
   28b10:	lsl	r6, r1, #18
   28b14:	orr	r6, r6, r2, lsr #14
   28b18:	eor	r9, r0, r6
   28b1c:	lsl	r6, r1, #23
   28b20:	eor	r0, r4, sl
   28b24:	orr	r6, r6, r2, lsr #9
   28b28:	and	r0, r1, r0
   28b2c:	eor	r6, r7, r6
   28b30:	lsr	r7, r1, #14
   28b34:	ldr	r1, [sp, #356]	; 0x164
   28b38:	eor	r0, r0, sl
   28b3c:	orr	r7, r7, r2, lsl #18
   28b40:	eor	r6, r6, r7
   28b44:	eor	r7, r8, lr
   28b48:	and	r7, r2, r7
   28b4c:	ldr	r2, [fp, #-188]	; 0xffffff44
   28b50:	adds	ip, r1, ip
   28b54:	ldr	r1, [sp, #360]	; 0x168
   28b58:	eor	r7, r7, lr
   28b5c:	adc	r5, r1, r5
   28b60:	movw	r1, #45820	; 0xb2fc
   28b64:	adds	r0, ip, r0
   28b68:	adc	r7, r5, r7
   28b6c:	adds	r0, r0, r6
   28b70:	movt	r1, #24047	; 0x5def
   28b74:	ldr	r6, [fp, #-192]	; 0xffffff40
   28b78:	adc	r7, r7, r9
   28b7c:	adds	r0, r0, r1
   28b80:	movw	r1, #33518	; 0x82ee
   28b84:	movt	r1, #29839	; 0x748f
   28b88:	adc	r7, r7, r1
   28b8c:	adds	r1, r3, r0
   28b90:	ldr	r3, [fp, #-196]	; 0xffffff3c
   28b94:	adc	r2, r2, r7
   28b98:	str	r1, [fp, #-216]	; 0xffffff28
   28b9c:	orr	r5, r2, r6
   28ba0:	and	r6, r2, r6
   28ba4:	str	r2, [fp, #-188]	; 0xffffff44
   28ba8:	and	r5, r5, r3
   28bac:	orr	r3, r5, r6
   28bb0:	lsl	r5, r2, #25
   28bb4:	lsl	r6, r2, #30
   28bb8:	orr	r5, r5, r1, lsr #7
   28bbc:	orr	r6, r6, r1, lsr #2
   28bc0:	str	r3, [fp, #-232]	; 0xffffff18
   28bc4:	ldr	r3, [fp, #-208]	; 0xffffff30
   28bc8:	eor	r5, r6, r5
   28bcc:	lsl	r6, r1, #4
   28bd0:	orr	r6, r6, r2, lsr #28
   28bd4:	eor	r9, r5, r6
   28bd8:	lsl	r6, r1, #25
   28bdc:	lsl	r5, r1, #30
   28be0:	orr	r6, r6, r2, lsr #7
   28be4:	orr	r5, r5, r2, lsr #2
   28be8:	eor	r5, r5, r6
   28bec:	lsr	r6, r1, #28
   28bf0:	orr	r6, r6, r2, lsl #4
   28bf4:	ldr	r2, [fp, #-200]	; 0xffffff38
   28bf8:	eor	r5, r5, r6
   28bfc:	orr	r6, r1, r2
   28c00:	and	ip, r1, r2
   28c04:	ldr	r1, [fp, #-232]	; 0xffffff18
   28c08:	and	r6, r6, r3
   28c0c:	orr	r6, r6, ip
   28c10:	adds	r2, r5, r6
   28c14:	adc	r3, r9, r1
   28c18:	ldr	r1, [fp, #-212]	; 0xffffff2c
   28c1c:	adds	r5, r0, r1
   28c20:	ldr	r0, [fp, #-204]	; 0xffffff34
   28c24:	ldr	r1, [fp, #-328]	; 0xfffffeb8
   28c28:	adc	ip, r7, r0
   28c2c:	lsl	r0, r5, #14
   28c30:	lsr	r7, r5, #18
   28c34:	adds	sl, r1, sl
   28c38:	ldr	r1, [fp, #-184]	; 0xffffff48
   28c3c:	lsl	r6, ip, #23
   28c40:	orr	r0, r0, ip, lsr #18
   28c44:	orr	r7, r7, ip, lsl #14
   28c48:	orr	r6, r6, r5, lsr #9
   28c4c:	eor	r0, r0, r6
   28c50:	lsl	r6, r5, #18
   28c54:	orr	r6, r6, ip, lsr #14
   28c58:	adc	lr, r1, lr
   28c5c:	movw	r1, #12128	; 0x2f60
   28c60:	eor	r9, r0, r6
   28c64:	lsl	r6, r5, #23
   28c68:	ldr	r0, [fp, #-220]	; 0xffffff24
   28c6c:	movt	r1, #17175	; 0x4317
   28c70:	orr	r6, r6, ip, lsr #9
   28c74:	eor	r6, r7, r6
   28c78:	lsr	r7, r5, #14
   28c7c:	orr	r7, r7, ip, lsl #18
   28c80:	eor	r6, r6, r7
   28c84:	eor	r7, r0, r8
   28c88:	ldr	r0, [fp, #-224]	; 0xffffff20
   28c8c:	and	r7, ip, r7
   28c90:	eor	r7, r7, r8
   28c94:	eor	r0, r0, r4
   28c98:	and	r0, r5, r0
   28c9c:	eor	r0, r0, r4
   28ca0:	adds	r0, sl, r0
   28ca4:	adc	r7, lr, r7
   28ca8:	adds	r0, r0, r6
   28cac:	adc	r7, r7, r9
   28cb0:	adds	sl, r0, r1
   28cb4:	movw	r1, #25455	; 0x636f
   28cb8:	movt	r1, #30885	; 0x78a5
   28cbc:	adc	r6, r7, r1
   28cc0:	adds	r0, r2, sl
   28cc4:	ldr	r1, [fp, #-188]	; 0xffffff44
   28cc8:	adc	r2, r3, r6
   28ccc:	ldr	r3, [fp, #-192]	; 0xffffff40
   28cd0:	str	r0, [fp, #-204]	; 0xffffff34
   28cd4:	str	r2, [fp, #-184]	; 0xffffff48
   28cd8:	orr	r7, r2, r1
   28cdc:	and	r1, r2, r1
   28ce0:	and	r7, r7, r3
   28ce4:	orr	lr, r7, r1
   28ce8:	lsl	r7, r2, #25
   28cec:	lsl	r1, r2, #30
   28cf0:	orr	r7, r7, r0, lsr #7
   28cf4:	orr	r1, r1, r0, lsr #2
   28cf8:	eor	r1, r1, r7
   28cfc:	lsl	r7, r0, #4
   28d00:	orr	r7, r7, r2, lsr #28
   28d04:	eor	r9, r1, r7
   28d08:	lsl	r7, r0, #25
   28d0c:	lsl	r1, r0, #30
   28d10:	orr	r7, r7, r2, lsr #7
   28d14:	orr	r1, r1, r2, lsr #2
   28d18:	eor	r1, r1, r7
   28d1c:	lsr	r7, r0, #28
   28d20:	orr	r7, r7, r2, lsl #4
   28d24:	ldr	r2, [fp, #-200]	; 0xffffff38
   28d28:	eor	r3, r1, r7
   28d2c:	ldr	r1, [fp, #-216]	; 0xffffff28
   28d30:	orr	r7, r0, r1
   28d34:	and	r7, r7, r2
   28d38:	and	r2, r0, r1
   28d3c:	orr	r2, r7, r2
   28d40:	adds	r3, r3, r2
   28d44:	adc	r0, r9, lr
   28d48:	str	r0, [fp, #-232]	; 0xffffff18
   28d4c:	ldr	r0, [fp, #-228]	; 0xffffff1c
   28d50:	adds	r9, sl, r0
   28d54:	ldr	r0, [fp, #-172]	; 0xffffff54
   28d58:	lsl	r1, r9, #14
   28d5c:	adc	lr, r6, r0
   28d60:	lsr	r6, r9, #18
   28d64:	lsl	r2, lr, #23
   28d68:	orr	r1, r1, lr, lsr #18
   28d6c:	orr	r6, r6, lr, lsl #14
   28d70:	orr	r2, r2, r9, lsr #9
   28d74:	eor	r1, r1, r2
   28d78:	lsl	r2, r9, #18
   28d7c:	orr	r2, r2, lr, lsr #14
   28d80:	eor	r0, r1, r2
   28d84:	lsl	r2, r9, #23
   28d88:	ldr	r1, [fp, #-220]	; 0xffffff24
   28d8c:	orr	r2, r2, lr, lsr #9
   28d90:	eor	r2, r6, r2
   28d94:	lsr	r6, r9, #14
   28d98:	orr	r6, r6, lr, lsl #18
   28d9c:	eor	sl, r2, r6
   28da0:	eor	r6, ip, r1
   28da4:	ldr	r2, [sp, #368]	; 0x170
   28da8:	and	r6, lr, r6
   28dac:	eor	r6, r6, r1
   28db0:	ldr	r1, [fp, #-224]	; 0xffffff20
   28db4:	eor	r7, r5, r1
   28db8:	and	r7, r9, r7
   28dbc:	eor	r7, r7, r1
   28dc0:	ldr	r1, [sp, #364]	; 0x16c
   28dc4:	adds	r1, r1, r4
   28dc8:	adc	r2, r2, r8
   28dcc:	adds	r1, r1, r7
   28dd0:	ldr	r7, [fp, #-184]	; 0xffffff48
   28dd4:	adc	r2, r2, r6
   28dd8:	adds	r1, r1, sl
   28ddc:	adc	r2, r2, r0
   28de0:	movw	r0, #43890	; 0xab72
   28de4:	movt	r0, #41456	; 0xa1f0
   28de8:	adds	r1, r1, r0
   28dec:	movw	r0, #30740	; 0x7814
   28df0:	movt	r0, #33992	; 0x84c8
   28df4:	adc	r2, r2, r0
   28df8:	adds	r0, r3, r1
   28dfc:	ldr	r3, [fp, #-232]	; 0xffffff18
   28e00:	str	r0, [fp, #-212]	; 0xffffff2c
   28e04:	adc	r4, r3, r2
   28e08:	ldr	r3, [fp, #-188]	; 0xffffff44
   28e0c:	orr	r6, r4, r7
   28e10:	and	r7, r4, r7
   28e14:	str	r4, [fp, #-172]	; 0xffffff54
   28e18:	and	r6, r6, r3
   28e1c:	orr	r3, r6, r7
   28e20:	lsl	r7, r4, #25
   28e24:	lsl	r6, r4, #30
   28e28:	orr	r7, r7, r0, lsr #7
   28e2c:	orr	r6, r6, r0, lsr #2
   28e30:	str	r3, [fp, #-228]	; 0xffffff1c
   28e34:	ldr	r3, [fp, #-204]	; 0xffffff34
   28e38:	eor	r6, r6, r7
   28e3c:	lsl	r7, r0, #4
   28e40:	orr	r7, r7, r4, lsr #28
   28e44:	eor	sl, r6, r7
   28e48:	lsl	r7, r0, #25
   28e4c:	lsl	r6, r0, #30
   28e50:	orr	r7, r7, r4, lsr #7
   28e54:	orr	r6, r6, r4, lsr #2
   28e58:	and	r8, r0, r3
   28e5c:	eor	r6, r6, r7
   28e60:	lsr	r7, r0, #28
   28e64:	orr	r7, r7, r4, lsl #4
   28e68:	ldr	r4, [fp, #-216]	; 0xffffff28
   28e6c:	eor	r6, r6, r7
   28e70:	orr	r7, r0, r3
   28e74:	ldr	r3, [fp, #-224]	; 0xffffff20
   28e78:	and	r7, r7, r4
   28e7c:	ldr	r4, [fp, #-220]	; 0xffffff24
   28e80:	orr	r7, r7, r8
   28e84:	eor	r8, r9, r5
   28e88:	adds	r0, r6, r7
   28e8c:	str	r0, [fp, #-232]	; 0xffffff18
   28e90:	ldr	r0, [fp, #-228]	; 0xffffff1c
   28e94:	adc	r0, sl, r0
   28e98:	str	r0, [fp, #-236]	; 0xffffff14
   28e9c:	ldr	r0, [fp, #-208]	; 0xffffff30
   28ea0:	adds	sl, r1, r0
   28ea4:	ldr	r0, [fp, #-196]	; 0xffffff3c
   28ea8:	lsl	r7, sl, #14
   28eac:	adc	r0, r2, r0
   28eb0:	ldr	r2, [sp, #372]	; 0x174
   28eb4:	lsl	r6, r0, #23
   28eb8:	orr	r7, r7, r0, lsr #18
   28ebc:	str	r0, [fp, #-228]	; 0xffffff1c
   28ec0:	orr	r6, r6, sl, lsr #9
   28ec4:	eor	r6, r7, r6
   28ec8:	lsl	r7, sl, #18
   28ecc:	orr	r7, r7, r0, lsr #14
   28ed0:	adds	r3, r2, r3
   28ed4:	ldr	r2, [fp, #-316]	; 0xfffffec4
   28ed8:	eor	r1, r6, r7
   28edc:	lsl	r7, sl, #23
   28ee0:	lsr	r6, sl, #18
   28ee4:	orr	r7, r7, r0, lsr #9
   28ee8:	orr	r6, r6, r0, lsl #14
   28eec:	eor	r6, r6, r7
   28ef0:	lsr	r7, sl, #14
   28ef4:	orr	r7, r7, r0, lsl #18
   28ef8:	adc	r4, r2, r4
   28efc:	ldr	r2, [fp, #-236]	; 0xffffff14
   28f00:	eor	r6, r6, r7
   28f04:	eor	r7, lr, ip
   28f08:	and	r7, r0, r7
   28f0c:	and	r0, sl, r8
   28f10:	eor	r0, r0, r5
   28f14:	eor	r7, r7, ip
   28f18:	adds	r0, r3, r0
   28f1c:	adc	r3, r4, r7
   28f20:	adds	r0, r0, r6
   28f24:	ldr	r7, [fp, #-172]	; 0xffffff54
   28f28:	ldr	r6, [fp, #-184]	; 0xffffff48
   28f2c:	adc	r3, r3, r1
   28f30:	movw	r1, #14828	; 0x39ec
   28f34:	movt	r1, #6756	; 0x1a64
   28f38:	adds	r0, r0, r1
   28f3c:	movw	r1, #520	; 0x208
   28f40:	movt	r1, #36039	; 0x8cc7
   28f44:	adc	r4, r3, r1
   28f48:	ldr	r1, [fp, #-232]	; 0xffffff18
   28f4c:	adds	r1, r1, r0
   28f50:	adc	r2, r2, r4
   28f54:	str	r1, [fp, #-196]	; 0xffffff3c
   28f58:	orr	r3, r2, r7
   28f5c:	str	r2, [fp, #-220]	; 0xffffff24
   28f60:	and	r3, r3, r6
   28f64:	and	r6, r2, r7
   28f68:	lsl	r7, r2, #30
   28f6c:	orr	r3, r3, r6
   28f70:	lsl	r6, r2, #25
   28f74:	orr	r7, r7, r1, lsr #2
   28f78:	orr	r6, r6, r1, lsr #7
   28f7c:	str	r3, [fp, #-208]	; 0xffffff30
   28f80:	eor	r6, r7, r6
   28f84:	lsl	r7, r1, #4
   28f88:	orr	r7, r7, r2, lsr #28
   28f8c:	eor	r3, r6, r7
   28f90:	lsl	r7, r1, #25
   28f94:	ldr	r6, [fp, #-204]	; 0xffffff34
   28f98:	str	r3, [fp, #-224]	; 0xffffff20
   28f9c:	lsl	r3, r1, #30
   28fa0:	orr	r7, r7, r2, lsr #7
   28fa4:	orr	r3, r3, r2, lsr #2
   28fa8:	eor	r3, r3, r7
   28fac:	lsr	r7, r1, #28
   28fb0:	orr	r7, r7, r2, lsl #4
   28fb4:	ldr	r2, [fp, #-212]	; 0xffffff2c
   28fb8:	eor	r3, r3, r7
   28fbc:	orr	r7, r1, r2
   28fc0:	and	r8, r1, r2
   28fc4:	ldr	r1, [fp, #-208]	; 0xffffff30
   28fc8:	ldr	r2, [fp, #-224]	; 0xffffff20
   28fcc:	and	r7, r7, r6
   28fd0:	orr	r7, r7, r8
   28fd4:	adds	r3, r3, r7
   28fd8:	adc	r1, r2, r1
   28fdc:	str	r1, [fp, #-232]	; 0xffffff18
   28fe0:	ldr	r1, [fp, #-200]	; 0xffffff38
   28fe4:	adds	r1, r0, r1
   28fe8:	ldr	r0, [fp, #-192]	; 0xffffff40
   28fec:	lsr	r7, r1, #18
   28ff0:	str	r1, [fp, #-208]	; 0xffffff30
   28ff4:	adc	r2, r4, r0
   28ff8:	lsl	r0, r1, #14
   28ffc:	ldr	r4, [fp, #-228]	; 0xffffff1c
   29000:	lsl	r6, r2, #23
   29004:	orr	r0, r0, r2, lsr #18
   29008:	orr	r7, r7, r2, lsl #14
   2900c:	str	r2, [fp, #-224]	; 0xffffff20
   29010:	orr	r6, r6, r1, lsr #9
   29014:	eor	r0, r0, r6
   29018:	lsl	r6, r1, #18
   2901c:	orr	r6, r6, r2, lsr #14
   29020:	eor	r8, r0, r6
   29024:	lsl	r6, r1, #23
   29028:	eor	r0, sl, r9
   2902c:	orr	r6, r6, r2, lsr #9
   29030:	and	r0, r1, r0
   29034:	eor	r6, r7, r6
   29038:	lsr	r7, r1, #14
   2903c:	ldr	r1, [fp, #-324]	; 0xfffffebc
   29040:	eor	r0, r0, r9
   29044:	orr	r7, r7, r2, lsl #18
   29048:	eor	r6, r6, r7
   2904c:	eor	r7, r4, lr
   29050:	and	r7, r2, r7
   29054:	adds	r5, r1, r5
   29058:	ldr	r1, [fp, #-320]	; 0xfffffec0
   2905c:	eor	r7, r7, lr
   29060:	adc	ip, r1, ip
   29064:	movw	r1, #7720	; 0x1e28
   29068:	adds	r0, r5, r0
   2906c:	adc	r7, ip, r7
   29070:	adds	r0, r0, r6
   29074:	movt	r1, #9059	; 0x2363
   29078:	ldr	ip, [fp, #-220]	; 0xffffff24
   2907c:	adc	r7, r7, r8
   29080:	adds	r0, r0, r1
   29084:	movw	r1, #65530	; 0xfffa
   29088:	movt	r1, #37054	; 0x90be
   2908c:	adc	r5, r7, r1
   29090:	ldr	r1, [fp, #-232]	; 0xffffff18
   29094:	adds	r2, r3, r0
   29098:	ldr	r3, [fp, #-172]	; 0xffffff54
   2909c:	str	r2, [fp, #-200]	; 0xffffff38
   290a0:	adc	r1, r1, r5
   290a4:	orr	r7, r1, ip
   290a8:	and	r6, r1, ip
   290ac:	str	r1, [fp, #-192]	; 0xffffff40
   290b0:	and	r7, r7, r3
   290b4:	mov	r3, ip
   290b8:	lsl	ip, r2, #30
   290bc:	orr	r7, r7, r6
   290c0:	lsl	r6, r1, #25
   290c4:	str	r7, [fp, #-236]	; 0xffffff14
   290c8:	lsl	r7, r1, #30
   290cc:	orr	r6, r6, r2, lsr #7
   290d0:	orr	r7, r7, r2, lsr #2
   290d4:	eor	r6, r7, r6
   290d8:	lsl	r7, r2, #4
   290dc:	orr	r7, r7, r1, lsr #28
   290e0:	eor	r8, r6, r7
   290e4:	lsl	r7, r2, #25
   290e8:	orr	r6, ip, r1, lsr #2
   290ec:	orr	r7, r7, r1, lsr #7
   290f0:	eor	r7, r6, r7
   290f4:	lsr	r6, r2, #28
   290f8:	orr	r6, r6, r1, lsl #4
   290fc:	ldr	r1, [fp, #-212]	; 0xffffff2c
   29100:	eor	ip, r7, r6
   29104:	ldr	r7, [fp, #-196]	; 0xffffff3c
   29108:	orr	r6, r2, r7
   2910c:	and	r6, r6, r1
   29110:	and	r1, r2, r7
   29114:	ldr	r2, [fp, #-180]	; 0xffffff4c
   29118:	orr	r1, r6, r1
   2911c:	adds	r1, ip, r1
   29120:	str	r1, [fp, #-232]	; 0xffffff18
   29124:	ldr	r1, [fp, #-236]	; 0xffffff14
   29128:	adc	r1, r8, r1
   2912c:	str	r1, [fp, #-236]	; 0xffffff14
   29130:	ldr	r1, [fp, #-216]	; 0xffffff28
   29134:	adds	ip, r0, r1
   29138:	ldr	r0, [fp, #-188]	; 0xffffff44
   2913c:	lsr	r6, ip, #18
   29140:	adc	r5, r5, r0
   29144:	lsl	r0, ip, #14
   29148:	lsl	r1, r5, #23
   2914c:	orr	r0, r0, r5, lsr #18
   29150:	orr	r6, r6, r5, lsl #14
   29154:	orr	r1, r1, ip, lsr #9
   29158:	eor	r0, r0, r1
   2915c:	lsl	r1, ip, #18
   29160:	orr	r1, r1, r5, lsr #14
   29164:	eor	r8, r0, r1
   29168:	lsl	r1, ip, #23
   2916c:	mov	r0, r4
   29170:	ldr	r4, [fp, #-224]	; 0xffffff20
   29174:	orr	r1, r1, r5, lsr #9
   29178:	eor	r1, r6, r1
   2917c:	lsr	r6, ip, #14
   29180:	orr	r6, r6, r5, lsl #18
   29184:	eor	r1, r1, r6
   29188:	eor	r6, r4, r0
   2918c:	and	r6, r5, r6
   29190:	eor	r6, r6, r0
   29194:	ldr	r0, [fp, #-208]	; 0xffffff30
   29198:	eor	r7, r0, sl
   2919c:	ldr	r0, [fp, #-312]	; 0xfffffec8
   291a0:	and	r7, ip, r7
   291a4:	eor	r7, r7, sl
   291a8:	adds	r0, r0, r9
   291ac:	adc	lr, r2, lr
   291b0:	adds	r0, r0, r7
   291b4:	adc	r7, lr, r6
   291b8:	adds	r0, r0, r1
   291bc:	ldr	r6, [fp, #-192]	; 0xffffff40
   291c0:	adc	r1, r7, r8
   291c4:	movw	r7, #48617	; 0xbde9
   291c8:	movt	r7, #56962	; 0xde82
   291cc:	adds	r8, r0, r7
   291d0:	ldr	r0, [fp, #-232]	; 0xffffff18
   291d4:	movw	r7, #27883	; 0x6ceb
   291d8:	movt	r7, #42064	; 0xa450
   291dc:	adc	r1, r1, r7
   291e0:	adds	r2, r0, r8
   291e4:	ldr	r0, [fp, #-236]	; 0xffffff14
   291e8:	str	r2, [fp, #-188]	; 0xffffff44
   291ec:	adc	r0, r0, r1
   291f0:	orr	r7, r0, r6
   291f4:	and	r6, r0, r6
   291f8:	str	r0, [fp, #-180]	; 0xffffff4c
   291fc:	and	r7, r7, r3
   29200:	orr	r3, r7, r6
   29204:	lsl	r6, r0, #25
   29208:	lsl	r7, r0, #30
   2920c:	orr	r6, r6, r2, lsr #7
   29210:	orr	r7, r7, r2, lsr #2
   29214:	str	r3, [fp, #-232]	; 0xffffff18
   29218:	ldr	r3, [fp, #-196]	; 0xffffff3c
   2921c:	eor	r6, r7, r6
   29220:	lsl	r7, r2, #4
   29224:	orr	r7, r7, r0, lsr #28
   29228:	eor	r9, r6, r7
   2922c:	lsl	r7, r2, #25
   29230:	lsl	r6, r2, #30
   29234:	orr	r7, r7, r0, lsr #7
   29238:	orr	r6, r6, r0, lsr #2
   2923c:	eor	r6, r6, r7
   29240:	lsr	r7, r2, #28
   29244:	orr	r7, r7, r0, lsl #4
   29248:	ldr	r0, [fp, #-200]	; 0xffffff38
   2924c:	eor	r6, r6, r7
   29250:	orr	r7, r2, r0
   29254:	and	lr, r2, r0
   29258:	ldr	r2, [fp, #-228]	; 0xffffff1c
   2925c:	and	r7, r7, r3
   29260:	orr	r7, r7, lr
   29264:	adds	r0, r6, r7
   29268:	str	r0, [fp, #-216]	; 0xffffff28
   2926c:	ldr	r0, [fp, #-232]	; 0xffffff18
   29270:	adc	r0, r9, r0
   29274:	str	r0, [fp, #-232]	; 0xffffff18
   29278:	ldr	r0, [fp, #-204]	; 0xffffff34
   2927c:	adds	r8, r8, r0
   29280:	ldr	r0, [fp, #-184]	; 0xffffff48
   29284:	lsr	r7, r8, #18
   29288:	adc	lr, r1, r0
   2928c:	mov	r0, r4
   29290:	lsl	r1, r8, #14
   29294:	lsl	r6, lr, #23
   29298:	ldr	r0, [fp, #-208]	; 0xffffff30
   2929c:	orr	r1, r1, lr, lsr #18
   292a0:	orr	r7, r7, lr, lsl #14
   292a4:	orr	r6, r6, r8, lsr #9
   292a8:	eor	r1, r1, r6
   292ac:	lsl	r6, r8, #18
   292b0:	orr	r6, r6, lr, lsr #14
   292b4:	eor	r9, r1, r6
   292b8:	eor	r1, ip, r0
   292bc:	lsl	r6, r8, #23
   292c0:	and	r1, r8, r1
   292c4:	orr	r6, r6, lr, lsr #9
   292c8:	eor	r1, r1, r0
   292cc:	ldr	r0, [fp, #-308]	; 0xfffffecc
   292d0:	eor	r6, r7, r6
   292d4:	lsr	r7, r8, #14
   292d8:	orr	r7, r7, lr, lsl #18
   292dc:	eor	r6, r6, r7
   292e0:	eor	r7, r5, r4
   292e4:	and	r7, lr, r7
   292e8:	adds	sl, r0, sl
   292ec:	ldr	r0, [fp, #-176]	; 0xffffff50
   292f0:	eor	r7, r7, r4
   292f4:	adc	r2, r0, r2
   292f8:	movw	r0, #30997	; 0x7915
   292fc:	adds	r1, sl, r1
   29300:	adc	r2, r2, r7
   29304:	adds	r1, r1, r6
   29308:	movt	r0, #45766	; 0xb2c6
   2930c:	ldr	r7, [fp, #-180]	; 0xffffff4c
   29310:	adc	r2, r2, r9
   29314:	adds	r3, r1, r0
   29318:	movw	r0, #41975	; 0xa3f7
   2931c:	ldr	r1, [fp, #-232]	; 0xffffff18
   29320:	movt	r0, #48889	; 0xbef9
   29324:	adc	r2, r2, r0
   29328:	ldr	r0, [fp, #-216]	; 0xffffff28
   2932c:	adds	r0, r0, r3
   29330:	adc	r4, r1, r2
   29334:	ldr	r1, [fp, #-192]	; 0xffffff40
   29338:	str	r0, [fp, #-204]	; 0xffffff34
   2933c:	orr	r6, r4, r7
   29340:	and	r7, r4, r7
   29344:	str	r4, [fp, #-176]	; 0xffffff50
   29348:	and	r6, r6, r1
   2934c:	orr	r1, r6, r7
   29350:	lsl	r7, r4, #25
   29354:	lsl	r6, r4, #30
   29358:	orr	r7, r7, r0, lsr #7
   2935c:	orr	r6, r6, r0, lsr #2
   29360:	str	r1, [fp, #-216]	; 0xffffff28
   29364:	ldr	r1, [fp, #-188]	; 0xffffff44
   29368:	eor	r6, r6, r7
   2936c:	lsl	r7, r0, #4
   29370:	orr	r7, r7, r4, lsr #28
   29374:	eor	sl, r6, r7
   29378:	lsl	r7, r0, #25
   2937c:	lsl	r6, r0, #30
   29380:	orr	r7, r7, r4, lsr #7
   29384:	orr	r6, r6, r4, lsr #2
   29388:	and	r9, r0, r1
   2938c:	eor	r6, r6, r7
   29390:	lsr	r7, r0, #28
   29394:	orr	r7, r7, r4, lsl #4
   29398:	ldr	r4, [fp, #-200]	; 0xffffff38
   2939c:	eor	r6, r6, r7
   293a0:	orr	r7, r0, r1
   293a4:	and	r7, r7, r4
   293a8:	ldr	r4, [fp, #-224]	; 0xffffff20
   293ac:	orr	r7, r7, r9
   293b0:	adds	r0, r6, r7
   293b4:	str	r0, [fp, #-184]	; 0xffffff48
   293b8:	ldr	r0, [fp, #-216]	; 0xffffff28
   293bc:	adc	sl, sl, r0
   293c0:	ldr	r0, [fp, #-212]	; 0xffffff2c
   293c4:	adds	r9, r3, r0
   293c8:	ldr	r0, [fp, #-172]	; 0xffffff54
   293cc:	ldr	r3, [fp, #-208]	; 0xffffff30
   293d0:	lsl	r6, r9, #14
   293d4:	adc	r0, r2, r0
   293d8:	ldr	r2, [fp, #-304]	; 0xfffffed0
   293dc:	lsl	r7, r0, #23
   293e0:	orr	r6, r6, r0, lsr #18
   293e4:	str	r0, [fp, #-228]	; 0xffffff1c
   293e8:	orr	r7, r7, r9, lsr #9
   293ec:	eor	r6, r6, r7
   293f0:	lsl	r7, r9, #18
   293f4:	orr	r7, r7, r0, lsr #14
   293f8:	adds	r3, r2, r3
   293fc:	ldr	r2, [fp, #-300]	; 0xfffffed4
   29400:	eor	r1, r6, r7
   29404:	lsl	r7, r9, #23
   29408:	lsr	r6, r9, #18
   2940c:	orr	r7, r7, r0, lsr #9
   29410:	orr	r6, r6, r0, lsl #14
   29414:	eor	r6, r6, r7
   29418:	lsr	r7, r9, #14
   2941c:	orr	r7, r7, r0, lsl #18
   29420:	adc	r4, r2, r4
   29424:	eor	r6, r6, r7
   29428:	eor	r7, lr, r5
   2942c:	and	r7, r0, r7
   29430:	eor	r0, r8, ip
   29434:	and	r0, r9, r0
   29438:	eor	r7, r7, r5
   2943c:	eor	r0, r0, ip
   29440:	adds	r0, r3, r0
   29444:	adc	r3, r4, r7
   29448:	adds	r0, r0, r6
   2944c:	ldr	r7, [fp, #-176]	; 0xffffff50
   29450:	ldr	r6, [fp, #-180]	; 0xffffff4c
   29454:	adc	r3, r3, r1
   29458:	movw	r1, #21291	; 0x532b
   2945c:	movt	r1, #58226	; 0xe372
   29460:	adds	r0, r0, r1
   29464:	movw	r1, #30962	; 0x78f2
   29468:	movt	r1, #50801	; 0xc671
   2946c:	adc	r4, r3, r1
   29470:	ldr	r1, [fp, #-184]	; 0xffffff48
   29474:	adds	r2, r1, r0
   29478:	adc	r1, sl, r4
   2947c:	str	r2, [fp, #-208]	; 0xffffff30
   29480:	orr	r3, r1, r7
   29484:	str	r1, [fp, #-184]	; 0xffffff48
   29488:	and	r3, r3, r6
   2948c:	and	r6, r1, r7
   29490:	lsl	r7, r1, #30
   29494:	orr	r3, r3, r6
   29498:	lsl	r6, r1, #25
   2949c:	orr	r7, r7, r2, lsr #2
   294a0:	orr	r6, r6, r2, lsr #7
   294a4:	str	r3, [fp, #-212]	; 0xffffff2c
   294a8:	lsl	r3, r2, #30
   294ac:	eor	r6, r7, r6
   294b0:	lsl	r7, r2, #4
   294b4:	orr	r3, r3, r1, lsr #2
   294b8:	orr	r7, r7, r1, lsr #28
   294bc:	eor	sl, r6, r7
   294c0:	lsl	r7, r2, #25
   294c4:	ldr	r6, [fp, #-188]	; 0xffffff44
   294c8:	orr	r7, r7, r1, lsr #7
   294cc:	eor	r3, r3, r7
   294d0:	lsr	r7, r2, #28
   294d4:	orr	r7, r7, r1, lsl #4
   294d8:	ldr	r1, [fp, #-204]	; 0xffffff34
   294dc:	eor	r3, r3, r7
   294e0:	orr	r7, r2, r1
   294e4:	and	r7, r7, r6
   294e8:	and	r6, r2, r1
   294ec:	orr	r6, r7, r6
   294f0:	adds	r1, r3, r6
   294f4:	str	r1, [fp, #-172]	; 0xffffff54
   294f8:	ldr	r1, [fp, #-212]	; 0xffffff2c
   294fc:	adc	r1, sl, r1
   29500:	str	r1, [fp, #-216]	; 0xffffff28
   29504:	ldr	r1, [fp, #-196]	; 0xffffff3c
   29508:	adds	r2, r0, r1
   2950c:	ldr	r0, [fp, #-220]	; 0xffffff24
   29510:	lsr	r6, r2, #18
   29514:	str	r2, [fp, #-212]	; 0xffffff2c
   29518:	adc	r3, r4, r0
   2951c:	lsl	r0, r2, #14
   29520:	ldr	r4, [fp, #-228]	; 0xffffff1c
   29524:	lsl	r7, r3, #23
   29528:	orr	r0, r0, r3, lsr #18
   2952c:	orr	r6, r6, r3, lsl #14
   29530:	str	r3, [fp, #-224]	; 0xffffff20
   29534:	orr	r7, r7, r2, lsr #9
   29538:	eor	r0, r0, r7
   2953c:	lsl	r7, r2, #18
   29540:	orr	r7, r7, r3, lsr #14
   29544:	eor	r1, r0, r7
   29548:	lsl	r7, r2, #23
   2954c:	eor	r0, r9, r8
   29550:	orr	r7, r7, r3, lsr #9
   29554:	and	r0, r2, r0
   29558:	eor	r6, r6, r7
   2955c:	lsr	r7, r2, #14
   29560:	ldr	r2, [fp, #-292]	; 0xfffffedc
   29564:	eor	r0, r0, r8
   29568:	orr	r7, r7, r3, lsl #18
   2956c:	eor	sl, r6, r7
   29570:	eor	r7, r4, lr
   29574:	and	r7, r3, r7
   29578:	ldr	r3, [fp, #-176]	; 0xffffff50
   2957c:	adds	r6, r2, ip
   29580:	ldr	r2, [fp, #-296]	; 0xfffffed8
   29584:	eor	r7, r7, lr
   29588:	adc	r5, r2, r5
   2958c:	adds	r0, r6, r0
   29590:	ldr	r6, [fp, #-184]	; 0xffffff48
   29594:	adc	r7, r5, r7
   29598:	adds	r0, r0, sl
   2959c:	adc	r7, r7, r1
   295a0:	movw	r1, #24988	; 0x619c
   295a4:	movt	r1, #59942	; 0xea26
   295a8:	adds	r0, r0, r1
   295ac:	movw	r1, #16078	; 0x3ece
   295b0:	movt	r1, #51751	; 0xca27
   295b4:	adc	r5, r7, r1
   295b8:	ldr	r1, [fp, #-172]	; 0xffffff54
   295bc:	adds	r2, r1, r0
   295c0:	ldr	r1, [fp, #-216]	; 0xffffff28
   295c4:	lsl	ip, r2, #30
   295c8:	str	r2, [fp, #-196]	; 0xffffff3c
   295cc:	adc	r1, r1, r5
   295d0:	orr	r7, r1, r6
   295d4:	and	r6, r1, r6
   295d8:	str	r1, [fp, #-220]	; 0xffffff24
   295dc:	and	r7, r7, r3
   295e0:	orr	r3, r7, r6
   295e4:	lsl	r6, r1, #25
   295e8:	lsl	r7, r1, #30
   295ec:	orr	r6, r6, r2, lsr #7
   295f0:	orr	r7, r7, r2, lsr #2
   295f4:	str	r3, [fp, #-172]	; 0xffffff54
   295f8:	ldr	r3, [fp, #-208]	; 0xffffff30
   295fc:	eor	r6, r7, r6
   29600:	lsl	r7, r2, #4
   29604:	orr	r7, r7, r1, lsr #28
   29608:	eor	sl, r6, r7
   2960c:	lsl	r7, r2, #25
   29610:	orr	r6, ip, r1, lsr #2
   29614:	orr	r7, r7, r1, lsr #7
   29618:	eor	r7, r6, r7
   2961c:	lsr	r6, r2, #28
   29620:	orr	r6, r6, r1, lsl #4
   29624:	ldr	r1, [fp, #-204]	; 0xffffff34
   29628:	eor	ip, r7, r6
   2962c:	orr	r6, r2, r3
   29630:	and	r6, r6, r1
   29634:	and	r1, r2, r3
   29638:	orr	r1, r6, r1
   2963c:	adds	ip, ip, r1
   29640:	ldr	r1, [fp, #-172]	; 0xffffff54
   29644:	adc	r1, sl, r1
   29648:	str	r1, [fp, #-172]	; 0xffffff54
   2964c:	ldr	r1, [fp, #-200]	; 0xffffff38
   29650:	adds	r2, r0, r1
   29654:	ldr	r0, [fp, #-192]	; 0xffffff40
   29658:	lsr	r6, r2, #18
   2965c:	str	r2, [fp, #-216]	; 0xffffff28
   29660:	adc	r5, r5, r0
   29664:	lsl	r0, r2, #14
   29668:	lsl	r1, r5, #23
   2966c:	orr	r0, r0, r5, lsr #18
   29670:	orr	r6, r6, r5, lsl #14
   29674:	orr	r1, r1, r2, lsr #9
   29678:	eor	r0, r0, r1
   2967c:	lsl	r1, r2, #18
   29680:	orr	r1, r1, r5, lsr #14
   29684:	eor	sl, r0, r1
   29688:	lsl	r1, r2, #23
   2968c:	mov	r0, r4
   29690:	ldr	r4, [fp, #-224]	; 0xffffff20
   29694:	orr	r1, r1, r5, lsr #9
   29698:	eor	r1, r6, r1
   2969c:	lsr	r6, r2, #14
   296a0:	orr	r6, r6, r5, lsl #18
   296a4:	eor	r1, r1, r6
   296a8:	eor	r6, r4, r0
   296ac:	and	r6, r5, r6
   296b0:	eor	r6, r6, r0
   296b4:	ldr	r0, [fp, #-212]	; 0xffffff2c
   296b8:	eor	r7, r0, r9
   296bc:	ldr	r0, [sp, #376]	; 0x178
   296c0:	and	r7, r2, r7
   296c4:	ldr	r2, [sp, #380]	; 0x17c
   296c8:	eor	r7, r7, r9
   296cc:	adds	r0, r0, r8
   296d0:	adc	lr, r2, lr
   296d4:	adds	r0, r0, r7
   296d8:	movw	r2, #49671	; 0xc207
   296dc:	adc	r7, lr, r6
   296e0:	adds	r0, r0, r1
   296e4:	movt	r2, #8640	; 0x21c0
   296e8:	ldr	lr, [fp, #-220]	; 0xffffff24
   296ec:	adc	r1, r7, sl
   296f0:	adds	sl, r0, r2
   296f4:	movw	r2, #47303	; 0xb8c7
   296f8:	movt	r2, #53638	; 0xd186
   296fc:	adc	r3, r1, r2
   29700:	ldr	r1, [fp, #-172]	; 0xffffff54
   29704:	adds	r0, ip, sl
   29708:	mov	ip, lr
   2970c:	str	r0, [fp, #-192]	; 0xffffff40
   29710:	adc	r2, r1, r3
   29714:	ldr	r1, [fp, #-184]	; 0xffffff48
   29718:	orr	r7, r2, lr
   2971c:	and	r6, r2, lr
   29720:	str	r2, [fp, #-172]	; 0xffffff54
   29724:	and	r7, r7, r1
   29728:	ldr	r1, [fp, #-196]	; 0xffffff3c
   2972c:	orr	lr, r7, r6
   29730:	lsl	r6, r2, #25
   29734:	lsl	r7, r2, #30
   29738:	orr	r6, r6, r0, lsr #7
   2973c:	orr	r7, r7, r0, lsr #2
   29740:	eor	r6, r7, r6
   29744:	lsl	r7, r0, #4
   29748:	orr	r7, r7, r2, lsr #28
   2974c:	eor	r8, r6, r7
   29750:	lsl	r6, r0, #25
   29754:	lsl	r7, r0, #30
   29758:	orr	r6, r6, r2, lsr #7
   2975c:	orr	r7, r7, r2, lsr #2
   29760:	eor	r6, r7, r6
   29764:	lsr	r7, r0, #28
   29768:	orr	r7, r7, r2, lsl #4
   2976c:	ldr	r2, [fp, #-208]	; 0xffffff30
   29770:	eor	r6, r6, r7
   29774:	orr	r7, r0, r1
   29778:	and	r7, r7, r2
   2977c:	and	r2, r0, r1
   29780:	orr	r2, r7, r2
   29784:	adds	r0, r6, r2
   29788:	str	r0, [fp, #-200]	; 0xffffff38
   2978c:	adc	r0, r8, lr
   29790:	str	r0, [fp, #-232]	; 0xffffff18
   29794:	ldr	r0, [fp, #-188]	; 0xffffff44
   29798:	adds	r8, sl, r0
   2979c:	ldr	r0, [fp, #-180]	; 0xffffff4c
   297a0:	lsl	r1, r8, #14
   297a4:	lsr	r7, r8, #18
   297a8:	adc	lr, r3, r0
   297ac:	mov	r0, r4
   297b0:	ldr	r3, [fp, #-228]	; 0xffffff1c
   297b4:	lsl	r2, lr, #23
   297b8:	orr	r1, r1, lr, lsr #18
   297bc:	ldr	r0, [fp, #-212]	; 0xffffff2c
   297c0:	orr	r7, r7, lr, lsl #14
   297c4:	orr	r2, r2, r8, lsr #9
   297c8:	eor	r1, r1, r2
   297cc:	lsl	r2, r8, #18
   297d0:	orr	r2, r2, lr, lsr #14
   297d4:	eor	sl, r1, r2
   297d8:	ldr	r1, [fp, #-216]	; 0xffffff28
   297dc:	lsl	r2, r8, #23
   297e0:	orr	r2, r2, lr, lsr #9
   297e4:	eor	r2, r7, r2
   297e8:	lsr	r7, r8, #14
   297ec:	orr	r7, r7, lr, lsl #18
   297f0:	eor	r6, r1, r0
   297f4:	ldr	r1, [sp, #192]	; 0xc0
   297f8:	eor	r2, r2, r7
   297fc:	eor	r7, r5, r4
   29800:	and	r6, r8, r6
   29804:	and	r7, lr, r7
   29808:	eor	r6, r6, r0
   2980c:	ldr	r0, [sp, #188]	; 0xbc
   29810:	eor	r7, r7, r4
   29814:	adds	r1, r1, r9
   29818:	adc	r9, r0, r3
   2981c:	adds	r1, r1, r6
   29820:	movw	r0, #60190	; 0xeb1e
   29824:	ldr	r3, [fp, #-232]	; 0xffffff18
   29828:	adc	r6, r9, r7
   2982c:	adds	r1, r1, r2
   29830:	movt	r0, #52704	; 0xcde0
   29834:	adc	r2, r6, sl
   29838:	adds	r1, r1, r0
   2983c:	movw	r0, #32214	; 0x7dd6
   29840:	movt	r0, #60122	; 0xeada
   29844:	adc	r2, r2, r0
   29848:	ldr	r0, [fp, #-200]	; 0xffffff38
   2984c:	adds	r0, r0, r1
   29850:	adc	r4, r3, r2
   29854:	ldr	r3, [fp, #-172]	; 0xffffff54
   29858:	str	r0, [fp, #-200]	; 0xffffff38
   2985c:	str	r4, [fp, #-180]	; 0xffffff4c
   29860:	orr	r7, r4, r3
   29864:	and	r6, r4, r3
   29868:	ldr	r3, [fp, #-192]	; 0xffffff40
   2986c:	and	r7, r7, ip
   29870:	orr	ip, r7, r6
   29874:	lsl	r7, r4, #25
   29878:	lsl	r6, r4, #30
   2987c:	orr	r7, r7, r0, lsr #7
   29880:	orr	r6, r6, r0, lsr #2
   29884:	eor	r6, r6, r7
   29888:	lsl	r7, r0, #4
   2988c:	and	r9, r0, r3
   29890:	orr	r7, r7, r4, lsr #28
   29894:	eor	sl, r6, r7
   29898:	lsl	r7, r0, #25
   2989c:	lsl	r6, r0, #30
   298a0:	orr	r7, r7, r4, lsr #7
   298a4:	orr	r6, r6, r4, lsr #2
   298a8:	eor	r6, r6, r7
   298ac:	lsr	r7, r0, #28
   298b0:	orr	r7, r7, r4, lsl #4
   298b4:	ldr	r4, [fp, #-196]	; 0xffffff3c
   298b8:	eor	r6, r6, r7
   298bc:	orr	r7, r0, r3
   298c0:	ldr	r3, [fp, #-212]	; 0xffffff2c
   298c4:	and	r7, r7, r4
   298c8:	ldr	r4, [fp, #-224]	; 0xffffff20
   298cc:	orr	r7, r7, r9
   298d0:	adds	r0, r6, r7
   298d4:	str	r0, [fp, #-188]	; 0xffffff44
   298d8:	ldr	r0, [fp, #-204]	; 0xffffff34
   298dc:	adc	sl, sl, ip
   298e0:	adds	r9, r1, r0
   298e4:	ldr	r0, [fp, #-176]	; 0xffffff50
   298e8:	lsl	r6, r9, #14
   298ec:	adc	r0, r2, r0
   298f0:	ldr	r2, [fp, #-216]	; 0xffffff28
   298f4:	lsl	r7, r0, #23
   298f8:	orr	r6, r6, r0, lsr #18
   298fc:	str	r0, [fp, #-228]	; 0xffffff1c
   29900:	orr	r7, r7, r9, lsr #9
   29904:	eor	r6, r6, r7
   29908:	lsl	r7, r9, #18
   2990c:	orr	r7, r7, r0, lsr #14
   29910:	eor	r1, r6, r7
   29914:	lsl	r7, r9, #23
   29918:	lsr	r6, r9, #18
   2991c:	orr	r7, r7, r0, lsr #9
   29920:	orr	r6, r6, r0, lsl #14
   29924:	eor	r6, r6, r7
   29928:	lsr	r7, r9, #14
   2992c:	orr	r7, r7, r0, lsl #18
   29930:	eor	r6, r6, r7
   29934:	eor	r7, lr, r5
   29938:	and	r7, r0, r7
   2993c:	eor	r0, r8, r2
   29940:	and	r0, r9, r0
   29944:	eor	r7, r7, r5
   29948:	eor	r0, r0, r2
   2994c:	ldr	r2, [sp, #208]	; 0xd0
   29950:	adds	r3, r2, r3
   29954:	ldr	r2, [sp, #204]	; 0xcc
   29958:	adc	r4, r2, r4
   2995c:	adds	r0, r3, r0
   29960:	adc	r3, r4, r7
   29964:	adds	r0, r0, r6
   29968:	adc	r3, r3, r1
   2996c:	movw	r1, #53624	; 0xd178
   29970:	movt	r1, #61038	; 0xee6e
   29974:	adds	ip, r0, r1
   29978:	ldr	r0, [fp, #-188]	; 0xffffff44
   2997c:	movw	r1, #20351	; 0x4f7f
   29980:	movt	r1, #62845	; 0xf57d
   29984:	adc	r3, r3, r1
   29988:	ldr	r1, [fp, #-180]	; 0xffffff4c
   2998c:	adds	r2, r0, ip
   29990:	ldr	r0, [fp, #-172]	; 0xffffff54
   29994:	adc	r7, sl, r3
   29998:	str	r2, [fp, #-204]	; 0xffffff34
   2999c:	orr	r4, r7, r1
   299a0:	and	r6, r7, r1
   299a4:	str	r7, [fp, #-188]	; 0xffffff44
   299a8:	and	r4, r4, r0
   299ac:	mov	r0, r7
   299b0:	orr	r1, r4, r6
   299b4:	lsl	r6, r7, #25
   299b8:	lsl	r4, r7, #30
   299bc:	orr	r6, r6, r2, lsr #7
   299c0:	orr	r4, r4, r2, lsr #2
   299c4:	eor	r4, r4, r6
   299c8:	lsl	r6, r2, #4
   299cc:	orr	r6, r6, r7, lsr #28
   299d0:	eor	sl, r4, r6
   299d4:	lsl	r6, r2, #25
   299d8:	ldr	r4, [fp, #-192]	; 0xffffff40
   299dc:	orr	r6, r6, r7, lsr #7
   299e0:	lsl	r7, r2, #30
   299e4:	orr	r7, r7, r0, lsr #2
   299e8:	eor	r6, r7, r6
   299ec:	lsr	r7, r2, #28
   299f0:	orr	r7, r7, r0, lsl #4
   299f4:	ldr	r0, [fp, #-200]	; 0xffffff38
   299f8:	eor	r6, r6, r7
   299fc:	orr	r7, r2, r0
   29a00:	and	r7, r7, r4
   29a04:	and	r4, r2, r0
   29a08:	orr	r4, r7, r4
   29a0c:	adds	r0, r6, r4
   29a10:	str	r0, [fp, #-176]	; 0xffffff50
   29a14:	adc	r0, sl, r1
   29a18:	str	r0, [fp, #-232]	; 0xffffff18
   29a1c:	ldr	r0, [fp, #-208]	; 0xffffff30
   29a20:	adds	r4, ip, r0
   29a24:	ldr	r0, [fp, #-184]	; 0xffffff48
   29a28:	lsr	r7, r4, #18
   29a2c:	str	r4, [fp, #-224]	; 0xffffff20
   29a30:	adc	r2, r3, r0
   29a34:	lsl	r0, r4, #14
   29a38:	mov	r3, r4
   29a3c:	lsl	r6, r2, #23
   29a40:	orr	r0, r0, r2, lsr #18
   29a44:	orr	r7, r7, r2, lsl #14
   29a48:	str	r2, [fp, #-212]	; 0xffffff2c
   29a4c:	orr	r6, r6, r4, lsr #9
   29a50:	eor	r0, r0, r6
   29a54:	lsl	r6, r4, #18
   29a58:	orr	r6, r6, r2, lsr #14
   29a5c:	eor	r1, r0, r6
   29a60:	lsl	r6, r4, #23
   29a64:	eor	r0, r9, r8
   29a68:	orr	r6, r6, r2, lsr #9
   29a6c:	and	r0, r3, r0
   29a70:	ldr	r3, [fp, #-216]	; 0xffffff28
   29a74:	eor	r6, r7, r6
   29a78:	lsr	r7, r4, #14
   29a7c:	ldr	r4, [fp, #-228]	; 0xffffff1c
   29a80:	eor	r0, r0, r8
   29a84:	orr	r7, r7, r2, lsl #18
   29a88:	eor	sl, r6, r7
   29a8c:	eor	r7, r4, lr
   29a90:	and	r7, r2, r7
   29a94:	ldr	r2, [sp, #216]	; 0xd8
   29a98:	eor	r7, r7, lr
   29a9c:	adds	r6, r2, r3
   29aa0:	ldr	r2, [sp, #212]	; 0xd4
   29aa4:	adc	r5, r2, r5
   29aa8:	adds	r0, r6, r0
   29aac:	adc	r7, r5, r7
   29ab0:	adds	r0, r0, sl
   29ab4:	ldr	r5, [fp, #-188]	; 0xffffff44
   29ab8:	adc	r7, r7, r1
   29abc:	movw	r1, #28602	; 0x6fba
   29ac0:	movt	r1, #29207	; 0x7217
   29ac4:	adds	r3, r0, r1
   29ac8:	ldr	r0, [fp, #-176]	; 0xffffff50
   29acc:	movw	r1, #26538	; 0x67aa
   29ad0:	movt	r1, #1776	; 0x6f0
   29ad4:	adc	r7, r7, r1
   29ad8:	adds	r2, r0, r3
   29adc:	ldr	r0, [fp, #-232]	; 0xffffff18
   29ae0:	str	r2, [fp, #-208]	; 0xffffff30
   29ae4:	adc	r1, r0, r7
   29ae8:	ldr	r0, [fp, #-180]	; 0xffffff4c
   29aec:	orr	r6, r1, r5
   29af0:	and	r5, r1, r5
   29af4:	str	r1, [fp, #-184]	; 0xffffff48
   29af8:	and	r6, r6, r0
   29afc:	ldr	r0, [fp, #-204]	; 0xffffff34
   29b00:	orr	ip, r6, r5
   29b04:	lsl	r5, r1, #25
   29b08:	lsl	r6, r1, #30
   29b0c:	orr	r5, r5, r2, lsr #7
   29b10:	orr	r6, r6, r2, lsr #2
   29b14:	eor	r5, r6, r5
   29b18:	lsl	r6, r2, #4
   29b1c:	orr	r6, r6, r1, lsr #28
   29b20:	eor	sl, r5, r6
   29b24:	lsl	r6, r2, #25
   29b28:	lsl	r5, r2, #30
   29b2c:	orr	r6, r6, r1, lsr #7
   29b30:	orr	r5, r5, r1, lsr #2
   29b34:	eor	r5, r5, r6
   29b38:	lsr	r6, r2, #28
   29b3c:	orr	r6, r6, r1, lsl #4
   29b40:	ldr	r1, [fp, #-200]	; 0xffffff38
   29b44:	eor	r5, r5, r6
   29b48:	orr	r6, r2, r0
   29b4c:	and	r6, r6, r1
   29b50:	and	r1, r2, r0
   29b54:	ldr	r2, [fp, #-212]	; 0xffffff2c
   29b58:	orr	r1, r6, r1
   29b5c:	adds	r0, r5, r1
   29b60:	str	r0, [fp, #-176]	; 0xffffff50
   29b64:	adc	r0, sl, ip
   29b68:	str	r0, [fp, #-216]	; 0xffffff28
   29b6c:	ldr	r0, [fp, #-196]	; 0xffffff3c
   29b70:	adds	r5, r3, r0
   29b74:	ldr	r0, [fp, #-220]	; 0xffffff24
   29b78:	ldr	r3, [fp, #-188]	; 0xffffff44
   29b7c:	lsr	r6, r5, #18
   29b80:	adc	ip, r7, r0
   29b84:	lsl	r0, r5, #14
   29b88:	lsl	r1, ip, #23
   29b8c:	orr	r0, r0, ip, lsr #18
   29b90:	orr	r6, r6, ip, lsl #14
   29b94:	orr	r1, r1, r5, lsr #9
   29b98:	eor	r0, r0, r1
   29b9c:	lsl	r1, r5, #18
   29ba0:	orr	r1, r1, ip, lsr #14
   29ba4:	eor	sl, r0, r1
   29ba8:	lsl	r1, r5, #23
   29bac:	ldr	r0, [sp, #224]	; 0xe0
   29bb0:	orr	r1, r1, ip, lsr #9
   29bb4:	eor	r1, r6, r1
   29bb8:	lsr	r6, r5, #14
   29bbc:	orr	r6, r6, ip, lsl #18
   29bc0:	eor	r1, r1, r6
   29bc4:	eor	r6, r2, r4
   29bc8:	ldr	r2, [sp, #220]	; 0xdc
   29bcc:	adds	r0, r0, r8
   29bd0:	and	r6, ip, r6
   29bd4:	eor	r6, r6, r4
   29bd8:	ldr	r4, [fp, #-224]	; 0xffffff20
   29bdc:	adc	lr, r2, lr
   29be0:	eor	r7, r4, r9
   29be4:	and	r7, r5, r7
   29be8:	eor	r7, r7, r9
   29bec:	adds	r0, r0, r7
   29bf0:	adc	r7, lr, r6
   29bf4:	adds	r0, r0, r1
   29bf8:	ldr	r6, [fp, #-184]	; 0xffffff48
   29bfc:	adc	r1, r7, sl
   29c00:	movw	r7, #39078	; 0x98a6
   29c04:	movt	r7, #41672	; 0xa2c8
   29c08:	adds	sl, r0, r7
   29c0c:	ldr	r0, [fp, #-176]	; 0xffffff50
   29c10:	movw	r7, #32197	; 0x7dc5
   29c14:	movt	r7, #2659	; 0xa63
   29c18:	adc	r1, r1, r7
   29c1c:	adds	r2, r0, sl
   29c20:	ldr	r0, [fp, #-216]	; 0xffffff28
   29c24:	str	r2, [fp, #-196]	; 0xffffff3c
   29c28:	adc	r0, r0, r1
   29c2c:	orr	r7, r0, r6
   29c30:	and	r6, r0, r6
   29c34:	str	r0, [fp, #-176]	; 0xffffff50
   29c38:	and	r7, r7, r3
   29c3c:	orr	r3, r7, r6
   29c40:	lsl	r6, r0, #25
   29c44:	lsl	r7, r0, #30
   29c48:	orr	r6, r6, r2, lsr #7
   29c4c:	orr	r7, r7, r2, lsr #2
   29c50:	str	r3, [fp, #-216]	; 0xffffff28
   29c54:	ldr	r3, [fp, #-204]	; 0xffffff34
   29c58:	eor	r6, r7, r6
   29c5c:	lsl	r7, r2, #4
   29c60:	orr	r7, r7, r0, lsr #28
   29c64:	eor	r8, r6, r7
   29c68:	lsl	r7, r2, #25
   29c6c:	lsl	r6, r2, #30
   29c70:	orr	r7, r7, r0, lsr #7
   29c74:	orr	r6, r6, r0, lsr #2
   29c78:	eor	r6, r6, r7
   29c7c:	lsr	r7, r2, #28
   29c80:	orr	r7, r7, r0, lsl #4
   29c84:	ldr	r0, [fp, #-208]	; 0xffffff30
   29c88:	eor	r6, r6, r7
   29c8c:	orr	r7, r2, r0
   29c90:	and	lr, r2, r0
   29c94:	ldr	r0, [fp, #-216]	; 0xffffff28
   29c98:	ldr	r2, [fp, #-228]	; 0xffffff1c
   29c9c:	and	r7, r7, r3
   29ca0:	orr	r7, r7, lr
   29ca4:	adds	r3, r6, r7
   29ca8:	adc	r0, r8, r0
   29cac:	str	r0, [fp, #-216]	; 0xffffff28
   29cb0:	ldr	r0, [fp, #-192]	; 0xffffff40
   29cb4:	adds	sl, sl, r0
   29cb8:	ldr	r0, [fp, #-172]	; 0xffffff54
   29cbc:	lsr	r7, sl, #18
   29cc0:	adc	lr, r1, r0
   29cc4:	lsl	r1, sl, #14
   29cc8:	ldr	r0, [fp, #-212]	; 0xffffff2c
   29ccc:	lsl	r6, lr, #23
   29cd0:	orr	r1, r1, lr, lsr #18
   29cd4:	orr	r7, r7, lr, lsl #14
   29cd8:	orr	r6, r6, sl, lsr #9
   29cdc:	eor	r1, r1, r6
   29ce0:	lsl	r6, sl, #18
   29ce4:	orr	r6, r6, lr, lsr #14
   29ce8:	eor	r8, r1, r6
   29cec:	lsl	r6, sl, #23
   29cf0:	eor	r1, r5, r4
   29cf4:	orr	r6, r6, lr, lsr #9
   29cf8:	and	r1, sl, r1
   29cfc:	eor	r6, r7, r6
   29d00:	lsr	r7, sl, #14
   29d04:	eor	r1, r1, r4
   29d08:	orr	r7, r7, lr, lsl #18
   29d0c:	eor	r6, r6, r7
   29d10:	eor	r7, ip, r0
   29d14:	and	r7, lr, r7
   29d18:	eor	r7, r7, r0
   29d1c:	mov	r0, r4
   29d20:	ldr	r0, [sp, #232]	; 0xe8
   29d24:	adds	r9, r0, r9
   29d28:	ldr	r0, [sp, #228]	; 0xe4
   29d2c:	adc	r2, r0, r2
   29d30:	movw	r0, #3502	; 0xdae
   29d34:	adds	r1, r9, r1
   29d38:	adc	r2, r2, r7
   29d3c:	adds	r1, r1, r6
   29d40:	movt	r0, #48889	; 0xbef9
   29d44:	adc	r2, r2, r8
   29d48:	adds	r6, r1, r0
   29d4c:	movw	r0, #38916	; 0x9804
   29d50:	ldr	r1, [fp, #-216]	; 0xffffff28
   29d54:	movt	r0, #4415	; 0x113f
   29d58:	adc	r7, r2, r0
   29d5c:	ldr	r2, [fp, #-176]	; 0xffffff50
   29d60:	adds	r0, r3, r6
   29d64:	ldr	r3, [fp, #-184]	; 0xffffff48
   29d68:	str	r0, [fp, #-192]	; 0xffffff40
   29d6c:	adc	r4, r1, r7
   29d70:	str	r4, [fp, #-172]	; 0xffffff54
   29d74:	orr	r1, r4, r2
   29d78:	and	r2, r4, r2
   29d7c:	and	r1, r1, r3
   29d80:	ldr	r3, [fp, #-196]	; 0xffffff3c
   29d84:	orr	r1, r1, r2
   29d88:	lsl	r2, r4, #30
   29d8c:	str	r1, [fp, #-216]	; 0xffffff28
   29d90:	lsl	r1, r4, #25
   29d94:	orr	r2, r2, r0, lsr #2
   29d98:	orr	r1, r1, r0, lsr #7
   29d9c:	eor	r1, r2, r1
   29da0:	lsl	r2, r0, #4
   29da4:	and	r8, r0, r3
   29da8:	orr	r2, r2, r4, lsr #28
   29dac:	eor	r9, r1, r2
   29db0:	lsl	r1, r0, #25
   29db4:	lsl	r2, r0, #30
   29db8:	orr	r1, r1, r4, lsr #7
   29dbc:	orr	r2, r2, r4, lsr #2
   29dc0:	eor	r1, r2, r1
   29dc4:	lsr	r2, r0, #28
   29dc8:	orr	r2, r2, r4, lsl #4
   29dcc:	ldr	r4, [fp, #-208]	; 0xffffff30
   29dd0:	eor	r1, r1, r2
   29dd4:	orr	r2, r0, r3
   29dd8:	and	r2, r2, r4
   29ddc:	orr	r2, r2, r8
   29de0:	adds	r0, r1, r2
   29de4:	ldr	r2, [fp, #-224]	; 0xffffff20
   29de8:	str	r0, [fp, #-220]	; 0xffffff24
   29dec:	ldr	r0, [fp, #-216]	; 0xffffff28
   29df0:	adc	r0, r9, r0
   29df4:	str	r0, [fp, #-228]	; 0xffffff1c
   29df8:	ldr	r0, [fp, #-200]	; 0xffffff38
   29dfc:	adds	r1, r6, r0
   29e00:	ldr	r0, [fp, #-180]	; 0xffffff4c
   29e04:	lsl	r6, r1, #14
   29e08:	adc	r8, r7, r0
   29e0c:	mov	r0, r1
   29e10:	lsl	r7, r8, #23
   29e14:	orr	r6, r6, r8, lsr #18
   29e18:	str	r0, [fp, #-216]	; 0xffffff28
   29e1c:	orr	r7, r7, r1, lsr #9
   29e20:	eor	r6, r6, r7
   29e24:	lsl	r7, r1, #18
   29e28:	orr	r7, r7, r8, lsr #14
   29e2c:	eor	r9, r6, r7
   29e30:	lsl	r7, r1, #23
   29e34:	lsr	r1, r1, #18
   29e38:	eor	r6, sl, r5
   29e3c:	orr	r7, r7, r8, lsr #9
   29e40:	orr	r1, r1, r8, lsl #14
   29e44:	and	r6, r0, r6
   29e48:	eor	r1, r1, r7
   29e4c:	lsr	r7, r0, #14
   29e50:	ldr	r0, [sp, #184]	; 0xb8
   29e54:	eor	r6, r6, r5
   29e58:	orr	r7, r7, r8, lsl #18
   29e5c:	eor	r1, r1, r7
   29e60:	eor	r7, lr, ip
   29e64:	and	r7, r8, r7
   29e68:	adds	r4, r0, r2
   29e6c:	ldr	r0, [sp, #236]	; 0xec
   29e70:	ldr	r2, [fp, #-212]	; 0xffffff2c
   29e74:	eor	r7, r7, ip
   29e78:	adc	r3, r0, r2
   29e7c:	adds	r4, r4, r6
   29e80:	movw	r0, #18203	; 0x471b
   29e84:	ldr	r6, [fp, #-172]	; 0xffffff54
   29e88:	adc	r3, r3, r7
   29e8c:	adds	r1, r4, r1
   29e90:	movt	r0, #4892	; 0x131c
   29e94:	adc	r3, r3, r9
   29e98:	adds	r2, r1, r0
   29e9c:	movw	r0, #2869	; 0xb35
   29ea0:	ldr	r1, [fp, #-176]	; 0xffffff50
   29ea4:	movt	r0, #7025	; 0x1b71
   29ea8:	adc	r3, r3, r0
   29eac:	ldr	r0, [fp, #-220]	; 0xffffff24
   29eb0:	adds	r9, r0, r2
   29eb4:	ldr	r0, [fp, #-228]	; 0xffffff1c
   29eb8:	str	r9, [fp, #-200]	; 0xffffff38
   29ebc:	adc	r0, r0, r3
   29ec0:	orr	r4, r0, r6
   29ec4:	and	r6, r0, r6
   29ec8:	lsl	r7, r0, #30
   29ecc:	str	r0, [fp, #-180]	; 0xffffff4c
   29ed0:	and	r4, r4, r1
   29ed4:	orr	r7, r7, r9, lsr #2
   29ed8:	orr	r1, r4, r6
   29edc:	lsl	r4, r0, #25
   29ee0:	lsl	r6, r9, #30
   29ee4:	orr	r4, r4, r9, lsr #7
   29ee8:	str	r1, [fp, #-212]	; 0xffffff2c
   29eec:	orr	r6, r6, r0, lsr #2
   29ef0:	eor	r4, r7, r4
   29ef4:	lsl	r7, r9, #4
   29ef8:	orr	r7, r7, r0, lsr #28
   29efc:	eor	r1, r4, r7
   29f00:	lsl	r4, r9, #25
   29f04:	ldr	r7, [fp, #-196]	; 0xffffff3c
   29f08:	str	r1, [fp, #-224]	; 0xffffff20
   29f0c:	ldr	r1, [fp, #-192]	; 0xffffff40
   29f10:	orr	r4, r4, r0, lsr #7
   29f14:	eor	r4, r6, r4
   29f18:	lsr	r6, r9, #28
   29f1c:	orr	r6, r6, r0, lsl #4
   29f20:	eor	r4, r4, r6
   29f24:	orr	r6, r9, r1
   29f28:	and	r9, r9, r1
   29f2c:	ldr	r1, [fp, #-224]	; 0xffffff20
   29f30:	and	r6, r6, r7
   29f34:	orr	r6, r6, r9
   29f38:	adds	r0, r4, r6
   29f3c:	str	r0, [fp, #-220]	; 0xffffff24
   29f40:	ldr	r0, [fp, #-212]	; 0xffffff2c
   29f44:	adc	r0, r1, r0
   29f48:	str	r0, [fp, #-224]	; 0xffffff20
   29f4c:	ldr	r0, [fp, #-204]	; 0xffffff34
   29f50:	adds	r1, r2, r0
   29f54:	ldr	r0, [fp, #-188]	; 0xffffff44
   29f58:	ldr	r2, [fp, #-216]	; 0xffffff28
   29f5c:	lsl	r6, r1, #14
   29f60:	lsr	r4, r1, #18
   29f64:	str	r1, [fp, #-212]	; 0xffffff2c
   29f68:	adc	r3, r3, r0
   29f6c:	eor	r9, r2, sl
   29f70:	ldr	r2, [fp, #-172]	; 0xffffff54
   29f74:	lsl	r7, r3, #23
   29f78:	orr	r6, r6, r3, lsr #18
   29f7c:	orr	r4, r4, r3, lsl #14
   29f80:	orr	r7, r7, r1, lsr #9
   29f84:	eor	r6, r6, r7
   29f88:	lsl	r7, r1, #18
   29f8c:	orr	r7, r7, r3, lsr #14
   29f90:	eor	r0, r6, r7
   29f94:	lsl	r7, r1, #23
   29f98:	and	r6, r1, r9
   29f9c:	orr	r7, r7, r3, lsr #9
   29fa0:	eor	r9, r6, sl
   29fa4:	eor	r4, r4, r7
   29fa8:	lsr	r7, r1, #14
   29fac:	ldr	r1, [sp, #200]	; 0xc8
   29fb0:	orr	r7, r7, r3, lsl #18
   29fb4:	eor	r4, r4, r7
   29fb8:	eor	r7, r8, lr
   29fbc:	and	r7, r3, r7
   29fc0:	adds	r5, r1, r5
   29fc4:	ldr	r1, [sp, #196]	; 0xc4
   29fc8:	eor	r7, r7, lr
   29fcc:	adc	r6, r1, ip
   29fd0:	adds	r5, r5, r9
   29fd4:	adc	r7, r6, r7
   29fd8:	adds	r6, r5, r4
   29fdc:	adc	r7, r7, r0
   29fe0:	movw	r0, #32132	; 0x7d84
   29fe4:	movt	r0, #8964	; 0x2304
   29fe8:	adds	r6, r6, r0
   29fec:	movw	r0, #30709	; 0x77f5
   29ff0:	movt	r0, #10459	; 0x28db
   29ff4:	adc	r5, r7, r0
   29ff8:	ldr	r0, [fp, #-220]	; 0xffffff24
   29ffc:	ldr	r7, [fp, #-180]	; 0xffffff4c
   2a000:	adds	r1, r0, r6
   2a004:	ldr	r0, [fp, #-224]	; 0xffffff20
   2a008:	adc	r0, r0, r5
   2a00c:	orr	r4, r0, r7
   2a010:	and	r7, r0, r7
   2a014:	str	r0, [fp, #-224]	; 0xffffff20
   2a018:	and	r4, r4, r2
   2a01c:	ldr	r2, [fp, #-200]	; 0xffffff38
   2a020:	orr	ip, r4, r7
   2a024:	lsl	r4, r0, #25
   2a028:	lsl	r7, r0, #30
   2a02c:	orr	r4, r4, r1, lsr #7
   2a030:	orr	r7, r7, r1, lsr #2
   2a034:	eor	r4, r7, r4
   2a038:	lsl	r7, r1, #4
   2a03c:	orr	r7, r7, r0, lsr #28
   2a040:	eor	r9, r4, r7
   2a044:	lsl	r4, r1, #25
   2a048:	lsl	r7, r1, #30
   2a04c:	orr	r4, r4, r0, lsr #7
   2a050:	orr	r7, r7, r0, lsr #2
   2a054:	eor	r4, r7, r4
   2a058:	lsr	r7, r1, #28
   2a05c:	orr	r7, r7, r0, lsl #4
   2a060:	ldr	r0, [fp, #-192]	; 0xffffff40
   2a064:	eor	r4, r4, r7
   2a068:	orr	r7, r1, r2
   2a06c:	and	r7, r7, r0
   2a070:	and	r0, r1, r2
   2a074:	mov	r2, r1
   2a078:	orr	r0, r7, r0
   2a07c:	str	r2, [fp, #-220]	; 0xffffff24
   2a080:	adds	r0, r4, r0
   2a084:	ldr	r4, [fp, #-212]	; 0xffffff2c
   2a088:	str	r0, [fp, #-188]	; 0xffffff44
   2a08c:	ldr	r0, [fp, #-208]	; 0xffffff30
   2a090:	adc	r9, r9, ip
   2a094:	adds	r1, r6, r0
   2a098:	ldr	r0, [fp, #-184]	; 0xffffff48
   2a09c:	lsr	r7, r1, #18
   2a0a0:	str	r1, [fp, #-208]	; 0xffffff30
   2a0a4:	adc	r5, r5, r0
   2a0a8:	lsl	r0, r1, #14
   2a0ac:	lsl	r6, r5, #23
   2a0b0:	orr	r0, r0, r5, lsr #18
   2a0b4:	orr	r7, r7, r5, lsl #14
   2a0b8:	orr	r6, r6, r1, lsr #9
   2a0bc:	eor	r0, r0, r6
   2a0c0:	lsl	r6, r1, #18
   2a0c4:	orr	r6, r6, r5, lsr #14
   2a0c8:	eor	ip, r0, r6
   2a0cc:	lsl	r6, r1, #23
   2a0d0:	mov	r0, r1
   2a0d4:	orr	r6, r6, r5, lsr #9
   2a0d8:	eor	r6, r7, r6
   2a0dc:	lsr	r7, r1, #14
   2a0e0:	ldr	r1, [fp, #-216]	; 0xffffff28
   2a0e4:	orr	r7, r7, r5, lsl #18
   2a0e8:	eor	r6, r6, r7
   2a0ec:	eor	r7, r3, r8
   2a0f0:	and	r7, r5, r7
   2a0f4:	eor	r4, r4, r1
   2a0f8:	eor	r7, r7, r8
   2a0fc:	and	r4, r0, r4
   2a100:	eor	r4, r4, r1
   2a104:	ldr	r1, [sp, #56]	; 0x38
   2a108:	adds	sl, r1, sl
   2a10c:	ldr	r1, [sp, #52]	; 0x34
   2a110:	adc	lr, r1, lr
   2a114:	movw	r1, #9363	; 0x2493
   2a118:	adds	r4, sl, r4
   2a11c:	adc	r7, lr, r7
   2a120:	adds	r6, r4, r6
   2a124:	movt	r1, #16583	; 0x40c7
   2a128:	adc	r0, r7, ip
   2a12c:	adds	sl, r6, r1
   2a130:	movw	r1, #43899	; 0xab7b
   2a134:	ldr	ip, [fp, #-224]	; 0xffffff20
   2a138:	ldr	r7, [fp, #-180]	; 0xffffff4c
   2a13c:	movt	r1, #13002	; 0x32ca
   2a140:	adc	r6, r0, r1
   2a144:	ldr	r0, [fp, #-188]	; 0xffffff44
   2a148:	adds	r4, r0, sl
   2a14c:	adc	r1, r9, r6
   2a150:	str	r4, [fp, #-204]	; 0xffffff34
   2a154:	orr	r0, r1, ip
   2a158:	str	r1, [fp, #-184]	; 0xffffff48
   2a15c:	and	r0, r0, r7
   2a160:	and	r7, r1, ip
   2a164:	orr	lr, r0, r7
   2a168:	lsl	r0, r1, #25
   2a16c:	lsl	r7, r1, #30
   2a170:	orr	r0, r0, r4, lsr #7
   2a174:	orr	r7, r7, r4, lsr #2
   2a178:	eor	r0, r7, r0
   2a17c:	lsl	r7, r4, #4
   2a180:	orr	r7, r7, r1, lsr #28
   2a184:	eor	r9, r0, r7
   2a188:	lsl	r0, r4, #25
   2a18c:	lsl	r7, r4, #30
   2a190:	orr	r0, r0, r1, lsr #7
   2a194:	orr	r7, r7, r1, lsr #2
   2a198:	eor	r0, r7, r0
   2a19c:	lsr	r7, r4, #28
   2a1a0:	orr	r7, r7, r1, lsl #4
   2a1a4:	ldr	r1, [fp, #-200]	; 0xffffff38
   2a1a8:	eor	r0, r0, r7
   2a1ac:	orr	r7, r4, r2
   2a1b0:	and	r7, r7, r1
   2a1b4:	and	r1, r4, r2
   2a1b8:	ldr	r2, [fp, #-216]	; 0xffffff28
   2a1bc:	orr	r1, r7, r1
   2a1c0:	adds	r0, r0, r1
   2a1c4:	str	r0, [fp, #-188]	; 0xffffff44
   2a1c8:	ldr	r0, [fp, #-196]	; 0xffffff3c
   2a1cc:	adc	lr, r9, lr
   2a1d0:	adds	r4, sl, r0
   2a1d4:	ldr	r0, [fp, #-176]	; 0xffffff50
   2a1d8:	lsl	r1, r4, #14
   2a1dc:	lsr	r7, r4, #18
   2a1e0:	adc	sl, r6, r0
   2a1e4:	ldr	r0, [fp, #-208]	; 0xffffff30
   2a1e8:	lsl	r6, sl, #23
   2a1ec:	orr	r1, r1, sl, lsr #18
   2a1f0:	orr	r7, r7, sl, lsl #14
   2a1f4:	orr	r6, r6, r4, lsr #9
   2a1f8:	eor	r1, r1, r6
   2a1fc:	lsl	r6, r4, #18
   2a200:	orr	r6, r6, sl, lsr #14
   2a204:	eor	r9, r1, r6
   2a208:	ldr	r1, [fp, #-212]	; 0xffffff2c
   2a20c:	lsl	r6, r4, #23
   2a210:	orr	r6, r6, sl, lsr #9
   2a214:	eor	r6, r7, r6
   2a218:	lsr	r7, r4, #14
   2a21c:	orr	r7, r7, sl, lsl #18
   2a220:	eor	r0, r0, r1
   2a224:	eor	r6, r6, r7
   2a228:	eor	r7, r5, r3
   2a22c:	and	r0, r4, r0
   2a230:	and	r7, sl, r7
   2a234:	eor	r0, r0, r1
   2a238:	ldr	r1, [sp, #64]	; 0x40
   2a23c:	eor	r7, r7, r3
   2a240:	adds	r2, r1, r2
   2a244:	ldr	r1, [sp, #60]	; 0x3c
   2a248:	adc	r1, r1, r8
   2a24c:	adds	r0, r2, r0
   2a250:	movw	r2, #48828	; 0xbebc
   2a254:	adc	r1, r1, r7
   2a258:	adds	r0, r0, r6
   2a25c:	movt	r2, #5577	; 0x15c9
   2a260:	adc	r1, r1, r9
   2a264:	adds	r6, r0, r2
   2a268:	movw	r0, #48650	; 0xbe0a
   2a26c:	ldr	r2, [fp, #-184]	; 0xffffff48
   2a270:	movt	r0, #15518	; 0x3c9e
   2a274:	adc	r1, r1, r0
   2a278:	ldr	r0, [fp, #-188]	; 0xffffff44
   2a27c:	adds	r9, r0, r6
   2a280:	adc	r8, lr, r1
   2a284:	str	r9, [fp, #-188]	; 0xffffff44
   2a288:	orr	r0, r8, r2
   2a28c:	and	r2, r8, r2
   2a290:	lsl	r7, r8, #30
   2a294:	and	r0, r0, ip
   2a298:	orr	r7, r7, r9, lsr #2
   2a29c:	orr	lr, r0, r2
   2a2a0:	lsl	r0, r8, #25
   2a2a4:	mov	r2, r8
   2a2a8:	orr	r0, r0, r9, lsr #7
   2a2ac:	str	r2, [fp, #-176]	; 0xffffff50
   2a2b0:	eor	r0, r7, r0
   2a2b4:	lsl	r7, r9, #4
   2a2b8:	orr	r7, r7, r8, lsr #28
   2a2bc:	eor	r8, r0, r7
   2a2c0:	lsl	r0, r9, #25
   2a2c4:	mov	r7, r2
   2a2c8:	orr	r0, r0, r2, lsr #7
   2a2cc:	lsl	r2, r9, #30
   2a2d0:	orr	r2, r2, r7, lsr #2
   2a2d4:	eor	r0, r2, r0
   2a2d8:	lsr	r2, r9, #28
   2a2dc:	orr	r2, r2, r7, lsl #4
   2a2e0:	ldr	r7, [fp, #-220]	; 0xffffff24
   2a2e4:	eor	ip, r0, r2
   2a2e8:	ldr	r0, [fp, #-204]	; 0xffffff34
   2a2ec:	orr	r2, r9, r0
   2a2f0:	and	r2, r2, r7
   2a2f4:	and	r7, r9, r0
   2a2f8:	orr	r2, r2, r7
   2a2fc:	adds	r9, ip, r2
   2a300:	adc	r0, r8, lr
   2a304:	str	r0, [fp, #-196]	; 0xffffff3c
   2a308:	ldr	r0, [fp, #-192]	; 0xffffff40
   2a30c:	adds	r2, r6, r0
   2a310:	ldr	r0, [fp, #-172]	; 0xffffff54
   2a314:	mov	r6, r2
   2a318:	str	r2, [fp, #-216]	; 0xffffff28
   2a31c:	adc	lr, r1, r0
   2a320:	lsl	r1, r2, #14
   2a324:	lsr	r0, r2, #18
   2a328:	lsl	r7, lr, #23
   2a32c:	orr	r1, r1, lr, lsr #18
   2a330:	orr	r0, r0, lr, lsl #14
   2a334:	orr	r7, r7, r2, lsr #9
   2a338:	eor	r1, r1, r7
   2a33c:	lsl	r7, r2, #18
   2a340:	orr	r7, r7, lr, lsr #14
   2a344:	eor	r8, r1, r7
   2a348:	lsl	r7, r2, #23
   2a34c:	orr	r7, r7, lr, lsr #9
   2a350:	eor	r0, r0, r7
   2a354:	lsr	r7, r2, #14
   2a358:	orr	r7, r7, lr, lsl #18
   2a35c:	eor	r1, r0, r7
   2a360:	ldr	r0, [fp, #-208]	; 0xffffff30
   2a364:	eor	r7, sl, r5
   2a368:	and	r7, lr, r7
   2a36c:	eor	r7, r7, r5
   2a370:	eor	r2, r4, r0
   2a374:	and	r2, r6, r2
   2a378:	ldr	r6, [fp, #-212]	; 0xffffff2c
   2a37c:	eor	r2, r2, r0
   2a380:	ldr	r0, [sp, #72]	; 0x48
   2a384:	adds	r0, r0, r6
   2a388:	ldr	r6, [sp, #68]	; 0x44
   2a38c:	adc	r3, r6, r3
   2a390:	adds	r0, r0, r2
   2a394:	adc	r2, r3, r7
   2a398:	adds	r0, r0, r1
   2a39c:	adc	r1, r2, r8
   2a3a0:	movw	r2, #3404	; 0xd4c
   2a3a4:	movt	r2, #39952	; 0x9c10
   2a3a8:	adds	ip, r0, r2
   2a3ac:	movw	r0, #26564	; 0x67c4
   2a3b0:	ldr	r2, [fp, #-176]	; 0xffffff50
   2a3b4:	movt	r0, #17181	; 0x431d
   2a3b8:	adc	r3, r1, r0
   2a3bc:	ldr	r0, [fp, #-196]	; 0xffffff3c
   2a3c0:	ldr	r1, [fp, #-184]	; 0xffffff48
   2a3c4:	adds	r6, r9, ip
   2a3c8:	str	r6, [fp, #-172]	; 0xffffff54
   2a3cc:	adc	r9, r0, r3
   2a3d0:	orr	r0, r9, r2
   2a3d4:	lsl	r7, r9, #30
   2a3d8:	and	r0, r0, r1
   2a3dc:	and	r1, r9, r2
   2a3e0:	orr	r7, r7, r6, lsr #2
   2a3e4:	orr	r8, r0, r1
   2a3e8:	lsl	r0, r9, #25
   2a3ec:	mov	r1, r9
   2a3f0:	orr	r0, r0, r6, lsr #7
   2a3f4:	mov	r2, r1
   2a3f8:	str	r1, [fp, #-212]	; 0xffffff2c
   2a3fc:	eor	r0, r7, r0
   2a400:	lsl	r7, r6, #4
   2a404:	orr	r7, r7, r9, lsr #28
   2a408:	eor	r9, r0, r7
   2a40c:	lsl	r0, r6, #25
   2a410:	ldr	r7, [fp, #-204]	; 0xffffff34
   2a414:	orr	r0, r0, r1, lsr #7
   2a418:	lsl	r1, r6, #30
   2a41c:	orr	r1, r1, r2, lsr #2
   2a420:	eor	r0, r1, r0
   2a424:	lsr	r1, r6, #28
   2a428:	orr	r1, r1, r2, lsl #4
   2a42c:	eor	r2, r0, r1
   2a430:	ldr	r0, [fp, #-188]	; 0xffffff44
   2a434:	orr	r1, r6, r0
   2a438:	and	r1, r1, r7
   2a43c:	and	r7, r6, r0
   2a440:	orr	r1, r1, r7
   2a444:	adds	r0, r2, r1
   2a448:	ldr	r1, [fp, #-180]	; 0xffffff4c
   2a44c:	str	r0, [fp, #-192]	; 0xffffff40
   2a450:	ldr	r0, [fp, #-200]	; 0xffffff38
   2a454:	adc	r8, r9, r8
   2a458:	adds	r0, ip, r0
   2a45c:	adc	r1, r3, r1
   2a460:	lsl	r2, r0, #14
   2a464:	lsr	r7, r0, #18
   2a468:	mov	r6, r0
   2a46c:	str	r0, [fp, #-200]	; 0xffffff38
   2a470:	lsl	r3, r1, #23
   2a474:	orr	r2, r2, r1, lsr #18
   2a478:	orr	r7, r7, r1, lsl #14
   2a47c:	str	r1, [fp, #-196]	; 0xffffff3c
   2a480:	orr	r3, r3, r0, lsr #9
   2a484:	eor	r2, r2, r3
   2a488:	lsl	r3, r0, #18
   2a48c:	orr	r3, r3, r1, lsr #14
   2a490:	eor	r2, r2, r3
   2a494:	lsl	r3, r0, #23
   2a498:	orr	r3, r3, r1, lsr #9
   2a49c:	eor	r3, r7, r3
   2a4a0:	lsr	r7, r0, #14
   2a4a4:	ldr	r0, [fp, #-216]	; 0xffffff28
   2a4a8:	orr	r7, r7, r1, lsl #18
   2a4ac:	eor	r3, r3, r7
   2a4b0:	eor	r7, lr, sl
   2a4b4:	and	r7, r1, r7
   2a4b8:	ldr	r1, [sp, #80]	; 0x50
   2a4bc:	eor	r0, r0, r4
   2a4c0:	eor	r7, r7, sl
   2a4c4:	and	r0, r6, r0
   2a4c8:	ldr	r6, [fp, #-208]	; 0xffffff30
   2a4cc:	eor	r0, r0, r4
   2a4d0:	adds	r1, r1, r6
   2a4d4:	ldr	r6, [sp, #76]	; 0x4c
   2a4d8:	adc	r5, r6, r5
   2a4dc:	adds	r0, r1, r0
   2a4e0:	ldr	r6, [fp, #-172]	; 0xffffff54
   2a4e4:	adc	r1, r5, r7
   2a4e8:	adds	r0, r0, r3
   2a4ec:	ldr	r7, [fp, #-212]	; 0xffffff2c
   2a4f0:	adc	r1, r1, r2
   2a4f4:	movw	r2, #17078	; 0x42b6
   2a4f8:	movt	r2, #52030	; 0xcb3e
   2a4fc:	adds	r9, r0, r2
   2a500:	movw	r0, #54462	; 0xd4be
   2a504:	movt	r0, #19653	; 0x4cc5
   2a508:	mov	ip, r7
   2a50c:	adc	r3, r1, r0
   2a510:	ldr	r0, [fp, #-192]	; 0xffffff40
   2a514:	ldr	r1, [fp, #-176]	; 0xffffff50
   2a518:	adds	r2, r0, r9
   2a51c:	adc	r5, r8, r3
   2a520:	and	r8, r2, r6
   2a524:	str	r2, [fp, #-228]	; 0xffffff1c
   2a528:	orr	r0, r5, r7
   2a52c:	str	r5, [fp, #-208]	; 0xffffff30
   2a530:	and	r0, r0, r1
   2a534:	and	r1, r5, r7
   2a538:	lsl	r7, r5, #30
   2a53c:	orr	r0, r0, r1
   2a540:	orr	r7, r7, r2, lsr #2
   2a544:	lsl	r1, r2, #30
   2a548:	str	r0, [fp, #-180]	; 0xffffff4c
   2a54c:	lsl	r0, r5, #25
   2a550:	orr	r1, r1, r5, lsr #2
   2a554:	orr	r0, r0, r2, lsr #7
   2a558:	eor	r0, r7, r0
   2a55c:	lsl	r7, r2, #4
   2a560:	orr	r7, r7, r5, lsr #28
   2a564:	eor	r7, r0, r7
   2a568:	lsl	r0, r2, #25
   2a56c:	orr	r0, r0, r5, lsr #7
   2a570:	eor	r0, r1, r0
   2a574:	lsr	r1, r2, #28
   2a578:	orr	r1, r1, r5, lsl #4
   2a57c:	ldr	r5, [fp, #-188]	; 0xffffff44
   2a580:	eor	r0, r0, r1
   2a584:	orr	r1, r2, r6
   2a588:	and	r1, r1, r5
   2a58c:	orr	r1, r1, r8
   2a590:	adds	r8, r0, r1
   2a594:	ldr	r0, [fp, #-180]	; 0xffffff4c
   2a598:	adc	r0, r7, r0
   2a59c:	ldr	r7, [sp, #88]	; 0x58
   2a5a0:	str	r0, [fp, #-232]	; 0xffffff18
   2a5a4:	ldr	r0, [fp, #-220]	; 0xffffff24
   2a5a8:	adds	r1, r9, r0
   2a5ac:	ldr	r0, [fp, #-224]	; 0xffffff20
   2a5b0:	lsl	r2, r1, #14
   2a5b4:	mov	r6, r1
   2a5b8:	str	r1, [fp, #-192]	; 0xffffff40
   2a5bc:	adc	r5, r3, r0
   2a5c0:	lsr	r0, r1, #18
   2a5c4:	adds	r4, r7, r4
   2a5c8:	ldr	r7, [sp, #84]	; 0x54
   2a5cc:	lsl	r3, r5, #23
   2a5d0:	orr	r2, r2, r5, lsr #18
   2a5d4:	orr	r0, r0, r5, lsl #14
   2a5d8:	str	r5, [fp, #-180]	; 0xffffff4c
   2a5dc:	orr	r3, r3, r1, lsr #9
   2a5e0:	eor	r2, r2, r3
   2a5e4:	lsl	r3, r1, #18
   2a5e8:	orr	r3, r3, r5, lsr #14
   2a5ec:	adc	sl, r7, sl
   2a5f0:	ldr	r7, [fp, #-172]	; 0xffffff54
   2a5f4:	eor	r2, r2, r3
   2a5f8:	lsl	r3, r1, #23
   2a5fc:	orr	r3, r3, r5, lsr #9
   2a600:	eor	r0, r0, r3
   2a604:	lsr	r3, r1, #14
   2a608:	ldr	r1, [fp, #-196]	; 0xffffff3c
   2a60c:	orr	r3, r3, r5, lsl #18
   2a610:	eor	r0, r0, r3
   2a614:	eor	r3, r1, lr
   2a618:	ldr	r1, [fp, #-200]	; 0xffffff38
   2a61c:	and	r3, r5, r3
   2a620:	ldr	r5, [fp, #-216]	; 0xffffff28
   2a624:	eor	r3, r3, lr
   2a628:	eor	r1, r1, r5
   2a62c:	and	r1, r6, r1
   2a630:	ldr	r6, [fp, #-228]	; 0xffffff1c
   2a634:	eor	r1, r1, r5
   2a638:	adds	r1, r4, r1
   2a63c:	adc	r3, sl, r3
   2a640:	adds	r0, r1, r0
   2a644:	adc	r1, r3, r2
   2a648:	movw	r2, #32298	; 0x7e2a
   2a64c:	ldr	r3, [fp, #-208]	; 0xffffff30
   2a650:	movt	r2, #64613	; 0xfc65
   2a654:	adds	r0, r0, r2
   2a658:	movw	r2, #10652	; 0x299c
   2a65c:	movt	r2, #22911	; 0x597f
   2a660:	adc	r1, r1, r2
   2a664:	ldr	r2, [fp, #-232]	; 0xffffff18
   2a668:	adds	r4, r8, r0
   2a66c:	and	r9, r4, r6
   2a670:	adc	sl, r2, r1
   2a674:	orr	r2, sl, r3
   2a678:	and	r3, sl, r3
   2a67c:	and	r2, r2, ip
   2a680:	orr	ip, r2, r3
   2a684:	lsl	r3, sl, #25
   2a688:	lsl	r2, sl, #30
   2a68c:	orr	r3, r3, r4, lsr #7
   2a690:	orr	r2, r2, r4, lsr #2
   2a694:	eor	r2, r2, r3
   2a698:	lsl	r3, r4, #4
   2a69c:	orr	r3, r3, sl, lsr #28
   2a6a0:	eor	r5, r2, r3
   2a6a4:	lsl	r3, r4, #25
   2a6a8:	lsl	r2, r4, #30
   2a6ac:	orr	r3, r3, sl, lsr #7
   2a6b0:	orr	r2, r2, sl, lsr #2
   2a6b4:	eor	r2, r2, r3
   2a6b8:	lsr	r3, r4, #28
   2a6bc:	orr	r3, r3, sl, lsl #4
   2a6c0:	eor	r2, r2, r3
   2a6c4:	orr	r3, r4, r6
   2a6c8:	and	r3, r3, r7
   2a6cc:	mov	r7, r6
   2a6d0:	orr	r3, r3, r9
   2a6d4:	adds	r2, r2, r3
   2a6d8:	ldr	r3, [fp, #-200]	; 0xffffff38
   2a6dc:	str	r2, [fp, #-220]	; 0xffffff24
   2a6e0:	adc	r2, r5, ip
   2a6e4:	str	r2, [fp, #-224]	; 0xffffff20
   2a6e8:	ldr	r2, [fp, #-204]	; 0xffffff34
   2a6ec:	adds	ip, r0, r2
   2a6f0:	ldr	r0, [fp, #-184]	; 0xffffff48
   2a6f4:	ldr	r2, [fp, #-196]	; 0xffffff3c
   2a6f8:	adc	r8, r1, r0
   2a6fc:	lsl	r0, ip, #14
   2a700:	lsl	r1, r8, #23
   2a704:	orr	r0, r0, r8, lsr #18
   2a708:	orr	r1, r1, ip, lsr #9
   2a70c:	eor	r0, r0, r1
   2a710:	lsl	r1, ip, #18
   2a714:	orr	r1, r1, r8, lsr #14
   2a718:	eor	r5, r0, r1
   2a71c:	lsl	r1, ip, #23
   2a720:	lsr	r0, ip, #18
   2a724:	orr	r1, r1, r8, lsr #9
   2a728:	orr	r0, r0, r8, lsl #14
   2a72c:	eor	r0, r0, r1
   2a730:	lsr	r1, ip, #14
   2a734:	orr	r1, r1, r8, lsl #18
   2a738:	eor	r0, r0, r1
   2a73c:	ldr	r1, [fp, #-180]	; 0xffffff4c
   2a740:	eor	r1, r1, r2
   2a744:	and	r1, r8, r1
   2a748:	eor	r1, r1, r2
   2a74c:	ldr	r2, [fp, #-192]	; 0xffffff40
   2a750:	eor	r9, r2, r3
   2a754:	ldr	r2, [sp, #92]	; 0x5c
   2a758:	and	r6, ip, r9
   2a75c:	eor	r9, r6, r3
   2a760:	ldr	r6, [fp, #-216]	; 0xffffff28
   2a764:	adds	r6, r2, r6
   2a768:	ldr	r2, [sp, #96]	; 0x60
   2a76c:	adc	lr, r2, lr
   2a770:	movw	r2, #64236	; 0xfaec
   2a774:	adds	r6, r6, r9
   2a778:	adc	r1, lr, r1
   2a77c:	adds	r0, r6, r0
   2a780:	movt	r2, #15062	; 0x3ad6
   2a784:	adc	r1, r1, r5
   2a788:	adds	r5, r0, r2
   2a78c:	movw	r0, #28587	; 0x6fab
   2a790:	movt	r0, #24523	; 0x5fcb
   2a794:	adc	r3, r1, r0
   2a798:	ldr	r0, [fp, #-220]	; 0xffffff24
   2a79c:	ldr	r1, [fp, #-208]	; 0xffffff30
   2a7a0:	adds	r6, r0, r5
   2a7a4:	ldr	r0, [fp, #-224]	; 0xffffff20
   2a7a8:	and	r9, r6, r4
   2a7ac:	adc	lr, r0, r3
   2a7b0:	orr	r0, lr, sl
   2a7b4:	and	r0, r0, r1
   2a7b8:	and	r1, lr, sl
   2a7bc:	orr	r2, r0, r1
   2a7c0:	ldr	r0, [sp, #120]	; 0x78
   2a7c4:	orr	r1, r6, r4
   2a7c8:	and	r1, r1, r7
   2a7cc:	orr	r1, r1, r9
   2a7d0:	ldm	r0, {r0, r9}
   2a7d4:	adds	r7, r1, r0
   2a7d8:	lsl	r0, lr, #25
   2a7dc:	lsl	r1, lr, #30
   2a7e0:	orr	r0, r0, r6, lsr #7
   2a7e4:	orr	r1, r1, r6, lsr #2
   2a7e8:	adc	r2, r2, r9
   2a7ec:	eor	r0, r1, r0
   2a7f0:	lsl	r1, r6, #4
   2a7f4:	orr	r1, r1, lr, lsr #28
   2a7f8:	eor	r9, r0, r1
   2a7fc:	lsl	r1, r6, #25
   2a800:	lsl	r0, r6, #30
   2a804:	orr	r1, r1, lr, lsr #7
   2a808:	orr	r0, r0, lr, lsr #2
   2a80c:	eor	r0, r0, r1
   2a810:	lsr	r1, r6, #28
   2a814:	orr	r1, r1, lr, lsl #4
   2a818:	eor	r0, r0, r1
   2a81c:	ldr	r1, [fp, #-176]	; 0xffffff50
   2a820:	adds	r0, r7, r0
   2a824:	str	r0, [fp, #-184]	; 0xffffff48
   2a828:	adc	r0, r2, r9
   2a82c:	ldr	r9, [fp, #-196]	; 0xffffff3c
   2a830:	str	r0, [fp, #-204]	; 0xffffff34
   2a834:	ldr	r0, [fp, #-188]	; 0xffffff44
   2a838:	adds	r0, r5, r0
   2a83c:	adc	r1, r3, r1
   2a840:	lsl	r7, r0, #14
   2a844:	ldr	r3, [fp, #-200]	; 0xffffff38
   2a848:	lsl	r5, r1, #23
   2a84c:	orr	r7, r7, r1, lsr #18
   2a850:	orr	r5, r5, r0, lsr #9
   2a854:	eor	r7, r7, r5
   2a858:	lsl	r5, r0, #18
   2a85c:	orr	r5, r5, r1, lsr #14
   2a860:	eor	r2, r7, r5
   2a864:	lsl	r5, r0, #23
   2a868:	lsr	r7, r0, #18
   2a86c:	orr	r5, r5, r1, lsr #9
   2a870:	orr	r7, r7, r1, lsl #14
   2a874:	str	r2, [fp, #-176]	; 0xffffff50
   2a878:	eor	r5, r7, r5
   2a87c:	lsr	r7, r0, #14
   2a880:	orr	r7, r7, r1, lsl #18
   2a884:	eor	r2, r5, r7
   2a888:	str	r2, [fp, #-188]	; 0xffffff44
   2a88c:	ldr	r2, [fp, #-180]	; 0xffffff4c
   2a890:	eor	r7, r8, r2
   2a894:	and	r7, r1, r7
   2a898:	eor	r7, r7, r2
   2a89c:	ldr	r2, [fp, #-192]	; 0xffffff40
   2a8a0:	eor	r5, ip, r2
   2a8a4:	and	r5, r0, r5
   2a8a8:	eor	r5, r5, r2
   2a8ac:	ldr	r2, [sp, #100]	; 0x64
   2a8b0:	adds	r2, r2, r3
   2a8b4:	ldr	r3, [sp, #104]	; 0x68
   2a8b8:	adc	r3, r3, r9
   2a8bc:	adds	r2, r2, r5
   2a8c0:	ldr	r5, [fp, #-188]	; 0xffffff44
   2a8c4:	adc	r3, r3, r7
   2a8c8:	ldr	r7, [sp, #120]	; 0x78
   2a8cc:	adds	r2, r2, r5
   2a8d0:	ldr	r5, [fp, #-176]	; 0xffffff50
   2a8d4:	adc	r3, r3, r5
   2a8d8:	movw	r5, #22551	; 0x5817
   2a8dc:	movt	r5, #19015	; 0x4a47
   2a8e0:	adds	r9, r2, r5
   2a8e4:	movw	r2, #6540	; 0x198c
   2a8e8:	ldr	r5, [fp, #-204]	; 0xffffff34
   2a8ec:	movt	r2, #27716	; 0x6c44
   2a8f0:	adc	r3, r3, r2
   2a8f4:	ldr	r2, [fp, #-184]	; 0xffffff48
   2a8f8:	adds	r2, r2, r9
   2a8fc:	adc	r5, r5, r3
   2a900:	str	r2, [sp, #116]	; 0x74
   2a904:	str	r5, [sp, #392]	; 0x188
   2a908:	stm	r7, {r2, r5}
   2a90c:	ldr	r2, [sp, #4]
   2a910:	ldm	r2, {r5, r7}
   2a914:	adds	r5, r6, r5
   2a918:	adc	r7, lr, r7
   2a91c:	str	r5, [sp, #388]	; 0x184
   2a920:	str	r7, [sp, #384]	; 0x180
   2a924:	stm	r2, {r5, r7}
   2a928:	ldr	r2, [sp, #8]
   2a92c:	ldrd	r6, [r2]
   2a930:	adds	r5, r4, r6
   2a934:	adc	r4, sl, r7
   2a938:	str	r5, [sp, #256]	; 0x100
   2a93c:	str	r4, [sp, #260]	; 0x104
   2a940:	str	r5, [r2]
   2a944:	str	r4, [r2, #4]
   2a948:	ldr	r2, [sp, #12]
   2a94c:	ldr	r7, [fp, #-228]	; 0xffffff1c
   2a950:	ldrd	r4, [r2]
   2a954:	adds	r6, r7, r4
   2a958:	ldr	r7, [fp, #-208]	; 0xffffff30
   2a95c:	str	r6, [sp, #108]	; 0x6c
   2a960:	adc	r4, r7, r5
   2a964:	str	r4, [sp, #112]	; 0x70
   2a968:	str	r6, [r2]
   2a96c:	str	r4, [r2, #4]
   2a970:	ldr	r2, [sp, #16]
   2a974:	ldr	r7, [fp, #-172]	; 0xffffff54
   2a978:	ldr	r6, [fp, #-212]	; 0xffffff2c
   2a97c:	ldrd	r4, [r2]
   2a980:	adds	r7, r7, r4
   2a984:	adc	r6, r6, r5
   2a988:	adds	r7, r7, r9
   2a98c:	adc	r3, r6, r3
   2a990:	str	r7, [fp, #-172]	; 0xffffff54
   2a994:	str	r3, [fp, #-288]	; 0xfffffee0
   2a998:	str	r7, [r2]
   2a99c:	str	r3, [r2, #4]
   2a9a0:	ldr	r7, [sp, #20]
   2a9a4:	ldrd	r2, [r7]
   2a9a8:	adds	r4, r0, r2
   2a9ac:	adc	r9, r1, r3
   2a9b0:	ldr	r3, [fp, #-164]	; 0xffffff5c
   2a9b4:	stm	r7, {r4, r9}
   2a9b8:	ldr	r2, [sp, #24]
   2a9bc:	add	r3, r3, #128	; 0x80
   2a9c0:	ldrd	r0, [r2]
   2a9c4:	adds	ip, ip, r0
   2a9c8:	adc	lr, r8, r1
   2a9cc:	stm	r2, {ip, lr}
   2a9d0:	ldr	r2, [sp, #28]
   2a9d4:	ldr	r5, [fp, #-192]	; 0xffffff40
   2a9d8:	ldrd	r0, [r2]
   2a9dc:	adds	r5, r5, r0
   2a9e0:	ldr	r0, [fp, #-180]	; 0xffffff4c
   2a9e4:	adc	r6, r0, r1
   2a9e8:	ldr	r1, [sp, #32]
   2a9ec:	stm	r2, {r5, r6}
   2a9f0:	cmp	r3, r1
   2a9f4:	bcc	213c0 <__assert_fail@plt+0xff9c>
   2a9f8:	sub	sp, fp, #28
   2a9fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2aa00:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2aa04:	add	fp, sp, #24
   2aa08:	sub	sp, sp, #176	; 0xb0
   2aa0c:	mov	r6, r0
   2aa10:	movw	r0, #32840	; 0x8048
   2aa14:	mov	r8, r1
   2aa18:	bl	31e5c <__assert_fail@plt+0x20a38>
   2aa1c:	cmp	r0, #0
   2aa20:	beq	2aacc <__assert_fail@plt+0x196a8>
   2aa24:	add	r4, sp, #4
   2aa28:	mov	r5, r0
   2aa2c:	mov	r0, r4
   2aa30:	bl	2aae0 <__assert_fail@plt+0x196bc>
   2aa34:	b	2aa48 <__assert_fail@plt+0x19624>
   2aa38:	mov	r0, r5
   2aa3c:	mov	r1, #32768	; 0x8000
   2aa40:	mov	r2, r4
   2aa44:	bl	2af04 <__assert_fail@plt+0x19ae0>
   2aa48:	mov	r7, #0
   2aa4c:	add	r0, r5, r7
   2aa50:	rsb	r2, r7, #32768	; 0x8000
   2aa54:	mov	r1, #1
   2aa58:	mov	r3, r6
   2aa5c:	bl	113e8 <fread_unlocked@plt>
   2aa60:	add	r7, r0, r7
   2aa64:	cmp	r7, #32768	; 0x8000
   2aa68:	beq	2aa38 <__assert_fail@plt+0x19614>
   2aa6c:	ldr	r1, [r6]
   2aa70:	cmp	r0, #0
   2aa74:	beq	2aa84 <__assert_fail@plt+0x19660>
   2aa78:	tst	r1, #16
   2aa7c:	beq	2aa4c <__assert_fail@plt+0x19628>
   2aa80:	b	2aa8c <__assert_fail@plt+0x19668>
   2aa84:	tst	r1, #32
   2aa88:	bne	2aac4 <__assert_fail@plt+0x196a0>
   2aa8c:	cmp	r7, #0
   2aa90:	beq	2aaa4 <__assert_fail@plt+0x19680>
   2aa94:	add	r2, sp, #4
   2aa98:	mov	r0, r5
   2aa9c:	mov	r1, r7
   2aaa0:	bl	2ad30 <__assert_fail@plt+0x1990c>
   2aaa4:	add	r0, sp, #4
   2aaa8:	mov	r1, r8
   2aaac:	bl	2aba8 <__assert_fail@plt+0x19784>
   2aab0:	mov	r0, r5
   2aab4:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   2aab8:	mov	r0, #0
   2aabc:	sub	sp, fp, #24
   2aac0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2aac4:	mov	r0, r5
   2aac8:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   2aacc:	mov	r0, #1
   2aad0:	sub	sp, fp, #24
   2aad4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
	...
   2aae0:	add	r2, pc, #56	; 0x38
   2aae4:	add	r3, pc, #68	; 0x44
   2aae8:	mov	r1, #0
   2aaec:	vld1.64	{d16-d17}, [r3 :128]
   2aaf0:	vld1.64	{d18-d19}, [r2 :128]
   2aaf4:	add	r2, r0, #16
   2aaf8:	str	r1, [r0, #32]
   2aafc:	str	r1, [r0, #40]	; 0x28
   2ab00:	vst1.32	{d16-d17}, [r2]
   2ab04:	mov	r2, #36	; 0x24
   2ab08:	vst1.32	{d18-d19}, [r0], r2
   2ab0c:	str	r1, [r0]
   2ab10:	bx	lr
   2ab14:	nop	{0}
   2ab18:	nop	{0}
   2ab1c:	nop	{0}
   2ab20:	orrvc	r1, r0, #116391936	; 0x6f00000
   2ab24:	ldmdbmi	r4, {r0, r3, r4, r5, r7, r9, ip, sp, pc}
   2ab28:			; <UNDEFINED> instruction: 0x172442d7
   2ab2c:	ble	fe2ac334 <optarg@@GLIBC_2.4+0xfe2651a4>
   2ab30:	stmdbge	pc!, {r2, r3, r4, r5, r7, ip, sp}^	; <UNPREDICTABLE>
   2ab34:	ldrtne	r3, [r1], -sl, lsr #17
   2ab38:	orr	lr, sp, #1232	; 0x4d0
   2ab3c:	rscslt	r0, fp, lr, asr #28
   2ab40:	ldr	r2, [r0]
   2ab44:	rev	r2, r2
   2ab48:	str	r2, [r1]
   2ab4c:	ldr	r2, [r0, #4]
   2ab50:	rev	r2, r2
   2ab54:	str	r2, [r1, #4]
   2ab58:	ldr	r2, [r0, #8]
   2ab5c:	rev	r2, r2
   2ab60:	str	r2, [r1, #8]
   2ab64:	ldr	r2, [r0, #12]
   2ab68:	rev	r2, r2
   2ab6c:	str	r2, [r1, #12]
   2ab70:	ldr	r2, [r0, #16]
   2ab74:	rev	r2, r2
   2ab78:	str	r2, [r1, #16]
   2ab7c:	ldr	r2, [r0, #20]
   2ab80:	rev	r2, r2
   2ab84:	str	r2, [r1, #20]
   2ab88:	ldr	r2, [r0, #24]
   2ab8c:	rev	r2, r2
   2ab90:	str	r2, [r1, #24]
   2ab94:	ldr	r0, [r0, #28]
   2ab98:	rev	r0, r0
   2ab9c:	str	r0, [r1, #28]
   2aba0:	mov	r0, r1
   2aba4:	bx	lr
   2aba8:	push	{r4, r5, r6, r7, fp, lr}
   2abac:	add	fp, sp, #16
   2abb0:	mov	r4, r1
   2abb4:	ldr	r1, [r0, #40]	; 0x28
   2abb8:	ldr	r3, [r0, #32]
   2abbc:	ldr	r2, [r0, #36]	; 0x24
   2abc0:	mov	r5, r0
   2abc4:	mov	r7, #32
   2abc8:	add	r6, r5, #44	; 0x2c
   2abcc:	add	r0, r3, r1
   2abd0:	cmp	r1, #56	; 0x38
   2abd4:	movwcc	r7, #16
   2abd8:	cmp	r0, r3
   2abdc:	str	r0, [r5, #32]
   2abe0:	mvn	r3, #7
   2abe4:	addcc	r2, r2, #1
   2abe8:	add	r3, r3, r7, lsl #2
   2abec:	strcc	r2, [r5, #36]	; 0x24
   2abf0:	lsl	r2, r2, #3
   2abf4:	orr	r2, r2, r0, lsr #29
   2abf8:	lsl	r0, r0, #3
   2abfc:	rev	r2, r2
   2ac00:	rev	r0, r0
   2ac04:	str	r2, [r6, r3]
   2ac08:	add	r2, r6, r7, lsl #2
   2ac0c:	str	r0, [r2, #-4]
   2ac10:	add	r0, r6, r1
   2ac14:	sub	r2, r3, r1
   2ac18:	movw	r1, #23608	; 0x5c38
   2ac1c:	movt	r1, #3
   2ac20:	bl	111c0 <memcpy@plt>
   2ac24:	lsl	r1, r7, #2
   2ac28:	mov	r0, r6
   2ac2c:	mov	r2, r5
   2ac30:	bl	2af04 <__assert_fail@plt+0x19ae0>
   2ac34:	ldr	r0, [r5]
   2ac38:	rev	r0, r0
   2ac3c:	str	r0, [r4]
   2ac40:	ldr	r0, [r5, #4]
   2ac44:	rev	r0, r0
   2ac48:	str	r0, [r4, #4]
   2ac4c:	ldr	r0, [r5, #8]
   2ac50:	rev	r0, r0
   2ac54:	str	r0, [r4, #8]
   2ac58:	ldr	r0, [r5, #12]
   2ac5c:	rev	r0, r0
   2ac60:	str	r0, [r4, #12]
   2ac64:	ldr	r0, [r5, #16]
   2ac68:	rev	r0, r0
   2ac6c:	str	r0, [r4, #16]
   2ac70:	ldr	r0, [r5, #20]
   2ac74:	rev	r0, r0
   2ac78:	str	r0, [r4, #20]
   2ac7c:	ldr	r0, [r5, #24]
   2ac80:	rev	r0, r0
   2ac84:	str	r0, [r4, #24]
   2ac88:	ldr	r0, [r5, #28]
   2ac8c:	rev	r0, r0
   2ac90:	str	r0, [r4, #28]
   2ac94:	mov	r0, r4
   2ac98:	pop	{r4, r5, r6, r7, fp, pc}
   2ac9c:	nop	{0}
   2aca0:	push	{r4, r5, fp, lr}
   2aca4:	add	fp, sp, #8
   2aca8:	sub	sp, sp, #176	; 0xb0
   2acac:	mov	r4, r2
   2acb0:	add	r2, pc, #88	; 0x58
   2acb4:	add	r5, sp, #4
   2acb8:	vld1.64	{d16-d17}, [r2 :128]
   2acbc:	add	r2, pc, #92	; 0x5c
   2acc0:	mov	r3, r5
   2acc4:	vld1.64	{d18-d19}, [r2 :128]
   2acc8:	add	r2, r5, #16
   2accc:	vst1.32	{d16-d17}, [r2]
   2acd0:	mov	r2, #36	; 0x24
   2acd4:	vst1.32	{d18-d19}, [r3], r2
   2acd8:	mov	r2, #0
   2acdc:	str	r2, [r3]
   2ace0:	str	r2, [sp, #36]	; 0x24
   2ace4:	str	r2, [sp, #44]	; 0x2c
   2ace8:	mov	r2, r5
   2acec:	bl	2ad30 <__assert_fail@plt+0x1990c>
   2acf0:	mov	r0, r5
   2acf4:	mov	r1, r4
   2acf8:	bl	2aba8 <__assert_fail@plt+0x19784>
   2acfc:	sub	sp, fp, #8
   2ad00:	pop	{r4, r5, fp, pc}
   2ad04:	nop	{0}
   2ad08:	nop	{0}
   2ad0c:	nop	{0}
   2ad10:	stmdbge	pc!, {r2, r3, r4, r5, r7, ip, sp}^	; <UNPREDICTABLE>
   2ad14:	ldrtne	r3, [r1], -sl, lsr #17
   2ad18:	orr	lr, sp, #1232	; 0x4d0
   2ad1c:	rscslt	r0, fp, lr, asr #28
   2ad20:	orrvc	r1, r0, #116391936	; 0x6f00000
   2ad24:	ldmdbmi	r4, {r0, r3, r4, r5, r7, r9, ip, sp, pc}
   2ad28:			; <UNDEFINED> instruction: 0x172442d7
   2ad2c:	ble	fe2ac534 <optarg@@GLIBC_2.4+0xfe2653a4>
   2ad30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ad34:	add	fp, sp, #28
   2ad38:	sub	sp, sp, #20
   2ad3c:	ldr	r6, [r2, #40]	; 0x28
   2ad40:	mov	r4, r2
   2ad44:	mov	r5, r1
   2ad48:	mov	r8, r0
   2ad4c:	cmp	r6, #0
   2ad50:	beq	2adc0 <__assert_fail@plt+0x1999c>
   2ad54:	rsb	r7, r6, #128	; 0x80
   2ad58:	add	r9, r4, #44	; 0x2c
   2ad5c:	mov	r1, r8
   2ad60:	cmp	r7, r5
   2ad64:	add	r0, r9, r6
   2ad68:	movhi	r7, r5
   2ad6c:	mov	r2, r7
   2ad70:	bl	111c0 <memcpy@plt>
   2ad74:	ldr	r0, [r4, #40]	; 0x28
   2ad78:	add	r0, r0, r7
   2ad7c:	cmp	r0, #65	; 0x41
   2ad80:	str	r0, [r4, #40]	; 0x28
   2ad84:	bcc	2adb8 <__assert_fail@plt+0x19994>
   2ad88:	bic	r1, r0, #63	; 0x3f
   2ad8c:	mov	r0, r9
   2ad90:	mov	r2, r4
   2ad94:	bl	2af04 <__assert_fail@plt+0x19ae0>
   2ad98:	ldr	r0, [r4, #40]	; 0x28
   2ad9c:	and	r2, r0, #63	; 0x3f
   2ada0:	add	r0, r7, r6
   2ada4:	bic	r0, r0, #63	; 0x3f
   2ada8:	str	r2, [r4, #40]	; 0x28
   2adac:	add	r1, r9, r0
   2adb0:	mov	r0, r9
   2adb4:	bl	111c0 <memcpy@plt>
   2adb8:	sub	r5, r5, r7
   2adbc:	add	r8, r8, r7
   2adc0:	cmp	r5, #64	; 0x40
   2adc4:	bcc	2ae9c <__assert_fail@plt+0x19a78>
   2adc8:	tst	r8, #3
   2adcc:	beq	2ae80 <__assert_fail@plt+0x19a5c>
   2add0:	cmp	r5, #65	; 0x41
   2add4:	bcc	2aeac <__assert_fail@plt+0x19a88>
   2add8:	sub	r0, r5, #64	; 0x40
   2addc:	add	r7, r4, #44	; 0x2c
   2ade0:	mov	sl, #48	; 0x30
   2ade4:	str	r0, [sp, #12]
   2ade8:	sub	r0, r5, #65	; 0x41
   2adec:	add	r6, r7, #32
   2adf0:	bic	r0, r0, #63	; 0x3f
   2adf4:	str	r0, [sp, #8]
   2adf8:	add	r0, r0, #64	; 0x40
   2adfc:	str	r0, [sp, #4]
   2ae00:	mov	r0, r8
   2ae04:	add	r8, r7, #16
   2ae08:	mov	r9, r0
   2ae0c:	str	r0, [sp, #16]
   2ae10:	mov	r1, #64	; 0x40
   2ae14:	add	r2, r0, #48	; 0x30
   2ae18:	vld1.8	{d16-d17}, [r9], r1
   2ae1c:	add	r1, r0, #32
   2ae20:	vld1.8	{d18-d19}, [r2]
   2ae24:	add	r0, r0, #16
   2ae28:	mov	r2, r4
   2ae2c:	vld1.8	{d20-d21}, [r1]
   2ae30:	mov	r1, r7
   2ae34:	vst1.8	{d16-d17}, [r1], sl
   2ae38:	vld1.8	{d16-d17}, [r0]
   2ae3c:	vst1.8	{d18-d19}, [r1]
   2ae40:	mov	r0, r7
   2ae44:	mov	r1, #64	; 0x40
   2ae48:	vst1.8	{d20-d21}, [r6]
   2ae4c:	vst1.8	{d16-d17}, [r8]
   2ae50:	bl	2af04 <__assert_fail@plt+0x19ae0>
   2ae54:	sub	r5, r5, #64	; 0x40
   2ae58:	mov	r0, r9
   2ae5c:	cmp	r5, #64	; 0x40
   2ae60:	bhi	2ae10 <__assert_fail@plt+0x199ec>
   2ae64:	ldr	r0, [sp, #12]
   2ae68:	ldr	r1, [sp, #8]
   2ae6c:	ldr	r8, [sp, #16]
   2ae70:	sub	r5, r0, r1
   2ae74:	ldr	r0, [sp, #4]
   2ae78:	add	r8, r8, r0
   2ae7c:	b	2aeb0 <__assert_fail@plt+0x19a8c>
   2ae80:	bic	r6, r5, #63	; 0x3f
   2ae84:	mov	r0, r8
   2ae88:	mov	r2, r4
   2ae8c:	mov	r1, r6
   2ae90:	bl	2af04 <__assert_fail@plt+0x19ae0>
   2ae94:	add	r8, r8, r6
   2ae98:	and	r5, r5, #63	; 0x3f
   2ae9c:	cmp	r5, #0
   2aea0:	bne	2aeb0 <__assert_fail@plt+0x19a8c>
   2aea4:	sub	sp, fp, #28
   2aea8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2aeac:	mov	r5, #64	; 0x40
   2aeb0:	ldr	r7, [r4, #40]	; 0x28
   2aeb4:	add	r6, r4, #44	; 0x2c
   2aeb8:	mov	r1, r8
   2aebc:	mov	r2, r5
   2aec0:	add	r0, r6, r7
   2aec4:	bl	111c0 <memcpy@plt>
   2aec8:	add	r5, r7, r5
   2aecc:	cmp	r5, #64	; 0x40
   2aed0:	bcc	2aef8 <__assert_fail@plt+0x19ad4>
   2aed4:	mov	r0, r6
   2aed8:	mov	r1, #64	; 0x40
   2aedc:	mov	r2, r4
   2aee0:	bl	2af04 <__assert_fail@plt+0x19ae0>
   2aee4:	sub	r5, r5, #64	; 0x40
   2aee8:	add	r1, r4, #108	; 0x6c
   2aeec:	mov	r0, r6
   2aef0:	mov	r2, r5
   2aef4:	bl	111c0 <memcpy@plt>
   2aef8:	str	r5, [r4, #40]	; 0x28
   2aefc:	sub	sp, fp, #28
   2af00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2af04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2af08:	add	fp, sp, #28
   2af0c:	sub	sp, sp, #212	; 0xd4
   2af10:	ldr	r3, [r2, #32]
   2af14:	str	r2, [sp, #4]
   2af18:	adds	r3, r3, r1
   2af1c:	bic	r1, r1, #3
   2af20:	str	r3, [r2, #32]
   2af24:	add	ip, r0, r1
   2af28:	ldr	r3, [r2, #36]	; 0x24
   2af2c:	adc	r3, r3, #0
   2af30:	cmp	ip, r0
   2af34:	str	r3, [r2, #36]	; 0x24
   2af38:	bls	2d5b4 <__assert_fail@plt+0x1c190>
   2af3c:	ldr	r2, [sp, #4]
   2af40:	str	ip, [sp]
   2af44:	ldr	r1, [r2]
   2af48:	ldr	r6, [r2, #24]
   2af4c:	ldr	r9, [r2, #4]
   2af50:	ldr	r4, [r2, #8]
   2af54:	ldr	r7, [r2, #16]
   2af58:	ldr	r5, [r2, #20]
   2af5c:	str	r1, [sp, #32]
   2af60:	ldr	r1, [r2, #12]
   2af64:	ldr	r2, [r2, #28]
   2af68:	str	r6, [fp, #-104]	; 0xffffff98
   2af6c:	str	r0, [fp, #-96]	; 0xffffffa0
   2af70:	ldr	r0, [r0]
   2af74:	ldr	r8, [sp, #32]
   2af78:	mov	ip, r5
   2af7c:	eor	r5, r5, r7
   2af80:	str	r4, [sp, #16]
   2af84:	str	r7, [fp, #-100]	; 0xffffff9c
   2af88:	str	ip, [sp, #12]
   2af8c:	rev	r3, r0
   2af90:	mov	sl, r0
   2af94:	str	r0, [sp, #28]
   2af98:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2af9c:	str	r3, [fp, #-92]	; 0xffffffa4
   2afa0:	ldr	r6, [r0, #4]
   2afa4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2afa8:	rev	r6, r6
   2afac:	str	r6, [fp, #-88]	; 0xffffffa8
   2afb0:	ldr	r6, [r0, #8]
   2afb4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2afb8:	rev	r6, r6
   2afbc:	str	r6, [fp, #-84]	; 0xffffffac
   2afc0:	ldr	r6, [r0, #12]
   2afc4:	movw	r0, #17689	; 0x4519
   2afc8:	movt	r0, #31180	; 0x79cc
   2afcc:	rev	r6, r6
   2afd0:	str	r6, [fp, #-80]	; 0xffffffb0
   2afd4:	add	r6, r7, r8, ror #20
   2afd8:	add	r6, r6, r0
   2afdc:	ldr	r0, [fp, #-104]	; 0xffffff98
   2afe0:	eor	r5, r5, r0
   2afe4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2afe8:	add	r2, r2, r5
   2afec:	add	r2, r2, r6, ror #25
   2aff0:	add	r2, r2, r3
   2aff4:	eor	r3, r2, r2, ror #23
   2aff8:	eor	lr, r3, r2, ror #15
   2affc:	eor	r2, r9, r4
   2b000:	mov	r3, r8
   2b004:	eor	r2, r2, r8
   2b008:	str	lr, [sp, #8]
   2b00c:	add	r1, r2, r1
   2b010:	ror	r2, r6, #25
   2b014:	ldr	r6, [r0, #16]
   2b018:	movw	r0, #35378	; 0x8a32
   2b01c:	eor	r2, r2, r8, ror #20
   2b020:	movt	r0, #62360	; 0xf398
   2b024:	add	r1, r1, r2
   2b028:	eor	r2, r6, sl
   2b02c:	mov	sl, r9
   2b030:	str	r6, [sp, #52]	; 0x34
   2b034:	rev	r2, r2
   2b038:	add	r9, r1, r2
   2b03c:	add	r1, lr, r9, ror #20
   2b040:	add	r4, r1, r0
   2b044:	rev	r0, r6
   2b048:	eor	r1, r7, ip, ror #13
   2b04c:	str	r0, [sp, #92]	; 0x5c
   2b050:	str	r0, [fp, #-76]	; 0xffffffb4
   2b054:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b058:	eor	r1, r1, lr
   2b05c:	ldr	r0, [r0, #20]
   2b060:	str	r0, [sp, #60]	; 0x3c
   2b064:	rev	r0, r0
   2b068:	str	r0, [fp, #-72]	; 0xffffffb8
   2b06c:	mov	r7, r0
   2b070:	str	r0, [sp, #48]	; 0x30
   2b074:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b078:	ldr	r0, [r0, #24]
   2b07c:	str	r0, [sp, #100]	; 0x64
   2b080:	rev	r0, r0
   2b084:	str	r0, [fp, #-108]	; 0xffffff94
   2b088:	str	r0, [fp, #-68]	; 0xffffffbc
   2b08c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b090:	ldr	r0, [r0, #28]
   2b094:	str	r0, [fp, #-116]	; 0xffffff8c
   2b098:	rev	r0, r0
   2b09c:	str	r0, [sp, #104]	; 0x68
   2b0a0:	str	r0, [fp, #-64]	; 0xffffffc0
   2b0a4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b0a8:	ldr	r0, [r0, #32]
   2b0ac:	rev	r2, r0
   2b0b0:	str	r0, [sp, #84]	; 0x54
   2b0b4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b0b8:	str	r2, [fp, #-60]	; 0xffffffc4
   2b0bc:	str	r2, [sp, #108]	; 0x6c
   2b0c0:	ldr	r2, [fp, #-104]	; 0xffffff98
   2b0c4:	ldr	r0, [r0, #36]	; 0x24
   2b0c8:	str	r0, [sp, #36]	; 0x24
   2b0cc:	rev	r0, r0
   2b0d0:	str	r0, [sp, #120]	; 0x78
   2b0d4:	str	r0, [fp, #-56]	; 0xffffffc8
   2b0d8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b0dc:	ldr	r0, [r0, #40]	; 0x28
   2b0e0:	str	r0, [sp, #40]	; 0x28
   2b0e4:	rev	r0, r0
   2b0e8:	str	r0, [sp, #116]	; 0x74
   2b0ec:	str	r0, [fp, #-52]	; 0xffffffcc
   2b0f0:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b0f4:	ldr	r0, [r0, #44]	; 0x2c
   2b0f8:	str	r0, [fp, #-112]	; 0xffffff90
   2b0fc:	rev	r0, r0
   2b100:	str	r0, [sp, #112]	; 0x70
   2b104:	str	r0, [fp, #-48]	; 0xffffffd0
   2b108:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b10c:	ldr	r0, [r0, #48]	; 0x30
   2b110:	str	r0, [sp, #56]	; 0x38
   2b114:	rev	r0, r0
   2b118:	str	r0, [sp, #72]	; 0x48
   2b11c:	str	r0, [fp, #-44]	; 0xffffffd4
   2b120:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b124:	ldr	r0, [r0, #52]	; 0x34
   2b128:	str	r0, [sp, #64]	; 0x40
   2b12c:	rev	r0, r0
   2b130:	str	r0, [sp, #80]	; 0x50
   2b134:	str	r0, [fp, #-40]	; 0xffffffd8
   2b138:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b13c:	ldr	r0, [r0, #56]	; 0x38
   2b140:	str	r0, [sp, #68]	; 0x44
   2b144:	rev	r0, r0
   2b148:	str	r0, [sp, #96]	; 0x60
   2b14c:	str	r0, [fp, #-36]	; 0xffffffdc
   2b150:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b154:	ldr	r0, [r0, #60]	; 0x3c
   2b158:	str	r0, [sp, #76]	; 0x4c
   2b15c:	rev	r0, r0
   2b160:	str	r0, [fp, #-32]	; 0xffffffe0
   2b164:	str	r0, [sp, #88]	; 0x58
   2b168:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2b16c:	ldr	r5, [fp, #-84]	; 0xffffffac
   2b170:	ldr	r8, [fp, #-80]	; 0xffffffb0
   2b174:	add	r6, r0, r2
   2b178:	eor	r2, r7, r0
   2b17c:	str	r0, [sp, #20]
   2b180:	ldr	r0, [sp, #16]
   2b184:	ldr	r7, [fp, #-100]	; 0xffffff9c
   2b188:	str	r5, [sp, #24]
   2b18c:	str	r8, [sp, #44]	; 0x2c
   2b190:	add	r1, r6, r1
   2b194:	add	r1, r1, r4, ror #25
   2b198:	eor	r6, r1, r1, ror #23
   2b19c:	eor	ip, r6, r1, ror #15
   2b1a0:	ror	r6, r4, #25
   2b1a4:	eor	r4, r3, sl, ror #23
   2b1a8:	add	r2, r2, r0
   2b1ac:	movw	r0, #5221	; 0x1465
   2b1b0:	mov	r1, sl
   2b1b4:	eor	r4, r4, r9
   2b1b8:	eor	r6, r6, r9, ror #20
   2b1bc:	movt	r0, #59185	; 0xe731
   2b1c0:	add	r2, r2, r4
   2b1c4:	add	r4, r2, r6
   2b1c8:	eor	r6, lr, r7, ror #13
   2b1cc:	add	r7, r8, r7, ror #13
   2b1d0:	add	r2, ip, r4, ror #20
   2b1d4:	eor	r6, r6, ip
   2b1d8:	add	r2, r2, r0
   2b1dc:	ldr	r0, [sp, #12]
   2b1e0:	add	r0, r5, r0, ror #13
   2b1e4:	add	r0, r0, r6
   2b1e8:	add	r0, r0, r2, ror #25
   2b1ec:	eor	r6, r0, r0, ror #23
   2b1f0:	eor	sl, r6, r0, ror #15
   2b1f4:	ldr	r6, [fp, #-108]	; 0xffffff94
   2b1f8:	ror	r0, r2, #25
   2b1fc:	eor	r2, r9, r3, ror #23
   2b200:	eor	r2, r2, r4
   2b204:	eor	r0, r0, r4, ror #20
   2b208:	eor	r6, r6, r5
   2b20c:	ldr	r5, [sp, #92]	; 0x5c
   2b210:	add	r6, r6, r1, ror #23
   2b214:	ldr	r1, [sp, #104]	; 0x68
   2b218:	add	r2, r6, r2
   2b21c:	add	r6, r2, r0
   2b220:	movw	r2, #10443	; 0x28cb
   2b224:	add	r0, sl, r6, ror #20
   2b228:	movt	r2, #52834	; 0xce62
   2b22c:	add	r0, r0, r2
   2b230:	eor	r2, ip, lr, ror #13
   2b234:	eor	r2, r2, sl
   2b238:	add	r2, r7, r2
   2b23c:	add	r2, r2, r0, ror #25
   2b240:	ror	r0, r0, #25
   2b244:	eor	r7, r2, r2, ror #23
   2b248:	eor	r0, r0, r6, ror #20
   2b24c:	eor	lr, r7, r2, ror #15
   2b250:	eor	r7, r1, r8
   2b254:	eor	r2, r4, r9, ror #23
   2b258:	ldr	r1, [sp, #8]
   2b25c:	eor	r2, r2, r6
   2b260:	add	r7, r7, r3, ror #23
   2b264:	add	r2, r7, r2
   2b268:	movw	r7, #20887	; 0x5197
   2b26c:	add	r0, r2, r0
   2b270:	movt	r7, #40132	; 0x9cc4
   2b274:	add	r2, lr, r0, ror #20
   2b278:	add	r5, r5, r1, ror #13
   2b27c:	add	r2, r2, r7
   2b280:	eor	r7, sl, ip, ror #13
   2b284:	eor	r7, r7, lr
   2b288:	add	r7, r5, r7
   2b28c:	add	r7, r7, r2, ror #25
   2b290:	ror	r2, r2, #25
   2b294:	eor	r5, r7, r7, ror #23
   2b298:	eor	r8, r2, r0, ror #20
   2b29c:	ldr	r2, [sp, #84]	; 0x54
   2b2a0:	eor	r1, r5, r7, ror #15
   2b2a4:	ldr	r7, [sp, #52]	; 0x34
   2b2a8:	eor	r5, r6, r4, ror #23
   2b2ac:	eor	r5, r5, r0
   2b2b0:	eor	r7, r2, r7
   2b2b4:	rev	r7, r7
   2b2b8:	add	r3, r7, r9, ror #23
   2b2bc:	movw	r7, #41775	; 0xa32f
   2b2c0:	mov	r9, r1
   2b2c4:	add	r3, r3, r5
   2b2c8:	movt	r7, #14728	; 0x3988
   2b2cc:	eor	r5, lr, sl, ror #13
   2b2d0:	add	r3, r3, r8
   2b2d4:	eor	r5, r5, r1
   2b2d8:	add	r2, r1, r3, ror #20
   2b2dc:	add	r2, r2, r7
   2b2e0:	ldr	r7, [sp, #48]	; 0x30
   2b2e4:	add	r1, r7, ip, ror #13
   2b2e8:	ldr	r7, [sp, #36]	; 0x24
   2b2ec:	mov	ip, r9
   2b2f0:	add	r1, r1, r5
   2b2f4:	add	r1, r1, r2, ror #25
   2b2f8:	eor	r5, r1, r1, ror #23
   2b2fc:	eor	r8, r5, r1, ror #15
   2b300:	ldr	r5, [sp, #60]	; 0x3c
   2b304:	ror	r1, r2, #25
   2b308:	eor	r2, r0, r6, ror #23
   2b30c:	eor	r2, r2, r3
   2b310:	eor	r1, r1, r3, ror #20
   2b314:	eor	r5, r7, r5
   2b318:	rev	r5, r5
   2b31c:	add	r4, r5, r4, ror #23
   2b320:	ldr	r5, [sp, #40]	; 0x28
   2b324:	add	r2, r4, r2
   2b328:	ldr	r4, [fp, #-108]	; 0xffffff94
   2b32c:	add	r7, r2, r1
   2b330:	movw	r2, #18014	; 0x465e
   2b334:	add	r1, r8, r7, ror #20
   2b338:	movt	r2, #29457	; 0x7311
   2b33c:	add	r1, r1, r2
   2b340:	eor	r2, r9, lr, ror #13
   2b344:	eor	r2, r2, r8
   2b348:	add	r4, r4, sl, ror #13
   2b34c:	add	r2, r4, r2
   2b350:	add	r2, r2, r1, ror #25
   2b354:	ror	r1, r1, #25
   2b358:	eor	r4, r2, r2, ror #23
   2b35c:	eor	r1, r1, r7, ror #20
   2b360:	eor	r9, r4, r2, ror #15
   2b364:	ldr	r4, [sp, #100]	; 0x64
   2b368:	eor	r2, r3, r0, ror #23
   2b36c:	eor	r2, r2, r7
   2b370:	eor	r4, r5, r4
   2b374:	rev	r4, r4
   2b378:	add	r4, r4, r6, ror #23
   2b37c:	ldr	r6, [sp, #104]	; 0x68
   2b380:	add	r2, r4, r2
   2b384:	add	r4, r2, r1
   2b388:	movw	r2, #36028	; 0x8cbc
   2b38c:	add	r1, r9, r4, ror #20
   2b390:	movt	r2, #58914	; 0xe622
   2b394:	add	r1, r1, r2
   2b398:	eor	r2, r8, ip, ror #13
   2b39c:	add	r5, r6, lr, ror #13
   2b3a0:	ldr	r6, [fp, #-112]	; 0xffffff90
   2b3a4:	eor	r2, r2, r9
   2b3a8:	add	r2, r5, r2
   2b3ac:	add	r2, r2, r1, ror #25
   2b3b0:	ror	r1, r1, #25
   2b3b4:	eor	r5, r2, r2, ror #23
   2b3b8:	eor	r1, r1, r4, ror #20
   2b3bc:	eor	sl, r5, r2, ror #15
   2b3c0:	ldr	r5, [fp, #-116]	; 0xffffff8c
   2b3c4:	eor	r2, r7, r3, ror #23
   2b3c8:	eor	r2, r2, r4
   2b3cc:	eor	r5, r6, r5
   2b3d0:	ldr	r6, [sp, #84]	; 0x54
   2b3d4:	rev	r5, r5
   2b3d8:	add	r0, r5, r0, ror #23
   2b3dc:	add	r0, r0, r2
   2b3e0:	ldr	r2, [sp, #108]	; 0x6c
   2b3e4:	add	r5, r0, r1
   2b3e8:	movw	r1, #6521	; 0x1979
   2b3ec:	add	r0, sl, r5, ror #20
   2b3f0:	movt	r1, #52293	; 0xcc45
   2b3f4:	add	r0, r0, r1
   2b3f8:	eor	r1, r9, r8, ror #13
   2b3fc:	eor	r1, r1, sl
   2b400:	add	r2, r2, ip, ror #13
   2b404:	add	r1, r2, r1
   2b408:	add	r1, r1, r0, ror #25
   2b40c:	ror	r0, r0, #25
   2b410:	eor	r2, r1, r1, ror #23
   2b414:	eor	r0, r0, r5, ror #20
   2b418:	eor	lr, r2, r1, ror #15
   2b41c:	ldr	r2, [sp, #56]	; 0x38
   2b420:	eor	r1, r4, r7, ror #23
   2b424:	eor	r1, r1, r5
   2b428:	eor	r2, r2, r6
   2b42c:	rev	r2, r2
   2b430:	add	r2, r2, r3, ror #23
   2b434:	ldr	r3, [sp, #36]	; 0x24
   2b438:	add	r1, r2, r1
   2b43c:	ldr	r2, [sp, #120]	; 0x78
   2b440:	add	r6, r1, r0
   2b444:	movw	r1, #13043	; 0x32f3
   2b448:	add	r0, lr, r6, ror #20
   2b44c:	movt	r1, #39050	; 0x988a
   2b450:	add	r0, r0, r1
   2b454:	eor	r1, sl, r9, ror #13
   2b458:	eor	r1, r1, lr
   2b45c:	add	r2, r2, r8, ror #13
   2b460:	add	r1, r2, r1
   2b464:	add	r1, r1, r0, ror #25
   2b468:	ror	r0, r0, #25
   2b46c:	eor	r2, r1, r1, ror #23
   2b470:	eor	r0, r0, r6, ror #20
   2b474:	eor	ip, r2, r1, ror #15
   2b478:	ldr	r2, [sp, #64]	; 0x40
   2b47c:	eor	r1, r5, r4, ror #23
   2b480:	eor	r1, r1, r6
   2b484:	str	ip, [fp, #-104]	; 0xffffff98
   2b488:	eor	r2, r2, r3
   2b48c:	ldr	r3, [sp, #116]	; 0x74
   2b490:	rev	r2, r2
   2b494:	add	r2, r2, r7, ror #23
   2b498:	add	r1, r2, r1
   2b49c:	movw	r2, #26087	; 0x65e7
   2b4a0:	add	r0, r1, r0
   2b4a4:	movt	r2, #12564	; 0x3114
   2b4a8:	add	r7, r3, r9, ror #13
   2b4ac:	ldr	r3, [sp, #68]	; 0x44
   2b4b0:	add	r1, ip, r0, ror #20
   2b4b4:	add	r1, r1, r2
   2b4b8:	eor	r2, lr, sl, ror #13
   2b4bc:	eor	r2, r2, ip
   2b4c0:	add	r2, r7, r2
   2b4c4:	add	r2, r2, r1, ror #25
   2b4c8:	ror	r1, r1, #25
   2b4cc:	eor	r7, r2, r2, ror #23
   2b4d0:	eor	r1, r1, r0, ror #20
   2b4d4:	eor	r8, r7, r2, ror #15
   2b4d8:	ldr	r7, [sp, #40]	; 0x28
   2b4dc:	eor	r2, r6, r5, ror #23
   2b4e0:	eor	r2, r2, r0
   2b4e4:	mov	r9, r8
   2b4e8:	str	r9, [sp, #36]	; 0x24
   2b4ec:	eor	r7, r3, r7
   2b4f0:	ldr	r3, [sp, #112]	; 0x70
   2b4f4:	rev	r7, r7
   2b4f8:	add	r4, r7, r4, ror #23
   2b4fc:	movw	r7, #52174	; 0xcbce
   2b500:	add	r2, r4, r2
   2b504:	eor	r4, ip, lr, ror #13
   2b508:	movt	r7, #25128	; 0x6228
   2b50c:	add	r2, r2, r1
   2b510:	eor	r4, r4, r8
   2b514:	add	r1, r8, r2, ror #20
   2b518:	add	r1, r1, r7
   2b51c:	add	r7, r3, sl, ror #13
   2b520:	ldr	r3, [sp, #76]	; 0x4c
   2b524:	add	r4, r7, r4
   2b528:	add	r4, r4, r1, ror #25
   2b52c:	ror	r1, r1, #25
   2b530:	eor	r7, r4, r4, ror #23
   2b534:	eor	r1, r1, r2, ror #20
   2b538:	eor	r8, r7, r4, ror #15
   2b53c:	ldr	r7, [fp, #-112]	; 0xffffff90
   2b540:	eor	r4, r0, r6, ror #23
   2b544:	eor	r4, r4, r2
   2b548:	eor	r7, r3, r7
   2b54c:	ldr	r3, [sp, #72]	; 0x48
   2b550:	rev	r7, r7
   2b554:	add	r5, r7, r5, ror #23
   2b558:	movw	r7, #38812	; 0x979c
   2b55c:	add	r4, r5, r4
   2b560:	movt	r7, #50257	; 0xc451
   2b564:	add	sl, r4, r1
   2b568:	ldr	r4, [fp, #-116]	; 0xffffff8c
   2b56c:	add	r1, r8, sl, ror #20
   2b570:	add	r5, r1, r7
   2b574:	eor	r1, r9, ip, ror #13
   2b578:	add	r7, r3, lr, ror #13
   2b57c:	mov	ip, r9
   2b580:	mov	r9, r8
   2b584:	ldr	lr, [sp, #44]	; 0x2c
   2b588:	eor	r1, r1, r8
   2b58c:	str	r9, [sp, #32]
   2b590:	add	r1, r7, r1
   2b594:	add	r1, r1, r5, ror #25
   2b598:	eor	r7, r1, r1, ror #23
   2b59c:	eor	r1, r7, r1, ror #15
   2b5a0:	ror	r7, r5, #25
   2b5a4:	eor	r5, r2, r0, ror #23
   2b5a8:	eor	r8, r5, sl
   2b5ac:	ldr	r5, [sp, #28]
   2b5b0:	eor	r7, r7, sl, ror #20
   2b5b4:	str	r7, [sp, #40]	; 0x28
   2b5b8:	eor	r7, r4, r5
   2b5bc:	ldr	r5, [sp, #116]	; 0x74
   2b5c0:	ldr	r4, [sp, #80]	; 0x50
   2b5c4:	rev	r7, r7
   2b5c8:	eor	r7, r7, r4, ror #17
   2b5cc:	eor	r5, r5, lr, ror #25
   2b5d0:	eor	r5, r5, r7
   2b5d4:	eor	r5, r5, r7, ror #17
   2b5d8:	eor	r7, r5, r7, ror #9
   2b5dc:	eor	r5, r7, r3
   2b5e0:	ldr	r3, [sp, #40]	; 0x28
   2b5e4:	str	r7, [fp, #-100]	; 0xffffff9c
   2b5e8:	movw	r7, #12089	; 0x2f39
   2b5ec:	add	r5, r5, r6, ror #23
   2b5f0:	movt	r7, #34979	; 0x88a3
   2b5f4:	add	r5, r5, r8
   2b5f8:	add	r8, r5, r3
   2b5fc:	ldr	r3, [fp, #-104]	; 0xffffff98
   2b600:	add	r5, r1, r8, ror #20
   2b604:	str	r8, [sp, #40]	; 0x28
   2b608:	add	r6, r5, r7
   2b60c:	eor	r5, r9, ip, ror #13
   2b610:	eor	r5, r5, r1
   2b614:	add	r3, r4, r3, ror #13
   2b618:	add	r3, r3, r5
   2b61c:	add	r3, r3, r6, ror #25
   2b620:	eor	r5, r3, r3, ror #23
   2b624:	eor	lr, r5, r3, ror #15
   2b628:	ror	r3, r6, #25
   2b62c:	ldr	r5, [sp, #92]	; 0x5c
   2b630:	eor	r6, sl, r2, ror #23
   2b634:	eor	ip, r3, r8, ror #20
   2b638:	ldr	r3, [sp, #112]	; 0x70
   2b63c:	eor	r6, r6, r8
   2b640:	eor	r7, r3, r5, ror #25
   2b644:	ldr	r3, [sp, #108]	; 0x6c
   2b648:	ldr	r5, [sp, #20]
   2b64c:	eor	r3, r3, r5
   2b650:	ldr	r5, [sp, #96]	; 0x60
   2b654:	eor	r3, r3, r5, ror #17
   2b658:	eor	r7, r7, r3
   2b65c:	eor	r7, r7, r3, ror #17
   2b660:	eor	r3, r7, r3, ror #9
   2b664:	str	r3, [sp, #92]	; 0x5c
   2b668:	eor	r3, r3, r4
   2b66c:	mov	r4, r5
   2b670:	add	r0, r3, r0, ror #23
   2b674:	add	r0, r0, r6
   2b678:	eor	r6, r1, r9, ror #13
   2b67c:	add	ip, r0, ip
   2b680:	movw	r0, #24179	; 0x5e73
   2b684:	eor	r6, r6, lr
   2b688:	add	r3, lr, ip, ror #20
   2b68c:	movt	r0, #4422	; 0x1146
   2b690:	mov	r9, ip
   2b694:	add	r3, r3, r0
   2b698:	ldr	r0, [sp, #36]	; 0x24
   2b69c:	add	r7, r5, r0, ror #13
   2b6a0:	ldr	r5, [sp, #24]
   2b6a4:	add	r7, r7, r6
   2b6a8:	add	r7, r7, r3, ror #25
   2b6ac:	ror	r3, r3, #25
   2b6b0:	eor	r6, r7, r7, ror #23
   2b6b4:	eor	r8, r3, ip, ror #20
   2b6b8:	ldr	r3, [sp, #48]	; 0x30
   2b6bc:	ldr	ip, [sp, #40]	; 0x28
   2b6c0:	eor	r0, r6, r7, ror #15
   2b6c4:	str	r0, [sp, #36]	; 0x24
   2b6c8:	ldr	r0, [sp, #72]	; 0x48
   2b6cc:	eor	r7, ip, sl, ror #23
   2b6d0:	eor	r7, r7, r9
   2b6d4:	eor	r3, r0, r3, ror #25
   2b6d8:	ldr	r0, [sp, #120]	; 0x78
   2b6dc:	eor	r6, r0, r5
   2b6e0:	ldr	r5, [sp, #88]	; 0x58
   2b6e4:	eor	r6, r6, r5, ror #17
   2b6e8:	eor	r3, r3, r6
   2b6ec:	eor	r3, r3, r6, ror #17
   2b6f0:	eor	r0, r3, r6, ror #9
   2b6f4:	eor	r3, r0, r4
   2b6f8:	str	r0, [fp, #-104]	; 0xffffff98
   2b6fc:	movw	r0, #48358	; 0xbce6
   2b700:	add	r2, r3, r2, ror #23
   2b704:	movt	r0, #8844	; 0x228c
   2b708:	add	r2, r2, r7
   2b70c:	add	r8, r2, r8
   2b710:	ldr	r2, [sp, #36]	; 0x24
   2b714:	add	r3, r2, r8, ror #20
   2b718:	add	r7, r3, r0
   2b71c:	ldr	r0, [sp, #32]
   2b720:	eor	r3, lr, r1, ror #13
   2b724:	eor	r3, r3, r2
   2b728:	add	r6, r5, r0, ror #13
   2b72c:	add	r3, r6, r3
   2b730:	add	r3, r3, r7, ror #25
   2b734:	ror	r7, r7, #25
   2b738:	eor	r6, r3, r3, ror #23
   2b73c:	eor	r7, r7, r8, ror #20
   2b740:	eor	r3, r6, r3, ror #15
   2b744:	and	r4, r3, r2
   2b748:	ldr	r2, [fp, #-100]	; 0xffffff9c
   2b74c:	mvn	r6, r3
   2b750:	and	r6, r6, lr, ror #13
   2b754:	orr	r6, r4, r6
   2b758:	add	r1, r2, r1, ror #13
   2b75c:	add	r0, r1, r6
   2b760:	ldr	r1, [sp, #44]	; 0x2c
   2b764:	eor	r6, r9, ip, ror #23
   2b768:	ldr	ip, [sp, #36]	; 0x24
   2b76c:	str	r0, [sp, #48]	; 0x30
   2b770:	ldr	r0, [sp, #116]	; 0x74
   2b774:	eor	r6, r6, r8
   2b778:	eor	r4, r0, r1
   2b77c:	ldr	r0, [sp, #80]	; 0x50
   2b780:	ldr	r1, [fp, #-108]	; 0xffffff94
   2b784:	eor	r4, r4, r2, ror #17
   2b788:	ldr	r2, [fp, #-112]	; 0xffffff90
   2b78c:	eor	r1, r0, r1, ror #25
   2b790:	eor	r1, r1, r4
   2b794:	eor	r1, r1, r4, ror #17
   2b798:	eor	r0, r1, r4, ror #9
   2b79c:	eor	r1, r0, r5
   2b7a0:	str	r0, [fp, #-108]	; 0xffffff94
   2b7a4:	movw	r0, #31367	; 0x7a87
   2b7a8:	add	r1, r1, sl, ror #23
   2b7ac:	movt	r0, #40330	; 0x9d8a
   2b7b0:	add	r1, r1, r6
   2b7b4:	add	r4, r1, r7
   2b7b8:	add	r1, r0, r4, ror #20
   2b7bc:	ldr	r0, [sp, #48]	; 0x30
   2b7c0:	add	r1, r1, r3
   2b7c4:	add	r7, r0, r1, ror #25
   2b7c8:	ldr	r0, [sp, #92]	; 0x5c
   2b7cc:	ror	r1, r1, #25
   2b7d0:	eor	r6, r7, r7, ror #23
   2b7d4:	eor	r7, r6, r7, ror #15
   2b7d8:	mvn	r6, r7
   2b7dc:	and	r5, r7, r3
   2b7e0:	and	r6, r6, ip, ror #13
   2b7e4:	orr	r5, r5, r6
   2b7e8:	add	r6, r0, lr, ror #13
   2b7ec:	eor	lr, r1, r4, ror #20
   2b7f0:	ldr	r1, [sp, #52]	; 0x34
   2b7f4:	add	sl, r6, r5
   2b7f8:	orr	r6, r8, r9, ror #23
   2b7fc:	and	r5, r8, r9, ror #23
   2b800:	and	r6, r4, r6
   2b804:	orr	r6, r6, r5
   2b808:	eor	r5, r2, r1
   2b80c:	mov	r2, r0
   2b810:	ldr	r1, [sp, #104]	; 0x68
   2b814:	rev	r5, r5
   2b818:	eor	r5, r5, r0, ror #17
   2b81c:	ldr	r0, [sp, #96]	; 0x60
   2b820:	eor	r1, r0, r1, ror #25
   2b824:	eor	r1, r1, r5
   2b828:	eor	r1, r1, r5, ror #17
   2b82c:	eor	r0, r1, r5, ror #9
   2b830:	ldr	r1, [fp, #-100]	; 0xffffff9c
   2b834:	str	r0, [fp, #-112]	; 0xffffff90
   2b838:	eor	r1, r0, r1
   2b83c:	ldr	r0, [sp, #40]	; 0x28
   2b840:	add	r1, r1, r0, ror #23
   2b844:	movw	r0, #62735	; 0xf50f
   2b848:	add	r1, r1, r6
   2b84c:	movt	r0, #15124	; 0x3b14
   2b850:	add	lr, r1, lr
   2b854:	add	r1, r0, lr, ror #20
   2b858:	add	r6, r1, r7
   2b85c:	add	r1, sl, r6, ror #25
   2b860:	eor	r5, r1, r1, ror #23
   2b864:	eor	sl, r5, r1, ror #15
   2b868:	ldr	r1, [fp, #-104]	; 0xffffff98
   2b86c:	mvn	r5, sl
   2b870:	and	r0, sl, r7
   2b874:	and	r5, r5, r3, ror #13
   2b878:	orr	r0, r0, r5
   2b87c:	add	r5, r1, ip, ror #13
   2b880:	add	r0, r5, r0
   2b884:	ror	r5, r6, #25
   2b888:	orr	r6, r4, r8, ror #23
   2b88c:	str	r0, [sp, #52]	; 0x34
   2b890:	and	r6, lr, r6
   2b894:	and	r0, r4, r8, ror #23
   2b898:	eor	ip, r5, lr, ror #20
   2b89c:	ldr	r5, [sp, #60]	; 0x3c
   2b8a0:	orr	r0, r6, r0
   2b8a4:	ldr	r6, [sp, #56]	; 0x38
   2b8a8:	eor	r6, r6, r5
   2b8ac:	ldr	r5, [sp, #88]	; 0x58
   2b8b0:	rev	r6, r6
   2b8b4:	eor	r6, r6, r1, ror #17
   2b8b8:	ldr	r1, [sp, #108]	; 0x6c
   2b8bc:	eor	r5, r5, r1, ror #25
   2b8c0:	eor	r5, r5, r6
   2b8c4:	eor	r5, r5, r6, ror #17
   2b8c8:	eor	r1, r5, r6, ror #9
   2b8cc:	eor	r5, r1, r2
   2b8d0:	str	r1, [sp, #104]	; 0x68
   2b8d4:	ldr	r1, [sp, #52]	; 0x34
   2b8d8:	ldr	r2, [sp, #100]	; 0x64
   2b8dc:	add	r6, r5, r9, ror #23
   2b8e0:	add	r0, r6, r0
   2b8e4:	add	r5, r0, ip
   2b8e8:	movw	r0, #59934	; 0xea1e
   2b8ec:	movt	r0, #30249	; 0x7629
   2b8f0:	add	r0, r0, r5, ror #20
   2b8f4:	add	r0, r0, sl
   2b8f8:	add	r6, r1, r0, ror #25
   2b8fc:	ror	r0, r0, #25
   2b900:	eor	r1, r6, r6, ror #23
   2b904:	eor	r0, r0, r5, ror #20
   2b908:	eor	r9, r1, r6, ror #15
   2b90c:	mvn	r1, r9
   2b910:	and	r6, r9, sl
   2b914:	and	r1, r1, r7, ror #13
   2b918:	orr	r6, r6, r1
   2b91c:	ldr	r1, [fp, #-108]	; 0xffffff94
   2b920:	add	r3, r1, r3, ror #13
   2b924:	add	ip, r3, r6
   2b928:	orr	r3, lr, r4, ror #23
   2b92c:	and	r6, lr, r4, ror #23
   2b930:	and	r3, r5, r3
   2b934:	orr	r3, r3, r6
   2b938:	ldr	r6, [sp, #64]	; 0x40
   2b93c:	eor	r6, r6, r2
   2b940:	ldr	r2, [fp, #-100]	; 0xffffff9c
   2b944:	rev	r6, r6
   2b948:	eor	r6, r6, r1, ror #17
   2b94c:	ldr	r1, [sp, #120]	; 0x78
   2b950:	eor	r1, r2, r1, ror #25
   2b954:	eor	r1, r1, r6
   2b958:	eor	r1, r1, r6, ror #17
   2b95c:	eor	r2, r1, r6, ror #9
   2b960:	ldr	r1, [fp, #-104]	; 0xffffff98
   2b964:	ldr	r6, [fp, #-112]	; 0xffffff90
   2b968:	str	r2, [sp, #100]	; 0x64
   2b96c:	eor	r1, r2, r1
   2b970:	add	r1, r1, r8, ror #23
   2b974:	add	r1, r1, r3
   2b978:	add	r2, r1, r0
   2b97c:	movw	r0, #54332	; 0xd43c
   2b980:	movt	r0, #60499	; 0xec53
   2b984:	add	r0, r0, r2, ror #20
   2b988:	add	r0, r0, r9
   2b98c:	add	r1, ip, r0, ror #25
   2b990:	ror	r0, r0, #25
   2b994:	eor	r3, r1, r1, ror #23
   2b998:	eor	r0, r0, r2, ror #20
   2b99c:	eor	r8, r3, r1, ror #15
   2b9a0:	mvn	r1, r8
   2b9a4:	and	r3, r8, r9
   2b9a8:	and	r1, r1, sl, ror #13
   2b9ac:	orr	r1, r3, r1
   2b9b0:	add	r3, r6, r7, ror #13
   2b9b4:	and	r7, r5, lr, ror #23
   2b9b8:	add	r1, r3, r1
   2b9bc:	orr	r3, r5, lr, ror #23
   2b9c0:	and	r3, r2, r3
   2b9c4:	str	r1, [sp, #64]	; 0x40
   2b9c8:	ldr	r1, [fp, #-116]	; 0xffffff8c
   2b9cc:	orr	r3, r3, r7
   2b9d0:	ldr	r7, [sp, #68]	; 0x44
   2b9d4:	eor	r7, r7, r1
   2b9d8:	ldr	r1, [sp, #116]	; 0x74
   2b9dc:	rev	r7, r7
   2b9e0:	eor	r7, r7, r6, ror #17
   2b9e4:	ldr	r6, [sp, #92]	; 0x5c
   2b9e8:	eor	r1, r6, r1, ror #25
   2b9ec:	ldr	r6, [sp, #104]	; 0x68
   2b9f0:	eor	r1, r1, r7
   2b9f4:	eor	r1, r1, r7, ror #17
   2b9f8:	eor	r7, r1, r7, ror #9
   2b9fc:	ldr	r1, [fp, #-108]	; 0xffffff94
   2ba00:	str	r7, [sp, #108]	; 0x6c
   2ba04:	eor	r1, r7, r1
   2ba08:	and	r7, r2, r5, ror #23
   2ba0c:	add	r1, r1, r4, ror #23
   2ba10:	add	r1, r1, r3
   2ba14:	add	ip, r1, r0
   2ba18:	movw	r1, #43129	; 0xa879
   2ba1c:	ldr	r0, [sp, #64]	; 0x40
   2ba20:	movt	r1, #55463	; 0xd8a7
   2ba24:	add	r1, r1, ip, ror #20
   2ba28:	add	r1, r1, r8
   2ba2c:	add	r3, r0, r1, ror #25
   2ba30:	ror	r1, r1, #25
   2ba34:	eor	r4, r3, r3, ror #23
   2ba38:	eor	r1, r1, ip, ror #20
   2ba3c:	eor	r0, r4, r3, ror #15
   2ba40:	mvn	r3, r0
   2ba44:	and	r4, r0, r8
   2ba48:	str	r0, [sp, #68]	; 0x44
   2ba4c:	ldr	r0, [sp, #76]	; 0x4c
   2ba50:	and	r3, r3, r9, ror #13
   2ba54:	orr	r3, r4, r3
   2ba58:	add	r4, r6, sl, ror #13
   2ba5c:	add	sl, r4, r3
   2ba60:	ldr	r3, [sp, #84]	; 0x54
   2ba64:	orr	r4, r2, r5, ror #23
   2ba68:	and	r4, ip, r4
   2ba6c:	orr	r4, r4, r7
   2ba70:	eor	r7, r0, r3
   2ba74:	ldr	r3, [sp, #112]	; 0x70
   2ba78:	ldr	r0, [fp, #-104]	; 0xffffff98
   2ba7c:	rev	r7, r7
   2ba80:	eor	r7, r7, r6, ror #17
   2ba84:	eor	r3, r0, r3, ror #25
   2ba88:	ldr	r0, [fp, #-112]	; 0xffffff90
   2ba8c:	eor	r3, r3, r7
   2ba90:	eor	r3, r3, r7, ror #17
   2ba94:	eor	r3, r3, r7, ror #9
   2ba98:	str	r3, [fp, #-116]	; 0xffffff8c
   2ba9c:	eor	r3, r3, r0
   2baa0:	ldr	r0, [sp, #100]	; 0x64
   2baa4:	add	r3, r3, lr, ror #23
   2baa8:	ldr	lr, [sp, #68]	; 0x44
   2baac:	add	r3, r3, r4
   2bab0:	add	r1, r3, r1
   2bab4:	movw	r3, #20723	; 0x50f3
   2bab8:	movt	r3, #45391	; 0xb14f
   2babc:	add	r3, r3, r1, ror #20
   2bac0:	add	r7, r3, lr
   2bac4:	add	r3, sl, r7, ror #25
   2bac8:	ror	r7, r7, #25
   2bacc:	eor	r4, r3, r3, ror #23
   2bad0:	eor	sl, r4, r3, ror #15
   2bad4:	mvn	r4, sl
   2bad8:	and	r6, sl, lr
   2badc:	and	r4, r4, r8, ror #13
   2bae0:	orr	r6, r6, r4
   2bae4:	add	r4, r0, r9, ror #13
   2bae8:	eor	r9, r7, r1, ror #20
   2baec:	ldr	r7, [fp, #-100]	; 0xffffff9c
   2baf0:	add	r3, r4, r6
   2baf4:	orr	r4, ip, r2, ror #23
   2baf8:	and	r6, ip, r2, ror #23
   2bafc:	str	r3, [sp, #84]	; 0x54
   2bb00:	ldr	r3, [sp, #120]	; 0x78
   2bb04:	and	r4, r1, r4
   2bb08:	orr	r4, r4, r6
   2bb0c:	eor	r6, r7, r3
   2bb10:	ldr	r3, [sp, #72]	; 0x48
   2bb14:	eor	r6, r6, r0, ror #17
   2bb18:	ldr	r0, [fp, #-108]	; 0xffffff94
   2bb1c:	eor	r7, r0, r3, ror #25
   2bb20:	ldr	r0, [sp, #104]	; 0x68
   2bb24:	eor	r7, r7, r6
   2bb28:	eor	r7, r7, r6, ror #17
   2bb2c:	eor	r3, r7, r6, ror #9
   2bb30:	eor	r6, r3, r0
   2bb34:	str	r3, [sp, #120]	; 0x78
   2bb38:	movw	r3, #41447	; 0xa1e7
   2bb3c:	ldr	r0, [sp, #84]	; 0x54
   2bb40:	add	r5, r6, r5, ror #23
   2bb44:	movt	r3, #25246	; 0x629e
   2bb48:	add	r4, r5, r4
   2bb4c:	add	r4, r4, r9
   2bb50:	add	r5, r3, r4, ror #20
   2bb54:	add	r6, r5, sl
   2bb58:	add	r7, r0, r6, ror #25
   2bb5c:	ldr	r0, [sp, #108]	; 0x6c
   2bb60:	eor	r5, r7, r7, ror #23
   2bb64:	eor	r9, r5, r7, ror #15
   2bb68:	ldr	r5, [sp, #116]	; 0x74
   2bb6c:	mvn	r7, r9
   2bb70:	and	r3, r9, sl
   2bb74:	and	r7, r7, lr, ror #13
   2bb78:	orr	r3, r3, r7
   2bb7c:	add	r7, r0, r8, ror #13
   2bb80:	add	r3, r7, r3
   2bb84:	ror	r7, r6, #25
   2bb88:	orr	r6, r1, ip, ror #23
   2bb8c:	str	r3, [sp, #84]	; 0x54
   2bb90:	and	r6, r4, r6
   2bb94:	and	r3, r1, ip, ror #23
   2bb98:	eor	r8, r7, r4, ror #20
   2bb9c:	orr	r3, r6, r3
   2bba0:	ldr	r6, [sp, #92]	; 0x5c
   2bba4:	eor	r6, r6, r5
   2bba8:	ldr	r5, [sp, #80]	; 0x50
   2bbac:	eor	r6, r6, r0, ror #17
   2bbb0:	ldr	r0, [fp, #-112]	; 0xffffff90
   2bbb4:	eor	r7, r0, r5, ror #25
   2bbb8:	ldr	r5, [sp, #100]	; 0x64
   2bbbc:	eor	r7, r7, r6
   2bbc0:	eor	r7, r7, r6, ror #17
   2bbc4:	eor	r0, r7, r6, ror #9
   2bbc8:	eor	r6, r0, r5
   2bbcc:	str	r0, [sp, #76]	; 0x4c
   2bbd0:	ldr	r0, [sp, #84]	; 0x54
   2bbd4:	add	r2, r6, r2, ror #23
   2bbd8:	add	r2, r2, r3
   2bbdc:	movw	r3, #17358	; 0x43ce
   2bbe0:	add	r2, r2, r8
   2bbe4:	movt	r3, #50493	; 0xc53d
   2bbe8:	add	r3, r3, r2, ror #20
   2bbec:	add	r3, r3, r9
   2bbf0:	add	r7, r0, r3, ror #25
   2bbf4:	ldr	r0, [fp, #-116]	; 0xffffff8c
   2bbf8:	ror	r3, r3, #25
   2bbfc:	eor	r6, r7, r7, ror #23
   2bc00:	eor	r6, r6, r7, ror #15
   2bc04:	mvn	r7, r6
   2bc08:	and	r5, r6, r9
   2bc0c:	and	r7, r7, sl, ror #13
   2bc10:	orr	r7, r5, r7
   2bc14:	add	r5, r0, lr, ror #13
   2bc18:	eor	lr, r3, r2, ror #20
   2bc1c:	ldr	r3, [sp, #112]	; 0x70
   2bc20:	add	r8, r5, r7
   2bc24:	orr	r5, r4, r1, ror #23
   2bc28:	and	r7, r4, r1, ror #23
   2bc2c:	and	r5, r2, r5
   2bc30:	orr	r7, r5, r7
   2bc34:	ldr	r5, [fp, #-104]	; 0xffffff98
   2bc38:	eor	r5, r5, r3
   2bc3c:	ldr	r3, [sp, #96]	; 0x60
   2bc40:	eor	r5, r5, r0, ror #17
   2bc44:	ldr	r0, [sp, #104]	; 0x68
   2bc48:	eor	r3, r0, r3, ror #25
   2bc4c:	ldr	r0, [sp, #108]	; 0x6c
   2bc50:	eor	r3, r3, r5
   2bc54:	eor	r3, r3, r5, ror #17
   2bc58:	eor	r3, r3, r5, ror #9
   2bc5c:	str	r3, [sp, #84]	; 0x54
   2bc60:	eor	r3, r3, r0
   2bc64:	add	r0, r3, ip, ror #23
   2bc68:	add	r0, r0, r7
   2bc6c:	add	ip, r0, lr
   2bc70:	movw	r0, #34717	; 0x879d
   2bc74:	movt	r0, #35450	; 0x8a7a
   2bc78:	add	r0, r0, ip, ror #20
   2bc7c:	add	r0, r0, r6
   2bc80:	add	r3, r8, r0, ror #25
   2bc84:	ror	r0, r0, #25
   2bc88:	eor	r7, r3, r3, ror #23
   2bc8c:	eor	lr, r0, ip, ror #20
   2bc90:	ldr	r0, [sp, #72]	; 0x48
   2bc94:	eor	r8, r7, r3, ror #15
   2bc98:	mvn	r3, r8
   2bc9c:	and	r5, r8, r6
   2bca0:	and	r3, r3, r9, ror #13
   2bca4:	orr	r7, r5, r3
   2bca8:	ldr	r3, [sp, #120]	; 0x78
   2bcac:	add	r5, r3, sl, ror #13
   2bcb0:	add	sl, r5, r7
   2bcb4:	orr	r5, r2, r4, ror #23
   2bcb8:	and	r7, r2, r4, ror #23
   2bcbc:	and	r5, ip, r5
   2bcc0:	orr	r5, r5, r7
   2bcc4:	ldr	r7, [fp, #-108]	; 0xffffff94
   2bcc8:	eor	r7, r7, r0
   2bccc:	ldr	r0, [sp, #88]	; 0x58
   2bcd0:	eor	r7, r7, r3, ror #17
   2bcd4:	ldr	r3, [sp, #100]	; 0x64
   2bcd8:	eor	r3, r3, r0, ror #25
   2bcdc:	eor	r3, r3, r7
   2bce0:	eor	r3, r3, r7, ror #17
   2bce4:	eor	r0, r3, r7, ror #9
   2bce8:	ldr	r3, [fp, #-116]	; 0xffffff8c
   2bcec:	str	r0, [sp, #112]	; 0x70
   2bcf0:	eor	r3, r0, r3
   2bcf4:	add	r1, r3, r1, ror #23
   2bcf8:	add	r1, r1, r5
   2bcfc:	add	lr, r1, lr
   2bd00:	movw	r1, #3899	; 0xf3b
   2bd04:	movt	r1, #5365	; 0x14f5
   2bd08:	add	r1, r1, lr, ror #20
   2bd0c:	add	r1, r1, r8
   2bd10:	add	r3, sl, r1, ror #25
   2bd14:	ldr	sl, [sp, #76]	; 0x4c
   2bd18:	ror	r1, r1, #25
   2bd1c:	eor	r5, r3, r3, ror #23
   2bd20:	eor	r3, r5, r3, ror #15
   2bd24:	mvn	r5, r3
   2bd28:	and	r7, r3, r8
   2bd2c:	and	r5, r5, r6, ror #13
   2bd30:	orr	r5, r7, r5
   2bd34:	add	r7, sl, r9, ror #13
   2bd38:	eor	r9, r1, lr, ror #20
   2bd3c:	ldr	r1, [fp, #-112]	; 0xffffff90
   2bd40:	add	r0, r7, r5
   2bd44:	orr	r7, ip, r2, ror #23
   2bd48:	and	r5, ip, r2, ror #23
   2bd4c:	str	r0, [sp, #116]	; 0x74
   2bd50:	ldr	r0, [sp, #80]	; 0x50
   2bd54:	and	r7, lr, r7
   2bd58:	orr	r5, r7, r5
   2bd5c:	eor	r7, r1, r0
   2bd60:	ldr	r1, [sp, #108]	; 0x6c
   2bd64:	ldr	r0, [fp, #-100]	; 0xffffff9c
   2bd68:	eor	r7, r7, sl, ror #17
   2bd6c:	eor	r1, r1, r0, ror #25
   2bd70:	eor	r1, r1, r7
   2bd74:	eor	r1, r1, r7, ror #17
   2bd78:	eor	r0, r1, r7, ror #9
   2bd7c:	ldr	r1, [sp, #120]	; 0x78
   2bd80:	str	r0, [sp, #80]	; 0x50
   2bd84:	eor	r1, r0, r1
   2bd88:	ldr	r0, [sp, #116]	; 0x74
   2bd8c:	add	r1, r1, r4, ror #23
   2bd90:	movw	r4, #7798	; 0x1e76
   2bd94:	add	r1, r1, r5
   2bd98:	movt	r4, #10730	; 0x29ea
   2bd9c:	add	r1, r1, r9
   2bda0:	ldr	r9, [sp, #84]	; 0x54
   2bda4:	add	r4, r4, r1, ror #20
   2bda8:	add	r4, r4, r3
   2bdac:	add	r5, r0, r4, ror #25
   2bdb0:	ror	r4, r4, #25
   2bdb4:	eor	r7, r5, r5, ror #23
   2bdb8:	add	r6, r9, r6, ror #13
   2bdbc:	eor	r4, r4, r1, ror #20
   2bdc0:	eor	r0, r7, r5, ror #15
   2bdc4:	mvn	r5, r0
   2bdc8:	and	r7, r0, r3
   2bdcc:	str	r0, [sp, #68]	; 0x44
   2bdd0:	and	r5, r5, r8, ror #13
   2bdd4:	orr	r7, r7, r5
   2bdd8:	ldr	r5, [fp, #-116]	; 0xffffff8c
   2bddc:	add	r0, r6, r7
   2bde0:	orr	r6, lr, ip, ror #23
   2bde4:	and	r7, lr, ip, ror #23
   2bde8:	and	r6, r1, r6
   2bdec:	str	r0, [sp, #72]	; 0x48
   2bdf0:	ldr	r0, [sp, #96]	; 0x60
   2bdf4:	orr	r6, r6, r7
   2bdf8:	ldr	r7, [sp, #104]	; 0x68
   2bdfc:	eor	r7, r7, r0
   2be00:	ldr	r0, [sp, #92]	; 0x5c
   2be04:	eor	r7, r7, r9, ror #17
   2be08:	eor	r5, r5, r0, ror #25
   2be0c:	eor	r5, r5, r7
   2be10:	eor	r5, r5, r7, ror #17
   2be14:	eor	r0, r5, r7, ror #9
   2be18:	eor	r5, r0, sl
   2be1c:	ldr	sl, [sp, #68]	; 0x44
   2be20:	str	r0, [sp, #116]	; 0x74
   2be24:	ldr	r0, [sp, #112]	; 0x70
   2be28:	add	r2, r5, r2, ror #23
   2be2c:	ldr	r5, [sp, #72]	; 0x48
   2be30:	add	r2, r2, r6
   2be34:	add	r2, r2, r4
   2be38:	movw	r4, #15596	; 0x3cec
   2be3c:	movt	r4, #21460	; 0x53d4
   2be40:	add	r4, r4, r2, ror #20
   2be44:	add	r4, r4, sl
   2be48:	add	r5, r5, r4, ror #25
   2be4c:	eor	r6, r5, r5, ror #23
   2be50:	eor	r5, r6, r5, ror #15
   2be54:	mvn	r6, r5
   2be58:	and	r7, r5, sl
   2be5c:	and	r6, r6, r3, ror #13
   2be60:	orr	r6, r7, r6
   2be64:	add	r7, r0, r8, ror #13
   2be68:	add	r6, r7, r6
   2be6c:	and	r7, r1, lr, ror #23
   2be70:	str	r6, [sp, #72]	; 0x48
   2be74:	ror	r6, r4, #25
   2be78:	orr	r4, r1, lr, ror #23
   2be7c:	and	r4, r2, r4
   2be80:	eor	r8, r6, r2, ror #20
   2be84:	ldr	r6, [sp, #100]	; 0x64
   2be88:	orr	r4, r4, r7
   2be8c:	ldr	r7, [sp, #88]	; 0x58
   2be90:	eor	r7, r6, r7
   2be94:	ldr	r6, [fp, #-104]	; 0xffffff98
   2be98:	eor	r7, r7, r0, ror #17
   2be9c:	ldr	r0, [sp, #120]	; 0x78
   2bea0:	eor	r6, r0, r6, ror #25
   2bea4:	eor	r6, r6, r7
   2bea8:	eor	r6, r6, r7, ror #17
   2beac:	eor	r0, r6, r7, ror #9
   2beb0:	eor	r6, r0, r9
   2beb4:	str	r0, [sp, #96]	; 0x60
   2beb8:	ldr	r0, [sp, #72]	; 0x48
   2bebc:	add	r7, r6, ip, ror #23
   2bec0:	add	r7, r7, r4
   2bec4:	movw	r4, #31192	; 0x79d8
   2bec8:	add	ip, r7, r8
   2becc:	movt	r4, #42920	; 0xa7a8
   2bed0:	ldr	r8, [sp, #80]	; 0x50
   2bed4:	add	r4, r4, ip, ror #20
   2bed8:	add	r4, r4, r5
   2bedc:	add	r7, r0, r4, ror #25
   2bee0:	ror	r4, r4, #25
   2bee4:	eor	r6, r7, r7, ror #23
   2bee8:	add	r3, r8, r3, ror #13
   2beec:	eor	r4, r4, ip, ror #20
   2bef0:	eor	r9, r6, r7, ror #15
   2bef4:	mvn	r6, r9
   2bef8:	and	r7, r9, r5
   2befc:	and	r6, r6, sl, ror #13
   2bf00:	ldr	sl, [sp, #116]	; 0x74
   2bf04:	orr	r6, r7, r6
   2bf08:	and	r7, r2, r1, ror #23
   2bf0c:	add	r0, r3, r6
   2bf10:	ldr	r3, [sp, #108]	; 0x6c
   2bf14:	orr	r6, r2, r1, ror #23
   2bf18:	str	r0, [sp, #88]	; 0x58
   2bf1c:	ldr	r0, [fp, #-100]	; 0xffffff9c
   2bf20:	and	r6, ip, r6
   2bf24:	orr	r6, r6, r7
   2bf28:	eor	r7, r3, r0
   2bf2c:	str	r0, [fp, #-92]	; 0xffffffa4
   2bf30:	ldr	r0, [fp, #-108]	; 0xffffff94
   2bf34:	ldr	r3, [sp, #76]	; 0x4c
   2bf38:	eor	r7, r7, r8, ror #17
   2bf3c:	eor	r3, r3, r0, ror #25
   2bf40:	ldr	r0, [sp, #112]	; 0x70
   2bf44:	eor	r3, r3, r7
   2bf48:	eor	r3, r3, r7, ror #17
   2bf4c:	eor	r3, r3, r7, ror #9
   2bf50:	str	r3, [sp, #72]	; 0x48
   2bf54:	eor	r3, r3, r0
   2bf58:	add	r0, r3, lr, ror #23
   2bf5c:	ldr	r3, [sp, #88]	; 0x58
   2bf60:	add	r0, r0, r6
   2bf64:	add	r4, r0, r4
   2bf68:	movw	r0, #62385	; 0xf3b1
   2bf6c:	movt	r0, #20304	; 0x4f50
   2bf70:	add	r0, r0, r4, ror #20
   2bf74:	add	r0, r0, r9
   2bf78:	add	r3, r3, r0, ror #25
   2bf7c:	ror	r0, r0, #25
   2bf80:	eor	r6, r3, r3, ror #23
   2bf84:	eor	r0, r0, r4, ror #20
   2bf88:	eor	r6, r6, r3, ror #15
   2bf8c:	mvn	r3, r6
   2bf90:	and	r7, r6, r9
   2bf94:	and	r3, r3, r5, ror #13
   2bf98:	orr	r3, r7, r3
   2bf9c:	ldr	r7, [sp, #68]	; 0x44
   2bfa0:	str	r0, [sp, #68]	; 0x44
   2bfa4:	ldr	r0, [sp, #92]	; 0x5c
   2bfa8:	add	r7, sl, r7, ror #13
   2bfac:	str	r0, [fp, #-88]	; 0xffffffa8
   2bfb0:	add	r3, r7, r3
   2bfb4:	and	r7, ip, r2, ror #23
   2bfb8:	str	r3, [sp, #88]	; 0x58
   2bfbc:	orr	r3, ip, r2, ror #23
   2bfc0:	and	r3, r4, r3
   2bfc4:	orr	lr, r3, r7
   2bfc8:	ldr	r7, [fp, #-116]	; 0xffffff8c
   2bfcc:	ldr	r3, [sp, #84]	; 0x54
   2bfd0:	eor	r7, r7, r0
   2bfd4:	ldr	r0, [fp, #-112]	; 0xffffff90
   2bfd8:	eor	r7, r7, sl, ror #17
   2bfdc:	eor	r0, r3, r0, ror #25
   2bfe0:	eor	r0, r0, r7
   2bfe4:	eor	r0, r0, r7, ror #17
   2bfe8:	eor	r0, r0, r7, ror #9
   2bfec:	str	r0, [fp, #-100]	; 0xffffff9c
   2bff0:	eor	r0, r0, r8
   2bff4:	add	r0, r0, r1, ror #23
   2bff8:	ldr	r1, [sp, #68]	; 0x44
   2bffc:	add	r0, r0, lr
   2c000:	ldr	lr, [sp, #96]	; 0x60
   2c004:	add	r3, r0, r1
   2c008:	movw	r0, #59234	; 0xe762
   2c00c:	ldr	r1, [sp, #88]	; 0x58
   2c010:	movt	r0, #40609	; 0x9ea1
   2c014:	add	r5, lr, r5, ror #13
   2c018:	add	r0, r0, r3, ror #20
   2c01c:	add	r0, r0, r6
   2c020:	add	r1, r1, r0, ror #25
   2c024:	ror	r0, r0, #25
   2c028:	eor	r7, r1, r1, ror #23
   2c02c:	eor	r0, r0, r3, ror #20
   2c030:	eor	r8, r7, r1, ror #15
   2c034:	str	r0, [sp, #88]	; 0x58
   2c038:	ldr	r0, [sp, #104]	; 0x68
   2c03c:	mvn	r1, r8
   2c040:	and	r7, r8, r6
   2c044:	and	r1, r1, r9, ror #13
   2c048:	orr	r1, r7, r1
   2c04c:	and	r7, r4, ip, ror #23
   2c050:	add	r1, r5, r1
   2c054:	orr	r5, r4, ip, ror #23
   2c058:	and	r5, r3, r5
   2c05c:	str	r1, [sp, #92]	; 0x5c
   2c060:	ldr	r1, [fp, #-104]	; 0xffffff98
   2c064:	orr	r5, r5, r7
   2c068:	ldr	r7, [sp, #120]	; 0x78
   2c06c:	str	r1, [fp, #-84]	; 0xffffffac
   2c070:	eor	r7, r7, r1
   2c074:	ldr	r1, [sp, #112]	; 0x70
   2c078:	eor	r7, r7, lr, ror #17
   2c07c:	eor	r1, r1, r0, ror #25
   2c080:	eor	r1, r1, r7
   2c084:	eor	r1, r1, r7, ror #17
   2c088:	eor	r0, r1, r7, ror #9
   2c08c:	ldr	r1, [sp, #116]	; 0x74
   2c090:	str	r0, [fp, #-104]	; 0xffffff98
   2c094:	eor	r1, r0, r1
   2c098:	ldr	r0, [sp, #88]	; 0x58
   2c09c:	add	r1, r1, r2, ror #23
   2c0a0:	add	r1, r1, r5
   2c0a4:	add	r2, r1, r0
   2c0a8:	movw	r0, #52933	; 0xcec5
   2c0ac:	ldr	r1, [sp, #92]	; 0x5c
   2c0b0:	movt	r0, #15683	; 0x3d43
   2c0b4:	add	r0, r0, r2, ror #20
   2c0b8:	add	r0, r0, r8
   2c0bc:	add	r1, r1, r0, ror #25
   2c0c0:	ror	r0, r0, #25
   2c0c4:	eor	r5, r1, r1, ror #23
   2c0c8:	eor	sl, r5, r1, ror #15
   2c0cc:	ldr	r5, [sp, #72]	; 0x48
   2c0d0:	mvn	r1, sl
   2c0d4:	and	r7, sl, r8
   2c0d8:	and	r1, r1, r6, ror #13
   2c0dc:	orr	r1, r7, r1
   2c0e0:	add	r7, r5, r9, ror #13
   2c0e4:	eor	r9, r0, r2, ror #20
   2c0e8:	ldr	r0, [fp, #-108]	; 0xffffff94
   2c0ec:	add	r1, r7, r1
   2c0f0:	orr	r7, r3, r4, ror #23
   2c0f4:	str	r1, [sp, #88]	; 0x58
   2c0f8:	and	r7, r2, r7
   2c0fc:	and	r1, r3, r4, ror #23
   2c100:	orr	r1, r7, r1
   2c104:	ldr	r7, [sp, #76]	; 0x4c
   2c108:	str	r0, [fp, #-80]	; 0xffffffb0
   2c10c:	eor	r7, r7, r0
   2c110:	ldr	r0, [sp, #80]	; 0x50
   2c114:	eor	r7, r7, r5, ror #17
   2c118:	ldr	r5, [sp, #100]	; 0x64
   2c11c:	eor	r0, r0, r5, ror #25
   2c120:	eor	r0, r0, r7
   2c124:	eor	r0, r0, r7, ror #17
   2c128:	eor	r0, r0, r7, ror #9
   2c12c:	movw	r7, #40330	; 0x9d8a
   2c130:	str	r0, [sp, #92]	; 0x5c
   2c134:	eor	r0, r0, lr
   2c138:	movt	r7, #31367	; 0x7a87
   2c13c:	ldr	lr, [sp, #72]	; 0x48
   2c140:	add	r0, r0, ip, ror #23
   2c144:	add	r0, r0, r1
   2c148:	add	r0, r0, r9
   2c14c:	add	r1, sl, r0, ror #20
   2c150:	add	r1, r1, r7
   2c154:	ldr	r7, [sp, #88]	; 0x58
   2c158:	add	r7, r7, r1, ror #25
   2c15c:	ror	r1, r1, #25
   2c160:	eor	r5, r7, r7, ror #23
   2c164:	eor	r9, r1, r0, ror #20
   2c168:	ldr	r1, [sp, #84]	; 0x54
   2c16c:	eor	ip, r5, r7, ror #15
   2c170:	mvn	r7, ip
   2c174:	and	r5, ip, sl
   2c178:	and	r7, r7, r8, ror #13
   2c17c:	orr	r5, r5, r7
   2c180:	ldr	r7, [fp, #-100]	; 0xffffff9c
   2c184:	add	r6, r7, r6, ror #13
   2c188:	add	r6, r6, r5
   2c18c:	and	r5, r2, r3, ror #23
   2c190:	str	r6, [sp, #88]	; 0x58
   2c194:	orr	r6, r2, r3, ror #23
   2c198:	and	r6, r0, r6
   2c19c:	orr	r6, r6, r5
   2c1a0:	ldr	r5, [fp, #-112]	; 0xffffff90
   2c1a4:	str	r5, [fp, #-76]	; 0xffffffb4
   2c1a8:	eor	r5, r1, r5
   2c1ac:	ldr	r1, [sp, #108]	; 0x6c
   2c1b0:	eor	r5, r5, r7, ror #17
   2c1b4:	ldr	r7, [sp, #116]	; 0x74
   2c1b8:	eor	r7, r7, r1, ror #25
   2c1bc:	eor	r7, r7, r5
   2c1c0:	eor	r7, r7, r5, ror #17
   2c1c4:	eor	r1, r7, r5, ror #9
   2c1c8:	eor	r5, r1, lr
   2c1cc:	str	r1, [fp, #-108]	; 0xffffff94
   2c1d0:	add	r4, r5, r4, ror #23
   2c1d4:	movw	r5, #15124	; 0x3b14
   2c1d8:	add	r4, r4, r6
   2c1dc:	movt	r5, #62735	; 0xf50f
   2c1e0:	add	r1, r4, r9
   2c1e4:	add	r4, ip, r1, ror #20
   2c1e8:	add	r5, r4, r5
   2c1ec:	ldr	r4, [sp, #88]	; 0x58
   2c1f0:	add	r7, r4, r5, ror #25
   2c1f4:	ldr	r4, [fp, #-104]	; 0xffffff98
   2c1f8:	eor	r6, r7, r7, ror #23
   2c1fc:	eor	r9, r6, r7, ror #15
   2c200:	mvn	r7, r9
   2c204:	and	r6, r9, ip
   2c208:	and	r7, r7, sl, ror #13
   2c20c:	orr	r7, r6, r7
   2c210:	add	r6, r4, r8, ror #13
   2c214:	add	r6, r6, r7
   2c218:	and	r7, r0, r2, ror #23
   2c21c:	str	r6, [fp, #-112]	; 0xffffff90
   2c220:	ror	r6, r5, #25
   2c224:	orr	r5, r0, r2, ror #23
   2c228:	and	r5, r1, r5
   2c22c:	eor	r8, r6, r1, ror #20
   2c230:	ldr	r6, [sp, #104]	; 0x68
   2c234:	orr	r5, r5, r7
   2c238:	ldr	r7, [sp, #112]	; 0x70
   2c23c:	str	r6, [fp, #-72]	; 0xffffffb8
   2c240:	eor	r7, r7, r6
   2c244:	ldr	r6, [sp, #96]	; 0x60
   2c248:	eor	r7, r7, r4, ror #17
   2c24c:	ldr	r4, [fp, #-116]	; 0xffffff8c
   2c250:	eor	r6, r6, r4, ror #25
   2c254:	eor	r6, r6, r7
   2c258:	eor	r6, r6, r7, ror #17
   2c25c:	eor	r4, r6, r7, ror #9
   2c260:	ldr	r6, [fp, #-100]	; 0xffffff9c
   2c264:	str	r4, [sp, #104]	; 0x68
   2c268:	eor	r6, r4, r6
   2c26c:	movw	r4, #30249	; 0x7629
   2c270:	add	r3, r6, r3, ror #23
   2c274:	movt	r4, #59934	; 0xea1e
   2c278:	add	r3, r3, r5
   2c27c:	add	r3, r3, r8
   2c280:	add	r5, r9, r3, ror #20
   2c284:	add	r5, r5, r4
   2c288:	ldr	r4, [fp, #-112]	; 0xffffff90
   2c28c:	add	r7, r4, r5, ror #25
   2c290:	eor	r6, r7, r7, ror #23
   2c294:	eor	r8, r6, r7, ror #15
   2c298:	ldr	r6, [sp, #92]	; 0x5c
   2c29c:	mvn	r7, r8
   2c2a0:	and	r4, r8, r9
   2c2a4:	and	r7, r7, ip, ror #13
   2c2a8:	orr	r7, r4, r7
   2c2ac:	add	r4, r6, sl, ror #13
   2c2b0:	mov	sl, r6
   2c2b4:	add	r4, r4, r7
   2c2b8:	ror	r7, r5, #25
   2c2bc:	ldr	r5, [sp, #100]	; 0x64
   2c2c0:	str	r4, [sp, #88]	; 0x58
   2c2c4:	eor	r4, r7, r3, ror #20
   2c2c8:	orr	r7, r1, r0, ror #23
   2c2cc:	str	r4, [sp, #68]	; 0x44
   2c2d0:	and	r7, r3, r7
   2c2d4:	and	r4, r1, r0, ror #23
   2c2d8:	orr	r4, r7, r4
   2c2dc:	ldr	r7, [sp, #80]	; 0x50
   2c2e0:	str	r5, [fp, #-68]	; 0xffffffbc
   2c2e4:	eor	r7, r7, r5
   2c2e8:	ldr	r5, [sp, #120]	; 0x78
   2c2ec:	eor	r7, r7, r6, ror #17
   2c2f0:	ldr	r6, [fp, #-104]	; 0xffffff98
   2c2f4:	eor	r5, lr, r5, ror #25
   2c2f8:	eor	r5, r5, r7
   2c2fc:	eor	r5, r5, r7, ror #17
   2c300:	eor	r7, r5, r7, ror #9
   2c304:	eor	r5, r7, r6
   2c308:	str	r7, [fp, #-112]	; 0xffffff90
   2c30c:	ldr	r7, [sp, #68]	; 0x44
   2c310:	ldr	r6, [fp, #-108]	; 0xffffff94
   2c314:	add	r2, r5, r2, ror #23
   2c318:	add	r2, r2, r4
   2c31c:	add	r2, r2, r7
   2c320:	movw	r7, #60499	; 0xec53
   2c324:	add	r4, r8, r2, ror #20
   2c328:	movt	r7, #54332	; 0xd43c
   2c32c:	add	r4, r4, r7
   2c330:	ldr	r7, [sp, #88]	; 0x58
   2c334:	add	r5, r7, r4, ror #25
   2c338:	eor	r7, r5, r5, ror #23
   2c33c:	eor	lr, r7, r5, ror #15
   2c340:	mvn	r7, lr
   2c344:	and	r5, lr, r8
   2c348:	and	r7, r7, r9, ror #13
   2c34c:	orr	r5, r5, r7
   2c350:	add	r7, r6, ip, ror #13
   2c354:	add	r7, r7, r5
   2c358:	ror	r5, r4, #25
   2c35c:	orr	r4, r3, r1, ror #23
   2c360:	str	r7, [sp, #88]	; 0x58
   2c364:	and	r4, r2, r4
   2c368:	and	r7, r3, r1, ror #23
   2c36c:	eor	ip, r5, r2, ror #20
   2c370:	ldr	r5, [sp, #108]	; 0x6c
   2c374:	orr	r4, r4, r7
   2c378:	ldr	r7, [sp, #116]	; 0x74
   2c37c:	str	r5, [fp, #-64]	; 0xffffffc0
   2c380:	eor	r7, r7, r5
   2c384:	ldr	r5, [fp, #-100]	; 0xffffff9c
   2c388:	eor	r7, r7, r6, ror #17
   2c38c:	ldr	r6, [sp, #76]	; 0x4c
   2c390:	eor	r5, r5, r6, ror #25
   2c394:	eor	r5, r5, r7
   2c398:	eor	r5, r5, r7, ror #17
   2c39c:	eor	r5, r5, r7, ror #9
   2c3a0:	ldr	r7, [sp, #88]	; 0x58
   2c3a4:	str	r5, [sp, #100]	; 0x64
   2c3a8:	eor	r5, r5, sl
   2c3ac:	add	r0, r5, r0, ror #23
   2c3b0:	movw	r5, #55463	; 0xd8a7
   2c3b4:	add	r0, r0, r4
   2c3b8:	movt	r5, #43129	; 0xa879
   2c3bc:	add	r0, r0, ip
   2c3c0:	ldr	ip, [sp, #104]	; 0x68
   2c3c4:	add	r4, lr, r0, ror #20
   2c3c8:	add	r4, r4, r5
   2c3cc:	add	r7, r7, r4, ror #25
   2c3d0:	eor	r5, r7, r7, ror #23
   2c3d4:	eor	r7, r5, r7, ror #15
   2c3d8:	mvn	r5, r7
   2c3dc:	and	r6, r7, lr
   2c3e0:	and	r5, r5, r8, ror #13
   2c3e4:	orr	r6, r6, r5
   2c3e8:	add	r5, ip, r9, ror #13
   2c3ec:	add	r5, r5, r6
   2c3f0:	and	r6, r2, r3, ror #23
   2c3f4:	str	r5, [sp, #108]	; 0x6c
   2c3f8:	ror	r5, r4, #25
   2c3fc:	orr	r4, r2, r3, ror #23
   2c400:	and	r4, r0, r4
   2c404:	eor	sl, r5, r0, ror #20
   2c408:	ldr	r5, [fp, #-116]	; 0xffffff8c
   2c40c:	orr	r9, r4, r6
   2c410:	ldr	r6, [sp, #96]	; 0x60
   2c414:	ldr	r4, [sp, #84]	; 0x54
   2c418:	str	r5, [fp, #-60]	; 0xffffffc4
   2c41c:	eor	r6, r6, r5
   2c420:	ldr	r5, [fp, #-104]	; 0xffffff98
   2c424:	eor	r6, r6, ip, ror #17
   2c428:	eor	r5, r5, r4, ror #25
   2c42c:	eor	r5, r5, r6
   2c430:	eor	r5, r5, r6, ror #17
   2c434:	eor	r6, r5, r6, ror #9
   2c438:	ldr	r5, [fp, #-108]	; 0xffffff94
   2c43c:	str	r6, [fp, #-116]	; 0xffffff8c
   2c440:	eor	r5, r6, r5
   2c444:	add	r1, r5, r1, ror #23
   2c448:	movw	r5, #45391	; 0xb14f
   2c44c:	add	r1, r1, r9
   2c450:	movt	r5, #20723	; 0x50f3
   2c454:	add	sl, r1, sl
   2c458:	ldr	r1, [sp, #108]	; 0x6c
   2c45c:	add	r4, r7, sl, ror #20
   2c460:	add	r5, r4, r5
   2c464:	add	r6, r1, r5, ror #25
   2c468:	ldr	r1, [fp, #-112]	; 0xffffff90
   2c46c:	ror	r5, r5, #25
   2c470:	eor	r4, r6, r6, ror #23
   2c474:	eor	ip, r4, r6, ror #15
   2c478:	mvn	r6, ip
   2c47c:	and	r4, ip, r7
   2c480:	and	r6, r6, lr, ror #13
   2c484:	orr	r4, r4, r6
   2c488:	add	r6, r1, r8, ror #13
   2c48c:	eor	r8, r5, sl, ror #20
   2c490:	ldr	r5, [sp, #120]	; 0x78
   2c494:	add	r9, r6, r4
   2c498:	orr	r6, r0, r2, ror #23
   2c49c:	and	r4, r0, r2, ror #23
   2c4a0:	and	r6, sl, r6
   2c4a4:	orr	r4, r6, r4
   2c4a8:	ldr	r6, [sp, #72]	; 0x48
   2c4ac:	str	r5, [fp, #-56]	; 0xffffffc8
   2c4b0:	eor	r6, r6, r5
   2c4b4:	ldr	r5, [sp, #92]	; 0x5c
   2c4b8:	eor	r6, r6, r1, ror #17
   2c4bc:	ldr	r1, [sp, #112]	; 0x70
   2c4c0:	eor	r5, r5, r1, ror #25
   2c4c4:	eor	r5, r5, r6
   2c4c8:	eor	r5, r5, r6, ror #17
   2c4cc:	eor	r1, r5, r6, ror #9
   2c4d0:	ldr	r5, [sp, #104]	; 0x68
   2c4d4:	str	r1, [sp, #88]	; 0x58
   2c4d8:	eor	r5, r1, r5
   2c4dc:	ldr	r1, [fp, #-108]	; 0xffffff94
   2c4e0:	add	r3, r5, r3, ror #23
   2c4e4:	movw	r5, #25246	; 0x629e
   2c4e8:	add	r3, r3, r4
   2c4ec:	movt	r5, #41447	; 0xa1e7
   2c4f0:	add	r3, r3, r8
   2c4f4:	add	r4, ip, r3, ror #20
   2c4f8:	add	r4, r4, r5
   2c4fc:	add	r5, r9, r4, ror #25
   2c500:	ldr	r9, [sp, #100]	; 0x64
   2c504:	eor	r6, r5, r5, ror #23
   2c508:	eor	r8, r6, r5, ror #15
   2c50c:	mvn	r5, r8
   2c510:	and	r6, r8, ip
   2c514:	and	r5, r5, r7, ror #13
   2c518:	orr	r5, r6, r5
   2c51c:	add	r6, r9, lr, ror #13
   2c520:	add	r6, r6, r5
   2c524:	ror	r5, r4, #25
   2c528:	orr	r4, sl, r0, ror #23
   2c52c:	str	r6, [sp, #108]	; 0x6c
   2c530:	and	r4, r3, r4
   2c534:	and	r6, sl, r0, ror #23
   2c538:	eor	lr, r5, r3, ror #20
   2c53c:	ldr	r5, [fp, #-100]	; 0xffffff9c
   2c540:	orr	r4, r4, r6
   2c544:	ldr	r6, [sp, #76]	; 0x4c
   2c548:	str	r6, [fp, #-52]	; 0xffffffcc
   2c54c:	eor	r6, r5, r6
   2c550:	ldr	r5, [sp, #80]	; 0x50
   2c554:	eor	r6, r6, r9, ror #17
   2c558:	eor	r5, r1, r5, ror #25
   2c55c:	ldr	r1, [fp, #-112]	; 0xffffff90
   2c560:	eor	r5, r5, r6
   2c564:	eor	r5, r5, r6, ror #17
   2c568:	eor	r5, r5, r6, ror #9
   2c56c:	str	r5, [sp, #120]	; 0x78
   2c570:	eor	r5, r5, r1
   2c574:	ldr	r1, [sp, #108]	; 0x6c
   2c578:	add	r2, r5, r2, ror #23
   2c57c:	movw	r5, #50493	; 0xc53d
   2c580:	add	r2, r2, r4
   2c584:	movt	r5, #17358	; 0x43ce
   2c588:	add	r2, r2, lr
   2c58c:	add	r4, r8, r2, ror #20
   2c590:	add	r4, r4, r5
   2c594:	add	r6, r1, r4, ror #25
   2c598:	ldr	r1, [fp, #-116]	; 0xffffff8c
   2c59c:	ror	r4, r4, #25
   2c5a0:	eor	r5, r6, r6, ror #23
   2c5a4:	eor	r4, r4, r2, ror #20
   2c5a8:	eor	lr, r5, r6, ror #15
   2c5ac:	mvn	r6, lr
   2c5b0:	and	r5, lr, r8
   2c5b4:	and	r6, r6, ip, ror #13
   2c5b8:	orr	r5, r5, r6
   2c5bc:	add	r6, r1, r7, ror #13
   2c5c0:	and	r7, r3, sl, ror #23
   2c5c4:	add	r5, r6, r5
   2c5c8:	orr	r6, r3, sl, ror #23
   2c5cc:	and	r6, r2, r6
   2c5d0:	str	r5, [sp, #108]	; 0x6c
   2c5d4:	ldr	r5, [sp, #84]	; 0x54
   2c5d8:	orr	r6, r6, r7
   2c5dc:	ldr	r7, [fp, #-104]	; 0xffffff98
   2c5e0:	str	r5, [fp, #-48]	; 0xffffffd0
   2c5e4:	eor	r7, r7, r5
   2c5e8:	ldr	r5, [sp, #104]	; 0x68
   2c5ec:	eor	r7, r7, r1, ror #17
   2c5f0:	ldr	r1, [sp, #116]	; 0x74
   2c5f4:	eor	r5, r5, r1, ror #25
   2c5f8:	eor	r5, r5, r7
   2c5fc:	eor	r5, r5, r7, ror #17
   2c600:	eor	r1, r5, r7, ror #9
   2c604:	eor	r5, r1, r9
   2c608:	str	r1, [sp, #84]	; 0x54
   2c60c:	ldr	r1, [sp, #108]	; 0x6c
   2c610:	ldr	r9, [sp, #88]	; 0x58
   2c614:	add	r0, r5, r0, ror #23
   2c618:	movw	r5, #35450	; 0x8a7a
   2c61c:	add	r0, r0, r6
   2c620:	movt	r5, #34717	; 0x879d
   2c624:	add	r0, r0, r4
   2c628:	add	r4, lr, r0, ror #20
   2c62c:	add	r4, r4, r5
   2c630:	add	r5, r1, r4, ror #25
   2c634:	ldr	r1, [fp, #-112]	; 0xffffff90
   2c638:	eor	r6, r5, r5, ror #23
   2c63c:	eor	r7, r6, r5, ror #15
   2c640:	mvn	r5, r7
   2c644:	and	r6, r7, lr
   2c648:	and	r5, r5, r8, ror #13
   2c64c:	orr	r5, r6, r5
   2c650:	add	r6, r9, ip, ror #13
   2c654:	add	r6, r6, r5
   2c658:	ror	r5, r4, #25
   2c65c:	orr	r4, r2, r3, ror #23
   2c660:	str	r6, [sp, #108]	; 0x6c
   2c664:	and	r4, r0, r4
   2c668:	and	r6, r2, r3, ror #23
   2c66c:	eor	ip, r5, r0, ror #20
   2c670:	ldr	r5, [sp, #112]	; 0x70
   2c674:	orr	r4, r4, r6
   2c678:	ldr	r6, [sp, #92]	; 0x5c
   2c67c:	str	r5, [fp, #-44]	; 0xffffffd4
   2c680:	eor	r6, r6, r5
   2c684:	ldr	r5, [sp, #96]	; 0x60
   2c688:	eor	r6, r6, r9, ror #17
   2c68c:	eor	r5, r1, r5, ror #25
   2c690:	ldr	r1, [fp, #-116]	; 0xffffff8c
   2c694:	eor	r5, r5, r6
   2c698:	eor	r5, r5, r6, ror #17
   2c69c:	eor	r5, r5, r6, ror #9
   2c6a0:	ldr	r6, [sp, #108]	; 0x6c
   2c6a4:	str	r5, [sp, #76]	; 0x4c
   2c6a8:	eor	r5, r5, r1
   2c6ac:	add	r1, r5, sl, ror #23
   2c6b0:	movw	r5, #5365	; 0x14f5
   2c6b4:	ldr	sl, [sp, #120]	; 0x78
   2c6b8:	add	r1, r1, r4
   2c6bc:	movt	r5, #3899	; 0xf3b
   2c6c0:	add	r1, r1, ip
   2c6c4:	add	r4, r7, r1, ror #20
   2c6c8:	add	r5, r4, r5
   2c6cc:	add	r6, r6, r5, ror #25
   2c6d0:	ror	r5, r5, #25
   2c6d4:	eor	r4, r6, r6, ror #23
   2c6d8:	eor	ip, r4, r6, ror #15
   2c6dc:	mvn	r6, ip
   2c6e0:	and	r4, ip, r7
   2c6e4:	and	r6, r6, lr, ror #13
   2c6e8:	orr	r4, r4, r6
   2c6ec:	add	r6, sl, r8, ror #13
   2c6f0:	add	r4, r6, r4
   2c6f4:	orr	r6, r0, r2, ror #23
   2c6f8:	str	r4, [sp, #112]	; 0x70
   2c6fc:	eor	r4, r5, r1, ror #20
   2c700:	and	r6, r1, r6
   2c704:	ldr	r5, [sp, #80]	; 0x50
   2c708:	str	r4, [sp, #108]	; 0x6c
   2c70c:	and	r4, r0, r2, ror #23
   2c710:	orr	r8, r6, r4
   2c714:	ldr	r6, [fp, #-108]	; 0xffffff94
   2c718:	ldr	r4, [sp, #72]	; 0x48
   2c71c:	str	r5, [fp, #-40]	; 0xffffffd8
   2c720:	eor	r6, r6, r5
   2c724:	ldr	r5, [sp, #100]	; 0x64
   2c728:	eor	r6, r6, sl, ror #17
   2c72c:	ldr	sl, [sp, #76]	; 0x4c
   2c730:	eor	r5, r5, r4, ror #25
   2c734:	eor	r5, r5, r6
   2c738:	eor	r5, r5, r6, ror #17
   2c73c:	eor	r4, r5, r6, ror #9
   2c740:	eor	r5, r4, r9
   2c744:	str	r4, [sp, #80]	; 0x50
   2c748:	ldr	r4, [sp, #108]	; 0x6c
   2c74c:	ldr	r9, [sp, #84]	; 0x54
   2c750:	add	r3, r5, r3, ror #23
   2c754:	movw	r5, #10730	; 0x29ea
   2c758:	add	r3, r3, r8
   2c75c:	movt	r5, #7798	; 0x1e76
   2c760:	add	r3, r3, r4
   2c764:	add	r4, ip, r3, ror #20
   2c768:	add	r4, r4, r5
   2c76c:	ldr	r5, [sp, #112]	; 0x70
   2c770:	add	r5, r5, r4, ror #25
   2c774:	eor	r6, r5, r5, ror #23
   2c778:	eor	r8, r6, r5, ror #15
   2c77c:	mvn	r5, r8
   2c780:	and	r6, r8, ip
   2c784:	and	r5, r5, r7, ror #13
   2c788:	orr	r5, r6, r5
   2c78c:	add	r6, r9, lr, ror #13
   2c790:	add	r6, r6, r5
   2c794:	ror	r5, r4, #25
   2c798:	orr	r4, r1, r0, ror #23
   2c79c:	str	r6, [sp, #112]	; 0x70
   2c7a0:	eor	r6, r5, r3, ror #20
   2c7a4:	and	r4, r3, r4
   2c7a8:	ldr	r5, [sp, #116]	; 0x74
   2c7ac:	str	r6, [sp, #108]	; 0x6c
   2c7b0:	and	r6, r1, r0, ror #23
   2c7b4:	orr	lr, r4, r6
   2c7b8:	ldr	r4, [sp, #104]	; 0x68
   2c7bc:	str	r5, [fp, #-36]	; 0xffffffdc
   2c7c0:	eor	r6, r4, r5
   2c7c4:	ldr	r5, [fp, #-100]	; 0xffffff9c
   2c7c8:	ldr	r4, [fp, #-116]	; 0xffffff8c
   2c7cc:	eor	r6, r6, r9, ror #17
   2c7d0:	eor	r5, r4, r5, ror #25
   2c7d4:	ldr	r4, [sp, #120]	; 0x78
   2c7d8:	eor	r5, r5, r6
   2c7dc:	eor	r5, r5, r6, ror #17
   2c7e0:	eor	r5, r5, r6, ror #9
   2c7e4:	ldr	r6, [sp, #108]	; 0x6c
   2c7e8:	str	r5, [sp, #116]	; 0x74
   2c7ec:	eor	r5, r5, r4
   2c7f0:	add	r2, r5, r2, ror #23
   2c7f4:	movw	r5, #21460	; 0x53d4
   2c7f8:	add	r2, r2, lr
   2c7fc:	movt	r5, #15596	; 0x3cec
   2c800:	add	r2, r2, r6
   2c804:	add	r4, r8, r2, ror #20
   2c808:	add	lr, r4, r5
   2c80c:	ldr	r4, [sp, #112]	; 0x70
   2c810:	add	r6, r4, lr, ror #25
   2c814:	eor	r5, r6, r6, ror #23
   2c818:	eor	r4, r5, r6, ror #15
   2c81c:	mvn	r6, r4
   2c820:	and	r5, r4, r8
   2c824:	str	r4, [sp, #108]	; 0x6c
   2c828:	and	r6, r6, ip, ror #13
   2c82c:	orr	r5, r5, r6
   2c830:	add	r6, sl, r7, ror #13
   2c834:	and	r7, r3, r1, ror #23
   2c838:	add	r4, r6, r5
   2c83c:	orr	r6, r3, r1, ror #23
   2c840:	ldr	r5, [sp, #96]	; 0x60
   2c844:	and	r6, r2, r6
   2c848:	str	r4, [sp, #112]	; 0x70
   2c84c:	ror	r4, lr, #25
   2c850:	orr	r6, r6, r7
   2c854:	ldr	r7, [fp, #-112]	; 0xffffff90
   2c858:	eor	lr, r4, r2, ror #20
   2c85c:	ldr	r4, [sp, #88]	; 0x58
   2c860:	str	r5, [fp, #-32]	; 0xffffffe0
   2c864:	eor	r7, r7, r5
   2c868:	ldr	r5, [fp, #-104]	; 0xffffff98
   2c86c:	eor	r7, r7, sl, ror #17
   2c870:	ldr	sl, [sp, #80]	; 0x50
   2c874:	eor	r5, r4, r5, ror #25
   2c878:	eor	r5, r5, r7
   2c87c:	eor	r5, r5, r7, ror #17
   2c880:	eor	r4, r5, r7, ror #9
   2c884:	eor	r5, r4, r9
   2c888:	str	r4, [sp, #96]	; 0x60
   2c88c:	add	r0, r5, r0, ror #23
   2c890:	movw	r5, #42920	; 0xa7a8
   2c894:	add	r0, r0, r6
   2c898:	movt	r5, #31192	; 0x79d8
   2c89c:	add	lr, r0, lr
   2c8a0:	ldr	r0, [sp, #108]	; 0x6c
   2c8a4:	add	r4, r0, lr, ror #20
   2c8a8:	add	r4, r4, r5
   2c8ac:	ldr	r5, [sp, #112]	; 0x70
   2c8b0:	add	r5, r5, r4, ror #25
   2c8b4:	eor	r6, r5, r5, ror #23
   2c8b8:	eor	r7, r6, r5, ror #15
   2c8bc:	mvn	r5, r7
   2c8c0:	and	r6, r7, r0
   2c8c4:	and	r5, r5, r8, ror #13
   2c8c8:	orr	r5, r6, r5
   2c8cc:	add	r6, sl, ip, ror #13
   2c8d0:	ldr	ip, [sp, #76]	; 0x4c
   2c8d4:	add	r0, r6, r5
   2c8d8:	ror	r5, r4, #25
   2c8dc:	orr	r4, r2, r3, ror #23
   2c8e0:	and	r6, r2, r3, ror #23
   2c8e4:	str	r0, [sp, #68]	; 0x44
   2c8e8:	eor	r9, r5, lr, ror #20
   2c8ec:	ldr	r5, [sp, #72]	; 0x48
   2c8f0:	ldr	r0, [sp, #100]	; 0x64
   2c8f4:	and	r4, lr, r4
   2c8f8:	orr	r4, r4, r6
   2c8fc:	eor	r6, r0, r5
   2c900:	str	r5, [fp, #-92]	; 0xffffffa4
   2c904:	ldr	r0, [sp, #120]	; 0x78
   2c908:	ldr	r5, [sp, #92]	; 0x5c
   2c90c:	eor	r6, r6, sl, ror #17
   2c910:	eor	r5, r0, r5, ror #25
   2c914:	eor	r5, r5, r6
   2c918:	eor	r5, r5, r6, ror #17
   2c91c:	eor	r0, r5, r6, ror #9
   2c920:	eor	r5, r0, ip
   2c924:	str	r0, [sp, #112]	; 0x70
   2c928:	ldr	r0, [sp, #68]	; 0x44
   2c92c:	add	r1, r5, r1, ror #23
   2c930:	movw	r5, #20304	; 0x4f50
   2c934:	add	r1, r1, r4
   2c938:	movt	r5, #62385	; 0xf3b1
   2c93c:	add	r1, r1, r9
   2c940:	add	r4, r7, r1, ror #20
   2c944:	add	r5, r4, r5
   2c948:	add	r6, r0, r5, ror #25
   2c94c:	ldr	r0, [sp, #108]	; 0x6c
   2c950:	ror	r5, r5, #25
   2c954:	eor	r4, r6, r6, ror #23
   2c958:	eor	r9, r4, r6, ror #15
   2c95c:	mvn	r6, r9
   2c960:	and	r4, r9, r7
   2c964:	and	r6, r6, r0, ror #13
   2c968:	ldr	r0, [sp, #116]	; 0x74
   2c96c:	orr	r4, r4, r6
   2c970:	add	r6, r0, r8, ror #13
   2c974:	eor	r8, r5, r1, ror #20
   2c978:	ldr	r5, [fp, #-100]	; 0xffffff9c
   2c97c:	add	r4, r6, r4
   2c980:	orr	r6, lr, r2, ror #23
   2c984:	str	r4, [sp, #72]	; 0x48
   2c988:	and	r6, r1, r6
   2c98c:	and	r4, lr, r2, ror #23
   2c990:	orr	r4, r6, r4
   2c994:	ldr	r6, [fp, #-116]	; 0xffffff8c
   2c998:	str	r5, [fp, #-88]	; 0xffffffa8
   2c99c:	eor	r6, r6, r5
   2c9a0:	ldr	r5, [sp, #84]	; 0x54
   2c9a4:	eor	r6, r6, r0, ror #17
   2c9a8:	ldr	r0, [fp, #-108]	; 0xffffff94
   2c9ac:	eor	r5, r5, r0, ror #25
   2c9b0:	eor	r5, r5, r6
   2c9b4:	eor	r5, r5, r6, ror #17
   2c9b8:	eor	r0, r5, r6, ror #9
   2c9bc:	eor	r5, r0, sl
   2c9c0:	str	r0, [fp, #-100]	; 0xffffff9c
   2c9c4:	ldr	r0, [sp, #72]	; 0x48
   2c9c8:	ldr	sl, [sp, #96]	; 0x60
   2c9cc:	add	r3, r5, r3, ror #23
   2c9d0:	movw	r5, #40609	; 0x9ea1
   2c9d4:	add	r3, r3, r4
   2c9d8:	movt	r5, #59234	; 0xe762
   2c9dc:	add	r3, r3, r8
   2c9e0:	add	r4, r9, r3, ror #20
   2c9e4:	add	r4, r4, r5
   2c9e8:	add	r5, r0, r4, ror #25
   2c9ec:	ldr	r0, [sp, #104]	; 0x68
   2c9f0:	eor	r6, r5, r5, ror #23
   2c9f4:	eor	r8, r6, r5, ror #15
   2c9f8:	mvn	r5, r8
   2c9fc:	and	r6, r8, r9
   2ca00:	and	r5, r5, r7, ror #13
   2ca04:	orr	r5, r6, r5
   2ca08:	ldr	r6, [sp, #108]	; 0x6c
   2ca0c:	add	r6, sl, r6, ror #13
   2ca10:	add	r5, r6, r5
   2ca14:	and	r6, r1, lr, ror #23
   2ca18:	str	r5, [sp, #108]	; 0x6c
   2ca1c:	ror	r5, r4, #25
   2ca20:	eor	r4, r5, r3, ror #20
   2ca24:	ldr	r5, [fp, #-104]	; 0xffffff98
   2ca28:	str	r4, [sp, #68]	; 0x44
   2ca2c:	orr	r4, r1, lr, ror #23
   2ca30:	and	r4, r3, r4
   2ca34:	orr	r4, r4, r6
   2ca38:	ldr	r6, [sp, #88]	; 0x58
   2ca3c:	str	r5, [fp, #-84]	; 0xffffffac
   2ca40:	eor	r6, r6, r5
   2ca44:	eor	r5, ip, r0, ror #25
   2ca48:	ldr	r0, [sp, #116]	; 0x74
   2ca4c:	eor	r6, r6, sl, ror #17
   2ca50:	eor	r5, r5, r6
   2ca54:	eor	r5, r5, r6, ror #17
   2ca58:	eor	r6, r5, r6, ror #9
   2ca5c:	eor	r5, r6, r0
   2ca60:	ldr	r0, [sp, #68]	; 0x44
   2ca64:	str	r6, [sp, #72]	; 0x48
   2ca68:	add	r2, r5, r2, ror #23
   2ca6c:	movw	r5, #15683	; 0x3d43
   2ca70:	add	r2, r2, r4
   2ca74:	movt	r5, #52933	; 0xcec5
   2ca78:	add	r2, r2, r0
   2ca7c:	ldr	r0, [sp, #108]	; 0x6c
   2ca80:	add	r4, r8, r2, ror #20
   2ca84:	add	r4, r4, r5
   2ca88:	add	r6, r0, r4, ror #25
   2ca8c:	ror	r4, r4, #25
   2ca90:	eor	r5, r6, r6, ror #23
   2ca94:	eor	r4, r4, r2, ror #20
   2ca98:	eor	r0, r5, r6, ror #15
   2ca9c:	mvn	r6, r0
   2caa0:	and	r5, r0, r8
   2caa4:	str	r0, [sp, #68]	; 0x44
   2caa8:	and	r6, r6, r9, ror #13
   2caac:	orr	ip, r5, r6
   2cab0:	ldr	r5, [sp, #112]	; 0x70
   2cab4:	add	r6, r5, r7, ror #13
   2cab8:	and	r7, r3, r1, ror #23
   2cabc:	add	r0, r6, ip
   2cac0:	orr	r6, r3, r1, ror #23
   2cac4:	and	r6, r2, r6
   2cac8:	str	r0, [fp, #-104]	; 0xffffff98
   2cacc:	ldr	r0, [sp, #120]	; 0x78
   2cad0:	orr	r6, r6, r7
   2cad4:	ldr	r7, [sp, #92]	; 0x5c
   2cad8:	str	r7, [fp, #-80]	; 0xffffffb0
   2cadc:	eor	r7, r0, r7
   2cae0:	ldr	r0, [fp, #-112]	; 0xffffff90
   2cae4:	eor	r7, r7, r5, ror #17
   2cae8:	ldr	r5, [sp, #80]	; 0x50
   2caec:	eor	r5, r5, r0, ror #25
   2caf0:	eor	r5, r5, r7
   2caf4:	eor	r5, r5, r7, ror #17
   2caf8:	eor	r0, r5, r7, ror #9
   2cafc:	ldr	r7, [fp, #-104]	; 0xffffff98
   2cb00:	eor	r5, r0, sl
   2cb04:	str	r0, [sp, #108]	; 0x6c
   2cb08:	ldr	sl, [sp, #68]	; 0x44
   2cb0c:	add	r0, r5, lr, ror #23
   2cb10:	add	r0, r0, r6
   2cb14:	add	ip, r0, r4
   2cb18:	movw	r4, #31367	; 0x7a87
   2cb1c:	ldr	r0, [fp, #-100]	; 0xffffff9c
   2cb20:	movt	r4, #40330	; 0x9d8a
   2cb24:	add	r4, r4, ip, ror #20
   2cb28:	add	r4, r4, sl
   2cb2c:	add	r5, r7, r4, ror #25
   2cb30:	eor	r6, r5, r5, ror #23
   2cb34:	eor	r7, r6, r5, ror #15
   2cb38:	mvn	r5, r7
   2cb3c:	and	r6, r7, sl
   2cb40:	and	r5, r5, r8, ror #13
   2cb44:	orr	r5, r6, r5
   2cb48:	add	r6, r0, r9, ror #13
   2cb4c:	add	r6, r6, r5
   2cb50:	ror	r5, r4, #25
   2cb54:	orr	r4, r2, r3, ror #23
   2cb58:	str	r6, [sp, #92]	; 0x5c
   2cb5c:	and	r4, ip, r4
   2cb60:	and	r6, r2, r3, ror #23
   2cb64:	eor	r9, r5, ip, ror #20
   2cb68:	ldr	r5, [fp, #-108]	; 0xffffff94
   2cb6c:	orr	r4, r4, r6
   2cb70:	ldr	r6, [sp, #84]	; 0x54
   2cb74:	str	r5, [fp, #-76]	; 0xffffffb4
   2cb78:	eor	r6, r6, r5
   2cb7c:	ldr	r5, [sp, #100]	; 0x64
   2cb80:	eor	r6, r6, r0, ror #17
   2cb84:	ldr	r0, [sp, #116]	; 0x74
   2cb88:	eor	r5, r0, r5, ror #25
   2cb8c:	eor	r5, r5, r6
   2cb90:	eor	r5, r5, r6, ror #17
   2cb94:	eor	r0, r5, r6, ror #9
   2cb98:	ldr	r6, [sp, #112]	; 0x70
   2cb9c:	str	r0, [fp, #-104]	; 0xffffff98
   2cba0:	eor	r5, r0, r6
   2cba4:	ldr	r0, [sp, #92]	; 0x5c
   2cba8:	add	r1, r5, r1, ror #23
   2cbac:	add	r1, r1, r4
   2cbb0:	movw	r4, #62735	; 0xf50f
   2cbb4:	add	lr, r1, r9
   2cbb8:	movt	r4, #15124	; 0x3b14
   2cbbc:	ldr	r1, [sp, #76]	; 0x4c
   2cbc0:	add	r4, r4, lr, ror #20
   2cbc4:	add	r5, r4, r7
   2cbc8:	add	r6, r0, r5, ror #25
   2cbcc:	ror	r5, r5, #25
   2cbd0:	eor	r4, r6, r6, ror #23
   2cbd4:	eor	r0, r5, lr, ror #20
   2cbd8:	ldr	r5, [sp, #104]	; 0x68
   2cbdc:	eor	r9, r4, r6, ror #15
   2cbe0:	mvn	r6, r9
   2cbe4:	and	r4, r9, r7
   2cbe8:	and	r6, r6, sl, ror #13
   2cbec:	ldr	sl, [sp, #72]	; 0x48
   2cbf0:	orr	r4, r4, r6
   2cbf4:	str	r5, [fp, #-72]	; 0xffffffb8
   2cbf8:	add	r6, sl, r8, ror #13
   2cbfc:	add	r8, r6, r4
   2cc00:	orr	r6, ip, r2, ror #23
   2cc04:	and	r4, ip, r2, ror #23
   2cc08:	and	r6, lr, r6
   2cc0c:	orr	r4, r6, r4
   2cc10:	eor	r6, r1, r5
   2cc14:	ldr	r1, [fp, #-116]	; 0xffffff8c
   2cc18:	ldr	r5, [sp, #96]	; 0x60
   2cc1c:	eor	r6, r6, sl, ror #17
   2cc20:	eor	r5, r5, r1, ror #25
   2cc24:	eor	r5, r5, r6
   2cc28:	eor	r5, r5, r6, ror #17
   2cc2c:	eor	r1, r5, r6, ror #9
   2cc30:	ldr	r5, [fp, #-100]	; 0xffffff9c
   2cc34:	str	r1, [fp, #-108]	; 0xffffff94
   2cc38:	eor	r5, r1, r5
   2cc3c:	ldr	r1, [sp, #68]	; 0x44
   2cc40:	add	r3, r5, r3, ror #23
   2cc44:	add	r3, r3, r4
   2cc48:	movw	r4, #59934	; 0xea1e
   2cc4c:	add	r3, r3, r0
   2cc50:	movt	r4, #30249	; 0x7629
   2cc54:	ldr	r0, [sp, #108]	; 0x6c
   2cc58:	add	r4, r4, r3, ror #20
   2cc5c:	add	r4, r4, r9
   2cc60:	add	r5, r8, r4, ror #25
   2cc64:	eor	r6, r5, r5, ror #23
   2cc68:	eor	r8, r6, r5, ror #15
   2cc6c:	mvn	r5, r8
   2cc70:	and	r6, r8, r9
   2cc74:	and	r5, r5, r7, ror #13
   2cc78:	orr	r5, r6, r5
   2cc7c:	add	r6, r0, r1, ror #13
   2cc80:	add	r1, r6, r5
   2cc84:	ror	r5, r4, #25
   2cc88:	orr	r4, lr, ip, ror #23
   2cc8c:	and	r6, lr, ip, ror #23
   2cc90:	and	r4, r3, r4
   2cc94:	str	r1, [sp, #104]	; 0x68
   2cc98:	eor	r1, r5, r3, ror #20
   2cc9c:	ldr	r5, [fp, #-112]	; 0xffffff90
   2cca0:	orr	r4, r4, r6
   2cca4:	ldr	r6, [sp, #80]	; 0x50
   2cca8:	str	r5, [fp, #-68]	; 0xffffffbc
   2ccac:	eor	r6, r6, r5
   2ccb0:	ldr	r5, [sp, #112]	; 0x70
   2ccb4:	eor	r6, r6, r0, ror #17
   2ccb8:	ldr	r0, [sp, #88]	; 0x58
   2ccbc:	eor	r5, r5, r0, ror #25
   2ccc0:	eor	r5, r5, r6
   2ccc4:	eor	r5, r5, r6, ror #17
   2ccc8:	eor	r0, r5, r6, ror #9
   2cccc:	eor	r5, r0, sl
   2ccd0:	str	r0, [fp, #-112]	; 0xffffff90
   2ccd4:	ldr	r0, [sp, #104]	; 0x68
   2ccd8:	add	r2, r5, r2, ror #23
   2ccdc:	add	r2, r2, r4
   2cce0:	movw	r4, #54332	; 0xd43c
   2cce4:	add	r2, r2, r1
   2cce8:	movt	r4, #60499	; 0xec53
   2ccec:	ldr	r1, [fp, #-104]	; 0xffffff98
   2ccf0:	add	r4, r4, r2, ror #20
   2ccf4:	add	r4, r4, r8
   2ccf8:	add	r6, r0, r4, ror #25
   2ccfc:	ror	r4, r4, #25
   2cd00:	eor	r5, r6, r6, ror #23
   2cd04:	eor	r4, r4, r2, ror #20
   2cd08:	eor	r0, r5, r6, ror #15
   2cd0c:	mvn	r6, r0
   2cd10:	and	r5, r0, r8
   2cd14:	str	r0, [sp, #60]	; 0x3c
   2cd18:	ldr	r0, [sp, #100]	; 0x64
   2cd1c:	and	r6, r6, r9, ror #13
   2cd20:	orr	r5, r5, r6
   2cd24:	add	r6, r1, r7, ror #13
   2cd28:	and	r7, r3, lr, ror #23
   2cd2c:	add	sl, r6, r5
   2cd30:	ldr	r5, [sp, #116]	; 0x74
   2cd34:	orr	r6, r3, lr, ror #23
   2cd38:	and	r6, r2, r6
   2cd3c:	str	r0, [fp, #-64]	; 0xffffffc0
   2cd40:	orr	r6, r6, r7
   2cd44:	eor	r7, r5, r0
   2cd48:	ldr	r0, [sp, #120]	; 0x78
   2cd4c:	eor	r7, r7, r1, ror #17
   2cd50:	ldr	r1, [fp, #-100]	; 0xffffff9c
   2cd54:	eor	r5, r1, r0, ror #25
   2cd58:	ldr	r0, [sp, #108]	; 0x6c
   2cd5c:	eor	r5, r5, r7
   2cd60:	eor	r5, r5, r7, ror #17
   2cd64:	eor	r1, r5, r7, ror #9
   2cd68:	ldr	r7, [fp, #-108]	; 0xffffff94
   2cd6c:	eor	r5, r1, r0
   2cd70:	str	r1, [sp, #100]	; 0x64
   2cd74:	ldr	r1, [sp, #96]	; 0x60
   2cd78:	add	r0, r5, ip, ror #23
   2cd7c:	add	r0, r0, r6
   2cd80:	add	ip, r0, r4
   2cd84:	ldr	r0, [sp, #60]	; 0x3c
   2cd88:	movw	r4, #43129	; 0xa879
   2cd8c:	movt	r4, #55463	; 0xd8a7
   2cd90:	add	r4, r4, ip, ror #20
   2cd94:	add	r4, r4, r0
   2cd98:	add	r5, sl, r4, ror #25
   2cd9c:	eor	r6, r5, r5, ror #23
   2cda0:	eor	sl, r6, r5, ror #15
   2cda4:	mvn	r5, sl
   2cda8:	and	r6, sl, r0
   2cdac:	and	r5, r5, r8, ror #13
   2cdb0:	orr	r5, r6, r5
   2cdb4:	add	r6, r7, r9, ror #13
   2cdb8:	mov	r9, r7
   2cdbc:	add	r0, r6, r5
   2cdc0:	ror	r5, r4, #25
   2cdc4:	orr	r4, r2, r3, ror #23
   2cdc8:	and	r6, r2, r3, ror #23
   2cdcc:	str	r0, [sp, #92]	; 0x5c
   2cdd0:	eor	r0, r5, ip, ror #20
   2cdd4:	ldr	r5, [fp, #-116]	; 0xffffff8c
   2cdd8:	and	r4, ip, r4
   2cddc:	orr	r4, r4, r6
   2cde0:	eor	r6, r1, r5
   2cde4:	str	r5, [fp, #-60]	; 0xffffffc4
   2cde8:	ldr	r1, [sp, #84]	; 0x54
   2cdec:	ldr	r5, [sp, #72]	; 0x48
   2cdf0:	eor	r6, r6, r7, ror #17
   2cdf4:	ldr	r7, [fp, #-112]	; 0xffffff90
   2cdf8:	eor	r5, r5, r1, ror #25
   2cdfc:	ldr	r1, [fp, #-104]	; 0xffffff98
   2ce00:	eor	r5, r5, r6
   2ce04:	eor	r5, r5, r6, ror #17
   2ce08:	eor	r5, r5, r6, ror #9
   2ce0c:	str	r5, [sp, #104]	; 0x68
   2ce10:	eor	r5, r5, r1
   2ce14:	add	r1, r5, lr, ror #23
   2ce18:	ldr	lr, [sp, #60]	; 0x3c
   2ce1c:	add	r1, r1, r4
   2ce20:	movw	r4, #20723	; 0x50f3
   2ce24:	add	r1, r1, r0
   2ce28:	ldr	r0, [sp, #92]	; 0x5c
   2ce2c:	movt	r4, #45391	; 0xb14f
   2ce30:	add	r4, r4, r1, ror #20
   2ce34:	add	r5, r4, sl
   2ce38:	add	r6, r0, r5, ror #25
   2ce3c:	ror	r5, r5, #25
   2ce40:	eor	r4, r6, r6, ror #23
   2ce44:	eor	r0, r4, r6, ror #15
   2ce48:	mvn	r6, r0
   2ce4c:	and	r4, r0, sl
   2ce50:	str	r0, [sp, #68]	; 0x44
   2ce54:	eor	r0, r5, r1, ror #20
   2ce58:	ldr	r5, [sp, #88]	; 0x58
   2ce5c:	and	r6, r6, lr, ror #13
   2ce60:	orr	r4, r4, r6
   2ce64:	add	r6, r7, r8, ror #13
   2ce68:	add	r8, r6, r4
   2ce6c:	orr	r6, ip, r2, ror #23
   2ce70:	and	r4, ip, r2, ror #23
   2ce74:	and	r6, r1, r6
   2ce78:	str	r5, [fp, #-56]	; 0xffffffc8
   2ce7c:	orr	r4, r6, r4
   2ce80:	ldr	r6, [sp, #112]	; 0x70
   2ce84:	eor	r6, r6, r5
   2ce88:	ldr	r5, [sp, #108]	; 0x6c
   2ce8c:	eor	r6, r6, r7, ror #17
   2ce90:	ldr	r7, [sp, #76]	; 0x4c
   2ce94:	eor	r5, r5, r7, ror #25
   2ce98:	ldr	r7, [sp, #68]	; 0x44
   2ce9c:	eor	r5, r5, r6
   2cea0:	eor	r5, r5, r6, ror #17
   2cea4:	eor	r5, r5, r6, ror #9
   2cea8:	str	r5, [sp, #92]	; 0x5c
   2ceac:	eor	r5, r5, r9
   2ceb0:	ldr	r9, [sp, #100]	; 0x64
   2ceb4:	add	r3, r5, r3, ror #23
   2ceb8:	add	r3, r3, r4
   2cebc:	movw	r4, #41447	; 0xa1e7
   2cec0:	add	r3, r3, r0
   2cec4:	movt	r4, #25246	; 0x629e
   2cec8:	add	r4, r4, r3, ror #20
   2cecc:	add	r4, r4, r7
   2ced0:	add	r5, r8, r4, ror #25
   2ced4:	mov	r8, r7
   2ced8:	eor	r6, r5, r5, ror #23
   2cedc:	eor	r0, r6, r5, ror #15
   2cee0:	mvn	r5, r0
   2cee4:	and	r6, r0, r7
   2cee8:	str	r0, [sp, #64]	; 0x40
   2ceec:	ldr	r7, [fp, #-104]	; 0xffffff98
   2cef0:	and	r5, r5, sl, ror #13
   2cef4:	orr	r5, r6, r5
   2cef8:	add	r6, r9, lr, ror #13
   2cefc:	add	r0, r6, r5
   2cf00:	ror	r6, r4, #25
   2cf04:	orr	r4, r1, ip, ror #23
   2cf08:	and	r5, r1, ip, ror #23
   2cf0c:	and	r4, r3, r4
   2cf10:	eor	lr, r6, r3, ror #20
   2cf14:	ldr	r6, [fp, #-100]	; 0xffffff9c
   2cf18:	str	r0, [sp, #88]	; 0x58
   2cf1c:	orr	r5, r4, r5
   2cf20:	ldr	r4, [sp, #120]	; 0x78
   2cf24:	str	r4, [fp, #-52]	; 0xffffffcc
   2cf28:	eor	r4, r6, r4
   2cf2c:	ldr	r6, [sp, #80]	; 0x50
   2cf30:	eor	r4, r4, r9, ror #17
   2cf34:	eor	r6, r7, r6, ror #25
   2cf38:	and	r7, r3, r1, ror #23
   2cf3c:	eor	r6, r6, r4
   2cf40:	eor	r6, r6, r4, ror #17
   2cf44:	eor	r0, r6, r4, ror #9
   2cf48:	ldr	r4, [fp, #-112]	; 0xffffff90
   2cf4c:	str	r0, [fp, #-116]	; 0xffffff8c
   2cf50:	eor	r4, r0, r4
   2cf54:	ldr	r0, [sp, #64]	; 0x40
   2cf58:	add	r2, r4, r2, ror #23
   2cf5c:	ldr	r4, [sp, #88]	; 0x58
   2cf60:	add	r2, r2, r5
   2cf64:	add	lr, r2, lr
   2cf68:	movw	r2, #17358	; 0x43ce
   2cf6c:	movt	r2, #50493	; 0xc53d
   2cf70:	add	r2, r2, lr, ror #20
   2cf74:	add	r2, r2, r0
   2cf78:	add	r4, r4, r2, ror #25
   2cf7c:	ror	r2, r2, #25
   2cf80:	eor	r5, r4, r4, ror #23
   2cf84:	eor	r5, r5, r4, ror #15
   2cf88:	mvn	r4, r5
   2cf8c:	and	r6, r5, r0
   2cf90:	and	r4, r4, r8, ror #13
   2cf94:	mov	r8, r0
   2cf98:	ldr	r0, [sp, #104]	; 0x68
   2cf9c:	orr	r4, r6, r4
   2cfa0:	add	r6, r0, sl, ror #13
   2cfa4:	eor	sl, r2, lr, ror #20
   2cfa8:	ldr	r2, [sp, #72]	; 0x48
   2cfac:	add	r4, r6, r4
   2cfb0:	orr	r6, r3, r1, ror #23
   2cfb4:	str	r4, [sp, #120]	; 0x78
   2cfb8:	ldr	r4, [sp, #84]	; 0x54
   2cfbc:	and	r6, lr, r6
   2cfc0:	orr	r6, r6, r7
   2cfc4:	eor	r7, r2, r4
   2cfc8:	str	r4, [fp, #-48]	; 0xffffffd0
   2cfcc:	ldr	r4, [sp, #116]	; 0x74
   2cfd0:	ldr	r2, [fp, #-108]	; 0xffffff94
   2cfd4:	eor	r7, r7, r0, ror #17
   2cfd8:	eor	r4, r2, r4, ror #25
   2cfdc:	movw	r2, #34717	; 0x879d
   2cfe0:	eor	r4, r4, r7
   2cfe4:	movt	r2, #35450	; 0x8a7a
   2cfe8:	eor	r4, r4, r7, ror #17
   2cfec:	eor	r0, r4, r7, ror #9
   2cff0:	eor	r4, r0, r9
   2cff4:	str	r0, [sp, #88]	; 0x58
   2cff8:	add	r0, r4, ip, ror #23
   2cffc:	add	r0, r0, r6
   2d000:	add	ip, r0, sl
   2d004:	ldr	r0, [sp, #120]	; 0x78
   2d008:	ldr	sl, [sp, #92]	; 0x5c
   2d00c:	add	r2, r2, ip, ror #20
   2d010:	add	r4, r2, r5
   2d014:	add	r2, r0, r4, ror #25
   2d018:	ldr	r0, [sp, #68]	; 0x44
   2d01c:	eor	r6, r2, r2, ror #23
   2d020:	eor	r9, r6, r2, ror #15
   2d024:	ldr	r2, [fp, #-112]	; 0xffffff90
   2d028:	mvn	r6, r9
   2d02c:	and	r7, r9, r5
   2d030:	and	r6, r6, r8, ror #13
   2d034:	orr	r6, r7, r6
   2d038:	add	r7, sl, r0, ror #13
   2d03c:	add	r0, r7, r6
   2d040:	ror	r6, r4, #25
   2d044:	orr	r4, lr, r3, ror #23
   2d048:	and	r7, lr, r3, ror #23
   2d04c:	and	r4, ip, r4
   2d050:	str	r0, [sp, #120]	; 0x78
   2d054:	eor	r0, r6, ip, ror #20
   2d058:	ldr	r6, [sp, #76]	; 0x4c
   2d05c:	orr	r4, r4, r7
   2d060:	ldr	r7, [sp, #108]	; 0x6c
   2d064:	str	r6, [fp, #-44]	; 0xffffffd4
   2d068:	eor	r7, r7, r6
   2d06c:	ldr	r6, [sp, #96]	; 0x60
   2d070:	eor	r7, r7, sl, ror #17
   2d074:	eor	r6, r2, r6, ror #25
   2d078:	eor	r6, r6, r7
   2d07c:	eor	r6, r6, r7, ror #17
   2d080:	eor	r2, r6, r7, ror #9
   2d084:	ldr	r6, [sp, #104]	; 0x68
   2d088:	str	r2, [sp, #84]	; 0x54
   2d08c:	eor	r6, r2, r6
   2d090:	movw	r2, #3899	; 0xf3b
   2d094:	add	r1, r6, r1, ror #23
   2d098:	movt	r2, #5365	; 0x14f5
   2d09c:	add	r1, r1, r4
   2d0a0:	add	r8, r1, r0
   2d0a4:	ldr	r0, [sp, #120]	; 0x78
   2d0a8:	ldr	r1, [fp, #-116]	; 0xffffff8c
   2d0ac:	add	r4, r2, r8, ror #20
   2d0b0:	add	r6, r4, r9
   2d0b4:	add	r7, r0, r6, ror #25
   2d0b8:	ldr	r0, [sp, #64]	; 0x40
   2d0bc:	eor	r4, r7, r7, ror #23
   2d0c0:	eor	r4, r4, r7, ror #15
   2d0c4:	mvn	r7, r4
   2d0c8:	and	r2, r4, r9
   2d0cc:	and	r7, r7, r5, ror #13
   2d0d0:	orr	r2, r2, r7
   2d0d4:	add	r7, r1, r0, ror #13
   2d0d8:	add	r0, r7, r2
   2d0dc:	ror	r7, r6, #25
   2d0e0:	orr	r6, ip, lr, ror #23
   2d0e4:	and	r2, ip, lr, ror #23
   2d0e8:	and	r6, r8, r6
   2d0ec:	str	r0, [sp, #120]	; 0x78
   2d0f0:	eor	r0, r7, r8, ror #20
   2d0f4:	ldr	r7, [fp, #-104]	; 0xffffff98
   2d0f8:	orr	r2, r6, r2
   2d0fc:	ldr	r6, [sp, #80]	; 0x50
   2d100:	str	r0, [sp, #76]	; 0x4c
   2d104:	ldr	r0, [sp, #112]	; 0x70
   2d108:	str	r6, [fp, #-40]	; 0xffffffd8
   2d10c:	eor	r6, r7, r6
   2d110:	eor	r6, r6, r1, ror #17
   2d114:	ldr	r1, [sp, #100]	; 0x64
   2d118:	eor	r7, r1, r0, ror #25
   2d11c:	eor	r7, r7, r6
   2d120:	eor	r7, r7, r6, ror #17
   2d124:	eor	r0, r7, r6, ror #9
   2d128:	eor	r6, r0, sl
   2d12c:	str	r0, [sp, #80]	; 0x50
   2d130:	ldr	r0, [sp, #76]	; 0x4c
   2d134:	add	r3, r6, r3, ror #23
   2d138:	add	r2, r3, r2
   2d13c:	add	r6, r2, r0
   2d140:	movw	r2, #7798	; 0x1e76
   2d144:	ldr	r0, [sp, #120]	; 0x78
   2d148:	movt	r2, #10730	; 0x29ea
   2d14c:	add	r2, r2, r6, ror #20
   2d150:	add	r2, r2, r4
   2d154:	add	r3, r0, r2, ror #25
   2d158:	ldr	r0, [sp, #88]	; 0x58
   2d15c:	ror	r2, r2, #25
   2d160:	eor	r7, r3, r3, ror #23
   2d164:	eor	r2, r2, r6, ror #20
   2d168:	eor	sl, r7, r3, ror #15
   2d16c:	mvn	r3, sl
   2d170:	and	r7, sl, r4
   2d174:	and	r3, r3, r9, ror #13
   2d178:	add	r5, r0, r5, ror #13
   2d17c:	orr	r3, r7, r3
   2d180:	and	r7, r8, ip, ror #23
   2d184:	add	r1, r5, r3
   2d188:	orr	r3, r8, ip, ror #23
   2d18c:	ldr	r5, [sp, #116]	; 0x74
   2d190:	and	r3, r6, r3
   2d194:	orr	r3, r3, r7
   2d198:	ldr	r7, [fp, #-108]	; 0xffffff94
   2d19c:	str	r5, [fp, #-36]	; 0xffffffdc
   2d1a0:	eor	r7, r7, r5
   2d1a4:	ldr	r5, [fp, #-100]	; 0xffffff9c
   2d1a8:	eor	r7, r7, r0, ror #17
   2d1ac:	ldr	r0, [sp, #104]	; 0x68
   2d1b0:	eor	r5, r0, r5, ror #25
   2d1b4:	eor	r5, r5, r7
   2d1b8:	eor	r5, r5, r7, ror #17
   2d1bc:	eor	r0, r5, r7, ror #9
   2d1c0:	ldr	r5, [fp, #-116]	; 0xffffff8c
   2d1c4:	str	r0, [sp, #76]	; 0x4c
   2d1c8:	eor	r5, r0, r5
   2d1cc:	add	r7, r5, lr, ror #23
   2d1d0:	add	r3, r7, r3
   2d1d4:	add	lr, r3, r2
   2d1d8:	movw	r2, #15596	; 0x3cec
   2d1dc:	ldr	r3, [fp, #-112]	; 0xffffff90
   2d1e0:	movt	r2, #21460	; 0x53d4
   2d1e4:	str	lr, [sp, #68]	; 0x44
   2d1e8:	add	r2, r2, lr, ror #20
   2d1ec:	add	r2, r2, sl
   2d1f0:	add	r7, r1, r2, ror #25
   2d1f4:	ror	r2, r2, #25
   2d1f8:	eor	r5, r7, r7, ror #23
   2d1fc:	eor	r0, r5, r7, ror #15
   2d200:	mvn	r5, r0
   2d204:	str	r0, [sp, #116]	; 0x74
   2d208:	and	r7, r0, sl
   2d20c:	ldr	r0, [sp, #84]	; 0x54
   2d210:	and	r5, r5, r4, ror #13
   2d214:	orr	r5, r7, r5
   2d218:	add	r7, r0, r9, ror #13
   2d21c:	eor	r9, r2, lr, ror #20
   2d220:	ldr	r2, [sp, #96]	; 0x60
   2d224:	add	r1, r7, r5
   2d228:	orr	r7, r6, r8, ror #23
   2d22c:	and	r5, r6, r8, ror #23
   2d230:	and	r7, lr, r7
   2d234:	str	r1, [sp, #120]	; 0x78
   2d238:	ldr	r1, [sp, #72]	; 0x48
   2d23c:	orr	r5, r7, r5
   2d240:	eor	r7, r3, r2
   2d244:	str	r2, [fp, #-32]	; 0xffffffe0
   2d248:	eor	r7, r7, r0, ror #17
   2d24c:	ldr	r0, [sp, #92]	; 0x5c
   2d250:	eor	r2, r0, r1, ror #25
   2d254:	eor	r2, r2, r7
   2d258:	eor	r2, r2, r7, ror #17
   2d25c:	eor	r0, r2, r7, ror #9
   2d260:	ldr	r2, [sp, #88]	; 0x58
   2d264:	str	r0, [sp, #96]	; 0x60
   2d268:	eor	r2, r0, r2
   2d26c:	add	r0, r2, ip, ror #23
   2d270:	movw	r2, #31192	; 0x79d8
   2d274:	add	r0, r0, r5
   2d278:	movt	r2, #42920	; 0xa7a8
   2d27c:	add	r9, r0, r9
   2d280:	ldr	r0, [sp, #116]	; 0x74
   2d284:	add	r2, r2, r9, ror #20
   2d288:	add	ip, r2, r0
   2d28c:	ldr	r2, [sp, #120]	; 0x78
   2d290:	add	r5, r2, ip, ror #25
   2d294:	eor	r7, r5, r5, ror #23
   2d298:	eor	r2, r7, r5, ror #15
   2d29c:	and	r5, r2, r0
   2d2a0:	ldr	r0, [sp, #80]	; 0x50
   2d2a4:	mvn	r7, r2
   2d2a8:	str	r2, [sp, #120]	; 0x78
   2d2ac:	and	r7, r7, sl, ror #13
   2d2b0:	orr	r5, r5, r7
   2d2b4:	and	r7, lr, r6, ror #23
   2d2b8:	add	r4, r0, r4, ror #13
   2d2bc:	add	r2, r4, r5
   2d2c0:	ldr	r5, [fp, #-100]	; 0xffffff9c
   2d2c4:	ldr	r4, [sp, #108]	; 0x6c
   2d2c8:	str	r2, [sp, #64]	; 0x40
   2d2cc:	ror	r2, ip, #25
   2d2d0:	ldr	ip, [fp, #-116]	; 0xffffff8c
   2d2d4:	eor	r2, r2, r9, ror #20
   2d2d8:	str	r2, [sp, #60]	; 0x3c
   2d2dc:	orr	r2, lr, r6, ror #23
   2d2e0:	and	r2, r9, r2
   2d2e4:	orr	r7, r2, r7
   2d2e8:	ldr	r2, [sp, #112]	; 0x70
   2d2ec:	str	r2, [fp, #-92]	; 0xffffffa4
   2d2f0:	str	r5, [fp, #-88]	; 0xffffffa8
   2d2f4:	str	r4, [fp, #-80]	; 0xffffffb0
   2d2f8:	str	r1, [fp, #-84]	; 0xffffffac
   2d2fc:	ldr	r1, [fp, #-104]	; 0xffffff98
   2d300:	eor	r4, ip, r4, ror #25
   2d304:	str	r1, [fp, #-76]	; 0xffffffb4
   2d308:	ldr	r1, [fp, #-108]	; 0xffffff94
   2d30c:	str	r1, [fp, #-72]	; 0xffffffb8
   2d310:	ldr	r1, [sp, #100]	; 0x64
   2d314:	str	r3, [fp, #-68]	; 0xffffffbc
   2d318:	ldr	r3, [sp, #116]	; 0x74
   2d31c:	eor	r2, r1, r2
   2d320:	str	r1, [fp, #-64]	; 0xffffffc0
   2d324:	ldr	r1, [sp, #84]	; 0x54
   2d328:	eor	r2, r2, r0, ror #17
   2d32c:	eor	r4, r4, r2
   2d330:	eor	r4, r4, r2, ror #17
   2d334:	eor	r0, r4, r2, ror #9
   2d338:	movw	r2, #62385	; 0xf3b1
   2d33c:	eor	r4, r0, r1
   2d340:	str	r0, [sp, #100]	; 0x64
   2d344:	ldr	r0, [sp, #60]	; 0x3c
   2d348:	movt	r2, #20304	; 0x4f50
   2d34c:	add	r1, r4, r8, ror #23
   2d350:	ldr	r8, [sp, #76]	; 0x4c
   2d354:	add	r1, r1, r7
   2d358:	add	r1, r1, r0
   2d35c:	ldr	r0, [sp, #64]	; 0x40
   2d360:	add	r4, r2, r1, ror #20
   2d364:	ldr	r2, [sp, #120]	; 0x78
   2d368:	add	r5, r4, r2
   2d36c:	add	r4, r0, r5, ror #25
   2d370:	eor	r7, r4, r4, ror #23
   2d374:	eor	r0, r7, r4, ror #15
   2d378:	ldr	r4, [sp, #88]	; 0x58
   2d37c:	mvn	r7, r0
   2d380:	and	r2, r0, r2
   2d384:	str	r0, [sp, #112]	; 0x70
   2d388:	and	r7, r7, r3, ror #13
   2d38c:	ldr	r3, [sp, #104]	; 0x68
   2d390:	orr	r2, r2, r7
   2d394:	add	r7, r8, sl, ror #13
   2d398:	add	sl, r7, r2
   2d39c:	ror	r7, r5, #25
   2d3a0:	orr	r5, r9, lr, ror #23
   2d3a4:	and	r2, r9, lr, ror #23
   2d3a8:	ldr	lr, [sp, #100]	; 0x64
   2d3ac:	eor	r0, r7, r1, ror #20
   2d3b0:	and	r5, r1, r5
   2d3b4:	ldr	r7, [fp, #-104]	; 0xffffff98
   2d3b8:	str	r0, [sp, #64]	; 0x40
   2d3bc:	ldr	r0, [fp, #-100]	; 0xffffff9c
   2d3c0:	orr	r2, r5, r2
   2d3c4:	str	r3, [fp, #-60]	; 0xffffffc4
   2d3c8:	eor	r5, r3, r0
   2d3cc:	ldr	r3, [sp, #92]	; 0x5c
   2d3d0:	ldr	r0, [sp, #84]	; 0x54
   2d3d4:	eor	r5, r5, r8, ror #17
   2d3d8:	str	r3, [fp, #-56]	; 0xffffffc8
   2d3dc:	str	ip, [fp, #-52]	; 0xffffffcc
   2d3e0:	eor	ip, r4, r7, ror #25
   2d3e4:	str	r4, [fp, #-48]	; 0xffffffd0
   2d3e8:	str	r0, [fp, #-44]	; 0xffffffd4
   2d3ec:	eor	r7, ip, r5
   2d3f0:	eor	r7, r7, r5, ror #17
   2d3f4:	eor	r7, r7, r5, ror #9
   2d3f8:	ldr	r5, [sp, #80]	; 0x50
   2d3fc:	str	r5, [fp, #-40]	; 0xffffffd8
   2d400:	str	r8, [fp, #-36]	; 0xffffffdc
   2d404:	ldr	r8, [sp, #96]	; 0x60
   2d408:	str	r8, [fp, #-32]	; 0xffffffe0
   2d40c:	str	lr, [fp, #-92]	; 0xffffffa4
   2d410:	str	r7, [fp, #-88]	; 0xffffffa8
   2d414:	eor	r7, r7, r5
   2d418:	add	r7, r7, r6, ror #23
   2d41c:	add	r2, r7, r2
   2d420:	ldr	r7, [sp, #64]	; 0x40
   2d424:	add	r6, r2, r7
   2d428:	ldr	r7, [sp, #112]	; 0x70
   2d42c:	movw	r2, #59234	; 0xe762
   2d430:	movt	r2, #40609	; 0x9ea1
   2d434:	add	r2, r2, r6, ror #20
   2d438:	add	r2, r2, r7
   2d43c:	add	r4, sl, r2, ror #25
   2d440:	ror	r2, r2, #25
   2d444:	eor	r5, r4, r4, ror #23
   2d448:	eor	ip, r5, r4, ror #15
   2d44c:	ldr	r4, [sp, #120]	; 0x78
   2d450:	mvn	r5, ip
   2d454:	and	r7, ip, r7
   2d458:	and	r5, r5, r4, ror #13
   2d45c:	ldr	r4, [sp, #116]	; 0x74
   2d460:	orr	r5, r7, r5
   2d464:	add	r7, r8, r4, ror #13
   2d468:	eor	r4, r2, r6, ror #20
   2d46c:	ldr	r2, [sp, #72]	; 0x48
   2d470:	add	sl, r7, r5
   2d474:	orr	r5, r1, r9, ror #23
   2d478:	and	r7, r1, r9, ror #23
   2d47c:	and	r5, r6, r5
   2d480:	orr	r5, r5, r7
   2d484:	eor	r7, r3, r2
   2d488:	ldr	r2, [fp, #-108]	; 0xffffff94
   2d48c:	movw	r3, #52933	; 0xcec5
   2d490:	eor	r7, r7, r8, ror #17
   2d494:	movt	r3, #15683	; 0x3d43
   2d498:	eor	r2, r0, r2, ror #25
   2d49c:	ldr	r0, [sp, #76]	; 0x4c
   2d4a0:	eor	r2, r2, r7
   2d4a4:	eor	r2, r2, r7, ror #17
   2d4a8:	eor	r2, r2, r7, ror #9
   2d4ac:	str	r2, [fp, #-84]	; 0xffffffac
   2d4b0:	eor	r2, r2, r0
   2d4b4:	ldr	r0, [sp, #68]	; 0x44
   2d4b8:	add	r2, r2, r0, ror #23
   2d4bc:	ldr	r0, [sp, #108]	; 0x6c
   2d4c0:	add	r2, r2, r5
   2d4c4:	add	r2, r2, r4
   2d4c8:	ldr	r4, [fp, #-116]	; 0xffffff8c
   2d4cc:	add	r3, r3, r2, ror #20
   2d4d0:	add	r3, r3, ip
   2d4d4:	add	r7, sl, r3, ror #25
   2d4d8:	ldr	sl, [sp, #4]
   2d4dc:	ror	r3, r3, #25
   2d4e0:	eor	r5, r4, r0
   2d4e4:	ldr	r0, [fp, #-112]	; 0xffffff90
   2d4e8:	ldr	r4, [sp, #80]	; 0x50
   2d4ec:	eor	r3, r3, r2, ror #20
   2d4f0:	eor	r5, r5, lr, ror #17
   2d4f4:	eor	r4, r4, r0, ror #25
   2d4f8:	eor	r4, r4, r5
   2d4fc:	eor	r4, r4, r5, ror #17
   2d500:	eor	r5, r4, r5, ror #9
   2d504:	str	r5, [fp, #-80]	; 0xffffffb0
   2d508:	eor	r5, r5, r8
   2d50c:	ldr	r4, [sl, #16]
   2d510:	eor	r4, r7, r4
   2d514:	eor	r4, r4, r7, ror #23
   2d518:	eor	r0, r4, r7, ror #15
   2d51c:	orr	r4, r6, r1, ror #23
   2d520:	and	r7, r6, r1, ror #23
   2d524:	and	r4, r2, r4
   2d528:	str	r0, [fp, #-100]	; 0xffffff9c
   2d52c:	add	r0, r5, r9, ror #23
   2d530:	orr	r7, r4, r7
   2d534:	add	r0, r0, r7
   2d538:	add	r0, r0, r3
   2d53c:	ldm	sl, {r3, r4, r7, r9}
   2d540:	eor	r8, r0, r3
   2d544:	ldr	r3, [sl, #20]
   2d548:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2d54c:	eor	r1, r9, r1, ror #23
   2d550:	str	r8, [sp, #32]
   2d554:	eor	r5, ip, r3
   2d558:	eor	r3, r2, r4
   2d55c:	ldr	r2, [sl, #24]
   2d560:	ldr	r4, [sp, #112]	; 0x70
   2d564:	ldr	ip, [sp]
   2d568:	add	r0, r0, #64	; 0x40
   2d56c:	mov	r9, r3
   2d570:	eor	lr, r2, r4, ror #13
   2d574:	eor	r4, r7, r6, ror #23
   2d578:	ldr	r2, [sl, #28]
   2d57c:	ldr	r6, [sp, #120]	; 0x78
   2d580:	str	r8, [sl]
   2d584:	cmp	r0, ip
   2d588:	stmib	sl, {r3, r4}
   2d58c:	str	r1, [sl, #12]
   2d590:	str	lr, [fp, #-104]	; 0xffffff98
   2d594:	ldr	r3, [fp, #-100]	; 0xffffff9c
   2d598:	eor	r2, r2, r6, ror #13
   2d59c:	mov	r7, r3
   2d5a0:	str	r3, [sl, #16]
   2d5a4:	str	r5, [sl, #20]
   2d5a8:	str	lr, [sl, #24]
   2d5ac:	str	r2, [sl, #28]
   2d5b0:	bcc	2af6c <__assert_fail@plt+0x19b48>
   2d5b4:	sub	sp, fp, #28
   2d5b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d5bc:	b	11178 <posix_fadvise64@plt>
   2d5c0:	cmp	r0, #0
   2d5c4:	bxeq	lr
   2d5c8:	push	{r4, sl, fp, lr}
   2d5cc:	add	fp, sp, #8
   2d5d0:	sub	sp, sp, #16
   2d5d4:	mov	r4, r1
   2d5d8:	bl	1134c <fileno@plt>
   2d5dc:	mov	r1, #0
   2d5e0:	mov	r2, #0
   2d5e4:	mov	r3, #0
   2d5e8:	str	r1, [sp]
   2d5ec:	stmib	sp, {r1, r4}
   2d5f0:	bl	11178 <posix_fadvise64@plt>
   2d5f4:	sub	sp, fp, #8
   2d5f8:	pop	{r4, sl, fp, pc}
   2d5fc:	push	{r4, r5, r6, sl, fp, lr}
   2d600:	add	fp, sp, #16
   2d604:	sub	sp, sp, #8
   2d608:	mov	r4, r0
   2d60c:	bl	1134c <fileno@plt>
   2d610:	cmn	r0, #1
   2d614:	ble	2d688 <__assert_fail@plt+0x1c264>
   2d618:	mov	r0, r4
   2d61c:	bl	11298 <__freading@plt>
   2d620:	cmp	r0, #0
   2d624:	beq	2d650 <__assert_fail@plt+0x1c22c>
   2d628:	mov	r0, r4
   2d62c:	bl	1134c <fileno@plt>
   2d630:	mov	r1, #1
   2d634:	mov	r2, #0
   2d638:	mov	r3, #0
   2d63c:	str	r1, [sp]
   2d640:	bl	1122c <lseek64@plt>
   2d644:	and	r0, r0, r1
   2d648:	cmn	r0, #1
   2d64c:	beq	2d688 <__assert_fail@plt+0x1c264>
   2d650:	mov	r0, r4
   2d654:	bl	2d698 <__assert_fail@plt+0x1c274>
   2d658:	cmp	r0, #0
   2d65c:	beq	2d688 <__assert_fail@plt+0x1c264>
   2d660:	bl	11304 <__errno_location@plt>
   2d664:	ldr	r6, [r0]
   2d668:	mov	r5, r0
   2d66c:	mov	r0, r4
   2d670:	bl	11364 <fclose@plt>
   2d674:	cmp	r6, #0
   2d678:	strne	r6, [r5]
   2d67c:	mvnne	r0, #0
   2d680:	sub	sp, fp, #16
   2d684:	pop	{r4, r5, r6, sl, fp, pc}
   2d688:	mov	r0, r4
   2d68c:	sub	sp, fp, #16
   2d690:	pop	{r4, r5, r6, sl, fp, lr}
   2d694:	b	11364 <fclose@plt>
   2d698:	push	{r4, sl, fp, lr}
   2d69c:	add	fp, sp, #8
   2d6a0:	sub	sp, sp, #8
   2d6a4:	mov	r4, r0
   2d6a8:	cmp	r0, #0
   2d6ac:	beq	2d6c8 <__assert_fail@plt+0x1c2a4>
   2d6b0:	mov	r0, r4
   2d6b4:	bl	11298 <__freading@plt>
   2d6b8:	cmp	r0, #0
   2d6bc:	ldrbne	r0, [r4, #1]
   2d6c0:	tstne	r0, #1
   2d6c4:	bne	2d6d8 <__assert_fail@plt+0x1c2b4>
   2d6c8:	mov	r0, r4
   2d6cc:	sub	sp, fp, #8
   2d6d0:	pop	{r4, sl, fp, lr}
   2d6d4:	b	11184 <fflush@plt>
   2d6d8:	mov	r0, #1
   2d6dc:	mov	r2, #0
   2d6e0:	mov	r3, #0
   2d6e4:	str	r0, [sp]
   2d6e8:	mov	r0, r4
   2d6ec:	bl	2d7dc <__assert_fail@plt+0x1c3b8>
   2d6f0:	mov	r0, r4
   2d6f4:	sub	sp, fp, #8
   2d6f8:	pop	{r4, sl, fp, lr}
   2d6fc:	b	11184 <fflush@plt>
   2d700:	push	{r4, r5, r6, r7, fp, lr}
   2d704:	add	fp, sp, #16
   2d708:	mov	r5, r1
   2d70c:	bl	113d0 <fopen64@plt>
   2d710:	mov	r4, #0
   2d714:	cmp	r0, #0
   2d718:	beq	2d768 <__assert_fail@plt+0x1c344>
   2d71c:	mov	r6, r0
   2d720:	bl	1134c <fileno@plt>
   2d724:	cmp	r0, #2
   2d728:	movhi	r0, r6
   2d72c:	pophi	{r4, r5, r6, r7, fp, pc}
   2d730:	bl	303e8 <__assert_fail@plt+0x1efc4>
   2d734:	cmn	r0, #1
   2d738:	ble	2d794 <__assert_fail@plt+0x1c370>
   2d73c:	mov	r7, r0
   2d740:	mov	r0, r6
   2d744:	bl	2d5fc <__assert_fail@plt+0x1c1d8>
   2d748:	cmp	r0, #0
   2d74c:	bne	2d770 <__assert_fail@plt+0x1c34c>
   2d750:	mov	r0, r7
   2d754:	mov	r1, r5
   2d758:	bl	11130 <fdopen@plt>
   2d75c:	mov	r4, r0
   2d760:	cmp	r0, #0
   2d764:	beq	2d770 <__assert_fail@plt+0x1c34c>
   2d768:	mov	r0, r4
   2d76c:	pop	{r4, r5, r6, r7, fp, pc}
   2d770:	bl	11304 <__errno_location@plt>
   2d774:	ldr	r5, [r0]
   2d778:	mov	r4, r0
   2d77c:	mov	r0, r7
   2d780:	bl	1140c <close@plt>
   2d784:	str	r5, [r4]
   2d788:	mov	r4, #0
   2d78c:	mov	r0, r4
   2d790:	pop	{r4, r5, r6, r7, fp, pc}
   2d794:	bl	11304 <__errno_location@plt>
   2d798:	ldr	r7, [r0]
   2d79c:	mov	r5, r0
   2d7a0:	mov	r0, r6
   2d7a4:	bl	2d5fc <__assert_fail@plt+0x1c1d8>
   2d7a8:	mov	r0, r4
   2d7ac:	str	r7, [r5]
   2d7b0:	pop	{r4, r5, r6, r7, fp, pc}
   2d7b4:	push	{r4, r5, r6, sl, fp, lr}
   2d7b8:	add	fp, sp, #16
   2d7bc:	mov	r4, r0
   2d7c0:	bl	11304 <__errno_location@plt>
   2d7c4:	ldr	r6, [r0]
   2d7c8:	mov	r5, r0
   2d7cc:	mov	r0, r4
   2d7d0:	bl	1119c <free@plt>
   2d7d4:	str	r6, [r5]
   2d7d8:	pop	{r4, r5, r6, sl, fp, pc}
   2d7dc:	push	{r4, r5, r6, r7, fp, lr}
   2d7e0:	add	fp, sp, #16
   2d7e4:	sub	sp, sp, #8
   2d7e8:	mov	r4, r0
   2d7ec:	ldr	r0, [r0, #4]
   2d7f0:	mov	r5, r3
   2d7f4:	mov	r6, r2
   2d7f8:	ldr	r1, [r4, #8]
   2d7fc:	cmp	r1, r0
   2d800:	bne	2d81c <__assert_fail@plt+0x1c3f8>
   2d804:	ldrd	r0, [r4, #16]
   2d808:	cmp	r1, r0
   2d80c:	bne	2d81c <__assert_fail@plt+0x1c3f8>
   2d810:	ldr	r0, [r4, #36]	; 0x24
   2d814:	cmp	r0, #0
   2d818:	beq	2d834 <__assert_fail@plt+0x1c410>
   2d81c:	mov	r0, r4
   2d820:	mov	r2, r6
   2d824:	mov	r3, r5
   2d828:	sub	sp, fp, #16
   2d82c:	pop	{r4, r5, r6, r7, fp, lr}
   2d830:	b	11370 <fseeko64@plt>
   2d834:	ldr	r7, [fp, #8]
   2d838:	mov	r0, r4
   2d83c:	bl	1134c <fileno@plt>
   2d840:	mov	r2, r6
   2d844:	mov	r3, r5
   2d848:	str	r7, [sp]
   2d84c:	bl	1122c <lseek64@plt>
   2d850:	and	r2, r0, r1
   2d854:	cmn	r2, #1
   2d858:	mvneq	r0, #0
   2d85c:	subeq	sp, fp, #16
   2d860:	popeq	{r4, r5, r6, r7, fp, pc}
   2d864:	strd	r0, [r4, #80]	; 0x50
   2d868:	ldr	r0, [r4]
   2d86c:	bic	r0, r0, #16
   2d870:	str	r0, [r4]
   2d874:	mov	r0, #0
   2d878:	sub	sp, fp, #16
   2d87c:	pop	{r4, r5, r6, r7, fp, pc}
   2d880:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d884:	add	fp, sp, #28
   2d888:	sub	sp, sp, #4
   2d88c:	vpush	{d8-d9}
   2d890:	sub	sp, sp, #104	; 0x68
   2d894:	mov	r7, r3
   2d898:	mov	r6, r2
   2d89c:	mov	r9, r1
   2d8a0:	str	r0, [sp, #44]	; 0x2c
   2d8a4:	bl	113b8 <localeconv@plt>
   2d8a8:	ldr	r5, [r0]
   2d8ac:	mov	r4, r0
   2d8b0:	mov	r0, r5
   2d8b4:	bl	112ec <strlen@plt>
   2d8b8:	movw	r2, #23672	; 0x5c78
   2d8bc:	sub	r1, r0, #1
   2d8c0:	cmp	r1, #16
   2d8c4:	movt	r2, #3
   2d8c8:	movcc	r2, r5
   2d8cc:	ldr	r5, [r4, #4]
   2d8d0:	ldr	r4, [r4, #8]
   2d8d4:	movcs	r0, #1
   2d8d8:	str	r0, [sp, #16]
   2d8dc:	str	r2, [sp, #12]
   2d8e0:	mov	r0, r5
   2d8e4:	bl	112ec <strlen@plt>
   2d8e8:	movw	r3, #12311	; 0x3017
   2d8ec:	cmp	r0, #17
   2d8f0:	movw	r0, #647	; 0x287
   2d8f4:	ldr	r2, [fp, #16]
   2d8f8:	ldr	sl, [fp, #8]
   2d8fc:	ldr	r8, [fp, #12]
   2d900:	str	r6, [sp, #28]
   2d904:	str	r7, [sp, #36]	; 0x24
   2d908:	str	r4, [sp, #20]
   2d90c:	movt	r3, #3
   2d910:	add	r1, r6, r0
   2d914:	movcc	r3, r5
   2d918:	ands	r0, r7, #32
   2d91c:	ldr	r5, [fp, #20]
   2d920:	str	r1, [sp, #32]
   2d924:	str	r0, [sp, #24]
   2d928:	mov	r0, #1000	; 0x3e8
   2d92c:	str	r3, [sp, #52]	; 0x34
   2d930:	movwne	r0, #1024	; 0x400
   2d934:	str	r0, [sp, #40]	; 0x28
   2d938:	and	r0, r7, #3
   2d93c:	str	r0, [sp, #48]	; 0x30
   2d940:	subs	r0, sl, r2
   2d944:	sbcs	r0, r8, r5
   2d948:	bcs	2da3c <__assert_fail@plt+0x1c618>
   2d94c:	orrs	r0, sl, r8
   2d950:	mov	r4, r9
   2d954:	beq	2db24 <__assert_fail@plt+0x1c700>
   2d958:	ldr	r5, [fp, #20]
   2d95c:	mov	r0, r2
   2d960:	mov	r2, sl
   2d964:	mov	r3, r8
   2d968:	mov	r1, r5
   2d96c:	bl	326e0 <__assert_fail@plt+0x212bc>
   2d970:	ldr	r2, [fp, #16]
   2d974:	mov	r6, r0
   2d978:	mov	r3, r1
   2d97c:	umull	r0, r1, r0, sl
   2d980:	mla	r1, r6, r8, r1
   2d984:	mla	r1, r3, sl, r1
   2d988:	subs	r0, r2, r0
   2d98c:	sbc	r1, r5, r1
   2d990:	orrs	r0, r0, r1
   2d994:	bne	2db24 <__assert_fail@plt+0x1c700>
   2d998:	ldr	r5, [sp, #44]	; 0x2c
   2d99c:	mov	r1, r4
   2d9a0:	mov	r2, r6
   2d9a4:	mov	r8, r3
   2d9a8:	mov	r0, r5
   2d9ac:	bl	326e0 <__assert_fail@plt+0x212bc>
   2d9b0:	mov	r7, r0
   2d9b4:	mov	r9, r1
   2d9b8:	umull	r0, r1, r0, r6
   2d9bc:	mov	r2, #10
   2d9c0:	mov	r3, r8
   2d9c4:	mla	r1, r7, r8, r1
   2d9c8:	subs	r0, r5, r0
   2d9cc:	mla	r1, r9, r6, r1
   2d9d0:	umull	sl, r0, r0, r2
   2d9d4:	mov	r2, r6
   2d9d8:	sbc	r1, r4, r1
   2d9dc:	add	r1, r1, r1, lsl #2
   2d9e0:	add	r5, r0, r1, lsl #1
   2d9e4:	mov	r0, sl
   2d9e8:	mov	r1, r5
   2d9ec:	bl	326e0 <__assert_fail@plt+0x212bc>
   2d9f0:	mov	r4, r0
   2d9f4:	umull	r0, r2, r0, r6
   2d9f8:	mla	r2, r4, r8, r2
   2d9fc:	subs	r0, sl, r0
   2da00:	mla	r1, r1, r6, r2
   2da04:	mov	r2, #2
   2da08:	sbc	r1, r5, r1
   2da0c:	subs	r3, r6, r0, lsl #1
   2da10:	lsl	r1, r1, #1
   2da14:	orr	r1, r1, r0, lsr #31
   2da18:	sbcs	r3, r8, r1
   2da1c:	orr	r5, r1, r0, lsl #1
   2da20:	movwcc	r2, #3
   2da24:	cmp	r5, #0
   2da28:	movwne	r5, #1
   2da2c:	rsbs	r0, r6, r0, lsl #1
   2da30:	sbcs	r0, r1, r8
   2da34:	movcs	r5, r2
   2da38:	b	2dab4 <__assert_fail@plt+0x1c690>
   2da3c:	mov	r0, sl
   2da40:	mov	r1, r8
   2da44:	mov	r3, r5
   2da48:	bl	326e0 <__assert_fail@plt+0x212bc>
   2da4c:	ldr	r2, [fp, #16]
   2da50:	mov	r6, r0
   2da54:	mov	r3, r1
   2da58:	mov	r4, r9
   2da5c:	umull	r0, r1, r0, r2
   2da60:	mla	r1, r6, r5, r1
   2da64:	subs	r0, sl, r0
   2da68:	mla	r1, r3, r2, r1
   2da6c:	sbc	r1, r8, r1
   2da70:	orrs	r0, r0, r1
   2da74:	bne	2db24 <__assert_fail@plt+0x1c700>
   2da78:	ldr	r5, [sp, #44]	; 0x2c
   2da7c:	mov	r2, r6
   2da80:	umull	r7, r0, r6, r5
   2da84:	mla	r0, r6, r4, r0
   2da88:	mla	r9, r3, r5, r0
   2da8c:	mov	r0, r7
   2da90:	mov	r1, r9
   2da94:	bl	326e0 <__assert_fail@plt+0x212bc>
   2da98:	ldr	r2, [fp, #16]
   2da9c:	eor	r1, r1, r4
   2daa0:	eor	r0, r0, r5
   2daa4:	orrs	r0, r0, r1
   2daa8:	bne	2db24 <__assert_fail@plt+0x1c700>
   2daac:	mov	r5, #0
   2dab0:	mov	r4, #0
   2dab4:	ldr	r0, [sp, #36]	; 0x24
   2dab8:	ldr	r2, [sp, #40]	; 0x28
   2dabc:	mvn	r6, #0
   2dac0:	ands	r8, r0, #16
   2dac4:	beq	2dad8 <__assert_fail@plt+0x1c6b4>
   2dac8:	subs	r0, r7, r2
   2dacc:	mov	r6, #0
   2dad0:	sbcs	r0, r9, #0
   2dad4:	bcs	2de20 <__assert_fail@plt+0x1c9fc>
   2dad8:	ldr	r0, [sp, #32]
   2dadc:	mov	sl, r7
   2dae0:	str	r0, [sp, #44]	; 0x2c
   2dae4:	ldr	r0, [sp, #48]	; 0x30
   2dae8:	cmp	r0, #0
   2daec:	beq	2df6c <__assert_fail@plt+0x1cb48>
   2daf0:	cmp	r0, #1
   2daf4:	bne	2de14 <__assert_fail@plt+0x1c9f0>
   2daf8:	rsbs	r1, r5, #0
   2dafc:	mov	r0, #0
   2db00:	and	r3, sl, #1
   2db04:	ldr	r5, [sp, #44]	; 0x2c
   2db08:	sbc	r0, r0, #0
   2db0c:	eor	r1, r3, r1
   2db10:	orrs	r0, r1, r0
   2db14:	addne	r4, r4, #1
   2db18:	cmp	r4, #5
   2db1c:	bgt	2df7c <__assert_fail@plt+0x1cb58>
   2db20:	b	2dfd0 <__assert_fail@plt+0x1cbac>
   2db24:	ldr	r9, [fp, #20]
   2db28:	mov	r0, r2
   2db2c:	mov	r1, r9
   2db30:	bl	3266c <__assert_fail@plt+0x21248>
   2db34:	vmov	d8, r0, r1
   2db38:	ldr	r0, [sp, #44]	; 0x2c
   2db3c:	mov	r1, r4
   2db40:	bl	3266c <__assert_fail@plt+0x21248>
   2db44:	mov	r6, r0
   2db48:	mov	r7, r1
   2db4c:	mov	r0, sl
   2db50:	mov	r1, r8
   2db54:	bl	3266c <__assert_fail@plt+0x21248>
   2db58:	vmov	d17, r6, r7
   2db5c:	ldr	r7, [sp, #36]	; 0x24
   2db60:	vmov	d16, r0, r1
   2db64:	vdiv.f64	d16, d16, d8
   2db68:	vmul.f64	d8, d16, d17
   2db6c:	tst	r7, #16
   2db70:	bne	2dbe4 <__assert_fail@plt+0x1c7c0>
   2db74:	ldr	r0, [sp, #48]	; 0x30
   2db78:	ldr	sl, [sp, #28]
   2db7c:	cmp	r0, #1
   2db80:	beq	2dd6c <__assert_fail@plt+0x1c948>
   2db84:	vldr	d16, [pc, #964]	; 2df50 <__assert_fail@plt+0x1cb2c>
   2db88:	ldr	r8, [sp, #32]
   2db8c:	vcmpe.f64	d8, d16
   2db90:	vmrs	APSR_nzcv, fpscr
   2db94:	bpl	2dd70 <__assert_fail@plt+0x1c94c>
   2db98:	mov	r6, r0
   2db9c:	vmov	r0, r1, d8
   2dba0:	bl	32730 <__assert_fail@plt+0x2130c>
   2dba4:	mov	r4, r0
   2dba8:	mov	r5, r1
   2dbac:	bl	3266c <__assert_fail@plt+0x21248>
   2dbb0:	vmov	d16, r0, r1
   2dbb4:	clz	r0, r6
   2dbb8:	mov	r2, #0
   2dbbc:	vcmp.f64	d8, d16
   2dbc0:	lsr	r0, r0, #5
   2dbc4:	vmrs	APSR_nzcv, fpscr
   2dbc8:	movwne	r2, #1
   2dbcc:	and	r0, r0, r2
   2dbd0:	adds	r0, r0, r4
   2dbd4:	adc	r1, r5, #0
   2dbd8:	bl	3266c <__assert_fail@plt+0x21248>
   2dbdc:	vmov	d8, r0, r1
   2dbe0:	b	2dd70 <__assert_fail@plt+0x1c94c>
   2dbe4:	ldr	r0, [sp, #40]	; 0x28
   2dbe8:	vmov.f64	d16, #112	; 0x3f800000  1.0
   2dbec:	mov	r6, #0
   2dbf0:	vmov	s0, r0
   2dbf4:	vcvt.f64.u32	d17, s0
   2dbf8:	ldr	sl, [sp, #28]
   2dbfc:	add	r6, r6, #1
   2dc00:	vmul.f64	d16, d16, d17
   2dc04:	cmp	r6, #7
   2dc08:	vmulls.f64	d18, d16, d17
   2dc0c:	vcmpels.f64	d18, d8
   2dc10:	vmrsls	APSR_nzcv, fpscr
   2dc14:	bls	2dbfc <__assert_fail@plt+0x1c7d8>
   2dc18:	ldr	r0, [sp, #48]	; 0x30
   2dc1c:	ldr	r8, [sp, #32]
   2dc20:	ldr	r5, [sp, #16]
   2dc24:	vdiv.f64	d8, d8, d16
   2dc28:	vmov.f64	d16, d8
   2dc2c:	cmp	r0, #1
   2dc30:	beq	2dc94 <__assert_fail@plt+0x1c870>
   2dc34:	vldr	d16, [pc, #788]	; 2df50 <__assert_fail@plt+0x1cb2c>
   2dc38:	vcmpe.f64	d8, d16
   2dc3c:	vmov.f64	d16, d8
   2dc40:	vmrs	APSR_nzcv, fpscr
   2dc44:	bpl	2dc94 <__assert_fail@plt+0x1c870>
   2dc48:	vmov	r0, r1, d8
   2dc4c:	bl	32730 <__assert_fail@plt+0x2130c>
   2dc50:	mov	r4, r0
   2dc54:	mov	r5, r1
   2dc58:	bl	3266c <__assert_fail@plt+0x21248>
   2dc5c:	vmov	d16, r0, r1
   2dc60:	ldr	r0, [sp, #48]	; 0x30
   2dc64:	mov	r2, #0
   2dc68:	vcmp.f64	d8, d16
   2dc6c:	vmrs	APSR_nzcv, fpscr
   2dc70:	movwne	r2, #1
   2dc74:	clz	r0, r0
   2dc78:	lsr	r0, r0, #5
   2dc7c:	and	r0, r0, r2
   2dc80:	adds	r0, r0, r4
   2dc84:	adc	r1, r5, #0
   2dc88:	ldr	r5, [sp, #16]
   2dc8c:	bl	3266c <__assert_fail@plt+0x21248>
   2dc90:	vmov	d16, r0, r1
   2dc94:	movw	r3, #23680	; 0x5c80
   2dc98:	mov	r0, sl
   2dc9c:	mov	r1, #1
   2dca0:	mvn	r2, #0
   2dca4:	vstr	d16, [sp]
   2dca8:	movt	r3, #3
   2dcac:	bl	11310 <__sprintf_chk@plt>
   2dcb0:	ldr	r1, [sp, #24]
   2dcb4:	mov	r0, #3
   2dcb8:	cmp	r1, #0
   2dcbc:	movwne	r0, #2
   2dcc0:	add	r4, r0, r5
   2dcc4:	mov	r0, sl
   2dcc8:	bl	112ec <strlen@plt>
   2dccc:	cmp	r4, r0
   2dcd0:	bcc	2dcf4 <__assert_fail@plt+0x1c8d0>
   2dcd4:	mov	r2, r0
   2dcd8:	add	r5, r5, #1
   2dcdc:	tst	r7, #8
   2dce0:	beq	2dda0 <__assert_fail@plt+0x1c97c>
   2dce4:	add	r0, sl, r2
   2dce8:	ldrb	r0, [r0, #-1]
   2dcec:	cmp	r0, #48	; 0x30
   2dcf0:	bne	2dda0 <__assert_fail@plt+0x1c97c>
   2dcf4:	ldr	r0, [sp, #48]	; 0x30
   2dcf8:	vmov.f64	d9, #36	; 0x41200000  10.0
   2dcfc:	vmul.f64	d8, d8, d9
   2dd00:	cmp	r0, #1
   2dd04:	beq	2dd60 <__assert_fail@plt+0x1c93c>
   2dd08:	vldr	d16, [pc, #576]	; 2df50 <__assert_fail@plt+0x1cb2c>
   2dd0c:	vcmpe.f64	d8, d16
   2dd10:	vmrs	APSR_nzcv, fpscr
   2dd14:	bpl	2dd60 <__assert_fail@plt+0x1c93c>
   2dd18:	vmov	r0, r1, d8
   2dd1c:	bl	32730 <__assert_fail@plt+0x2130c>
   2dd20:	mov	r4, r0
   2dd24:	mov	r5, r1
   2dd28:	bl	3266c <__assert_fail@plt+0x21248>
   2dd2c:	vmov	d16, r0, r1
   2dd30:	ldr	r0, [sp, #48]	; 0x30
   2dd34:	mov	r2, #0
   2dd38:	vcmp.f64	d8, d16
   2dd3c:	vmrs	APSR_nzcv, fpscr
   2dd40:	movwne	r2, #1
   2dd44:	clz	r0, r0
   2dd48:	lsr	r0, r0, #5
   2dd4c:	and	r0, r0, r2
   2dd50:	adds	r0, r0, r4
   2dd54:	adc	r1, r5, #0
   2dd58:	bl	3266c <__assert_fail@plt+0x21248>
   2dd5c:	vmov	d8, r0, r1
   2dd60:	vdiv.f64	d16, d8, d9
   2dd64:	vstr	d16, [sp]
   2dd68:	b	2dd78 <__assert_fail@plt+0x1c954>
   2dd6c:	ldr	r8, [sp, #32]
   2dd70:	mvn	r6, #0
   2dd74:	vstr	d8, [sp]
   2dd78:	movw	r3, #23674	; 0x5c7a
   2dd7c:	mov	r0, sl
   2dd80:	mov	r1, #1
   2dd84:	mvn	r2, #0
   2dd88:	movt	r3, #3
   2dd8c:	bl	11310 <__sprintf_chk@plt>
   2dd90:	mov	r0, sl
   2dd94:	bl	112ec <strlen@plt>
   2dd98:	mov	r2, r0
   2dd9c:	mov	r5, #0
   2dda0:	sub	r4, r8, r2
   2dda4:	mov	r1, sl
   2dda8:	mov	r0, r4
   2ddac:	bl	11190 <memmove@plt>
   2ddb0:	sub	r5, r8, r5
   2ddb4:	tst	r7, #4
   2ddb8:	bne	2e024 <__assert_fail@plt+0x1cc00>
   2ddbc:	ldr	r3, [sp, #40]	; 0x28
   2ddc0:	ldr	r5, [fp, #16]
   2ddc4:	tst	r7, #128	; 0x80
   2ddc8:	beq	2e140 <__assert_fail@plt+0x1cd1c>
   2ddcc:	cmn	r6, #1
   2ddd0:	bgt	2dee0 <__assert_fail@plt+0x1cabc>
   2ddd4:	subs	r0, r5, #2
   2ddd8:	mov	r6, #0
   2dddc:	sbcs	r0, r9, #0
   2dde0:	bcc	2dee0 <__assert_fail@plt+0x1cabc>
   2dde4:	mov	r0, #0
   2dde8:	mov	r1, #1
   2ddec:	mov	r6, #0
   2ddf0:	cmp	r6, #7
   2ddf4:	beq	2dedc <__assert_fail@plt+0x1cab8>
   2ddf8:	umull	r1, r2, r1, r3
   2ddfc:	add	r6, r6, #1
   2de00:	mla	r0, r0, r3, r2
   2de04:	subs	r2, r1, r5
   2de08:	sbcs	r2, r0, r9
   2de0c:	bcc	2ddf0 <__assert_fail@plt+0x1c9cc>
   2de10:	b	2dee0 <__assert_fail@plt+0x1cabc>
   2de14:	ldr	r8, [sp, #32]
   2de18:	ldr	r5, [sp, #44]	; 0x2c
   2de1c:	b	2dfd4 <__assert_fail@plt+0x1cbb0>
   2de20:	mov	r6, #0
   2de24:	mov	r0, r7
   2de28:	mov	r1, r9
   2de2c:	mov	r3, #0
   2de30:	bl	326e0 <__assert_fail@plt+0x212bc>
   2de34:	ldr	r2, [sp, #40]	; 0x28
   2de38:	mov	sl, r0
   2de3c:	mov	r9, r1
   2de40:	mls	r0, r0, r2, r7
   2de44:	add	r0, r0, r0, lsl #2
   2de48:	add	r0, r4, r0, lsl #1
   2de4c:	udiv	r4, r0, r2
   2de50:	mls	r0, r4, r2, r0
   2de54:	lsl	r0, r0, #1
   2de58:	add	r0, r0, r5, lsr #1
   2de5c:	cmp	r0, r2
   2de60:	bcs	2de84 <__assert_fail@plt+0x1ca60>
   2de64:	add	r1, r0, r5
   2de68:	cmn	r0, r5
   2de6c:	movwne	r1, #1
   2de70:	mov	r5, r1
   2de74:	add	r6, r6, #1
   2de78:	cmp	r6, #7
   2de7c:	bls	2dea0 <__assert_fail@plt+0x1ca7c>
   2de80:	b	2deb0 <__assert_fail@plt+0x1ca8c>
   2de84:	add	r0, r0, r5
   2de88:	mov	r5, #2
   2de8c:	cmp	r2, r0
   2de90:	movwcc	r5, #3
   2de94:	add	r6, r6, #1
   2de98:	cmp	r6, #7
   2de9c:	bhi	2deb0 <__assert_fail@plt+0x1ca8c>
   2dea0:	subs	r0, sl, r2
   2dea4:	mov	r7, sl
   2dea8:	sbcs	r0, r9, #0
   2deac:	bcs	2de24 <__assert_fail@plt+0x1ca00>
   2deb0:	rsbs	r0, sl, #9
   2deb4:	rscs	r0, r9, #0
   2deb8:	bcc	2df58 <__assert_fail@plt+0x1cb34>
   2debc:	ldr	r0, [sp, #48]	; 0x30
   2dec0:	cmp	r0, #1
   2dec4:	bne	2e15c <__assert_fail@plt+0x1cd38>
   2dec8:	and	r0, r4, #1
   2decc:	add	r0, r5, r0
   2ded0:	cmp	r0, #2
   2ded4:	bhi	2e16c <__assert_fail@plt+0x1cd48>
   2ded8:	b	2e1a0 <__assert_fail@plt+0x1cd7c>
   2dedc:	mov	r6, #8
   2dee0:	and	r0, r7, #256	; 0x100
   2dee4:	tst	r7, #64	; 0x40
   2dee8:	orrsne	r1, r6, r0
   2deec:	movne	r1, #32
   2def0:	addne	r8, sl, #648	; 0x288
   2def4:	strbne	r1, [sl, #647]	; 0x287
   2def8:	cmp	r6, #0
   2defc:	beq	2df24 <__assert_fail@plt+0x1cb00>
   2df00:	ldr	r1, [sp, #24]
   2df04:	cmp	r1, #0
   2df08:	moveq	r1, #107	; 0x6b
   2df0c:	cmpeq	r6, #1
   2df10:	beq	2df20 <__assert_fail@plt+0x1cafc>
   2df14:	movw	r1, #23760	; 0x5cd0
   2df18:	movt	r1, #3
   2df1c:	ldrb	r1, [r1, r6]
   2df20:	strb	r1, [r8], #1
   2df24:	cmp	r0, #0
   2df28:	beq	2e140 <__assert_fail@plt+0x1cd1c>
   2df2c:	ldr	r0, [sp, #24]
   2df30:	cmp	r0, #0
   2df34:	cmpne	r6, #0
   2df38:	movne	r0, #105	; 0x69
   2df3c:	strbne	r0, [r8], #1
   2df40:	mov	r0, #66	; 0x42
   2df44:	strb	r0, [r8], #1
   2df48:	b	2e140 <__assert_fail@plt+0x1cd1c>
   2df4c:	nop	{0}
   2df50:	andeq	r0, r0, r0
   2df54:	mvnsmi	r0, #0
   2df58:	ldr	r0, [sp, #32]
   2df5c:	str	r0, [sp, #44]	; 0x2c
   2df60:	ldr	r0, [sp, #48]	; 0x30
   2df64:	cmp	r0, #0
   2df68:	bne	2daf0 <__assert_fail@plt+0x1c6cc>
   2df6c:	add	r0, r4, r5
   2df70:	ldr	r5, [sp, #44]	; 0x2c
   2df74:	cmp	r0, #1
   2df78:	blt	2dfd0 <__assert_fail@plt+0x1cbac>
   2df7c:	adds	sl, sl, #1
   2df80:	adc	r9, r9, #0
   2df84:	cmp	r6, #7
   2df88:	bgt	2dfd0 <__assert_fail@plt+0x1cbac>
   2df8c:	cmp	r8, #0
   2df90:	beq	2dfd0 <__assert_fail@plt+0x1cbac>
   2df94:	eor	r0, sl, r2
   2df98:	orrs	r0, r0, r9
   2df9c:	ldreq	r0, [sp, #36]	; 0x24
   2dfa0:	addeq	r6, r6, #1
   2dfa4:	moveq	r9, #0
   2dfa8:	moveq	sl, #1
   2dfac:	tsteq	r0, #8
   2dfb0:	bne	2dfd0 <__assert_fail@plt+0x1cbac>
   2dfb4:	ldr	r2, [sp, #16]
   2dfb8:	mov	r0, #48	; 0x30
   2dfbc:	ldr	r1, [sp, #12]
   2dfc0:	strb	r0, [r5, #-1]!
   2dfc4:	sub	r5, r5, r2
   2dfc8:	mov	r0, r5
   2dfcc:	bl	111c0 <memcpy@plt>
   2dfd0:	ldr	r8, [sp, #32]
   2dfd4:	mov	r4, r5
   2dfd8:	mov	r0, sl
   2dfdc:	mov	r1, r9
   2dfe0:	mov	r2, #10
   2dfe4:	mov	r3, #0
   2dfe8:	bl	326e0 <__assert_fail@plt+0x212bc>
   2dfec:	add	r2, r0, r0, lsl #2
   2dff0:	sub	r2, sl, r2, lsl #1
   2dff4:	orr	r2, r2, #48	; 0x30
   2dff8:	strb	r2, [r4, #-1]!
   2dffc:	rsbs	r2, sl, #9
   2e000:	mov	sl, r0
   2e004:	rscs	r2, r9, #0
   2e008:	mov	r9, r1
   2e00c:	bcc	2dfd8 <__assert_fail@plt+0x1cbb4>
   2e010:	ldr	r7, [sp, #36]	; 0x24
   2e014:	ldr	r9, [fp, #20]
   2e018:	ldr	sl, [sp, #28]
   2e01c:	tst	r7, #4
   2e020:	beq	2ddbc <__assert_fail@plt+0x1c998>
   2e024:	ldr	r0, [sp, #52]	; 0x34
   2e028:	mov	r7, r5
   2e02c:	str	r6, [sp, #16]
   2e030:	sub	r5, r5, r4
   2e034:	bl	112ec <strlen@plt>
   2e038:	add	r8, sp, #56	; 0x38
   2e03c:	str	r0, [sp, #48]	; 0x30
   2e040:	mov	r1, r4
   2e044:	mov	r2, r5
   2e048:	mov	r0, r8
   2e04c:	bl	111c0 <memcpy@plt>
   2e050:	ldr	r0, [sp, #20]
   2e054:	ldrb	r6, [r0]
   2e058:	cmp	r6, #255	; 0xff
   2e05c:	mov	r9, r6
   2e060:	moveq	r9, r5
   2e064:	cmp	r6, #0
   2e068:	mvneq	r9, #0
   2e06c:	cmp	r9, r5
   2e070:	movhi	r9, r5
   2e074:	sub	r4, r7, r9
   2e078:	sub	r7, r5, r9
   2e07c:	mov	r2, r9
   2e080:	add	r1, r8, r7
   2e084:	mov	r0, r4
   2e088:	bl	111c0 <memcpy@plt>
   2e08c:	cmp	r7, #0
   2e090:	beq	2e11c <__assert_fail@plt+0x1ccf8>
   2e094:	clz	r0, r6
   2e098:	ldr	r8, [sp, #20]
   2e09c:	lsr	sl, r0, #5
   2e0a0:	ldr	r0, [sp, #48]	; 0x30
   2e0a4:	rsb	r0, r0, #0
   2e0a8:	str	r0, [sp, #44]	; 0x2c
   2e0ac:	ldr	r0, [sp, #44]	; 0x2c
   2e0b0:	ldr	r1, [sp, #52]	; 0x34
   2e0b4:	ldr	r2, [sp, #48]	; 0x30
   2e0b8:	add	r4, r4, r0
   2e0bc:	mov	r0, r4
   2e0c0:	bl	111c0 <memcpy@plt>
   2e0c4:	tst	sl, #1
   2e0c8:	add	r0, sp, #56	; 0x38
   2e0cc:	addeq	r8, r8, #1
   2e0d0:	ldrb	r6, [r8]
   2e0d4:	cmp	r6, #255	; 0xff
   2e0d8:	mov	r5, r6
   2e0dc:	moveq	r5, r7
   2e0e0:	cmp	r6, #0
   2e0e4:	moveq	r5, r9
   2e0e8:	cmp	r7, r5
   2e0ec:	movcc	r5, r7
   2e0f0:	sub	r7, r7, r5
   2e0f4:	sub	r4, r4, r5
   2e0f8:	mov	r2, r5
   2e0fc:	add	r1, r0, r7
   2e100:	mov	r0, r4
   2e104:	bl	111c0 <memcpy@plt>
   2e108:	clz	r0, r6
   2e10c:	cmp	r7, #0
   2e110:	mov	r9, r5
   2e114:	lsr	sl, r0, #5
   2e118:	bne	2e0ac <__assert_fail@plt+0x1cc88>
   2e11c:	ldr	r8, [sp, #32]
   2e120:	ldr	sl, [sp, #28]
   2e124:	ldr	r7, [sp, #36]	; 0x24
   2e128:	ldr	r3, [sp, #40]	; 0x28
   2e12c:	ldr	r9, [fp, #20]
   2e130:	ldr	r5, [fp, #16]
   2e134:	ldr	r6, [sp, #16]
   2e138:	tst	r7, #128	; 0x80
   2e13c:	bne	2ddcc <__assert_fail@plt+0x1c9a8>
   2e140:	mov	r0, #0
   2e144:	strb	r0, [r8]
   2e148:	mov	r0, r4
   2e14c:	sub	sp, fp, #48	; 0x30
   2e150:	vpop	{d8-d9}
   2e154:	add	sp, sp, #4
   2e158:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e15c:	cmp	r0, #0
   2e160:	bne	2e1a0 <__assert_fail@plt+0x1cd7c>
   2e164:	cmp	r5, #0
   2e168:	beq	2e1a0 <__assert_fail@plt+0x1cd7c>
   2e16c:	adds	r0, sl, #1
   2e170:	add	r4, r4, #1
   2e174:	mov	r5, #0
   2e178:	adc	r1, r9, #0
   2e17c:	cmp	r4, #10
   2e180:	bne	2e1a0 <__assert_fail@plt+0x1cd7c>
   2e184:	rsbs	r3, r0, #9
   2e188:	mov	r4, #0
   2e18c:	mov	sl, r0
   2e190:	mov	r9, r1
   2e194:	mov	r5, #0
   2e198:	rscs	r3, r1, #0
   2e19c:	bcc	2e20c <__assert_fail@plt+0x1cde8>
   2e1a0:	ldr	r0, [sp, #36]	; 0x24
   2e1a4:	tst	r0, #8
   2e1a8:	beq	2e1d0 <__assert_fail@plt+0x1cdac>
   2e1ac:	cmp	r4, #0
   2e1b0:	bne	2e1d0 <__assert_fail@plt+0x1cdac>
   2e1b4:	ldr	r0, [sp, #32]
   2e1b8:	str	r0, [sp, #44]	; 0x2c
   2e1bc:	mov	r4, #0
   2e1c0:	ldr	r0, [sp, #48]	; 0x30
   2e1c4:	cmp	r0, #0
   2e1c8:	bne	2daf0 <__assert_fail@plt+0x1c6cc>
   2e1cc:	b	2df6c <__assert_fail@plt+0x1cb48>
   2e1d0:	ldr	r1, [sp, #28]
   2e1d4:	ldr	r2, [sp, #16]
   2e1d8:	add	r0, r4, #48	; 0x30
   2e1dc:	strb	r0, [r1, #646]!	; 0x286
   2e1e0:	sub	r0, r1, r2
   2e1e4:	ldr	r1, [sp, #12]
   2e1e8:	str	r0, [sp, #44]	; 0x2c
   2e1ec:	bl	111c0 <memcpy@plt>
   2e1f0:	ldr	r2, [sp, #40]	; 0x28
   2e1f4:	mov	r5, #0
   2e1f8:	mov	r4, #0
   2e1fc:	ldr	r0, [sp, #48]	; 0x30
   2e200:	cmp	r0, #0
   2e204:	bne	2daf0 <__assert_fail@plt+0x1c6cc>
   2e208:	b	2df6c <__assert_fail@plt+0x1cb48>
   2e20c:	ldr	r0, [sp, #32]
   2e210:	mov	r5, #0
   2e214:	mov	sl, #10
   2e218:	mov	r9, #0
   2e21c:	str	r0, [sp, #44]	; 0x2c
   2e220:	ldr	r0, [sp, #48]	; 0x30
   2e224:	cmp	r0, #0
   2e228:	bne	2daf0 <__assert_fail@plt+0x1c6cc>
   2e22c:	b	2df6c <__assert_fail@plt+0x1cb48>
   2e230:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2e234:	add	fp, sp, #24
   2e238:	sub	sp, sp, #8
   2e23c:	mov	r4, r2
   2e240:	mov	r8, r1
   2e244:	cmp	r0, #0
   2e248:	bne	2e274 <__assert_fail@plt+0x1ce50>
   2e24c:	movw	r0, #23686	; 0x5c86
   2e250:	movt	r0, #3
   2e254:	bl	11274 <getenv@plt>
   2e258:	cmp	r0, #0
   2e25c:	bne	2e274 <__assert_fail@plt+0x1ce50>
   2e260:	movw	r0, #23697	; 0x5c91
   2e264:	movt	r0, #3
   2e268:	bl	11274 <getenv@plt>
   2e26c:	cmp	r0, #0
   2e270:	beq	2e3a0 <__assert_fail@plt+0x1cf7c>
   2e274:	mov	r6, r0
   2e278:	movw	r7, #23784	; 0x5ce8
   2e27c:	movw	r1, #23772	; 0x5cdc
   2e280:	mov	r3, #4
   2e284:	ldrb	r5, [r6], #1
   2e288:	movt	r7, #3
   2e28c:	movt	r1, #3
   2e290:	mov	r2, r7
   2e294:	cmp	r5, #39	; 0x27
   2e298:	movne	r6, r0
   2e29c:	mov	r0, r6
   2e2a0:	bl	1a7b8 <__assert_fail@plt+0x9394>
   2e2a4:	sub	r1, r5, #39	; 0x27
   2e2a8:	cmp	r0, #0
   2e2ac:	clz	r1, r1
   2e2b0:	lsr	r1, r1, #5
   2e2b4:	lsl	r5, r1, #2
   2e2b8:	blt	2e2f0 <__assert_fail@plt+0x1cecc>
   2e2bc:	ldr	r0, [r7, r0, lsl #2]
   2e2c0:	mov	r2, #1
   2e2c4:	mov	r1, #0
   2e2c8:	str	r2, [r4]
   2e2cc:	str	r1, [r4, #4]
   2e2d0:	orr	r1, r0, r5
   2e2d4:	mov	r0, #0
   2e2d8:	str	r1, [r8]
   2e2dc:	ldrd	r2, [r4]
   2e2e0:	orrs	r1, r2, r3
   2e2e4:	beq	2e32c <__assert_fail@plt+0x1cf08>
   2e2e8:	sub	sp, fp, #24
   2e2ec:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2e2f0:	movw	r0, #23707	; 0x5c9b
   2e2f4:	add	r1, sp, #4
   2e2f8:	mov	r2, #0
   2e2fc:	mov	r3, r4
   2e300:	mov	r7, #0
   2e304:	movt	r0, #3
   2e308:	str	r0, [sp]
   2e30c:	mov	r0, r6
   2e310:	bl	31154 <__assert_fail@plt+0x1fd30>
   2e314:	cmp	r0, #0
   2e318:	beq	2e35c <__assert_fail@plt+0x1cf38>
   2e31c:	str	r7, [r8]
   2e320:	ldrd	r2, [r4]
   2e324:	orrs	r1, r2, r3
   2e328:	bne	2e2e8 <__assert_fail@plt+0x1cec4>
   2e32c:	movw	r0, #23743	; 0x5cbf
   2e330:	movt	r0, #3
   2e334:	bl	11274 <getenv@plt>
   2e338:	cmp	r0, #0
   2e33c:	mov	r2, #512	; 0x200
   2e340:	mov	r0, #4
   2e344:	mov	r1, #0
   2e348:	movweq	r2, #1024	; 0x400
   2e34c:	str	r2, [r4]
   2e350:	str	r1, [r4, #4]
   2e354:	sub	sp, fp, #24
   2e358:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2e35c:	ldrb	r0, [r6]
   2e360:	sub	r0, r0, #48	; 0x30
   2e364:	uxtb	r0, r0
   2e368:	cmp	r0, #10
   2e36c:	bcc	2e398 <__assert_fail@plt+0x1cf74>
   2e370:	ldr	r0, [sp, #4]
   2e374:	cmp	r0, r6
   2e378:	beq	2e3c8 <__assert_fail@plt+0x1cfa4>
   2e37c:	ldrb	r2, [r6, #1]
   2e380:	add	r1, r6, #1
   2e384:	mov	r6, r1
   2e388:	sub	r2, r2, #48	; 0x30
   2e38c:	uxtb	r2, r2
   2e390:	cmp	r2, #10
   2e394:	bcs	2e374 <__assert_fail@plt+0x1cf50>
   2e398:	mov	r1, r5
   2e39c:	b	2e2d4 <__assert_fail@plt+0x1ceb0>
   2e3a0:	movw	r0, #23743	; 0x5cbf
   2e3a4:	movt	r0, #3
   2e3a8:	bl	11274 <getenv@plt>
   2e3ac:	mov	r2, #512	; 0x200
   2e3b0:	cmp	r0, #0
   2e3b4:	mov	r1, #0
   2e3b8:	movweq	r2, #1024	; 0x400
   2e3bc:	str	r2, [r4]
   2e3c0:	str	r1, [r4, #4]
   2e3c4:	b	2e2d4 <__assert_fail@plt+0x1ceb0>
   2e3c8:	ldrb	r2, [r0, #-1]
   2e3cc:	orr	r1, r5, #384	; 0x180
   2e3d0:	cmp	r2, #66	; 0x42
   2e3d4:	mov	r2, r1
   2e3d8:	orrne	r2, r5, #128	; 0x80
   2e3dc:	bne	2e3f0 <__assert_fail@plt+0x1cfcc>
   2e3e0:	ldrb	r0, [r0, #-2]
   2e3e4:	cmp	r0, #105	; 0x69
   2e3e8:	orreq	r1, r2, #32
   2e3ec:	b	2e2d4 <__assert_fail@plt+0x1ceb0>
   2e3f0:	orr	r1, r2, #32
   2e3f4:	b	2e2d4 <__assert_fail@plt+0x1ceb0>
   2e3f8:	push	{r4, r5, r6, sl, fp, lr}
   2e3fc:	add	fp, sp, #16
   2e400:	mov	r5, r0
   2e404:	mov	r0, #0
   2e408:	mov	r4, r1
   2e40c:	add	r6, r2, #19
   2e410:	strb	r0, [r2, #20]
   2e414:	mov	r0, r5
   2e418:	mov	r1, r4
   2e41c:	mov	r2, #10
   2e420:	mov	r3, #0
   2e424:	bl	326e0 <__assert_fail@plt+0x212bc>
   2e428:	add	r2, r0, r0, lsl #2
   2e42c:	sub	r2, r5, r2, lsl #1
   2e430:	orr	r2, r2, #48	; 0x30
   2e434:	strb	r2, [r6], #-1
   2e438:	rsbs	r2, r5, #9
   2e43c:	mov	r5, r0
   2e440:	rscs	r2, r4, #0
   2e444:	mov	r4, r1
   2e448:	bcc	2e414 <__assert_fail@plt+0x1cff0>
   2e44c:	add	r0, r6, #1
   2e450:	pop	{r4, r5, r6, sl, fp, pc}
   2e454:	push	{r4, r5, fp, lr}
   2e458:	add	fp, sp, #8
   2e45c:	cmp	r0, #0
   2e460:	beq	2e4f4 <__assert_fail@plt+0x1d0d0>
   2e464:	mov	r1, #47	; 0x2f
   2e468:	mov	r4, r0
   2e46c:	bl	113a0 <strrchr@plt>
   2e470:	cmp	r0, #0
   2e474:	mov	r5, r4
   2e478:	addne	r5, r0, #1
   2e47c:	sub	r0, r5, r4
   2e480:	cmp	r0, #7
   2e484:	blt	2e4d8 <__assert_fail@plt+0x1d0b4>
   2e488:	movw	r1, #23848	; 0x5d28
   2e48c:	sub	r0, r5, #7
   2e490:	mov	r2, #7
   2e494:	movt	r1, #3
   2e498:	bl	113f4 <strncmp@plt>
   2e49c:	cmp	r0, #0
   2e4a0:	bne	2e4d8 <__assert_fail@plt+0x1d0b4>
   2e4a4:	movw	r1, #23856	; 0x5d30
   2e4a8:	mov	r0, r5
   2e4ac:	mov	r2, #3
   2e4b0:	movt	r1, #3
   2e4b4:	bl	113f4 <strncmp@plt>
   2e4b8:	cmp	r0, #0
   2e4bc:	beq	2e4c8 <__assert_fail@plt+0x1d0a4>
   2e4c0:	mov	r4, r5
   2e4c4:	b	2e4d8 <__assert_fail@plt+0x1d0b4>
   2e4c8:	movw	r0, #29040	; 0x7170
   2e4cc:	add	r4, r5, #3
   2e4d0:	movt	r0, #4
   2e4d4:	str	r4, [r0]
   2e4d8:	movw	r0, #29044	; 0x7174
   2e4dc:	movt	r0, #4
   2e4e0:	str	r4, [r0]
   2e4e4:	movw	r0, #29124	; 0x71c4
   2e4e8:	movt	r0, #4
   2e4ec:	str	r4, [r0]
   2e4f0:	pop	{r4, r5, fp, pc}
   2e4f4:	movw	r0, #29056	; 0x7180
   2e4f8:	mov	r1, #55	; 0x37
   2e4fc:	mov	r2, #1
   2e500:	movt	r0, #4
   2e504:	ldr	r3, [r0]
   2e508:	movw	r0, #23792	; 0x5cf0
   2e50c:	movt	r0, #3
   2e510:	bl	11220 <fwrite@plt>
   2e514:	bl	11400 <abort@plt>
   2e518:	push	{r4, r5, r6, sl, fp, lr}
   2e51c:	add	fp, sp, #16
   2e520:	mov	r4, r0
   2e524:	movw	r0, #29128	; 0x71c8
   2e528:	movt	r0, #4
   2e52c:	cmp	r4, #0
   2e530:	moveq	r4, r0
   2e534:	bl	11304 <__errno_location@plt>
   2e538:	ldr	r6, [r0]
   2e53c:	mov	r5, r0
   2e540:	mov	r0, r4
   2e544:	mov	r1, #48	; 0x30
   2e548:	bl	30f14 <__assert_fail@plt+0x1faf0>
   2e54c:	str	r6, [r5]
   2e550:	pop	{r4, r5, r6, sl, fp, pc}
   2e554:	movw	r1, #29128	; 0x71c8
   2e558:	cmp	r0, #0
   2e55c:	movt	r1, #4
   2e560:	movne	r1, r0
   2e564:	ldr	r0, [r1]
   2e568:	bx	lr
   2e56c:	movw	r2, #29128	; 0x71c8
   2e570:	cmp	r0, #0
   2e574:	movt	r2, #4
   2e578:	movne	r2, r0
   2e57c:	str	r1, [r2]
   2e580:	bx	lr
   2e584:	movw	r3, #29128	; 0x71c8
   2e588:	cmp	r0, #0
   2e58c:	movt	r3, #4
   2e590:	movne	r3, r0
   2e594:	ubfx	r0, r1, #5, #3
   2e598:	and	r1, r1, #31
   2e59c:	add	r0, r3, r0, lsl #2
   2e5a0:	ldr	r3, [r0, #8]
   2e5a4:	eor	r2, r2, r3, lsr r1
   2e5a8:	and	r2, r2, #1
   2e5ac:	eor	r2, r3, r2, lsl r1
   2e5b0:	str	r2, [r0, #8]
   2e5b4:	mov	r0, #1
   2e5b8:	and	r0, r0, r3, lsr r1
   2e5bc:	bx	lr
   2e5c0:	movw	r2, #29128	; 0x71c8
   2e5c4:	cmp	r0, #0
   2e5c8:	movt	r2, #4
   2e5cc:	movne	r2, r0
   2e5d0:	ldr	r0, [r2, #4]
   2e5d4:	str	r1, [r2, #4]
   2e5d8:	bx	lr
   2e5dc:	movw	r3, #29128	; 0x71c8
   2e5e0:	cmp	r0, #0
   2e5e4:	movt	r3, #4
   2e5e8:	movne	r3, r0
   2e5ec:	cmp	r1, #0
   2e5f0:	mov	r0, #10
   2e5f4:	cmpne	r2, #0
   2e5f8:	str	r0, [r3]
   2e5fc:	bne	2e60c <__assert_fail@plt+0x1d1e8>
   2e600:	push	{fp, lr}
   2e604:	mov	fp, sp
   2e608:	bl	11400 <abort@plt>
   2e60c:	str	r1, [r3, #40]	; 0x28
   2e610:	str	r2, [r3, #44]	; 0x2c
   2e614:	bx	lr
   2e618:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e61c:	add	fp, sp, #28
   2e620:	sub	sp, sp, #20
   2e624:	mov	r7, r0
   2e628:	ldr	r0, [fp, #8]
   2e62c:	movw	r5, #29128	; 0x71c8
   2e630:	mov	r8, r3
   2e634:	mov	r9, r2
   2e638:	mov	sl, r1
   2e63c:	movt	r5, #4
   2e640:	cmp	r0, #0
   2e644:	movne	r5, r0
   2e648:	bl	11304 <__errno_location@plt>
   2e64c:	mov	r4, r0
   2e650:	ldm	r5, {r0, r1}
   2e654:	ldr	r2, [r5, #40]	; 0x28
   2e658:	ldr	r3, [r5, #44]	; 0x2c
   2e65c:	add	r5, r5, #8
   2e660:	ldr	r6, [r4]
   2e664:	stm	sp, {r0, r1, r5}
   2e668:	str	r2, [sp, #12]
   2e66c:	str	r3, [sp, #16]
   2e670:	mov	r0, r7
   2e674:	mov	r1, sl
   2e678:	mov	r2, r9
   2e67c:	mov	r3, r8
   2e680:	bl	2e690 <__assert_fail@plt+0x1d26c>
   2e684:	str	r6, [r4]
   2e688:	sub	sp, fp, #28
   2e68c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e690:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e694:	add	fp, sp, #28
   2e698:	sub	sp, sp, #156	; 0x9c
   2e69c:	str	r0, [sp, #76]	; 0x4c
   2e6a0:	ldr	r0, [fp, #12]
   2e6a4:	mov	r6, r1
   2e6a8:	str	r3, [sp, #84]	; 0x54
   2e6ac:	str	r2, [fp, #-84]	; 0xffffffac
   2e6b0:	and	r1, r0, #4
   2e6b4:	str	r1, [sp, #24]
   2e6b8:	and	r1, r0, #1
   2e6bc:	str	r1, [sp, #28]
   2e6c0:	ubfx	r8, r0, #1, #1
   2e6c4:	bl	11238 <__ctype_get_mb_cur_max@plt>
   2e6c8:	str	r0, [sp, #32]
   2e6cc:	ldr	r0, [fp, #24]
   2e6d0:	ldr	r7, [fp, #8]
   2e6d4:	mov	r1, #0
   2e6d8:	mov	r2, #0
   2e6dc:	mov	r4, #1
   2e6e0:	str	r1, [sp, #52]	; 0x34
   2e6e4:	str	r0, [sp, #72]	; 0x48
   2e6e8:	ldr	r0, [fp, #20]
   2e6ec:	str	r0, [sp, #68]	; 0x44
   2e6f0:	mov	r0, #0
   2e6f4:	str	r0, [sp, #48]	; 0x30
   2e6f8:	mov	r0, #0
   2e6fc:	str	r0, [sp, #92]	; 0x5c
   2e700:	mov	r0, #0
   2e704:	str	r0, [fp, #-76]	; 0xffffffb4
   2e708:	mov	r0, #0
   2e70c:	cmp	r7, #10
   2e710:	bhi	2f9f8 <__assert_fail@plt+0x1e5d4>
   2e714:	add	r1, pc, #28
   2e718:	mov	sl, r6
   2e71c:	ldr	r6, [sp, #76]	; 0x4c
   2e720:	ldr	ip, [fp, #-84]	; 0xffffffac
   2e724:	ldr	lr, [sp, #84]	; 0x54
   2e728:	mov	r9, #0
   2e72c:	mov	r3, #1
   2e730:	mov	r5, #0
   2e734:	ldr	pc, [r1, r7, lsl #2]
   2e738:	andeq	lr, r2, r8, lsl #16
   2e73c:	andeq	lr, r2, r4, asr #16
   2e740:	andeq	lr, r2, r8, lsl r8
   2e744:	andeq	lr, r2, r0, lsl #16
   2e748:	andeq	lr, r2, r8, lsr r8
   2e74c:	andeq	lr, r2, ip, ror #16
   2e750:	andeq	lr, r2, r8, lsr #16
   2e754:	andeq	lr, r2, r8, ror sl
   2e758:	andeq	lr, r2, r4, ror #14
   2e75c:	andeq	lr, r2, r4, ror #14
   2e760:	andeq	lr, r2, ip, lsl #20
   2e764:	mov	r9, r4
   2e768:	movw	r4, #23938	; 0x5d82
   2e76c:	mov	r5, r8
   2e770:	mov	r8, r2
   2e774:	mov	r0, #0
   2e778:	mov	r2, #5
   2e77c:	movt	r4, #3
   2e780:	mov	r1, r4
   2e784:	bl	111f0 <dcgettext@plt>
   2e788:	cmp	r0, r4
   2e78c:	str	r0, [sp, #68]	; 0x44
   2e790:	bne	2e920 <__assert_fail@plt+0x1d4fc>
   2e794:	bl	32144 <__assert_fail@plt+0x20d20>
   2e798:	ldrb	r1, [r0]
   2e79c:	and	r1, r1, #223	; 0xdf
   2e7a0:	cmp	r1, #71	; 0x47
   2e7a4:	beq	2e8ec <__assert_fail@plt+0x1d4c8>
   2e7a8:	cmp	r1, #85	; 0x55
   2e7ac:	bne	2e904 <__assert_fail@plt+0x1d4e0>
   2e7b0:	ldrb	r1, [r0, #1]
   2e7b4:	and	r1, r1, #223	; 0xdf
   2e7b8:	cmp	r1, #84	; 0x54
   2e7bc:	bne	2e904 <__assert_fail@plt+0x1d4e0>
   2e7c0:	ldrb	r1, [r0, #2]
   2e7c4:	and	r1, r1, #223	; 0xdf
   2e7c8:	cmp	r1, #70	; 0x46
   2e7cc:	bne	2e904 <__assert_fail@plt+0x1d4e0>
   2e7d0:	ldrb	r1, [r0, #3]
   2e7d4:	cmp	r1, #45	; 0x2d
   2e7d8:	ldrbeq	r1, [r0, #4]
   2e7dc:	cmpeq	r1, #56	; 0x38
   2e7e0:	bne	2e904 <__assert_fail@plt+0x1d4e0>
   2e7e4:	ldrb	r0, [r0, #5]
   2e7e8:	cmp	r0, #0
   2e7ec:	movw	r0, #23942	; 0x5d86
   2e7f0:	movt	r0, #3
   2e7f4:	str	r0, [sp, #68]	; 0x44
   2e7f8:	bne	2e904 <__assert_fail@plt+0x1d4e0>
   2e7fc:	b	2e920 <__assert_fail@plt+0x1d4fc>
   2e800:	mov	r0, #1
   2e804:	b	2e844 <__assert_fail@plt+0x1d420>
   2e808:	mov	r7, #0
   2e80c:	mov	r9, #0
   2e810:	mov	r3, r0
   2e814:	b	2e8e4 <__assert_fail@plt+0x1d4c0>
   2e818:	tst	r8, #1
   2e81c:	bne	2e844 <__assert_fail@plt+0x1d420>
   2e820:	mov	r3, r0
   2e824:	b	2e89c <__assert_fail@plt+0x1d478>
   2e828:	mov	r0, #1
   2e82c:	mov	r9, #0
   2e830:	mov	r7, #5
   2e834:	b	2e880 <__assert_fail@plt+0x1d45c>
   2e838:	mov	r3, #1
   2e83c:	tst	r8, #1
   2e840:	beq	2e89c <__assert_fail@plt+0x1d478>
   2e844:	mov	r1, #1
   2e848:	mov	r9, #0
   2e84c:	mov	r7, #2
   2e850:	mov	r3, r0
   2e854:	mov	r5, #1
   2e858:	str	r1, [fp, #-76]	; 0xffffffb4
   2e85c:	movw	r1, #23940	; 0x5d84
   2e860:	movt	r1, #3
   2e864:	str	r1, [sp, #92]	; 0x5c
   2e868:	b	2ea78 <__assert_fail@plt+0x1d654>
   2e86c:	mov	r7, #5
   2e870:	tst	r8, #1
   2e874:	beq	2e8bc <__assert_fail@plt+0x1d498>
   2e878:	mov	r0, #1
   2e87c:	mov	r9, #0
   2e880:	str	r0, [fp, #-76]	; 0xffffffb4
   2e884:	movw	r0, #23936	; 0x5d80
   2e888:	mov	r3, #1
   2e88c:	mov	r5, #1
   2e890:	movt	r0, #3
   2e894:	str	r0, [sp, #92]	; 0x5c
   2e898:	b	2ea78 <__assert_fail@plt+0x1d654>
   2e89c:	cmp	sl, #0
   2e8a0:	mov	r9, #1
   2e8a4:	mov	r7, #2
   2e8a8:	movne	r0, #39	; 0x27
   2e8ac:	strbne	r0, [r6]
   2e8b0:	movw	r0, #23940	; 0x5d84
   2e8b4:	movt	r0, #3
   2e8b8:	b	2e8d8 <__assert_fail@plt+0x1d4b4>
   2e8bc:	cmp	sl, #0
   2e8c0:	mov	r9, #1
   2e8c4:	mov	r3, #1
   2e8c8:	movne	r0, #34	; 0x22
   2e8cc:	strbne	r0, [r6]
   2e8d0:	movw	r0, #23936	; 0x5d80
   2e8d4:	movt	r0, #3
   2e8d8:	str	r0, [sp, #92]	; 0x5c
   2e8dc:	mov	r0, #1
   2e8e0:	str	r0, [fp, #-76]	; 0xffffffb4
   2e8e4:	mov	r5, #0
   2e8e8:	b	2ea78 <__assert_fail@plt+0x1d654>
   2e8ec:	ldrb	r1, [r0, #1]
   2e8f0:	and	r1, r1, #223	; 0xdf
   2e8f4:	cmp	r1, #66	; 0x42
   2e8f8:	ldrbeq	r1, [r0, #2]
   2e8fc:	cmpeq	r1, #49	; 0x31
   2e900:	beq	2f820 <__assert_fail@plt+0x1e3fc>
   2e904:	movw	r0, #23940	; 0x5d84
   2e908:	movw	r1, #23936	; 0x5d80
   2e90c:	cmp	r7, #9
   2e910:	movt	r0, #3
   2e914:	movt	r1, #3
   2e918:	moveq	r0, r1
   2e91c:	str	r0, [sp, #68]	; 0x44
   2e920:	movw	r4, #23940	; 0x5d84
   2e924:	mov	r0, #0
   2e928:	mov	r2, #5
   2e92c:	movt	r4, #3
   2e930:	mov	r1, r4
   2e934:	bl	111f0 <dcgettext@plt>
   2e938:	cmp	r0, r4
   2e93c:	str	r0, [sp, #72]	; 0x48
   2e940:	beq	2e950 <__assert_fail@plt+0x1d52c>
   2e944:	mov	r4, r9
   2e948:	mov	r2, r8
   2e94c:	b	2ea08 <__assert_fail@plt+0x1d5e4>
   2e950:	bl	32144 <__assert_fail@plt+0x20d20>
   2e954:	ldrb	r1, [r0]
   2e958:	mov	r4, r9
   2e95c:	and	r1, r1, #223	; 0xdf
   2e960:	cmp	r1, #71	; 0x47
   2e964:	beq	2e9c0 <__assert_fail@plt+0x1d59c>
   2e968:	cmp	r1, #85	; 0x55
   2e96c:	mov	r2, r8
   2e970:	bne	2e9e8 <__assert_fail@plt+0x1d5c4>
   2e974:	ldrb	r1, [r0, #1]
   2e978:	and	r1, r1, #223	; 0xdf
   2e97c:	cmp	r1, #84	; 0x54
   2e980:	bne	2e9e8 <__assert_fail@plt+0x1d5c4>
   2e984:	ldrb	r1, [r0, #2]
   2e988:	and	r1, r1, #223	; 0xdf
   2e98c:	cmp	r1, #70	; 0x46
   2e990:	ldrbeq	r1, [r0, #3]
   2e994:	cmpeq	r1, #45	; 0x2d
   2e998:	bne	2e9e8 <__assert_fail@plt+0x1d5c4>
   2e99c:	ldrb	r1, [r0, #4]
   2e9a0:	cmp	r1, #56	; 0x38
   2e9a4:	ldrbeq	r0, [r0, #5]
   2e9a8:	cmpeq	r0, #0
   2e9ac:	bne	2e9e8 <__assert_fail@plt+0x1d5c4>
   2e9b0:	movw	r0, #23946	; 0x5d8a
   2e9b4:	movt	r0, #3
   2e9b8:	str	r0, [sp, #72]	; 0x48
   2e9bc:	b	2ea08 <__assert_fail@plt+0x1d5e4>
   2e9c0:	ldrb	r1, [r0, #1]
   2e9c4:	mov	r2, r8
   2e9c8:	and	r1, r1, #223	; 0xdf
   2e9cc:	cmp	r1, #66	; 0x42
   2e9d0:	bne	2e9e8 <__assert_fail@plt+0x1d5c4>
   2e9d4:	ldrb	r1, [r0, #2]
   2e9d8:	cmp	r1, #49	; 0x31
   2e9dc:	ldrbeq	r1, [r0, #3]
   2e9e0:	cmpeq	r1, #56	; 0x38
   2e9e4:	beq	2f864 <__assert_fail@plt+0x1e440>
   2e9e8:	movw	r0, #23940	; 0x5d84
   2e9ec:	cmp	r7, #9
   2e9f0:	movt	r0, #3
   2e9f4:	mov	r1, r0
   2e9f8:	movw	r0, #23936	; 0x5d80
   2e9fc:	movt	r0, #3
   2ea00:	moveq	r1, r0
   2ea04:	str	r1, [sp, #72]	; 0x48
   2ea08:	mov	r8, r5
   2ea0c:	mov	r9, #0
   2ea10:	tst	r8, #1
   2ea14:	mov	r5, r8
   2ea18:	str	r2, [fp, #-48]	; 0xffffffd0
   2ea1c:	bne	2ea54 <__assert_fail@plt+0x1d630>
   2ea20:	ldr	r0, [sp, #68]	; 0x44
   2ea24:	ldrb	r0, [r0]
   2ea28:	cmp	r0, #0
   2ea2c:	beq	2ea54 <__assert_fail@plt+0x1d630>
   2ea30:	ldr	r1, [sp, #68]	; 0x44
   2ea34:	mov	r9, #0
   2ea38:	add	r1, r1, #1
   2ea3c:	cmp	r9, sl
   2ea40:	strbcc	r0, [r6, r9]
   2ea44:	ldrb	r0, [r1, r9]
   2ea48:	add	r9, r9, #1
   2ea4c:	cmp	r0, #0
   2ea50:	bne	2ea3c <__assert_fail@plt+0x1d618>
   2ea54:	ldr	r8, [sp, #72]	; 0x48
   2ea58:	mov	r0, r8
   2ea5c:	bl	112ec <strlen@plt>
   2ea60:	ldr	ip, [fp, #-84]	; 0xffffffac
   2ea64:	ldr	lr, [sp, #84]	; 0x54
   2ea68:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2ea6c:	str	r0, [fp, #-76]	; 0xffffffb4
   2ea70:	str	r8, [sp, #92]	; 0x5c
   2ea74:	mov	r3, #1
   2ea78:	ldr	r0, [fp, #16]
   2ea7c:	str	r7, [fp, #-64]	; 0xffffffc0
   2ea80:	str	r5, [fp, #-72]	; 0xffffffb8
   2ea84:	str	r3, [sp, #80]	; 0x50
   2ea88:	cmp	r0, #0
   2ea8c:	movwne	r0, #1
   2ea90:	and	r0, r0, r5
   2ea94:	str	r0, [fp, #-88]	; 0xffffffa8
   2ea98:	ldr	r0, [fp, #-76]	; 0xffffffb4
   2ea9c:	cmp	r0, #0
   2eaa0:	movwne	r0, #1
   2eaa4:	subs	r7, r7, #2
   2eaa8:	and	r1, r0, r5
   2eaac:	str	r7, [fp, #-80]	; 0xffffffb0
   2eab0:	and	r1, r3, r1
   2eab4:	str	r1, [sp, #40]	; 0x28
   2eab8:	clz	r1, r7
   2eabc:	lsr	r1, r1, #5
   2eac0:	and	r1, r1, r5
   2eac4:	eor	r5, r5, #1
   2eac8:	str	r1, [sp, #36]	; 0x24
   2eacc:	mov	r1, r7
   2ead0:	str	r5, [sp, #88]	; 0x58
   2ead4:	mov	r7, #0
   2ead8:	movwne	r1, #1
   2eadc:	orr	r5, r1, r5
   2eae0:	and	r1, r1, r3
   2eae4:	and	r0, r0, r1
   2eae8:	str	r5, [sp, #60]	; 0x3c
   2eaec:	str	r1, [fp, #-68]	; 0xffffffbc
   2eaf0:	str	r0, [fp, #-60]	; 0xffffffc4
   2eaf4:	eor	r0, r3, #1
   2eaf8:	str	r0, [sp, #44]	; 0x2c
   2eafc:	cmn	lr, #1
   2eb00:	beq	2eb10 <__assert_fail@plt+0x1d6ec>
   2eb04:	cmp	r7, lr
   2eb08:	bne	2eb1c <__assert_fail@plt+0x1d6f8>
   2eb0c:	b	2f794 <__assert_fail@plt+0x1e370>
   2eb10:	ldrb	r0, [ip, r7]
   2eb14:	cmp	r0, #0
   2eb18:	beq	2f79c <__assert_fail@plt+0x1e378>
   2eb1c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2eb20:	mov	r8, #0
   2eb24:	str	r4, [fp, #-52]	; 0xffffffcc
   2eb28:	str	r2, [fp, #-48]	; 0xffffffd0
   2eb2c:	cmp	r0, #0
   2eb30:	beq	2eb64 <__assert_fail@plt+0x1d740>
   2eb34:	ldr	r0, [fp, #-76]	; 0xffffffb4
   2eb38:	add	r4, r7, r0
   2eb3c:	cmp	r0, #2
   2eb40:	bcc	2eb5c <__assert_fail@plt+0x1d738>
   2eb44:	cmn	lr, #1
   2eb48:	bne	2eb5c <__assert_fail@plt+0x1d738>
   2eb4c:	mov	r0, ip
   2eb50:	bl	112ec <strlen@plt>
   2eb54:	ldr	ip, [fp, #-84]	; 0xffffffac
   2eb58:	mov	lr, r0
   2eb5c:	cmp	r4, lr
   2eb60:	bls	2eb7c <__assert_fail@plt+0x1d758>
   2eb64:	mov	r0, #0
   2eb68:	str	r0, [fp, #-56]	; 0xffffffc8
   2eb6c:	ldrb	r5, [ip, r7]
   2eb70:	cmp	r5, #126	; 0x7e
   2eb74:	bls	2ebcc <__assert_fail@plt+0x1d7a8>
   2eb78:	b	2efd4 <__assert_fail@plt+0x1dbb0>
   2eb7c:	ldr	r1, [sp, #92]	; 0x5c
   2eb80:	ldr	r2, [fp, #-76]	; 0xffffffb4
   2eb84:	add	r0, ip, r7
   2eb88:	mov	r4, lr
   2eb8c:	bl	111e4 <memcmp@plt>
   2eb90:	ldr	r2, [sp, #88]	; 0x58
   2eb94:	cmp	r0, #0
   2eb98:	mov	r1, r0
   2eb9c:	movwne	r1, #1
   2eba0:	orr	r1, r1, r2
   2eba4:	tst	r1, #1
   2eba8:	beq	2f8a8 <__assert_fail@plt+0x1e484>
   2ebac:	ldr	ip, [fp, #-84]	; 0xffffffac
   2ebb0:	clz	r0, r0
   2ebb4:	mov	lr, r4
   2ebb8:	lsr	r0, r0, #5
   2ebbc:	str	r0, [fp, #-56]	; 0xffffffc8
   2ebc0:	ldrb	r5, [ip, r7]
   2ebc4:	cmp	r5, #126	; 0x7e
   2ebc8:	bhi	2efd4 <__assert_fail@plt+0x1dbb0>
   2ebcc:	add	r3, pc, #16
   2ebd0:	mov	r4, #1
   2ebd4:	mov	r2, #110	; 0x6e
   2ebd8:	mov	r0, #97	; 0x61
   2ebdc:	mov	r1, #0
   2ebe0:	ldr	pc, [r3, r5, lsl #2]
   2ebe4:			; <UNDEFINED> instruction: 0x0002eeb4
   2ebe8:	ldrdeq	lr, [r2], -r4
   2ebec:	ldrdeq	lr, [r2], -r4
   2ebf0:	ldrdeq	lr, [r2], -r4
   2ebf4:	ldrdeq	lr, [r2], -r4
   2ebf8:	ldrdeq	lr, [r2], -r4
   2ebfc:	ldrdeq	lr, [r2], -r4
   2ec00:	strheq	pc, [r2], -r0	; <UNPREDICTABLE>
   2ec04:	muleq	r2, r4, lr
   2ec08:	andeq	lr, r2, ip, ror lr
   2ec0c:	andeq	lr, r2, r0, lsr #29
   2ec10:	andeq	lr, r2, r0, lsr pc
   2ec14:	andeq	lr, r2, r4, ror lr
   2ec18:	muleq	r2, ip, lr
   2ec1c:	ldrdeq	lr, [r2], -r4
   2ec20:	ldrdeq	lr, [r2], -r4
   2ec24:	ldrdeq	lr, [r2], -r4
   2ec28:	ldrdeq	lr, [r2], -r4
   2ec2c:	ldrdeq	lr, [r2], -r4
   2ec30:	ldrdeq	lr, [r2], -r4
   2ec34:	ldrdeq	lr, [r2], -r4
   2ec38:	ldrdeq	lr, [r2], -r4
   2ec3c:	ldrdeq	lr, [r2], -r4
   2ec40:	ldrdeq	lr, [r2], -r4
   2ec44:	ldrdeq	lr, [r2], -r4
   2ec48:	ldrdeq	lr, [r2], -r4
   2ec4c:	ldrdeq	lr, [r2], -r4
   2ec50:	ldrdeq	lr, [r2], -r4
   2ec54:	ldrdeq	lr, [r2], -r4
   2ec58:	ldrdeq	lr, [r2], -r4
   2ec5c:	ldrdeq	lr, [r2], -r4
   2ec60:	ldrdeq	lr, [r2], -r4
   2ec64:	andeq	pc, r2, ip, lsr #32
   2ec68:	andeq	pc, r2, r0, lsr r0	; <UNPREDICTABLE>
   2ec6c:	andeq	pc, r2, r0, lsr r0	; <UNPREDICTABLE>
   2ec70:	andeq	lr, r2, r0, lsl #28
   2ec74:	andeq	pc, r2, r0, lsr r0	; <UNPREDICTABLE>
   2ec78:	andeq	lr, r2, r0, ror #27
   2ec7c:	andeq	pc, r2, r0, lsr r0	; <UNPREDICTABLE>
   2ec80:	andeq	lr, r2, r8, lsr pc
   2ec84:	andeq	pc, r2, r0, lsr r0	; <UNPREDICTABLE>
   2ec88:	andeq	pc, r2, r0, lsr r0	; <UNPREDICTABLE>
   2ec8c:	andeq	pc, r2, r0, lsr r0	; <UNPREDICTABLE>
   2ec90:	andeq	lr, r2, r0, ror #27
   2ec94:	andeq	lr, r2, r0, ror #27
   2ec98:	andeq	lr, r2, r0, ror #27
   2ec9c:	andeq	lr, r2, r0, ror #27
   2eca0:	andeq	lr, r2, r0, ror #27
   2eca4:	andeq	lr, r2, r0, ror #27
   2eca8:	andeq	lr, r2, r0, ror #27
   2ecac:	andeq	lr, r2, r0, ror #27
   2ecb0:	andeq	lr, r2, r0, ror #27
   2ecb4:	andeq	lr, r2, r0, ror #27
   2ecb8:	andeq	lr, r2, r0, ror #27
   2ecbc:	andeq	lr, r2, r0, ror #27
   2ecc0:	andeq	lr, r2, r0, ror #27
   2ecc4:	andeq	lr, r2, r0, ror #27
   2ecc8:	andeq	lr, r2, r0, ror #27
   2eccc:	andeq	lr, r2, r0, ror #27
   2ecd0:	andeq	pc, r2, r0, lsr r0	; <UNPREDICTABLE>
   2ecd4:	andeq	pc, r2, r0, lsr r0	; <UNPREDICTABLE>
   2ecd8:	andeq	pc, r2, r0, lsr r0	; <UNPREDICTABLE>
   2ecdc:	andeq	pc, r2, r0, lsr r0	; <UNPREDICTABLE>
   2ece0:	strdeq	lr, [r2], -r4
   2ece4:	ldrdeq	lr, [r2], -r4
   2ece8:	andeq	lr, r2, r0, ror #27
   2ecec:	andeq	lr, r2, r0, ror #27
   2ecf0:	andeq	lr, r2, r0, ror #27
   2ecf4:	andeq	lr, r2, r0, ror #27
   2ecf8:	andeq	lr, r2, r0, ror #27
   2ecfc:	andeq	lr, r2, r0, ror #27
   2ed00:	andeq	lr, r2, r0, ror #27
   2ed04:	andeq	lr, r2, r0, ror #27
   2ed08:	andeq	lr, r2, r0, ror #27
   2ed0c:	andeq	lr, r2, r0, ror #27
   2ed10:	andeq	lr, r2, r0, ror #27
   2ed14:	andeq	lr, r2, r0, ror #27
   2ed18:	andeq	lr, r2, r0, ror #27
   2ed1c:	andeq	lr, r2, r0, ror #27
   2ed20:	andeq	lr, r2, r0, ror #27
   2ed24:	andeq	lr, r2, r0, ror #27
   2ed28:	andeq	lr, r2, r0, ror #27
   2ed2c:	andeq	lr, r2, r0, ror #27
   2ed30:	andeq	lr, r2, r0, ror #27
   2ed34:	andeq	lr, r2, r0, ror #27
   2ed38:	andeq	lr, r2, r0, ror #27
   2ed3c:	andeq	lr, r2, r0, ror #27
   2ed40:	andeq	lr, r2, r0, ror #27
   2ed44:	andeq	lr, r2, r0, ror #27
   2ed48:	andeq	lr, r2, r0, ror #27
   2ed4c:	andeq	lr, r2, r0, ror #27
   2ed50:	andeq	pc, r2, r0, lsr r0	; <UNPREDICTABLE>
   2ed54:	andeq	lr, r2, r0, asr #28
   2ed58:	andeq	lr, r2, r0, ror #27
   2ed5c:	andeq	pc, r2, r0, lsr r0	; <UNPREDICTABLE>
   2ed60:	andeq	lr, r2, r0, ror #27
   2ed64:	andeq	pc, r2, r0, lsr r0	; <UNPREDICTABLE>
   2ed68:	andeq	lr, r2, r0, ror #27
   2ed6c:	andeq	lr, r2, r0, ror #27
   2ed70:	andeq	lr, r2, r0, ror #27
   2ed74:	andeq	lr, r2, r0, ror #27
   2ed78:	andeq	lr, r2, r0, ror #27
   2ed7c:	andeq	lr, r2, r0, ror #27
   2ed80:	andeq	lr, r2, r0, ror #27
   2ed84:	andeq	lr, r2, r0, ror #27
   2ed88:	andeq	lr, r2, r0, ror #27
   2ed8c:	andeq	lr, r2, r0, ror #27
   2ed90:	andeq	lr, r2, r0, ror #27
   2ed94:	andeq	lr, r2, r0, ror #27
   2ed98:	andeq	lr, r2, r0, ror #27
   2ed9c:	andeq	lr, r2, r0, ror #27
   2eda0:	andeq	lr, r2, r0, ror #27
   2eda4:	andeq	lr, r2, r0, ror #27
   2eda8:	andeq	lr, r2, r0, ror #27
   2edac:	andeq	lr, r2, r0, ror #27
   2edb0:	andeq	lr, r2, r0, ror #27
   2edb4:	andeq	lr, r2, r0, ror #27
   2edb8:	andeq	lr, r2, r0, ror #27
   2edbc:	andeq	lr, r2, r0, ror #27
   2edc0:	andeq	lr, r2, r0, ror #27
   2edc4:	andeq	lr, r2, r0, ror #27
   2edc8:	andeq	lr, r2, r0, ror #27
   2edcc:	andeq	lr, r2, r0, ror #27
   2edd0:	andeq	lr, r2, r0, lsr #28
   2edd4:	andeq	pc, r2, r0, lsr r0	; <UNPREDICTABLE>
   2edd8:	andeq	lr, r2, r0, lsr #28
   2eddc:	andeq	lr, r2, r0, lsl #28
   2ede0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2ede4:	cmp	r0, #0
   2ede8:	beq	2f0c4 <__assert_fail@plt+0x1dca0>
   2edec:	ldr	r0, [fp, #16]
   2edf0:	cmp	r0, #0
   2edf4:	mov	r0, r5
   2edf8:	bne	2f0d4 <__assert_fail@plt+0x1dcb0>
   2edfc:	b	2f0f4 <__assert_fail@plt+0x1dcd0>
   2ee00:	mov	r4, #0
   2ee04:	cmp	r7, #0
   2ee08:	beq	2f02c <__assert_fail@plt+0x1dc08>
   2ee0c:	mov	r8, #0
   2ee10:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2ee14:	cmp	r0, #0
   2ee18:	bne	2edec <__assert_fail@plt+0x1d9c8>
   2ee1c:	b	2f0c4 <__assert_fail@plt+0x1dca0>
   2ee20:	mov	r4, #0
   2ee24:	cmn	lr, #1
   2ee28:	beq	2f004 <__assert_fail@plt+0x1dbe0>
   2ee2c:	cmp	r7, #0
   2ee30:	bne	2ee0c <__assert_fail@plt+0x1d9e8>
   2ee34:	cmp	lr, #1
   2ee38:	beq	2f02c <__assert_fail@plt+0x1dc08>
   2ee3c:	b	2ee0c <__assert_fail@plt+0x1d9e8>
   2ee40:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2ee44:	cmp	r0, #2
   2ee48:	bne	2f05c <__assert_fail@plt+0x1dc38>
   2ee4c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2ee50:	tst	r0, #1
   2ee54:	bne	2f8bc <__assert_fail@plt+0x1e498>
   2ee58:	mov	r8, #0
   2ee5c:	mov	r0, #92	; 0x5c
   2ee60:	mov	r4, #0
   2ee64:	cmp	r8, #0
   2ee68:	beq	2f07c <__assert_fail@plt+0x1dc58>
   2ee6c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2ee70:	b	2f170 <__assert_fail@plt+0x1dd4c>
   2ee74:	mov	r0, #102	; 0x66
   2ee78:	b	2f0b0 <__assert_fail@plt+0x1dc8c>
   2ee7c:	mov	r2, #116	; 0x74
   2ee80:	ldr	r0, [sp, #60]	; 0x3c
   2ee84:	tst	r0, #1
   2ee88:	mov	r0, r2
   2ee8c:	bne	2f0b0 <__assert_fail@plt+0x1dc8c>
   2ee90:	b	2f8bc <__assert_fail@plt+0x1e498>
   2ee94:	mov	r0, #98	; 0x62
   2ee98:	b	2f0b0 <__assert_fail@plt+0x1dc8c>
   2ee9c:	mov	r2, #114	; 0x72
   2eea0:	ldr	r0, [sp, #60]	; 0x3c
   2eea4:	tst	r0, #1
   2eea8:	mov	r0, r2
   2eeac:	bne	2f0b0 <__assert_fail@plt+0x1dc8c>
   2eeb0:	b	2f8bc <__assert_fail@plt+0x1e498>
   2eeb4:	ldr	r0, [sp, #80]	; 0x50
   2eeb8:	tst	r0, #1
   2eebc:	beq	2f198 <__assert_fail@plt+0x1dd74>
   2eec0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2eec4:	tst	r0, #1
   2eec8:	bne	2f9e4 <__assert_fail@plt+0x1e5c0>
   2eecc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2eed0:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2eed4:	cmp	r0, #2
   2eed8:	ldr	r0, [fp, #-80]	; 0xffffffb0
   2eedc:	movwne	r0, #1
   2eee0:	orr	r0, r0, r2
   2eee4:	tst	r0, #1
   2eee8:	beq	2f490 <__assert_fail@plt+0x1e06c>
   2eeec:	mov	r0, r9
   2eef0:	b	2f4c4 <__assert_fail@plt+0x1e0a0>
   2eef4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2eef8:	mov	r8, #0
   2eefc:	mov	r5, #63	; 0x3f
   2ef00:	cmp	r0, #5
   2ef04:	beq	2f34c <__assert_fail@plt+0x1df28>
   2ef08:	cmp	r0, #2
   2ef0c:	bne	2f3fc <__assert_fail@plt+0x1dfd8>
   2ef10:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2ef14:	tst	r0, #1
   2ef18:	bne	2f8bc <__assert_fail@plt+0x1e498>
   2ef1c:	mov	r4, #0
   2ef20:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2ef24:	cmp	r0, #0
   2ef28:	bne	2edec <__assert_fail@plt+0x1d9c8>
   2ef2c:	b	2f0c4 <__assert_fail@plt+0x1dca0>
   2ef30:	mov	r0, #118	; 0x76
   2ef34:	b	2f0b0 <__assert_fail@plt+0x1dc8c>
   2ef38:	mov	r0, #1
   2ef3c:	mov	r5, #39	; 0x27
   2ef40:	str	r0, [sp, #52]	; 0x34
   2ef44:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2ef48:	cmp	r0, #2
   2ef4c:	bne	2efc0 <__assert_fail@plt+0x1db9c>
   2ef50:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2ef54:	tst	r0, #1
   2ef58:	bne	2f8bc <__assert_fail@plt+0x1e498>
   2ef5c:	ldr	r2, [sp, #48]	; 0x30
   2ef60:	clz	r1, sl
   2ef64:	mov	r8, #0
   2ef68:	lsr	r1, r1, #5
   2ef6c:	cmp	r2, #0
   2ef70:	mov	r0, r2
   2ef74:	movwne	r0, #1
   2ef78:	orrs	r0, r0, r1
   2ef7c:	moveq	r2, sl
   2ef80:	moveq	sl, r0
   2ef84:	cmp	r9, sl
   2ef88:	str	r2, [sp, #48]	; 0x30
   2ef8c:	movcc	r0, #39	; 0x27
   2ef90:	strbcc	r0, [r6, r9]
   2ef94:	add	r0, r9, #1
   2ef98:	cmp	r0, sl
   2ef9c:	movcc	r1, #92	; 0x5c
   2efa0:	strbcc	r1, [r6, r0]
   2efa4:	add	r0, r9, #2
   2efa8:	add	r9, r9, #3
   2efac:	cmp	r0, sl
   2efb0:	movcc	r1, #39	; 0x27
   2efb4:	strbcc	r1, [r6, r0]
   2efb8:	mov	r0, #0
   2efbc:	str	r0, [fp, #-48]	; 0xffffffd0
   2efc0:	mov	r4, #1
   2efc4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2efc8:	cmp	r0, #0
   2efcc:	bne	2edec <__assert_fail@plt+0x1d9c8>
   2efd0:	b	2f0c4 <__assert_fail@plt+0x1dca0>
   2efd4:	ldr	r0, [sp, #32]
   2efd8:	cmp	r0, #1
   2efdc:	bne	2f1c8 <__assert_fail@plt+0x1dda4>
   2efe0:	str	lr, [sp, #84]	; 0x54
   2efe4:	bl	112c8 <__ctype_b_loc@plt>
   2efe8:	ldr	r0, [r0]
   2efec:	ldr	ip, [fp, #-84]	; 0xffffffac
   2eff0:	mov	r1, #1
   2eff4:	add	r0, r0, r5, lsl #1
   2eff8:	ldrb	r0, [r0, #1]
   2effc:	ubfx	r4, r0, #6, #1
   2f000:	b	2f5c0 <__assert_fail@plt+0x1e19c>
   2f004:	cmp	r7, #0
   2f008:	ldrbeq	r0, [ip, #1]
   2f00c:	cmpeq	r0, #0
   2f010:	beq	2f02c <__assert_fail@plt+0x1dc08>
   2f014:	mvn	lr, #0
   2f018:	mov	r8, #0
   2f01c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2f020:	cmp	r0, #0
   2f024:	bne	2edec <__assert_fail@plt+0x1d9c8>
   2f028:	b	2f0c4 <__assert_fail@plt+0x1dca0>
   2f02c:	mov	r1, #1
   2f030:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2f034:	cmp	r0, #2
   2f038:	bne	2f048 <__assert_fail@plt+0x1dc24>
   2f03c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2f040:	tst	r0, #1
   2f044:	bne	2f8bc <__assert_fail@plt+0x1e498>
   2f048:	mov	r4, r1
   2f04c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2f050:	cmp	r0, #0
   2f054:	bne	2edec <__assert_fail@plt+0x1d9c8>
   2f058:	b	2f0c4 <__assert_fail@plt+0x1dca0>
   2f05c:	ldr	r1, [sp, #40]	; 0x28
   2f060:	mov	r8, #0
   2f064:	mov	r0, #92	; 0x5c
   2f068:	cmp	r1, #0
   2f06c:	beq	2f0b0 <__assert_fail@plt+0x1dc8c>
   2f070:	mov	r4, #0
   2f074:	cmp	r8, #0
   2f078:	bne	2ee6c <__assert_fail@plt+0x1da48>
   2f07c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2f080:	tst	r2, #1
   2f084:	beq	2f170 <__assert_fail@plt+0x1dd4c>
   2f088:	cmp	r9, sl
   2f08c:	movcc	r1, #39	; 0x27
   2f090:	strbcc	r1, [r6, r9]
   2f094:	add	r1, r9, #1
   2f098:	add	r9, r9, #2
   2f09c:	cmp	r1, sl
   2f0a0:	movcc	r2, #39	; 0x27
   2f0a4:	strbcc	r2, [r6, r1]
   2f0a8:	mov	r2, #0
   2f0ac:	b	2f170 <__assert_fail@plt+0x1dd4c>
   2f0b0:	ldr	r1, [sp, #80]	; 0x50
   2f0b4:	mov	r4, #0
   2f0b8:	mov	r8, #0
   2f0bc:	tst	r1, #1
   2f0c0:	bne	2f100 <__assert_fail@plt+0x1dcdc>
   2f0c4:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2f0c8:	cmp	r0, #0
   2f0cc:	mov	r0, r5
   2f0d0:	beq	2f0f4 <__assert_fail@plt+0x1dcd0>
   2f0d4:	ldr	r1, [fp, #16]
   2f0d8:	ubfx	r0, r5, #5, #3
   2f0dc:	mov	r2, #1
   2f0e0:	ldr	r0, [r1, r0, lsl #2]
   2f0e4:	and	r1, r5, #31
   2f0e8:	tst	r0, r2, lsl r1
   2f0ec:	mov	r0, r5
   2f0f0:	bne	2f100 <__assert_fail@plt+0x1dcdc>
   2f0f4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2f0f8:	cmp	r1, #0
   2f0fc:	beq	2f558 <__assert_fail@plt+0x1e134>
   2f100:	ldr	r1, [fp, #-72]	; 0xffffffb8
   2f104:	tst	r1, #1
   2f108:	bne	2f89c <__assert_fail@plt+0x1e478>
   2f10c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   2f110:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2f114:	cmp	r1, #2
   2f118:	ldr	r1, [fp, #-80]	; 0xffffffb0
   2f11c:	movwne	r1, #1
   2f120:	orr	r1, r1, r2
   2f124:	tst	r1, #1
   2f128:	bne	2f160 <__assert_fail@plt+0x1dd3c>
   2f12c:	cmp	r9, sl
   2f130:	movcc	r1, #39	; 0x27
   2f134:	strbcc	r1, [r6, r9]
   2f138:	add	r1, r9, #1
   2f13c:	cmp	r1, sl
   2f140:	movcc	r2, #36	; 0x24
   2f144:	strbcc	r2, [r6, r1]
   2f148:	add	r1, r9, #2
   2f14c:	add	r9, r9, #3
   2f150:	cmp	r1, sl
   2f154:	movcc	r2, #39	; 0x27
   2f158:	strbcc	r2, [r6, r1]
   2f15c:	mov	r2, #1
   2f160:	cmp	r9, sl
   2f164:	movcc	r1, #92	; 0x5c
   2f168:	strbcc	r1, [r6, r9]
   2f16c:	add	r9, r9, #1
   2f170:	cmp	r9, sl
   2f174:	add	r7, r7, #1
   2f178:	strbcc	r0, [r6, r9]
   2f17c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2f180:	add	r9, r9, #1
   2f184:	and	r0, r0, r4
   2f188:	mov	r4, r0
   2f18c:	cmn	lr, #1
   2f190:	bne	2eb04 <__assert_fail@plt+0x1d6e0>
   2f194:	b	2eb10 <__assert_fail@plt+0x1d6ec>
   2f198:	ldr	r0, [sp, #28]
   2f19c:	mov	r4, #0
   2f1a0:	mov	r8, #0
   2f1a4:	mov	r5, #0
   2f1a8:	cmp	r0, #0
   2f1ac:	beq	2f0c4 <__assert_fail@plt+0x1dca0>
   2f1b0:	ldr	r4, [fp, #-52]	; 0xffffffcc
   2f1b4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2f1b8:	add	r7, r7, #1
   2f1bc:	cmn	lr, #1
   2f1c0:	bne	2eb04 <__assert_fail@plt+0x1d6e0>
   2f1c4:	b	2eb10 <__assert_fail@plt+0x1d6ec>
   2f1c8:	mov	r0, #0
   2f1cc:	cmn	lr, #1
   2f1d0:	str	r0, [fp, #-36]	; 0xffffffdc
   2f1d4:	str	r0, [fp, #-40]	; 0xffffffd8
   2f1d8:	bne	2f1ec <__assert_fail@plt+0x1ddc8>
   2f1dc:	mov	r0, ip
   2f1e0:	bl	112ec <strlen@plt>
   2f1e4:	ldr	ip, [fp, #-84]	; 0xffffffac
   2f1e8:	mov	lr, r0
   2f1ec:	ldr	r0, [sp, #36]	; 0x24
   2f1f0:	str	sl, [sp, #56]	; 0x38
   2f1f4:	str	lr, [sp, #84]	; 0x54
   2f1f8:	cmp	r0, #0
   2f1fc:	beq	2f414 <__assert_fail@plt+0x1dff0>
   2f200:	add	r0, ip, r7
   2f204:	mov	r4, #1
   2f208:	mov	r6, #0
   2f20c:	sub	sl, fp, #40	; 0x28
   2f210:	str	r0, [sp, #20]
   2f214:	str	r6, [sp, #64]	; 0x40
   2f218:	add	r6, r6, r7
   2f21c:	sub	r0, fp, #44	; 0x2c
   2f220:	mov	r3, sl
   2f224:	add	r1, ip, r6
   2f228:	sub	r2, lr, r6
   2f22c:	bl	3217c <__assert_fail@plt+0x20d58>
   2f230:	cmn	r0, #2
   2f234:	beq	2f570 <__assert_fail@plt+0x1e14c>
   2f238:	ldr	sl, [sp, #56]	; 0x38
   2f23c:	cmn	r0, #1
   2f240:	beq	2f564 <__assert_fail@plt+0x1e140>
   2f244:	cmp	r0, #0
   2f248:	beq	2f568 <__assert_fail@plt+0x1e144>
   2f24c:	cmp	r0, #2
   2f250:	bcc	2f310 <__assert_fail@plt+0x1deec>
   2f254:	ldr	r1, [sp, #64]	; 0x40
   2f258:	ldr	r2, [sp, #20]
   2f25c:	add	r1, r2, r1
   2f260:	mov	r2, #1
   2f264:	ldrb	r3, [r1, r2]
   2f268:	sub	r3, r3, #91	; 0x5b
   2f26c:	cmp	r3, #33	; 0x21
   2f270:	bhi	2f304 <__assert_fail@plt+0x1dee0>
   2f274:	add	r6, pc, #0
   2f278:	ldr	pc, [r6, r3, lsl #2]
   2f27c:	andeq	pc, r2, r8, asr #17
   2f280:	andeq	pc, r2, r8, asr #17
   2f284:	andeq	pc, r2, r4, lsl #6
   2f288:	andeq	pc, r2, r8, asr #17
   2f28c:	andeq	pc, r2, r4, lsl #6
   2f290:	andeq	pc, r2, r8, asr #17
   2f294:	andeq	pc, r2, r4, lsl #6
   2f298:	andeq	pc, r2, r4, lsl #6
   2f29c:	andeq	pc, r2, r4, lsl #6
   2f2a0:	andeq	pc, r2, r4, lsl #6
   2f2a4:	andeq	pc, r2, r4, lsl #6
   2f2a8:	andeq	pc, r2, r4, lsl #6
   2f2ac:	andeq	pc, r2, r4, lsl #6
   2f2b0:	andeq	pc, r2, r4, lsl #6
   2f2b4:	andeq	pc, r2, r4, lsl #6
   2f2b8:	andeq	pc, r2, r4, lsl #6
   2f2bc:	andeq	pc, r2, r4, lsl #6
   2f2c0:	andeq	pc, r2, r4, lsl #6
   2f2c4:	andeq	pc, r2, r4, lsl #6
   2f2c8:	andeq	pc, r2, r4, lsl #6
   2f2cc:	andeq	pc, r2, r4, lsl #6
   2f2d0:	andeq	pc, r2, r4, lsl #6
   2f2d4:	andeq	pc, r2, r4, lsl #6
   2f2d8:	andeq	pc, r2, r4, lsl #6
   2f2dc:	andeq	pc, r2, r4, lsl #6
   2f2e0:	andeq	pc, r2, r4, lsl #6
   2f2e4:	andeq	pc, r2, r4, lsl #6
   2f2e8:	andeq	pc, r2, r4, lsl #6
   2f2ec:	andeq	pc, r2, r4, lsl #6
   2f2f0:	andeq	pc, r2, r4, lsl #6
   2f2f4:	andeq	pc, r2, r4, lsl #6
   2f2f8:	andeq	pc, r2, r4, lsl #6
   2f2fc:	andeq	pc, r2, r4, lsl #6
   2f300:	andeq	pc, r2, r8, asr #17
   2f304:	add	r2, r2, #1
   2f308:	cmp	r2, r0
   2f30c:	bcc	2f264 <__assert_fail@plt+0x1de40>
   2f310:	ldr	r6, [sp, #64]	; 0x40
   2f314:	add	r6, r0, r6
   2f318:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2f31c:	bl	11214 <iswprint@plt>
   2f320:	cmp	r0, #0
   2f324:	sub	sl, fp, #40	; 0x28
   2f328:	movwne	r0, #1
   2f32c:	and	r4, r4, r0
   2f330:	mov	r0, sl
   2f334:	bl	111d8 <mbsinit@plt>
   2f338:	ldr	ip, [fp, #-84]	; 0xffffffac
   2f33c:	ldr	lr, [sp, #84]	; 0x54
   2f340:	cmp	r0, #0
   2f344:	beq	2f214 <__assert_fail@plt+0x1ddf0>
   2f348:	b	2f5b4 <__assert_fail@plt+0x1e190>
   2f34c:	ldr	r0, [sp, #24]
   2f350:	cmp	r0, #0
   2f354:	beq	2f3fc <__assert_fail@plt+0x1dfd8>
   2f358:	add	r0, r7, #2
   2f35c:	cmp	r0, lr
   2f360:	bcs	2f3fc <__assert_fail@plt+0x1dfd8>
   2f364:	add	r1, ip, r7
   2f368:	ldrb	r1, [r1, #1]
   2f36c:	cmp	r1, #63	; 0x3f
   2f370:	bne	2f3fc <__assert_fail@plt+0x1dfd8>
   2f374:	ldrb	r5, [ip, r0]
   2f378:	sub	r1, r5, #33	; 0x21
   2f37c:	cmp	r1, #29
   2f380:	bhi	2f3fc <__assert_fail@plt+0x1dfd8>
   2f384:	movw	r3, #20929	; 0x51c1
   2f388:	mov	r2, #1
   2f38c:	movt	r3, #14336	; 0x3800
   2f390:	tst	r3, r2, lsl r1
   2f394:	beq	2f3fc <__assert_fail@plt+0x1dfd8>
   2f398:	ldr	r1, [fp, #-72]	; 0xffffffb8
   2f39c:	tst	r1, #1
   2f3a0:	bne	2f9ec <__assert_fail@plt+0x1e5c8>
   2f3a4:	cmp	r9, sl
   2f3a8:	mov	r7, r0
   2f3ac:	mov	r4, #0
   2f3b0:	movcc	r1, #63	; 0x3f
   2f3b4:	strbcc	r1, [r6, r9]
   2f3b8:	add	r1, r9, #1
   2f3bc:	cmp	r1, sl
   2f3c0:	movcc	r2, #34	; 0x22
   2f3c4:	strbcc	r2, [r6, r1]
   2f3c8:	add	r1, r9, #2
   2f3cc:	cmp	r1, sl
   2f3d0:	movcc	r2, #34	; 0x22
   2f3d4:	strbcc	r2, [r6, r1]
   2f3d8:	add	r1, r9, #3
   2f3dc:	add	r9, r9, #4
   2f3e0:	cmp	r1, sl
   2f3e4:	movcc	r2, #63	; 0x3f
   2f3e8:	strbcc	r2, [r6, r1]
   2f3ec:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2f3f0:	cmp	r0, #0
   2f3f4:	bne	2edec <__assert_fail@plt+0x1d9c8>
   2f3f8:	b	2f0c4 <__assert_fail@plt+0x1dca0>
   2f3fc:	mov	r5, #63	; 0x3f
   2f400:	mov	r4, #0
   2f404:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2f408:	cmp	r0, #0
   2f40c:	bne	2edec <__assert_fail@plt+0x1d9c8>
   2f410:	b	2f0c4 <__assert_fail@plt+0x1dca0>
   2f414:	mov	r4, #1
   2f418:	mov	r6, #0
   2f41c:	sub	sl, fp, #40	; 0x28
   2f420:	str	r6, [sp, #64]	; 0x40
   2f424:	add	r6, r6, r7
   2f428:	sub	r0, fp, #44	; 0x2c
   2f42c:	mov	r3, sl
   2f430:	add	r1, ip, r6
   2f434:	sub	r2, lr, r6
   2f438:	bl	3217c <__assert_fail@plt+0x20d58>
   2f43c:	cmn	r0, #2
   2f440:	beq	2f570 <__assert_fail@plt+0x1e14c>
   2f444:	cmn	r0, #1
   2f448:	beq	2f564 <__assert_fail@plt+0x1e140>
   2f44c:	ldr	r6, [sp, #64]	; 0x40
   2f450:	cmp	r0, #0
   2f454:	beq	2f5b0 <__assert_fail@plt+0x1e18c>
   2f458:	add	r6, r0, r6
   2f45c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2f460:	bl	11214 <iswprint@plt>
   2f464:	cmp	r0, #0
   2f468:	sub	sl, fp, #40	; 0x28
   2f46c:	movwne	r0, #1
   2f470:	and	r4, r4, r0
   2f474:	mov	r0, sl
   2f478:	bl	111d8 <mbsinit@plt>
   2f47c:	ldr	ip, [fp, #-84]	; 0xffffffac
   2f480:	ldr	lr, [sp, #84]	; 0x54
   2f484:	cmp	r0, #0
   2f488:	beq	2f420 <__assert_fail@plt+0x1dffc>
   2f48c:	b	2f5b4 <__assert_fail@plt+0x1e190>
   2f490:	cmp	r9, sl
   2f494:	mov	r2, #1
   2f498:	movcc	r0, #39	; 0x27
   2f49c:	strbcc	r0, [r6, r9]
   2f4a0:	add	r0, r9, #1
   2f4a4:	cmp	r0, sl
   2f4a8:	movcc	r1, #36	; 0x24
   2f4ac:	strbcc	r1, [r6, r0]
   2f4b0:	add	r0, r9, #2
   2f4b4:	cmp	r0, sl
   2f4b8:	movcc	r1, #39	; 0x27
   2f4bc:	strbcc	r1, [r6, r0]
   2f4c0:	add	r0, r9, #3
   2f4c4:	cmp	r0, sl
   2f4c8:	add	r9, r0, #1
   2f4cc:	str	r2, [fp, #-48]	; 0xffffffd0
   2f4d0:	movcc	r1, #92	; 0x5c
   2f4d4:	strbcc	r1, [r6, r0]
   2f4d8:	ldr	r1, [fp, #-64]	; 0xffffffc0
   2f4dc:	cmp	r1, #2
   2f4e0:	beq	2f540 <__assert_fail@plt+0x1e11c>
   2f4e4:	add	r1, r7, #1
   2f4e8:	mov	r4, #0
   2f4ec:	mov	r8, #1
   2f4f0:	mov	r5, #48	; 0x30
   2f4f4:	cmp	r1, lr
   2f4f8:	bcs	2ede0 <__assert_fail@plt+0x1d9bc>
   2f4fc:	ldrb	r1, [ip, r1]
   2f500:	sub	r1, r1, #48	; 0x30
   2f504:	uxtb	r1, r1
   2f508:	cmp	r1, #9
   2f50c:	bhi	2ede0 <__assert_fail@plt+0x1d9bc>
   2f510:	cmp	r9, sl
   2f514:	movcc	r1, #48	; 0x30
   2f518:	strbcc	r1, [r6, r9]
   2f51c:	add	r1, r0, #2
   2f520:	add	r9, r0, #3
   2f524:	cmp	r1, sl
   2f528:	movcc	r2, #48	; 0x30
   2f52c:	strbcc	r2, [r6, r1]
   2f530:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2f534:	cmp	r0, #0
   2f538:	bne	2edec <__assert_fail@plt+0x1d9c8>
   2f53c:	b	2f0c4 <__assert_fail@plt+0x1dca0>
   2f540:	mov	r0, #48	; 0x30
   2f544:	mov	r8, #1
   2f548:	mov	r4, #0
   2f54c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2f550:	cmp	r1, #0
   2f554:	bne	2f100 <__assert_fail@plt+0x1dcdc>
   2f558:	cmp	r8, #0
   2f55c:	beq	2f07c <__assert_fail@plt+0x1dc58>
   2f560:	b	2ee6c <__assert_fail@plt+0x1da48>
   2f564:	mov	r4, #0
   2f568:	ldr	ip, [fp, #-84]	; 0xffffffac
   2f56c:	b	2f5a8 <__assert_fail@plt+0x1e184>
   2f570:	ldr	r1, [sp, #84]	; 0x54
   2f574:	ldr	ip, [fp, #-84]	; 0xffffffac
   2f578:	mov	r4, #0
   2f57c:	cmp	r6, r1
   2f580:	bcs	2f5a8 <__assert_fail@plt+0x1e184>
   2f584:	ldrb	r0, [ip, r6]
   2f588:	cmp	r0, #0
   2f58c:	beq	2f5a8 <__assert_fail@plt+0x1e184>
   2f590:	ldr	r0, [sp, #64]	; 0x40
   2f594:	add	r0, r0, #1
   2f598:	add	r6, r0, r7
   2f59c:	str	r0, [sp, #64]	; 0x40
   2f5a0:	cmp	r6, r1
   2f5a4:	bcc	2f584 <__assert_fail@plt+0x1e160>
   2f5a8:	ldr	r6, [sp, #64]	; 0x40
   2f5ac:	b	2f5b4 <__assert_fail@plt+0x1e190>
   2f5b0:	ldr	ip, [fp, #-84]	; 0xffffffac
   2f5b4:	mov	r1, r6
   2f5b8:	ldr	r6, [sp, #76]	; 0x4c
   2f5bc:	ldr	sl, [sp, #56]	; 0x38
   2f5c0:	ldr	r0, [sp, #44]	; 0x2c
   2f5c4:	cmp	r1, #1
   2f5c8:	orr	r2, r4, r0
   2f5cc:	mov	r0, r1
   2f5d0:	bhi	2f5f0 <__assert_fail@plt+0x1e1cc>
   2f5d4:	tst	r2, #1
   2f5d8:	beq	2f5f0 <__assert_fail@plt+0x1e1cc>
   2f5dc:	ldr	lr, [sp, #84]	; 0x54
   2f5e0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2f5e4:	cmp	r0, #0
   2f5e8:	bne	2edec <__assert_fail@plt+0x1d9c8>
   2f5ec:	b	2f0c4 <__assert_fail@plt+0x1dca0>
   2f5f0:	str	r2, [sp, #64]	; 0x40
   2f5f4:	add	r0, r0, r7
   2f5f8:	add	r1, r7, #1
   2f5fc:	ldr	lr, [sp, #84]	; 0x54
   2f600:	ldr	r7, [fp, #-64]	; 0xffffffc0
   2f604:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2f608:	mov	r3, #0
   2f60c:	str	r0, [sp, #56]	; 0x38
   2f610:	ldr	r0, [sp, #64]	; 0x40
   2f614:	tst	r0, #1
   2f618:	bne	2f700 <__assert_fail@plt+0x1e2dc>
   2f61c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2f620:	tst	r0, #1
   2f624:	bne	2f8a0 <__assert_fail@plt+0x1e47c>
   2f628:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2f62c:	cmp	r7, #2
   2f630:	movwne	r3, #1
   2f634:	orr	r3, r3, r2
   2f638:	tst	r3, #1
   2f63c:	bne	2f674 <__assert_fail@plt+0x1e250>
   2f640:	cmp	r9, sl
   2f644:	add	r3, r9, #1
   2f648:	movcc	r2, #39	; 0x27
   2f64c:	strbcc	r2, [r6, r9]
   2f650:	cmp	r3, sl
   2f654:	movcc	r2, #36	; 0x24
   2f658:	strbcc	r2, [r6, r3]
   2f65c:	add	r3, r9, #2
   2f660:	add	r9, r9, #3
   2f664:	cmp	r3, sl
   2f668:	movcc	r2, #39	; 0x27
   2f66c:	strbcc	r2, [r6, r3]
   2f670:	mov	r2, #1
   2f674:	cmp	r9, sl
   2f678:	mov	r0, r2
   2f67c:	movcc	r3, #92	; 0x5c
   2f680:	strbcc	r3, [r6, r9]
   2f684:	add	r3, r9, #1
   2f688:	cmp	r3, sl
   2f68c:	andcc	r7, r5, #192	; 0xc0
   2f690:	movcc	r2, #48	; 0x30
   2f694:	orrcc	r7, r2, r7, lsr #6
   2f698:	strbcc	r7, [r6, r3]
   2f69c:	add	r3, r9, #2
   2f6a0:	add	r9, r9, #3
   2f6a4:	cmp	r3, sl
   2f6a8:	lsrcc	r7, r5, #3
   2f6ac:	movcc	r2, #6
   2f6b0:	bficc	r7, r2, #3, #29
   2f6b4:	mov	r2, #6
   2f6b8:	strbcc	r7, [r6, r3]
   2f6bc:	bfi	r5, r2, #3, #29
   2f6c0:	mov	r3, #1
   2f6c4:	mov	r2, r0
   2f6c8:	ldr	r0, [sp, #56]	; 0x38
   2f6cc:	and	r8, r3, #1
   2f6d0:	cmp	r0, r1
   2f6d4:	bhi	2f734 <__assert_fail@plt+0x1e310>
   2f6d8:	b	2f774 <__assert_fail@plt+0x1e350>
   2f6dc:	cmp	r9, sl
   2f6e0:	ldr	r7, [fp, #-64]	; 0xffffffc0
   2f6e4:	strbcc	r5, [r6, r9]
   2f6e8:	add	r9, r9, #1
   2f6ec:	ldrb	r5, [ip, r1]
   2f6f0:	add	r1, r1, #1
   2f6f4:	ldr	r0, [sp, #64]	; 0x40
   2f6f8:	tst	r0, #1
   2f6fc:	beq	2f61c <__assert_fail@plt+0x1e1f8>
   2f700:	ldr	r7, [fp, #-56]	; 0xffffffc8
   2f704:	tst	r7, #1
   2f708:	beq	2f71c <__assert_fail@plt+0x1e2f8>
   2f70c:	cmp	r9, sl
   2f710:	movcc	r7, #92	; 0x5c
   2f714:	strbcc	r7, [r6, r9]
   2f718:	add	r9, r9, #1
   2f71c:	mov	r7, #0
   2f720:	str	r7, [fp, #-56]	; 0xffffffc8
   2f724:	ldr	r0, [sp, #56]	; 0x38
   2f728:	and	r8, r3, #1
   2f72c:	cmp	r0, r1
   2f730:	bls	2f774 <__assert_fail@plt+0x1e350>
   2f734:	cmp	r8, #0
   2f738:	mvn	r7, r2
   2f73c:	movwne	r8, #1
   2f740:	orr	r7, r7, r8
   2f744:	tst	r7, #1
   2f748:	bne	2f6dc <__assert_fail@plt+0x1e2b8>
   2f74c:	cmp	r9, sl
   2f750:	movcc	r7, #39	; 0x27
   2f754:	strbcc	r7, [r6, r9]
   2f758:	add	r7, r9, #1
   2f75c:	add	r9, r9, #2
   2f760:	cmp	r7, sl
   2f764:	movcc	r2, #39	; 0x27
   2f768:	strbcc	r2, [r6, r7]
   2f76c:	mov	r2, #0
   2f770:	b	2f6dc <__assert_fail@plt+0x1e2b8>
   2f774:	cmp	r8, #0
   2f778:	sub	r7, r1, #1
   2f77c:	mov	r0, r5
   2f780:	str	r2, [fp, #-48]	; 0xffffffd0
   2f784:	movwne	r8, #1
   2f788:	cmp	r8, #0
   2f78c:	beq	2f07c <__assert_fail@plt+0x1dc58>
   2f790:	b	2ee6c <__assert_fail@plt+0x1da48>
   2f794:	mov	lr, r7
   2f798:	b	2f7a0 <__assert_fail@plt+0x1e37c>
   2f79c:	mvn	lr, #0
   2f7a0:	ldr	r7, [fp, #-64]	; 0xffffffc0
   2f7a4:	ldr	r1, [fp, #-72]	; 0xffffffb8
   2f7a8:	eor	r0, r7, #2
   2f7ac:	orr	r0, r0, r9
   2f7b0:	clz	r0, r0
   2f7b4:	lsr	r0, r0, #5
   2f7b8:	tst	r1, r0
   2f7bc:	bne	2f8bc <__assert_fail@plt+0x1e498>
   2f7c0:	mov	r0, r1
   2f7c4:	ldr	r1, [fp, #-80]	; 0xffffffb0
   2f7c8:	cmp	r7, #2
   2f7cc:	movwne	r1, #1
   2f7d0:	orr	r0, r0, r1
   2f7d4:	tst	r0, #1
   2f7d8:	ldreq	r0, [sp, #52]	; 0x34
   2f7dc:	streq	lr, [sp, #84]	; 0x54
   2f7e0:	eoreq	r0, r0, #1
   2f7e4:	tsteq	r0, #1
   2f7e8:	bne	2f980 <__assert_fail@plt+0x1e55c>
   2f7ec:	tst	r4, #1
   2f7f0:	bne	2f93c <__assert_fail@plt+0x1e518>
   2f7f4:	ldr	r6, [sp, #48]	; 0x30
   2f7f8:	mov	r8, #0
   2f7fc:	cmp	r6, #0
   2f800:	beq	2f978 <__assert_fail@plt+0x1e554>
   2f804:	ldr	r0, [sp, #80]	; 0x50
   2f808:	mov	r1, #0
   2f80c:	cmp	sl, #0
   2f810:	mov	r4, #0
   2f814:	str	r1, [fp, #-72]	; 0xffffffb8
   2f818:	beq	2e70c <__assert_fail@plt+0x1d2e8>
   2f81c:	b	2f980 <__assert_fail@plt+0x1e55c>
   2f820:	ldrb	r1, [r0, #3]
   2f824:	cmp	r1, #56	; 0x38
   2f828:	ldrbeq	r1, [r0, #4]
   2f82c:	cmpeq	r1, #48	; 0x30
   2f830:	bne	2e904 <__assert_fail@plt+0x1d4e0>
   2f834:	ldrb	r1, [r0, #5]
   2f838:	cmp	r1, #51	; 0x33
   2f83c:	ldrbeq	r1, [r0, #6]
   2f840:	cmpeq	r1, #48	; 0x30
   2f844:	bne	2e904 <__assert_fail@plt+0x1d4e0>
   2f848:	ldrb	r0, [r0, #7]
   2f84c:	cmp	r0, #0
   2f850:	movw	r0, #23950	; 0x5d8e
   2f854:	movt	r0, #3
   2f858:	str	r0, [sp, #68]	; 0x44
   2f85c:	bne	2e904 <__assert_fail@plt+0x1d4e0>
   2f860:	b	2e920 <__assert_fail@plt+0x1d4fc>
   2f864:	ldrb	r1, [r0, #4]
   2f868:	cmp	r1, #48	; 0x30
   2f86c:	ldrbeq	r1, [r0, #5]
   2f870:	cmpeq	r1, #51	; 0x33
   2f874:	bne	2e9e8 <__assert_fail@plt+0x1d5c4>
   2f878:	ldrb	r1, [r0, #6]
   2f87c:	cmp	r1, #48	; 0x30
   2f880:	ldrbeq	r0, [r0, #7]
   2f884:	cmpeq	r0, #0
   2f888:	bne	2e9e8 <__assert_fail@plt+0x1d5c4>
   2f88c:	movw	r0, #23954	; 0x5d92
   2f890:	movt	r0, #3
   2f894:	str	r0, [sp, #72]	; 0x48
   2f898:	b	2ea08 <__assert_fail@plt+0x1d5e4>
   2f89c:	ldr	r7, [fp, #-64]	; 0xffffffc0
   2f8a0:	ldr	r2, [sp, #80]	; 0x50
   2f8a4:	b	2f8dc <__assert_fail@plt+0x1e4b8>
   2f8a8:	ldr	ip, [fp, #-84]	; 0xffffffac
   2f8ac:	mov	r2, #1
   2f8b0:	mov	lr, r4
   2f8b4:	ldr	r7, [fp, #-64]	; 0xffffffc0
   2f8b8:	b	2f8dc <__assert_fail@plt+0x1e4b8>
   2f8bc:	ldr	r2, [sp, #80]	; 0x50
   2f8c0:	mov	r7, #2
   2f8c4:	b	2f8dc <__assert_fail@plt+0x1e4b8>
   2f8c8:	ldr	r6, [sp, #76]	; 0x4c
   2f8cc:	ldr	ip, [fp, #-84]	; 0xffffffac
   2f8d0:	ldr	lr, [sp, #84]	; 0x54
   2f8d4:	ldr	r2, [sp, #80]	; 0x50
   2f8d8:	mov	r7, #2
   2f8dc:	mov	r0, #0
   2f8e0:	ldr	r1, [fp, #12]
   2f8e4:	tst	r2, #1
   2f8e8:	mov	r2, r7
   2f8ec:	mov	r3, lr
   2f8f0:	str	r0, [sp, #8]
   2f8f4:	ldr	r0, [sp, #68]	; 0x44
   2f8f8:	movwne	r2, #4
   2f8fc:	cmp	r7, #2
   2f900:	movne	r2, r7
   2f904:	str	r2, [sp]
   2f908:	mov	r2, ip
   2f90c:	bic	r1, r1, #2
   2f910:	str	r0, [sp, #12]
   2f914:	ldr	r0, [sp, #72]	; 0x48
   2f918:	str	r1, [sp, #4]
   2f91c:	mov	r1, sl
   2f920:	str	r0, [sp, #16]
   2f924:	mov	r0, r6
   2f928:	bl	2e690 <__assert_fail@plt+0x1d26c>
   2f92c:	mov	r9, r0
   2f930:	mov	r0, r9
   2f934:	sub	sp, fp, #28
   2f938:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f93c:	mov	r0, #5
   2f940:	ldr	r1, [sp, #48]	; 0x30
   2f944:	ldr	r2, [fp, #-84]	; 0xffffffac
   2f948:	ldr	r3, [sp, #84]	; 0x54
   2f94c:	str	r0, [sp]
   2f950:	ldr	r0, [fp, #12]
   2f954:	str	r0, [sp, #4]
   2f958:	ldr	r0, [fp, #16]
   2f95c:	str	r0, [sp, #8]
   2f960:	ldr	r0, [sp, #68]	; 0x44
   2f964:	str	r0, [sp, #12]
   2f968:	ldr	r0, [sp, #72]	; 0x48
   2f96c:	str	r0, [sp, #16]
   2f970:	ldr	r0, [sp, #76]	; 0x4c
   2f974:	b	2f928 <__assert_fail@plt+0x1e504>
   2f978:	mov	r0, #0
   2f97c:	str	r0, [fp, #-72]	; 0xffffffb8
   2f980:	ldr	r1, [sp, #92]	; 0x5c
   2f984:	cmp	r1, #0
   2f988:	beq	2f9c8 <__assert_fail@plt+0x1e5a4>
   2f98c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2f990:	ldr	r2, [sp, #76]	; 0x4c
   2f994:	tst	r0, #1
   2f998:	bne	2f9cc <__assert_fail@plt+0x1e5a8>
   2f99c:	ldrb	r0, [r1]
   2f9a0:	cmp	r0, #0
   2f9a4:	beq	2f9cc <__assert_fail@plt+0x1e5a8>
   2f9a8:	add	r1, r1, #1
   2f9ac:	cmp	r9, sl
   2f9b0:	strbcc	r0, [r2, r9]
   2f9b4:	add	r9, r9, #1
   2f9b8:	ldrb	r0, [r1], #1
   2f9bc:	cmp	r0, #0
   2f9c0:	bne	2f9ac <__assert_fail@plt+0x1e588>
   2f9c4:	b	2f9cc <__assert_fail@plt+0x1e5a8>
   2f9c8:	ldr	r2, [sp, #76]	; 0x4c
   2f9cc:	cmp	r9, sl
   2f9d0:	movcc	r0, #0
   2f9d4:	strbcc	r0, [r2, r9]
   2f9d8:	mov	r0, r9
   2f9dc:	sub	sp, fp, #28
   2f9e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f9e4:	mov	r2, #1
   2f9e8:	b	2f8b4 <__assert_fail@plt+0x1e490>
   2f9ec:	ldr	r2, [sp, #80]	; 0x50
   2f9f0:	mov	r7, #5
   2f9f4:	b	2f8dc <__assert_fail@plt+0x1e4b8>
   2f9f8:	bl	11400 <abort@plt>
   2f9fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fa00:	add	fp, sp, #28
   2fa04:	sub	sp, sp, #28
   2fa08:	movw	r5, #29128	; 0x71c8
   2fa0c:	cmp	r2, #0
   2fa10:	mov	r4, r1
   2fa14:	mov	r7, r0
   2fa18:	str	r0, [sp, #20]
   2fa1c:	movt	r5, #4
   2fa20:	movne	r5, r2
   2fa24:	bl	11304 <__errno_location@plt>
   2fa28:	mov	sl, r0
   2fa2c:	ldm	r5, {r0, r1}
   2fa30:	ldr	r2, [r5, #40]	; 0x28
   2fa34:	ldr	r3, [r5, #44]	; 0x2c
   2fa38:	add	r9, r5, #8
   2fa3c:	ldr	r6, [sl]
   2fa40:	orr	r8, r1, #1
   2fa44:	mov	r1, #0
   2fa48:	str	r6, [sp, #24]
   2fa4c:	stm	sp, {r0, r8, r9}
   2fa50:	str	r2, [sp, #12]
   2fa54:	str	r3, [sp, #16]
   2fa58:	mov	r0, #0
   2fa5c:	mov	r2, r7
   2fa60:	mov	r3, r4
   2fa64:	mov	r6, r4
   2fa68:	bl	2e690 <__assert_fail@plt+0x1d26c>
   2fa6c:	add	r7, r0, #1
   2fa70:	mov	r0, r7
   2fa74:	bl	30ae4 <__assert_fail@plt+0x1f6c0>
   2fa78:	mov	r4, r0
   2fa7c:	ldr	r0, [r5]
   2fa80:	ldr	r2, [r5, #44]	; 0x2c
   2fa84:	ldr	r1, [r5, #40]	; 0x28
   2fa88:	mov	r3, r6
   2fa8c:	stm	sp, {r0, r8, r9}
   2fa90:	str	r2, [sp, #16]
   2fa94:	str	r1, [sp, #12]
   2fa98:	mov	r0, r4
   2fa9c:	mov	r1, r7
   2faa0:	ldr	r2, [sp, #20]
   2faa4:	bl	2e690 <__assert_fail@plt+0x1d26c>
   2faa8:	ldr	r0, [sp, #24]
   2faac:	str	r0, [sl]
   2fab0:	mov	r0, r4
   2fab4:	sub	sp, fp, #28
   2fab8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fabc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fac0:	add	fp, sp, #28
   2fac4:	sub	sp, sp, #36	; 0x24
   2fac8:	movw	r8, #29128	; 0x71c8
   2facc:	cmp	r3, #0
   2fad0:	mov	r4, r2
   2fad4:	str	r2, [sp, #24]
   2fad8:	mov	r5, r1
   2fadc:	mov	r6, r0
   2fae0:	str	r0, [sp, #20]
   2fae4:	movt	r8, #4
   2fae8:	movne	r8, r3
   2faec:	bl	11304 <__errno_location@plt>
   2faf0:	str	r0, [sp, #28]
   2faf4:	cmp	r4, #0
   2faf8:	add	sl, r8, #8
   2fafc:	ldm	r8, {r3, r9}
   2fb00:	ldr	r7, [r0]
   2fb04:	ldr	r1, [r8, #40]	; 0x28
   2fb08:	ldr	r2, [r8, #44]	; 0x2c
   2fb0c:	mov	r0, #0
   2fb10:	orreq	r9, r9, #1
   2fb14:	str	r7, [sp, #32]
   2fb18:	mov	r7, r5
   2fb1c:	stm	sp, {r3, r9, sl}
   2fb20:	str	r1, [sp, #12]
   2fb24:	str	r2, [sp, #16]
   2fb28:	mov	r1, #0
   2fb2c:	mov	r2, r6
   2fb30:	mov	r3, r5
   2fb34:	bl	2e690 <__assert_fail@plt+0x1d26c>
   2fb38:	add	r4, r0, #1
   2fb3c:	mov	r5, r0
   2fb40:	mov	r0, r4
   2fb44:	bl	30ae4 <__assert_fail@plt+0x1f6c0>
   2fb48:	mov	r6, r0
   2fb4c:	ldr	r0, [r8]
   2fb50:	ldr	r2, [r8, #44]	; 0x2c
   2fb54:	ldr	r1, [r8, #40]	; 0x28
   2fb58:	mov	r3, r7
   2fb5c:	stm	sp, {r0, r9, sl}
   2fb60:	str	r2, [sp, #16]
   2fb64:	str	r1, [sp, #12]
   2fb68:	mov	r0, r6
   2fb6c:	mov	r1, r4
   2fb70:	ldr	r2, [sp, #20]
   2fb74:	bl	2e690 <__assert_fail@plt+0x1d26c>
   2fb78:	ldr	r0, [sp, #24]
   2fb7c:	ldr	r1, [sp, #32]
   2fb80:	ldr	r2, [sp, #28]
   2fb84:	cmp	r0, #0
   2fb88:	str	r1, [r2]
   2fb8c:	strne	r5, [r0]
   2fb90:	mov	r0, r6
   2fb94:	sub	sp, fp, #28
   2fb98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fb9c:	push	{r4, r5, r6, r7, fp, lr}
   2fba0:	add	fp, sp, #16
   2fba4:	movw	r4, #29024	; 0x7160
   2fba8:	movt	r4, #4
   2fbac:	ldrd	r6, [r4]
   2fbb0:	cmp	r7, #2
   2fbb4:	blt	2fbe0 <__assert_fail@plt+0x1e7bc>
   2fbb8:	add	r5, r6, #12
   2fbbc:	mov	r7, #0
   2fbc0:	ldr	r0, [r5, r7, lsl #3]
   2fbc4:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   2fbc8:	ldr	r1, [r4, #4]
   2fbcc:	add	r2, r7, #2
   2fbd0:	add	r0, r7, #1
   2fbd4:	mov	r7, r0
   2fbd8:	cmp	r2, r1
   2fbdc:	blt	2fbc0 <__assert_fail@plt+0x1e79c>
   2fbe0:	ldr	r0, [r6, #4]
   2fbe4:	movw	r5, #29176	; 0x71f8
   2fbe8:	movt	r5, #4
   2fbec:	cmp	r0, r5
   2fbf0:	beq	2fc04 <__assert_fail@plt+0x1e7e0>
   2fbf4:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   2fbf8:	mov	r0, #256	; 0x100
   2fbfc:	str	r0, [r4, #8]
   2fc00:	str	r5, [r4, #12]
   2fc04:	add	r5, r4, #8
   2fc08:	cmp	r6, r5
   2fc0c:	beq	2fc1c <__assert_fail@plt+0x1e7f8>
   2fc10:	mov	r0, r6
   2fc14:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   2fc18:	str	r5, [r4]
   2fc1c:	mov	r0, #1
   2fc20:	str	r0, [r4, #4]
   2fc24:	pop	{r4, r5, r6, r7, fp, pc}
   2fc28:	movw	r3, #29128	; 0x71c8
   2fc2c:	mvn	r2, #0
   2fc30:	movt	r3, #4
   2fc34:	b	2fc38 <__assert_fail@plt+0x1e814>
   2fc38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fc3c:	add	fp, sp, #28
   2fc40:	sub	sp, sp, #44	; 0x2c
   2fc44:	mov	r7, r3
   2fc48:	str	r2, [sp, #36]	; 0x24
   2fc4c:	str	r1, [sp, #32]
   2fc50:	mov	r5, r0
   2fc54:	bl	11304 <__errno_location@plt>
   2fc58:	cmp	r5, #0
   2fc5c:	blt	2fdc0 <__assert_fail@plt+0x1e99c>
   2fc60:	cmn	r5, #-2147483647	; 0x80000001
   2fc64:	beq	2fdc0 <__assert_fail@plt+0x1e99c>
   2fc68:	movw	r8, #29024	; 0x7160
   2fc6c:	mov	r4, r0
   2fc70:	movt	r8, #4
   2fc74:	ldr	r6, [r8]
   2fc78:	ldr	r1, [r8, #4]
   2fc7c:	ldr	r0, [r0]
   2fc80:	str	r4, [sp, #28]
   2fc84:	cmp	r1, r5
   2fc88:	str	r0, [sp, #24]
   2fc8c:	ble	2fc98 <__assert_fail@plt+0x1e874>
   2fc90:	mov	sl, r6
   2fc94:	b	2fcfc <__assert_fail@plt+0x1e8d8>
   2fc98:	mov	r0, #8
   2fc9c:	add	r9, r8, #8
   2fca0:	add	r2, r5, #1
   2fca4:	str	r1, [fp, #-32]	; 0xffffffe0
   2fca8:	mvn	r3, #-2147483648	; 0x80000000
   2fcac:	str	r0, [sp]
   2fcb0:	subs	r0, r6, r9
   2fcb4:	sub	r2, r2, r1
   2fcb8:	sub	r1, fp, #32
   2fcbc:	movne	r0, r6
   2fcc0:	bl	30ce4 <__assert_fail@plt+0x1f8c0>
   2fcc4:	str	r0, [r8]
   2fcc8:	cmp	r6, r9
   2fccc:	mov	sl, r0
   2fcd0:	ldrdeq	r0, [r8, #8]
   2fcd4:	stmeq	sl, {r0, r1}
   2fcd8:	ldr	r1, [r8, #4]
   2fcdc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2fce0:	add	r0, sl, r1, lsl #3
   2fce4:	sub	r1, r2, r1
   2fce8:	lsl	r2, r1, #3
   2fcec:	mov	r1, #0
   2fcf0:	bl	11334 <memset@plt>
   2fcf4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2fcf8:	str	r0, [r8, #4]
   2fcfc:	mov	r9, sl
   2fd00:	ldr	r6, [r9, r5, lsl #3]!
   2fd04:	ldr	r4, [r9, #4]!
   2fd08:	ldm	r7, {r0, r1}
   2fd0c:	ldr	r2, [r7, #40]	; 0x28
   2fd10:	ldr	r3, [r7, #44]	; 0x2c
   2fd14:	orr	r8, r1, #1
   2fd18:	add	r1, r7, #8
   2fd1c:	stm	sp, {r0, r8}
   2fd20:	add	r0, sp, #8
   2fd24:	str	r1, [sp, #20]
   2fd28:	stm	r0, {r1, r2, r3}
   2fd2c:	mov	r0, r4
   2fd30:	mov	r1, r6
   2fd34:	ldr	r2, [sp, #32]
   2fd38:	ldr	r3, [sp, #36]	; 0x24
   2fd3c:	bl	2e690 <__assert_fail@plt+0x1d26c>
   2fd40:	cmp	r6, r0
   2fd44:	bhi	2fda8 <__assert_fail@plt+0x1e984>
   2fd48:	add	r6, r0, #1
   2fd4c:	movw	r0, #29176	; 0x71f8
   2fd50:	movt	r0, #4
   2fd54:	str	r6, [sl, r5, lsl #3]
   2fd58:	cmp	r4, r0
   2fd5c:	beq	2fd68 <__assert_fail@plt+0x1e944>
   2fd60:	mov	r0, r4
   2fd64:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   2fd68:	mov	r0, r6
   2fd6c:	bl	30ae4 <__assert_fail@plt+0x1f6c0>
   2fd70:	str	r0, [r9]
   2fd74:	mov	r4, r0
   2fd78:	add	r3, sp, #8
   2fd7c:	ldr	r0, [r7]
   2fd80:	ldr	r1, [r7, #40]	; 0x28
   2fd84:	ldr	r2, [r7, #44]	; 0x2c
   2fd88:	stm	sp, {r0, r8}
   2fd8c:	ldr	r0, [sp, #20]
   2fd90:	stm	r3, {r0, r1, r2}
   2fd94:	mov	r0, r4
   2fd98:	mov	r1, r6
   2fd9c:	ldr	r2, [sp, #32]
   2fda0:	ldr	r3, [sp, #36]	; 0x24
   2fda4:	bl	2e690 <__assert_fail@plt+0x1d26c>
   2fda8:	ldr	r1, [sp, #24]
   2fdac:	ldr	r0, [sp, #28]
   2fdb0:	str	r1, [r0]
   2fdb4:	mov	r0, r4
   2fdb8:	sub	sp, fp, #28
   2fdbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fdc0:	bl	11400 <abort@plt>
   2fdc4:	movw	r3, #29128	; 0x71c8
   2fdc8:	movt	r3, #4
   2fdcc:	b	2fc38 <__assert_fail@plt+0x1e814>
   2fdd0:	movw	r3, #29128	; 0x71c8
   2fdd4:	mov	r1, r0
   2fdd8:	mov	r0, #0
   2fddc:	mvn	r2, #0
   2fde0:	movt	r3, #4
   2fde4:	b	2fc38 <__assert_fail@plt+0x1e814>
   2fde8:	movw	r3, #29128	; 0x71c8
   2fdec:	mov	r2, r1
   2fdf0:	mov	r1, r0
   2fdf4:	mov	r0, #0
   2fdf8:	movt	r3, #4
   2fdfc:	b	2fc38 <__assert_fail@plt+0x1e814>
   2fe00:	push	{fp, lr}
   2fe04:	mov	fp, sp
   2fe08:	sub	sp, sp, #48	; 0x30
   2fe0c:	vmov.i32	q8, #0	; 0x00000000
   2fe10:	mov	ip, #32
   2fe14:	mov	r3, sp
   2fe18:	mov	lr, r2
   2fe1c:	cmp	r1, #10
   2fe20:	add	r2, r3, #16
   2fe24:	vst1.64	{d16-d17}, [r3], ip
   2fe28:	vst1.64	{d16-d17}, [r3]
   2fe2c:	vst1.64	{d16-d17}, [r2]
   2fe30:	beq	2fe50 <__assert_fail@plt+0x1ea2c>
   2fe34:	str	r1, [sp]
   2fe38:	mov	r3, sp
   2fe3c:	mov	r1, lr
   2fe40:	mvn	r2, #0
   2fe44:	bl	2fc38 <__assert_fail@plt+0x1e814>
   2fe48:	mov	sp, fp
   2fe4c:	pop	{fp, pc}
   2fe50:	bl	11400 <abort@plt>
   2fe54:	push	{r4, sl, fp, lr}
   2fe58:	add	fp, sp, #8
   2fe5c:	sub	sp, sp, #48	; 0x30
   2fe60:	mov	ip, r3
   2fe64:	mov	r3, sp
   2fe68:	vmov.i32	q8, #0	; 0x00000000
   2fe6c:	mov	lr, #32
   2fe70:	cmp	r1, #10
   2fe74:	add	r4, r3, #16
   2fe78:	vst1.64	{d16-d17}, [r3], lr
   2fe7c:	vst1.64	{d16-d17}, [r3]
   2fe80:	vst1.64	{d16-d17}, [r4]
   2fe84:	beq	2fea4 <__assert_fail@plt+0x1ea80>
   2fe88:	str	r1, [sp]
   2fe8c:	mov	r1, r2
   2fe90:	mov	r3, sp
   2fe94:	mov	r2, ip
   2fe98:	bl	2fc38 <__assert_fail@plt+0x1e814>
   2fe9c:	sub	sp, fp, #8
   2fea0:	pop	{r4, sl, fp, pc}
   2fea4:	bl	11400 <abort@plt>
   2fea8:	push	{fp, lr}
   2feac:	mov	fp, sp
   2feb0:	sub	sp, sp, #48	; 0x30
   2feb4:	mov	r3, sp
   2feb8:	vmov.i32	q8, #0	; 0x00000000
   2febc:	mov	ip, #32
   2fec0:	cmp	r0, #10
   2fec4:	add	r2, r3, #16
   2fec8:	vst1.64	{d16-d17}, [r3], ip
   2fecc:	vst1.64	{d16-d17}, [r3]
   2fed0:	vst1.64	{d16-d17}, [r2]
   2fed4:	beq	2fef4 <__assert_fail@plt+0x1ead0>
   2fed8:	str	r0, [sp]
   2fedc:	mov	r3, sp
   2fee0:	mov	r0, #0
   2fee4:	mvn	r2, #0
   2fee8:	bl	2fc38 <__assert_fail@plt+0x1e814>
   2feec:	mov	sp, fp
   2fef0:	pop	{fp, pc}
   2fef4:	bl	11400 <abort@plt>
   2fef8:	push	{fp, lr}
   2fefc:	mov	fp, sp
   2ff00:	sub	sp, sp, #48	; 0x30
   2ff04:	mov	r3, sp
   2ff08:	vmov.i32	q8, #0	; 0x00000000
   2ff0c:	mov	ip, #32
   2ff10:	cmp	r0, #10
   2ff14:	add	lr, r3, #16
   2ff18:	vst1.64	{d16-d17}, [r3], ip
   2ff1c:	vst1.64	{d16-d17}, [r3]
   2ff20:	vst1.64	{d16-d17}, [lr]
   2ff24:	beq	2ff40 <__assert_fail@plt+0x1eb1c>
   2ff28:	str	r0, [sp]
   2ff2c:	mov	r3, sp
   2ff30:	mov	r0, #0
   2ff34:	bl	2fc38 <__assert_fail@plt+0x1e814>
   2ff38:	mov	sp, fp
   2ff3c:	pop	{fp, pc}
   2ff40:	bl	11400 <abort@plt>
   2ff44:	push	{r4, sl, fp, lr}
   2ff48:	add	fp, sp, #8
   2ff4c:	sub	sp, sp, #48	; 0x30
   2ff50:	mov	lr, r0
   2ff54:	movw	r0, #29128	; 0x71c8
   2ff58:	mov	r3, #32
   2ff5c:	mov	ip, r1
   2ff60:	mov	r4, #1
   2ff64:	movt	r0, #4
   2ff68:	add	r1, r0, #16
   2ff6c:	vld1.64	{d16-d17}, [r0], r3
   2ff70:	mov	r3, sp
   2ff74:	vld1.64	{d18-d19}, [r1]
   2ff78:	add	r1, r3, #16
   2ff7c:	vld1.64	{d20-d21}, [r0]
   2ff80:	add	r0, r3, #32
   2ff84:	vst1.64	{d18-d19}, [r1]
   2ff88:	mov	r1, r3
   2ff8c:	vst1.64	{d20-d21}, [r0]
   2ff90:	mov	r0, #28
   2ff94:	and	r0, r0, r2, lsr #3
   2ff98:	and	r2, r2, #31
   2ff9c:	vst1.64	{d16-d17}, [r1], r0
   2ffa0:	ldr	r0, [r1, #8]
   2ffa4:	bic	r4, r4, r0, lsr r2
   2ffa8:	eor	r0, r0, r4, lsl r2
   2ffac:	mov	r2, ip
   2ffb0:	str	r0, [r1, #8]
   2ffb4:	mov	r0, #0
   2ffb8:	mov	r1, lr
   2ffbc:	bl	2fc38 <__assert_fail@plt+0x1e814>
   2ffc0:	sub	sp, fp, #8
   2ffc4:	pop	{r4, sl, fp, pc}
   2ffc8:	push	{fp, lr}
   2ffcc:	mov	fp, sp
   2ffd0:	sub	sp, sp, #48	; 0x30
   2ffd4:	mov	ip, r0
   2ffd8:	movw	r0, #29128	; 0x71c8
   2ffdc:	mov	r3, #32
   2ffe0:	movt	r0, #4
   2ffe4:	add	r2, r0, #16
   2ffe8:	vld1.64	{d16-d17}, [r0], r3
   2ffec:	mov	r3, sp
   2fff0:	vld1.64	{d18-d19}, [r2]
   2fff4:	add	r2, r3, #16
   2fff8:	vld1.64	{d20-d21}, [r0]
   2fffc:	add	r0, r3, #32
   30000:	vst1.64	{d18-d19}, [r2]
   30004:	mov	r2, r3
   30008:	vst1.64	{d20-d21}, [r0]
   3000c:	mov	r0, #28
   30010:	and	r0, r0, r1, lsr #3
   30014:	and	r1, r1, #31
   30018:	vst1.64	{d16-d17}, [r2], r0
   3001c:	mov	r0, #1
   30020:	ldr	lr, [r2, #8]
   30024:	bic	r0, r0, lr, lsr r1
   30028:	eor	r0, lr, r0, lsl r1
   3002c:	mov	r1, ip
   30030:	str	r0, [r2, #8]
   30034:	mov	r0, #0
   30038:	mvn	r2, #0
   3003c:	bl	2fc38 <__assert_fail@plt+0x1e814>
   30040:	mov	sp, fp
   30044:	pop	{fp, pc}
   30048:	push	{fp, lr}
   3004c:	mov	fp, sp
   30050:	sub	sp, sp, #48	; 0x30
   30054:	movw	r2, #29128	; 0x71c8
   30058:	mov	r3, #32
   3005c:	mov	r1, r0
   30060:	movt	r2, #4
   30064:	add	r0, r2, #16
   30068:	vld1.64	{d16-d17}, [r2], r3
   3006c:	mov	r3, sp
   30070:	vld1.64	{d18-d19}, [r0]
   30074:	add	r0, r3, #16
   30078:	vld1.64	{d20-d21}, [r2]
   3007c:	mov	r2, r3
   30080:	vst1.64	{d18-d19}, [r0]
   30084:	add	r0, r3, #32
   30088:	vst1.64	{d20-d21}, [r0]
   3008c:	mov	r0, #12
   30090:	vst1.64	{d16-d17}, [r2], r0
   30094:	ldr	r0, [r2]
   30098:	orr	r0, r0, #67108864	; 0x4000000
   3009c:	str	r0, [r2]
   300a0:	mov	r0, #0
   300a4:	mvn	r2, #0
   300a8:	bl	2fc38 <__assert_fail@plt+0x1e814>
   300ac:	mov	sp, fp
   300b0:	pop	{fp, pc}
   300b4:	push	{fp, lr}
   300b8:	mov	fp, sp
   300bc:	sub	sp, sp, #48	; 0x30
   300c0:	mov	ip, r1
   300c4:	mov	r1, r0
   300c8:	movw	r0, #29128	; 0x71c8
   300cc:	mov	r3, #32
   300d0:	movt	r0, #4
   300d4:	add	r2, r0, #16
   300d8:	vld1.64	{d16-d17}, [r0], r3
   300dc:	mov	r3, sp
   300e0:	vld1.64	{d18-d19}, [r2]
   300e4:	add	r2, r3, #16
   300e8:	vld1.64	{d20-d21}, [r0]
   300ec:	add	r0, r3, #32
   300f0:	vst1.64	{d18-d19}, [r2]
   300f4:	mov	r2, r3
   300f8:	vst1.64	{d20-d21}, [r0]
   300fc:	mov	r0, #12
   30100:	vst1.64	{d16-d17}, [r2], r0
   30104:	ldr	r0, [r2]
   30108:	orr	r0, r0, #67108864	; 0x4000000
   3010c:	str	r0, [r2]
   30110:	mov	r0, #0
   30114:	mov	r2, ip
   30118:	bl	2fc38 <__assert_fail@plt+0x1e814>
   3011c:	mov	sp, fp
   30120:	pop	{fp, pc}
   30124:	push	{r4, sl, fp, lr}
   30128:	add	fp, sp, #8
   3012c:	sub	sp, sp, #96	; 0x60
   30130:	mov	ip, r2
   30134:	mov	r2, sp
   30138:	vmov.i32	q8, #0	; 0x00000000
   3013c:	mov	r4, #28
   30140:	cmp	r1, #10
   30144:	mov	r3, r2
   30148:	add	lr, r2, #16
   3014c:	vst1.64	{d16-d17}, [r3], r4
   30150:	vst1.64	{d16-d17}, [lr]
   30154:	vst1.32	{d16-d17}, [r3]
   30158:	beq	301a8 <__assert_fail@plt+0x1ed84>
   3015c:	vld1.64	{d16-d17}, [r2], r4
   30160:	vld1.64	{d18-d19}, [lr]
   30164:	add	r3, sp, #48	; 0x30
   30168:	add	r4, r3, #4
   3016c:	vld1.32	{d20-d21}, [r2]
   30170:	add	r2, r3, #20
   30174:	vst1.32	{d16-d17}, [r4]
   30178:	vst1.32	{d18-d19}, [r2]
   3017c:	add	r2, r3, #32
   30180:	vst1.32	{d20-d21}, [r2]
   30184:	str	r1, [sp, #48]	; 0x30
   30188:	mvn	r2, #0
   3018c:	ldr	r1, [sp, #60]	; 0x3c
   30190:	orr	r1, r1, #67108864	; 0x4000000
   30194:	str	r1, [sp, #60]	; 0x3c
   30198:	mov	r1, ip
   3019c:	bl	2fc38 <__assert_fail@plt+0x1e814>
   301a0:	sub	sp, fp, #8
   301a4:	pop	{r4, sl, fp, pc}
   301a8:	bl	11400 <abort@plt>
   301ac:	push	{r4, r5, fp, lr}
   301b0:	add	fp, sp, #8
   301b4:	sub	sp, sp, #48	; 0x30
   301b8:	mov	ip, r3
   301bc:	movw	r3, #29128	; 0x71c8
   301c0:	mov	lr, #32
   301c4:	cmp	r1, #0
   301c8:	mov	r5, sp
   301cc:	movt	r3, #4
   301d0:	cmpne	r2, #0
   301d4:	add	r4, r3, #16
   301d8:	vld1.64	{d16-d17}, [r3], lr
   301dc:	vld1.64	{d18-d19}, [r4]
   301e0:	add	r4, r5, #16
   301e4:	vld1.64	{d20-d21}, [r3]
   301e8:	vst1.64	{d16-d17}, [r5], lr
   301ec:	mov	r3, #10
   301f0:	vst1.64	{d18-d19}, [r4]
   301f4:	vst1.64	{d20-d21}, [r5]
   301f8:	str	r3, [sp]
   301fc:	bne	30204 <__assert_fail@plt+0x1ede0>
   30200:	bl	11400 <abort@plt>
   30204:	str	r2, [sp, #44]	; 0x2c
   30208:	str	r1, [sp, #40]	; 0x28
   3020c:	mov	r3, sp
   30210:	mov	r1, ip
   30214:	mvn	r2, #0
   30218:	bl	2fc38 <__assert_fail@plt+0x1e814>
   3021c:	sub	sp, fp, #8
   30220:	pop	{r4, r5, fp, pc}
   30224:	push	{r4, r5, fp, lr}
   30228:	add	fp, sp, #8
   3022c:	sub	sp, sp, #48	; 0x30
   30230:	mov	lr, r3
   30234:	movw	r3, #29128	; 0x71c8
   30238:	mov	ip, #32
   3023c:	cmp	r1, #0
   30240:	mov	r5, sp
   30244:	movt	r3, #4
   30248:	cmpne	r2, #0
   3024c:	add	r4, r3, #16
   30250:	vld1.64	{d16-d17}, [r3], ip
   30254:	vld1.64	{d18-d19}, [r4]
   30258:	add	r4, r5, #16
   3025c:	vld1.64	{d20-d21}, [r3]
   30260:	vst1.64	{d16-d17}, [r5], ip
   30264:	mov	r3, #10
   30268:	vst1.64	{d18-d19}, [r4]
   3026c:	vst1.64	{d20-d21}, [r5]
   30270:	str	r3, [sp]
   30274:	bne	3027c <__assert_fail@plt+0x1ee58>
   30278:	bl	11400 <abort@plt>
   3027c:	ldr	ip, [fp, #8]
   30280:	str	r2, [sp, #44]	; 0x2c
   30284:	str	r1, [sp, #40]	; 0x28
   30288:	mov	r3, sp
   3028c:	mov	r1, lr
   30290:	mov	r2, ip
   30294:	bl	2fc38 <__assert_fail@plt+0x1e814>
   30298:	sub	sp, fp, #8
   3029c:	pop	{r4, r5, fp, pc}
   302a0:	push	{r4, sl, fp, lr}
   302a4:	add	fp, sp, #8
   302a8:	sub	sp, sp, #48	; 0x30
   302ac:	mov	ip, r2
   302b0:	movw	r2, #29128	; 0x71c8
   302b4:	mov	lr, #32
   302b8:	cmp	r0, #0
   302bc:	mov	r4, sp
   302c0:	movt	r2, #4
   302c4:	cmpne	r1, #0
   302c8:	add	r3, r2, #16
   302cc:	vld1.64	{d16-d17}, [r2], lr
   302d0:	vld1.64	{d18-d19}, [r3]
   302d4:	add	r3, r4, #16
   302d8:	vld1.64	{d20-d21}, [r2]
   302dc:	vst1.64	{d16-d17}, [r4], lr
   302e0:	mov	r2, #10
   302e4:	vst1.64	{d18-d19}, [r3]
   302e8:	vst1.64	{d20-d21}, [r4]
   302ec:	str	r2, [sp]
   302f0:	bne	302f8 <__assert_fail@plt+0x1eed4>
   302f4:	bl	11400 <abort@plt>
   302f8:	str	r1, [sp, #44]	; 0x2c
   302fc:	str	r0, [sp, #40]	; 0x28
   30300:	mov	r3, sp
   30304:	mov	r0, #0
   30308:	mov	r1, ip
   3030c:	mvn	r2, #0
   30310:	bl	2fc38 <__assert_fail@plt+0x1e814>
   30314:	sub	sp, fp, #8
   30318:	pop	{r4, sl, fp, pc}
   3031c:	push	{r4, r5, fp, lr}
   30320:	add	fp, sp, #8
   30324:	sub	sp, sp, #48	; 0x30
   30328:	mov	lr, r2
   3032c:	movw	r2, #29128	; 0x71c8
   30330:	mov	ip, r3
   30334:	mov	r3, #32
   30338:	cmp	r0, #0
   3033c:	mov	r5, sp
   30340:	movt	r2, #4
   30344:	cmpne	r1, #0
   30348:	add	r4, r2, #16
   3034c:	vld1.64	{d16-d17}, [r2], r3
   30350:	vld1.64	{d18-d19}, [r4]
   30354:	add	r4, r5, #16
   30358:	vld1.64	{d20-d21}, [r2]
   3035c:	vst1.64	{d16-d17}, [r5], r3
   30360:	mov	r2, #10
   30364:	vst1.64	{d18-d19}, [r4]
   30368:	vst1.64	{d20-d21}, [r5]
   3036c:	str	r2, [sp]
   30370:	bne	30378 <__assert_fail@plt+0x1ef54>
   30374:	bl	11400 <abort@plt>
   30378:	str	r1, [sp, #44]	; 0x2c
   3037c:	str	r0, [sp, #40]	; 0x28
   30380:	mov	r3, sp
   30384:	mov	r0, #0
   30388:	mov	r1, lr
   3038c:	mov	r2, ip
   30390:	bl	2fc38 <__assert_fail@plt+0x1e814>
   30394:	sub	sp, fp, #8
   30398:	pop	{r4, r5, fp, pc}
   3039c:	movw	r3, #28976	; 0x7130
   303a0:	movt	r3, #4
   303a4:	b	2fc38 <__assert_fail@plt+0x1e814>
   303a8:	movw	r3, #28976	; 0x7130
   303ac:	mov	r2, r1
   303b0:	mov	r1, r0
   303b4:	mov	r0, #0
   303b8:	movt	r3, #4
   303bc:	b	2fc38 <__assert_fail@plt+0x1e814>
   303c0:	movw	r3, #28976	; 0x7130
   303c4:	mvn	r2, #0
   303c8:	movt	r3, #4
   303cc:	b	2fc38 <__assert_fail@plt+0x1e814>
   303d0:	movw	r3, #28976	; 0x7130
   303d4:	mov	r1, r0
   303d8:	mov	r0, #0
   303dc:	mvn	r2, #0
   303e0:	movt	r3, #4
   303e4:	b	2fc38 <__assert_fail@plt+0x1e814>
   303e8:	mov	r1, #0
   303ec:	mov	r2, #3
   303f0:	b	31f64 <__assert_fail@plt+0x20b40>
   303f4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   303f8:	add	fp, sp, #24
   303fc:	sub	sp, sp, #32
   30400:	ldr	r6, [fp, #12]
   30404:	ldr	r7, [fp, #8]
   30408:	mov	r4, r2
   3040c:	mov	r8, r0
   30410:	cmp	r1, #0
   30414:	beq	3043c <__assert_fail@plt+0x1f018>
   30418:	movw	r2, #24044	; 0x5dec
   3041c:	mov	r5, r1
   30420:	str	r3, [sp, #4]
   30424:	str	r4, [sp]
   30428:	mov	r0, r8
   3042c:	mov	r1, #1
   30430:	movt	r2, #3
   30434:	mov	r3, r5
   30438:	b	30454 <__assert_fail@plt+0x1f030>
   3043c:	movw	r2, #24056	; 0x5df8
   30440:	str	r3, [sp]
   30444:	mov	r0, r8
   30448:	mov	r1, #1
   3044c:	mov	r3, r4
   30450:	movt	r2, #3
   30454:	bl	11358 <__fprintf_chk@plt>
   30458:	movw	r1, #24063	; 0x5dff
   3045c:	mov	r0, #0
   30460:	mov	r2, #5
   30464:	movt	r1, #3
   30468:	bl	111f0 <dcgettext@plt>
   3046c:	movw	r2, #24781	; 0x60cd
   30470:	mov	r3, r0
   30474:	movw	r0, #2022	; 0x7e6
   30478:	mov	r1, #1
   3047c:	str	r0, [sp]
   30480:	movt	r2, #3
   30484:	mov	r0, r8
   30488:	bl	11358 <__fprintf_chk@plt>
   3048c:	movw	r4, #12310	; 0x3016
   30490:	mov	r1, r8
   30494:	movt	r4, #3
   30498:	mov	r0, r4
   3049c:	bl	11148 <fputs_unlocked@plt>
   304a0:	movw	r1, #24067	; 0x5e03
   304a4:	mov	r0, #0
   304a8:	mov	r2, #5
   304ac:	movt	r1, #3
   304b0:	bl	111f0 <dcgettext@plt>
   304b4:	movw	r3, #24238	; 0x5eae
   304b8:	mov	r2, r0
   304bc:	mov	r0, r8
   304c0:	mov	r1, #1
   304c4:	movt	r3, #3
   304c8:	bl	11358 <__fprintf_chk@plt>
   304cc:	mov	r0, r4
   304d0:	mov	r1, r8
   304d4:	bl	11148 <fputs_unlocked@plt>
   304d8:	cmp	r6, #9
   304dc:	bhi	30518 <__assert_fail@plt+0x1f0f4>
   304e0:	add	r0, pc, #0
   304e4:	ldr	pc, [r0, r6, lsl #2]
   304e8:	andeq	r0, r3, r0, lsl r5
   304ec:	andeq	r0, r3, r4, lsr #10
   304f0:	andeq	r0, r3, r4, asr r5
   304f4:	andeq	r0, r3, ip, ror r5
   304f8:	andeq	r0, r3, r4, lsr #11
   304fc:	andeq	r0, r3, ip, asr #11
   30500:	strdeq	r0, [r3], -r4
   30504:	andeq	r0, r3, ip, lsr #12
   30508:	ldrdeq	r0, [r3], -r4
   3050c:	andeq	r0, r3, ip, ror r6
   30510:	sub	sp, fp, #24
   30514:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   30518:	movw	r1, #24591	; 0x600f
   3051c:	movt	r1, #3
   30520:	b	30684 <__assert_fail@plt+0x1f260>
   30524:	movw	r1, #24272	; 0x5ed0
   30528:	mov	r0, #0
   3052c:	mov	r2, #5
   30530:	movt	r1, #3
   30534:	bl	111f0 <dcgettext@plt>
   30538:	ldr	r3, [r7]
   3053c:	mov	r2, r0
   30540:	mov	r0, r8
   30544:	mov	r1, #1
   30548:	sub	sp, fp, #24
   3054c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   30550:	b	11358 <__fprintf_chk@plt>
   30554:	movw	r1, #24288	; 0x5ee0
   30558:	mov	r0, #0
   3055c:	mov	r2, #5
   30560:	movt	r1, #3
   30564:	bl	111f0 <dcgettext@plt>
   30568:	mov	r2, r0
   3056c:	ldr	r3, [r7]
   30570:	ldr	r0, [r7, #4]
   30574:	str	r0, [sp]
   30578:	b	30668 <__assert_fail@plt+0x1f244>
   3057c:	movw	r1, #24311	; 0x5ef7
   30580:	mov	r0, #0
   30584:	mov	r2, #5
   30588:	movt	r1, #3
   3058c:	bl	111f0 <dcgettext@plt>
   30590:	ldr	r3, [r7]
   30594:	mov	r2, r0
   30598:	ldmib	r7, {r0, r1}
   3059c:	stm	sp, {r0, r1}
   305a0:	b	30668 <__assert_fail@plt+0x1f244>
   305a4:	movw	r1, #24339	; 0x5f13
   305a8:	mov	r0, #0
   305ac:	mov	r2, #5
   305b0:	movt	r1, #3
   305b4:	bl	111f0 <dcgettext@plt>
   305b8:	ldr	r3, [r7]
   305bc:	mov	r2, r0
   305c0:	ldmib	r7, {r0, r1, r7}
   305c4:	stm	sp, {r0, r1, r7}
   305c8:	b	30668 <__assert_fail@plt+0x1f244>
   305cc:	movw	r1, #24371	; 0x5f33
   305d0:	mov	r0, #0
   305d4:	mov	r2, #5
   305d8:	movt	r1, #3
   305dc:	bl	111f0 <dcgettext@plt>
   305e0:	ldr	r3, [r7]
   305e4:	mov	r2, r0
   305e8:	ldmib	r7, {r0, r1, r6, r7}
   305ec:	stm	sp, {r0, r1, r6, r7}
   305f0:	b	30668 <__assert_fail@plt+0x1f244>
   305f4:	movw	r1, #24407	; 0x5f57
   305f8:	mov	r0, #0
   305fc:	mov	r2, #5
   30600:	movt	r1, #3
   30604:	bl	111f0 <dcgettext@plt>
   30608:	ldr	r3, [r7]
   3060c:	mov	r2, r0
   30610:	ldmib	r7, {r0, r1, r6}
   30614:	ldr	r5, [r7, #16]
   30618:	ldr	r7, [r7, #20]
   3061c:	stm	sp, {r0, r1, r6}
   30620:	str	r5, [sp, #12]
   30624:	str	r7, [sp, #16]
   30628:	b	30668 <__assert_fail@plt+0x1f244>
   3062c:	movw	r1, #24447	; 0x5f7f
   30630:	mov	r0, #0
   30634:	mov	r2, #5
   30638:	movt	r1, #3
   3063c:	bl	111f0 <dcgettext@plt>
   30640:	ldr	r3, [r7]
   30644:	mov	r2, r0
   30648:	ldmib	r7, {r0, r1, r6}
   3064c:	ldr	r5, [r7, #16]
   30650:	ldr	r4, [r7, #20]
   30654:	ldr	r7, [r7, #24]
   30658:	stm	sp, {r0, r1, r6}
   3065c:	str	r5, [sp, #12]
   30660:	str	r4, [sp, #16]
   30664:	str	r7, [sp, #20]
   30668:	mov	r0, r8
   3066c:	mov	r1, #1
   30670:	bl	11358 <__fprintf_chk@plt>
   30674:	sub	sp, fp, #24
   30678:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3067c:	movw	r1, #24539	; 0x5fdb
   30680:	movt	r1, #3
   30684:	mov	r0, #0
   30688:	mov	r2, #5
   3068c:	bl	111f0 <dcgettext@plt>
   30690:	mov	ip, r0
   30694:	ldr	r3, [r7]
   30698:	ldr	r0, [r7, #4]
   3069c:	ldr	r1, [r7, #8]
   306a0:	ldr	r6, [r7, #12]
   306a4:	ldr	r5, [r7, #16]
   306a8:	ldr	r4, [r7, #20]
   306ac:	ldr	r2, [r7, #24]
   306b0:	ldr	lr, [r7, #28]
   306b4:	ldr	r7, [r7, #32]
   306b8:	stm	sp, {r0, r1, r6}
   306bc:	str	r5, [sp, #12]
   306c0:	str	r4, [sp, #16]
   306c4:	str	r2, [sp, #20]
   306c8:	str	lr, [sp, #24]
   306cc:	str	r7, [sp, #28]
   306d0:	b	30718 <__assert_fail@plt+0x1f2f4>
   306d4:	movw	r1, #24491	; 0x5fab
   306d8:	mov	r0, #0
   306dc:	mov	r2, #5
   306e0:	movt	r1, #3
   306e4:	bl	111f0 <dcgettext@plt>
   306e8:	mov	ip, r0
   306ec:	ldr	r3, [r7]
   306f0:	ldmib	r7, {r0, r1, r6}
   306f4:	ldr	r5, [r7, #16]
   306f8:	ldr	r4, [r7, #20]
   306fc:	ldr	r2, [r7, #24]
   30700:	ldr	r7, [r7, #28]
   30704:	stm	sp, {r0, r1, r6}
   30708:	str	r5, [sp, #12]
   3070c:	str	r4, [sp, #16]
   30710:	str	r2, [sp, #20]
   30714:	str	r7, [sp, #24]
   30718:	mov	r0, r8
   3071c:	mov	r1, #1
   30720:	mov	r2, ip
   30724:	bl	11358 <__fprintf_chk@plt>
   30728:	sub	sp, fp, #24
   3072c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   30730:	push	{r4, sl, fp, lr}
   30734:	add	fp, sp, #8
   30738:	sub	sp, sp, #8
   3073c:	ldr	ip, [fp, #8]
   30740:	mov	lr, #0
   30744:	ldr	r4, [ip, lr, lsl #2]
   30748:	add	lr, lr, #1
   3074c:	cmp	r4, #0
   30750:	bne	30744 <__assert_fail@plt+0x1f320>
   30754:	sub	r4, lr, #1
   30758:	str	ip, [sp]
   3075c:	str	r4, [sp, #4]
   30760:	bl	303f4 <__assert_fail@plt+0x1efd0>
   30764:	sub	sp, fp, #8
   30768:	pop	{r4, sl, fp, pc}
   3076c:	push	{fp, lr}
   30770:	mov	fp, sp
   30774:	sub	sp, sp, #48	; 0x30
   30778:	ldr	ip, [fp, #8]
   3077c:	ldr	lr, [ip]
   30780:	cmp	lr, #0
   30784:	str	lr, [sp, #8]
   30788:	beq	30824 <__assert_fail@plt+0x1f400>
   3078c:	ldr	lr, [ip, #4]
   30790:	cmp	lr, #0
   30794:	str	lr, [sp, #12]
   30798:	beq	3082c <__assert_fail@plt+0x1f408>
   3079c:	ldr	lr, [ip, #8]
   307a0:	cmp	lr, #0
   307a4:	str	lr, [sp, #16]
   307a8:	beq	30834 <__assert_fail@plt+0x1f410>
   307ac:	ldr	lr, [ip, #12]
   307b0:	cmp	lr, #0
   307b4:	str	lr, [sp, #20]
   307b8:	beq	3083c <__assert_fail@plt+0x1f418>
   307bc:	ldr	lr, [ip, #16]
   307c0:	cmp	lr, #0
   307c4:	str	lr, [sp, #24]
   307c8:	beq	30844 <__assert_fail@plt+0x1f420>
   307cc:	ldr	lr, [ip, #20]
   307d0:	cmp	lr, #0
   307d4:	str	lr, [sp, #28]
   307d8:	beq	3084c <__assert_fail@plt+0x1f428>
   307dc:	ldr	lr, [ip, #24]
   307e0:	cmp	lr, #0
   307e4:	str	lr, [sp, #32]
   307e8:	beq	30854 <__assert_fail@plt+0x1f430>
   307ec:	ldr	lr, [ip, #28]
   307f0:	cmp	lr, #0
   307f4:	str	lr, [sp, #36]	; 0x24
   307f8:	beq	3085c <__assert_fail@plt+0x1f438>
   307fc:	ldr	lr, [ip, #32]
   30800:	cmp	lr, #0
   30804:	str	lr, [sp, #40]	; 0x28
   30808:	beq	30864 <__assert_fail@plt+0x1f440>
   3080c:	ldr	lr, [ip, #36]	; 0x24
   30810:	mov	ip, #10
   30814:	cmp	lr, #0
   30818:	str	lr, [sp, #44]	; 0x2c
   3081c:	movweq	ip, #9
   30820:	b	30868 <__assert_fail@plt+0x1f444>
   30824:	mov	ip, #0
   30828:	b	30868 <__assert_fail@plt+0x1f444>
   3082c:	mov	ip, #1
   30830:	b	30868 <__assert_fail@plt+0x1f444>
   30834:	mov	ip, #2
   30838:	b	30868 <__assert_fail@plt+0x1f444>
   3083c:	mov	ip, #3
   30840:	b	30868 <__assert_fail@plt+0x1f444>
   30844:	mov	ip, #4
   30848:	b	30868 <__assert_fail@plt+0x1f444>
   3084c:	mov	ip, #5
   30850:	b	30868 <__assert_fail@plt+0x1f444>
   30854:	mov	ip, #6
   30858:	b	30868 <__assert_fail@plt+0x1f444>
   3085c:	mov	ip, #7
   30860:	b	30868 <__assert_fail@plt+0x1f444>
   30864:	mov	ip, #8
   30868:	add	lr, sp, #8
   3086c:	str	ip, [sp, #4]
   30870:	str	lr, [sp]
   30874:	bl	303f4 <__assert_fail@plt+0x1efd0>
   30878:	mov	sp, fp
   3087c:	pop	{fp, pc}
   30880:	push	{fp, lr}
   30884:	mov	fp, sp
   30888:	sub	sp, sp, #56	; 0x38
   3088c:	add	ip, fp, #8
   30890:	str	ip, [sp, #12]
   30894:	ldr	lr, [fp, #8]
   30898:	cmp	lr, #0
   3089c:	str	lr, [sp, #16]
   308a0:	beq	3093c <__assert_fail@plt+0x1f518>
   308a4:	ldr	lr, [ip, #4]
   308a8:	cmp	lr, #0
   308ac:	str	lr, [sp, #20]
   308b0:	beq	30944 <__assert_fail@plt+0x1f520>
   308b4:	ldr	lr, [ip, #8]
   308b8:	cmp	lr, #0
   308bc:	str	lr, [sp, #24]
   308c0:	beq	3094c <__assert_fail@plt+0x1f528>
   308c4:	ldr	lr, [ip, #12]
   308c8:	cmp	lr, #0
   308cc:	str	lr, [sp, #28]
   308d0:	beq	30954 <__assert_fail@plt+0x1f530>
   308d4:	ldr	lr, [ip, #16]
   308d8:	cmp	lr, #0
   308dc:	str	lr, [sp, #32]
   308e0:	beq	3095c <__assert_fail@plt+0x1f538>
   308e4:	ldr	lr, [ip, #20]
   308e8:	cmp	lr, #0
   308ec:	str	lr, [sp, #36]	; 0x24
   308f0:	beq	30964 <__assert_fail@plt+0x1f540>
   308f4:	ldr	lr, [ip, #24]
   308f8:	cmp	lr, #0
   308fc:	str	lr, [sp, #40]	; 0x28
   30900:	beq	3096c <__assert_fail@plt+0x1f548>
   30904:	ldr	lr, [ip, #28]
   30908:	cmp	lr, #0
   3090c:	str	lr, [sp, #44]	; 0x2c
   30910:	beq	30974 <__assert_fail@plt+0x1f550>
   30914:	ldr	lr, [ip, #32]
   30918:	cmp	lr, #0
   3091c:	str	lr, [sp, #48]	; 0x30
   30920:	beq	3097c <__assert_fail@plt+0x1f558>
   30924:	ldr	lr, [ip, #36]	; 0x24
   30928:	mov	ip, #10
   3092c:	cmp	lr, #0
   30930:	str	lr, [sp, #52]	; 0x34
   30934:	movweq	ip, #9
   30938:	b	30980 <__assert_fail@plt+0x1f55c>
   3093c:	mov	ip, #0
   30940:	b	30980 <__assert_fail@plt+0x1f55c>
   30944:	mov	ip, #1
   30948:	b	30980 <__assert_fail@plt+0x1f55c>
   3094c:	mov	ip, #2
   30950:	b	30980 <__assert_fail@plt+0x1f55c>
   30954:	mov	ip, #3
   30958:	b	30980 <__assert_fail@plt+0x1f55c>
   3095c:	mov	ip, #4
   30960:	b	30980 <__assert_fail@plt+0x1f55c>
   30964:	mov	ip, #5
   30968:	b	30980 <__assert_fail@plt+0x1f55c>
   3096c:	mov	ip, #6
   30970:	b	30980 <__assert_fail@plt+0x1f55c>
   30974:	mov	ip, #7
   30978:	b	30980 <__assert_fail@plt+0x1f55c>
   3097c:	mov	ip, #8
   30980:	add	lr, sp, #16
   30984:	str	ip, [sp, #4]
   30988:	str	lr, [sp]
   3098c:	bl	303f4 <__assert_fail@plt+0x1efd0>
   30990:	mov	sp, fp
   30994:	pop	{fp, pc}
   30998:	push	{fp, lr}
   3099c:	mov	fp, sp
   309a0:	movw	r0, #29068	; 0x718c
   309a4:	movt	r0, #4
   309a8:	ldr	r1, [r0]
   309ac:	movw	r0, #12310	; 0x3016
   309b0:	movt	r0, #3
   309b4:	bl	11148 <fputs_unlocked@plt>
   309b8:	movw	r1, #24651	; 0x604b
   309bc:	mov	r0, #0
   309c0:	mov	r2, #5
   309c4:	movt	r1, #3
   309c8:	bl	111f0 <dcgettext@plt>
   309cc:	movw	r2, #24671	; 0x605f
   309d0:	mov	r1, r0
   309d4:	mov	r0, #1
   309d8:	movt	r2, #3
   309dc:	bl	11340 <__printf_chk@plt>
   309e0:	movw	r1, #24693	; 0x6075
   309e4:	mov	r0, #0
   309e8:	mov	r2, #5
   309ec:	movt	r1, #3
   309f0:	bl	111f0 <dcgettext@plt>
   309f4:	movw	r2, #12531	; 0x30f3
   309f8:	movw	r3, #13370	; 0x343a
   309fc:	mov	r1, r0
   30a00:	mov	r0, #1
   30a04:	movt	r2, #3
   30a08:	movt	r3, #3
   30a0c:	bl	11340 <__printf_chk@plt>
   30a10:	movw	r1, #24713	; 0x6089
   30a14:	mov	r0, #0
   30a18:	mov	r2, #5
   30a1c:	movt	r1, #3
   30a20:	bl	111f0 <dcgettext@plt>
   30a24:	movw	r2, #24752	; 0x60b0
   30a28:	mov	r1, r0
   30a2c:	mov	r0, #1
   30a30:	movt	r2, #3
   30a34:	pop	{fp, lr}
   30a38:	b	11340 <__printf_chk@plt>
   30a3c:	push	{r4, r5, r6, sl, fp, lr}
   30a40:	add	fp, sp, #16
   30a44:	mov	r4, r2
   30a48:	mov	r5, r1
   30a4c:	mov	r6, r0
   30a50:	bl	321dc <__assert_fail@plt+0x20db8>
   30a54:	cmp	r0, #0
   30a58:	popne	{r4, r5, r6, sl, fp, pc}
   30a5c:	cmp	r6, #0
   30a60:	beq	30a74 <__assert_fail@plt+0x1f650>
   30a64:	cmp	r5, #0
   30a68:	cmpne	r4, #0
   30a6c:	bne	30a74 <__assert_fail@plt+0x1f650>
   30a70:	pop	{r4, r5, r6, sl, fp, pc}
   30a74:	bl	31014 <__assert_fail@plt+0x1fbf0>
   30a78:	push	{r4, r5, r6, sl, fp, lr}
   30a7c:	add	fp, sp, #16
   30a80:	mov	r4, r2
   30a84:	mov	r5, r1
   30a88:	mov	r6, r0
   30a8c:	bl	321dc <__assert_fail@plt+0x20db8>
   30a90:	cmp	r0, #0
   30a94:	popne	{r4, r5, r6, sl, fp, pc}
   30a98:	cmp	r6, #0
   30a9c:	beq	30ab0 <__assert_fail@plt+0x1f68c>
   30aa0:	cmp	r5, #0
   30aa4:	cmpne	r4, #0
   30aa8:	bne	30ab0 <__assert_fail@plt+0x1f68c>
   30aac:	pop	{r4, r5, r6, sl, fp, pc}
   30ab0:	bl	31014 <__assert_fail@plt+0x1fbf0>
   30ab4:	push	{fp, lr}
   30ab8:	mov	fp, sp
   30abc:	bl	31e5c <__assert_fail@plt+0x20a38>
   30ac0:	cmp	r0, #0
   30ac4:	popne	{fp, pc}
   30ac8:	bl	31014 <__assert_fail@plt+0x1fbf0>
   30acc:	push	{fp, lr}
   30ad0:	mov	fp, sp
   30ad4:	bl	31e5c <__assert_fail@plt+0x20a38>
   30ad8:	cmp	r0, #0
   30adc:	popne	{fp, pc}
   30ae0:	bl	31014 <__assert_fail@plt+0x1fbf0>
   30ae4:	push	{fp, lr}
   30ae8:	mov	fp, sp
   30aec:	bl	31e5c <__assert_fail@plt+0x20a38>
   30af0:	cmp	r0, #0
   30af4:	popne	{fp, pc}
   30af8:	bl	31014 <__assert_fail@plt+0x1fbf0>
   30afc:	push	{r4, r5, fp, lr}
   30b00:	add	fp, sp, #8
   30b04:	mov	r4, r1
   30b08:	mov	r5, r0
   30b0c:	bl	31e8c <__assert_fail@plt+0x20a68>
   30b10:	cmp	r0, #0
   30b14:	popne	{r4, r5, fp, pc}
   30b18:	cmp	r5, #0
   30b1c:	beq	30b2c <__assert_fail@plt+0x1f708>
   30b20:	cmp	r4, #0
   30b24:	bne	30b2c <__assert_fail@plt+0x1f708>
   30b28:	pop	{r4, r5, fp, pc}
   30b2c:	bl	31014 <__assert_fail@plt+0x1fbf0>
   30b30:	push	{fp, lr}
   30b34:	mov	fp, sp
   30b38:	cmp	r1, #0
   30b3c:	orreq	r1, r1, #1
   30b40:	bl	31e8c <__assert_fail@plt+0x20a68>
   30b44:	cmp	r0, #0
   30b48:	popne	{fp, pc}
   30b4c:	bl	31014 <__assert_fail@plt+0x1fbf0>
   30b50:	push	{fp, lr}
   30b54:	mov	fp, sp
   30b58:	clz	r3, r2
   30b5c:	lsr	ip, r3, #5
   30b60:	clz	r3, r1
   30b64:	lsr	r3, r3, #5
   30b68:	orrs	r3, r3, ip
   30b6c:	movwne	r1, #1
   30b70:	movwne	r2, #1
   30b74:	bl	321dc <__assert_fail@plt+0x20db8>
   30b78:	cmp	r0, #0
   30b7c:	popne	{fp, pc}
   30b80:	bl	31014 <__assert_fail@plt+0x1fbf0>
   30b84:	push	{fp, lr}
   30b88:	mov	fp, sp
   30b8c:	mov	r2, r1
   30b90:	mov	r1, r0
   30b94:	mov	r0, #0
   30b98:	bl	321dc <__assert_fail@plt+0x20db8>
   30b9c:	cmp	r0, #0
   30ba0:	popne	{fp, pc}
   30ba4:	bl	31014 <__assert_fail@plt+0x1fbf0>
   30ba8:	push	{fp, lr}
   30bac:	mov	fp, sp
   30bb0:	mov	r2, r1
   30bb4:	mov	r1, r0
   30bb8:	clz	r0, r2
   30bbc:	clz	r3, r1
   30bc0:	lsr	r0, r0, #5
   30bc4:	lsr	r3, r3, #5
   30bc8:	orrs	r0, r3, r0
   30bcc:	movwne	r1, #1
   30bd0:	movwne	r2, #1
   30bd4:	mov	r0, #0
   30bd8:	bl	321dc <__assert_fail@plt+0x20db8>
   30bdc:	cmp	r0, #0
   30be0:	popne	{fp, pc}
   30be4:	bl	31014 <__assert_fail@plt+0x1fbf0>
   30be8:	push	{r4, r5, r6, sl, fp, lr}
   30bec:	add	fp, sp, #16
   30bf0:	ldr	r5, [r1]
   30bf4:	mov	r4, r1
   30bf8:	mov	r6, r0
   30bfc:	cmp	r0, #0
   30c00:	beq	30c18 <__assert_fail@plt+0x1f7f4>
   30c04:	mov	r0, #1
   30c08:	add	r0, r0, r5, lsr #1
   30c0c:	adds	r5, r5, r0
   30c10:	bcc	30c20 <__assert_fail@plt+0x1f7fc>
   30c14:	b	30c5c <__assert_fail@plt+0x1f838>
   30c18:	cmp	r5, #0
   30c1c:	movweq	r5, #64	; 0x40
   30c20:	mov	r0, r6
   30c24:	mov	r1, r5
   30c28:	mov	r2, #1
   30c2c:	bl	321dc <__assert_fail@plt+0x20db8>
   30c30:	cmp	r5, #0
   30c34:	mov	r1, r5
   30c38:	movwne	r1, #1
   30c3c:	cmp	r0, #0
   30c40:	bne	30c54 <__assert_fail@plt+0x1f830>
   30c44:	clz	r2, r6
   30c48:	lsr	r2, r2, #5
   30c4c:	orrs	r1, r2, r1
   30c50:	bne	30c5c <__assert_fail@plt+0x1f838>
   30c54:	str	r5, [r4]
   30c58:	pop	{r4, r5, r6, sl, fp, pc}
   30c5c:	bl	31014 <__assert_fail@plt+0x1fbf0>
   30c60:	push	{r4, r5, r6, r7, fp, lr}
   30c64:	add	fp, sp, #16
   30c68:	ldr	r5, [r1]
   30c6c:	mov	r6, r2
   30c70:	mov	r4, r1
   30c74:	mov	r7, r0
   30c78:	cmp	r0, #0
   30c7c:	beq	30c94 <__assert_fail@plt+0x1f870>
   30c80:	mov	r0, #1
   30c84:	add	r0, r0, r5, lsr #1
   30c88:	adds	r5, r5, r0
   30c8c:	bcc	30cac <__assert_fail@plt+0x1f888>
   30c90:	b	30ce0 <__assert_fail@plt+0x1f8bc>
   30c94:	cmp	r5, #0
   30c98:	bne	30cac <__assert_fail@plt+0x1f888>
   30c9c:	mov	r0, #64	; 0x40
   30ca0:	cmp	r6, #64	; 0x40
   30ca4:	udiv	r5, r0, r6
   30ca8:	addhi	r5, r5, #1
   30cac:	mov	r0, r7
   30cb0:	mov	r1, r5
   30cb4:	mov	r2, r6
   30cb8:	bl	321dc <__assert_fail@plt+0x20db8>
   30cbc:	cmp	r0, #0
   30cc0:	bne	30cd8 <__assert_fail@plt+0x1f8b4>
   30cc4:	cmp	r7, #0
   30cc8:	beq	30ce0 <__assert_fail@plt+0x1f8bc>
   30ccc:	cmp	r6, #0
   30cd0:	cmpne	r5, #0
   30cd4:	bne	30ce0 <__assert_fail@plt+0x1f8bc>
   30cd8:	str	r5, [r4]
   30cdc:	pop	{r4, r5, r6, r7, fp, pc}
   30ce0:	bl	31014 <__assert_fail@plt+0x1fbf0>
   30ce4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   30ce8:	add	fp, sp, #24
   30cec:	mov	r8, r1
   30cf0:	ldr	r1, [r1]
   30cf4:	mov	r5, r0
   30cf8:	add	r0, r1, r1, asr #1
   30cfc:	cmp	r0, r1
   30d00:	mvnvs	r0, #-2147483648	; 0x80000000
   30d04:	cmp	r0, r3
   30d08:	mov	r7, r0
   30d0c:	movgt	r7, r3
   30d10:	cmn	r3, #1
   30d14:	movle	r7, r0
   30d18:	ldr	r0, [fp, #8]
   30d1c:	cmn	r0, #1
   30d20:	ble	30d48 <__assert_fail@plt+0x1f924>
   30d24:	cmp	r0, #0
   30d28:	beq	30d9c <__assert_fail@plt+0x1f978>
   30d2c:	cmn	r7, #1
   30d30:	ble	30d70 <__assert_fail@plt+0x1f94c>
   30d34:	mvn	r4, #-2147483648	; 0x80000000
   30d38:	udiv	r6, r4, r0
   30d3c:	cmp	r6, r7
   30d40:	bge	30d9c <__assert_fail@plt+0x1f978>
   30d44:	b	30dac <__assert_fail@plt+0x1f988>
   30d48:	cmn	r7, #1
   30d4c:	ble	30d8c <__assert_fail@plt+0x1f968>
   30d50:	cmn	r0, #1
   30d54:	beq	30d9c <__assert_fail@plt+0x1f978>
   30d58:	mov	r6, #-2147483648	; 0x80000000
   30d5c:	mvn	r4, #-2147483648	; 0x80000000
   30d60:	sdiv	r6, r6, r0
   30d64:	cmp	r6, r7
   30d68:	bge	30d9c <__assert_fail@plt+0x1f978>
   30d6c:	b	30dac <__assert_fail@plt+0x1f988>
   30d70:	beq	30d9c <__assert_fail@plt+0x1f978>
   30d74:	mov	r6, #-2147483648	; 0x80000000
   30d78:	mvn	r4, #-2147483648	; 0x80000000
   30d7c:	sdiv	r6, r6, r7
   30d80:	cmp	r6, r0
   30d84:	bge	30d9c <__assert_fail@plt+0x1f978>
   30d88:	b	30dac <__assert_fail@plt+0x1f988>
   30d8c:	mvn	r4, #-2147483648	; 0x80000000
   30d90:	sdiv	r6, r4, r0
   30d94:	cmp	r7, r6
   30d98:	blt	30dac <__assert_fail@plt+0x1f988>
   30d9c:	mul	r6, r7, r0
   30da0:	mov	r4, #64	; 0x40
   30da4:	cmp	r6, #63	; 0x3f
   30da8:	bgt	30db4 <__assert_fail@plt+0x1f990>
   30dac:	sdiv	r7, r4, r0
   30db0:	mul	r6, r7, r0
   30db4:	cmp	r5, #0
   30db8:	moveq	r4, #0
   30dbc:	streq	r4, [r8]
   30dc0:	sub	r4, r7, r1
   30dc4:	cmp	r4, r2
   30dc8:	bge	30e74 <__assert_fail@plt+0x1fa50>
   30dcc:	add	r7, r1, r2
   30dd0:	mov	r6, #0
   30dd4:	mov	r2, #0
   30dd8:	cmp	r7, r3
   30ddc:	movwgt	r6, #1
   30de0:	cmn	r3, #1
   30de4:	movwgt	r2, #1
   30de8:	cmp	r7, r1
   30dec:	bvs	30ea8 <__assert_fail@plt+0x1fa84>
   30df0:	ands	r1, r2, r6
   30df4:	bne	30ea8 <__assert_fail@plt+0x1fa84>
   30df8:	cmn	r0, #1
   30dfc:	ble	30e24 <__assert_fail@plt+0x1fa00>
   30e00:	cmp	r0, #0
   30e04:	beq	30e70 <__assert_fail@plt+0x1fa4c>
   30e08:	cmn	r7, #1
   30e0c:	ble	30e48 <__assert_fail@plt+0x1fa24>
   30e10:	mvn	r1, #-2147483648	; 0x80000000
   30e14:	udiv	r1, r1, r0
   30e18:	cmp	r1, r7
   30e1c:	bge	30e70 <__assert_fail@plt+0x1fa4c>
   30e20:	b	30ea8 <__assert_fail@plt+0x1fa84>
   30e24:	cmn	r7, #1
   30e28:	ble	30e60 <__assert_fail@plt+0x1fa3c>
   30e2c:	cmn	r0, #1
   30e30:	beq	30e70 <__assert_fail@plt+0x1fa4c>
   30e34:	mov	r1, #-2147483648	; 0x80000000
   30e38:	sdiv	r1, r1, r0
   30e3c:	cmp	r1, r7
   30e40:	bge	30e70 <__assert_fail@plt+0x1fa4c>
   30e44:	b	30ea8 <__assert_fail@plt+0x1fa84>
   30e48:	beq	30e70 <__assert_fail@plt+0x1fa4c>
   30e4c:	mov	r1, #-2147483648	; 0x80000000
   30e50:	sdiv	r1, r1, r7
   30e54:	cmp	r1, r0
   30e58:	bge	30e70 <__assert_fail@plt+0x1fa4c>
   30e5c:	b	30ea8 <__assert_fail@plt+0x1fa84>
   30e60:	mvn	r1, #-2147483648	; 0x80000000
   30e64:	sdiv	r1, r1, r0
   30e68:	cmp	r7, r1
   30e6c:	blt	30ea8 <__assert_fail@plt+0x1fa84>
   30e70:	mul	r6, r7, r0
   30e74:	mov	r0, r5
   30e78:	mov	r1, r6
   30e7c:	bl	31e8c <__assert_fail@plt+0x20a68>
   30e80:	cmp	r6, #0
   30e84:	movwne	r6, #1
   30e88:	cmp	r0, #0
   30e8c:	bne	30ea0 <__assert_fail@plt+0x1fa7c>
   30e90:	clz	r1, r5
   30e94:	lsr	r1, r1, #5
   30e98:	orrs	r1, r1, r6
   30e9c:	bne	30ea8 <__assert_fail@plt+0x1fa84>
   30ea0:	str	r7, [r8]
   30ea4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   30ea8:	bl	31014 <__assert_fail@plt+0x1fbf0>
   30eac:	push	{fp, lr}
   30eb0:	mov	fp, sp
   30eb4:	mov	r1, #1
   30eb8:	bl	31e08 <__assert_fail@plt+0x209e4>
   30ebc:	cmp	r0, #0
   30ec0:	popne	{fp, pc}
   30ec4:	bl	31014 <__assert_fail@plt+0x1fbf0>
   30ec8:	push	{fp, lr}
   30ecc:	mov	fp, sp
   30ed0:	bl	31e08 <__assert_fail@plt+0x209e4>
   30ed4:	cmp	r0, #0
   30ed8:	popne	{fp, pc}
   30edc:	bl	31014 <__assert_fail@plt+0x1fbf0>
   30ee0:	push	{fp, lr}
   30ee4:	mov	fp, sp
   30ee8:	mov	r1, #1
   30eec:	bl	31e08 <__assert_fail@plt+0x209e4>
   30ef0:	cmp	r0, #0
   30ef4:	popne	{fp, pc}
   30ef8:	bl	31014 <__assert_fail@plt+0x1fbf0>
   30efc:	push	{fp, lr}
   30f00:	mov	fp, sp
   30f04:	bl	31e08 <__assert_fail@plt+0x209e4>
   30f08:	cmp	r0, #0
   30f0c:	popne	{fp, pc}
   30f10:	bl	31014 <__assert_fail@plt+0x1fbf0>
   30f14:	push	{r4, r5, r6, sl, fp, lr}
   30f18:	add	fp, sp, #16
   30f1c:	mov	r5, r0
   30f20:	mov	r0, r1
   30f24:	mov	r4, r1
   30f28:	bl	31e5c <__assert_fail@plt+0x20a38>
   30f2c:	cmp	r0, #0
   30f30:	beq	30f4c <__assert_fail@plt+0x1fb28>
   30f34:	mov	r1, r5
   30f38:	mov	r2, r4
   30f3c:	mov	r6, r0
   30f40:	bl	111c0 <memcpy@plt>
   30f44:	mov	r0, r6
   30f48:	pop	{r4, r5, r6, sl, fp, pc}
   30f4c:	bl	31014 <__assert_fail@plt+0x1fbf0>
   30f50:	push	{r4, r5, r6, sl, fp, lr}
   30f54:	add	fp, sp, #16
   30f58:	mov	r5, r0
   30f5c:	mov	r0, r1
   30f60:	mov	r4, r1
   30f64:	bl	31e5c <__assert_fail@plt+0x20a38>
   30f68:	cmp	r0, #0
   30f6c:	beq	30f88 <__assert_fail@plt+0x1fb64>
   30f70:	mov	r1, r5
   30f74:	mov	r2, r4
   30f78:	mov	r6, r0
   30f7c:	bl	111c0 <memcpy@plt>
   30f80:	mov	r0, r6
   30f84:	pop	{r4, r5, r6, sl, fp, pc}
   30f88:	bl	31014 <__assert_fail@plt+0x1fbf0>
   30f8c:	push	{r4, r5, r6, sl, fp, lr}
   30f90:	add	fp, sp, #16
   30f94:	mov	r5, r0
   30f98:	add	r0, r1, #1
   30f9c:	mov	r4, r1
   30fa0:	bl	31e5c <__assert_fail@plt+0x20a38>
   30fa4:	cmp	r0, #0
   30fa8:	beq	30fd0 <__assert_fail@plt+0x1fbac>
   30fac:	mov	r6, r0
   30fb0:	mov	r0, #0
   30fb4:	mov	r1, r5
   30fb8:	mov	r2, r4
   30fbc:	strb	r0, [r6, r4]
   30fc0:	mov	r0, r6
   30fc4:	bl	111c0 <memcpy@plt>
   30fc8:	mov	r0, r6
   30fcc:	pop	{r4, r5, r6, sl, fp, pc}
   30fd0:	bl	31014 <__assert_fail@plt+0x1fbf0>
   30fd4:	push	{r4, r5, r6, sl, fp, lr}
   30fd8:	add	fp, sp, #16
   30fdc:	mov	r4, r0
   30fe0:	bl	112ec <strlen@plt>
   30fe4:	add	r5, r0, #1
   30fe8:	mov	r0, r5
   30fec:	bl	31e5c <__assert_fail@plt+0x20a38>
   30ff0:	cmp	r0, #0
   30ff4:	beq	31010 <__assert_fail@plt+0x1fbec>
   30ff8:	mov	r1, r4
   30ffc:	mov	r2, r5
   31000:	mov	r6, r0
   31004:	bl	111c0 <memcpy@plt>
   31008:	mov	r0, r6
   3100c:	pop	{r4, r5, r6, sl, fp, pc}
   31010:	bl	31014 <__assert_fail@plt+0x1fbf0>
   31014:	push	{fp, lr}
   31018:	mov	fp, sp
   3101c:	movw	r0, #28968	; 0x7128
   31020:	movw	r1, #24828	; 0x60fc
   31024:	mov	r2, #5
   31028:	movt	r0, #4
   3102c:	movt	r1, #3
   31030:	ldr	r4, [r0]
   31034:	mov	r0, #0
   31038:	bl	111f0 <dcgettext@plt>
   3103c:	movw	r2, #23262	; 0x5ade
   31040:	mov	r3, r0
   31044:	mov	r0, r4
   31048:	mov	r1, #0
   3104c:	movt	r2, #3
   31050:	bl	11268 <error@plt>
   31054:	bl	11400 <abort@plt>
   31058:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3105c:	add	fp, sp, #24
   31060:	sub	sp, sp, #16
   31064:	mov	r8, r0
   31068:	ldr	r0, [fp, #16]
   3106c:	mov	r5, r3
   31070:	mov	r6, r2
   31074:	mov	r2, r1
   31078:	add	r3, sp, #8
   3107c:	mov	r1, #0
   31080:	str	r0, [sp]
   31084:	mov	r0, r8
   31088:	bl	31154 <__assert_fail@plt+0x1fd30>
   3108c:	cmp	r0, #0
   31090:	bne	3111c <__assert_fail@plt+0x1fcf8>
   31094:	ldr	r4, [sp, #8]
   31098:	ldr	r7, [sp, #12]
   3109c:	subs	r0, r4, r6
   310a0:	sbcs	r0, r7, r5
   310a4:	bcc	310c8 <__assert_fail@plt+0x1fca4>
   310a8:	ldr	r1, [fp, #8]
   310ac:	ldr	r0, [fp, #12]
   310b0:	subs	r1, r1, r4
   310b4:	sbcs	r0, r0, r7
   310b8:	movcs	r0, r4
   310bc:	movcs	r1, r7
   310c0:	subcs	sp, fp, #24
   310c4:	popcs	{r4, r5, r6, r7, r8, sl, fp, pc}
   310c8:	bl	11304 <__errno_location@plt>
   310cc:	subs	r1, r4, #1073741824	; 0x40000000
   310d0:	sbcs	r1, r7, #0
   310d4:	movcc	r1, #34	; 0x22
   310d8:	movcs	r1, #75	; 0x4b
   310dc:	str	r1, [r0]
   310e0:	ldr	r6, [r0]
   310e4:	ldr	r4, [fp, #24]
   310e8:	ldr	r5, [fp, #20]
   310ec:	mov	r0, r8
   310f0:	bl	303d0 <__assert_fail@plt+0x1efac>
   310f4:	subs	r1, r6, #22
   310f8:	movw	r2, #23277	; 0x5aed
   310fc:	str	r0, [sp]
   31100:	mov	r3, r5
   31104:	movne	r1, r6
   31108:	cmp	r4, #0
   3110c:	movt	r2, #3
   31110:	movweq	r4, #1
   31114:	mov	r0, r4
   31118:	bl	11268 <error@plt>
   3111c:	cmp	r0, #1
   31120:	beq	31138 <__assert_fail@plt+0x1fd14>
   31124:	cmp	r0, #3
   31128:	bne	31144 <__assert_fail@plt+0x1fd20>
   3112c:	bl	11304 <__errno_location@plt>
   31130:	mov	r1, #0
   31134:	b	310dc <__assert_fail@plt+0x1fcb8>
   31138:	bl	11304 <__errno_location@plt>
   3113c:	mov	r1, #75	; 0x4b
   31140:	b	310dc <__assert_fail@plt+0x1fcb8>
   31144:	bl	11304 <__errno_location@plt>
   31148:	b	310e0 <__assert_fail@plt+0x1fcbc>
   3114c:	mov	r1, #10
   31150:	b	31058 <__assert_fail@plt+0x1fc34>
   31154:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31158:	add	fp, sp, #28
   3115c:	sub	sp, sp, #44	; 0x2c
   31160:	cmp	r2, #37	; 0x25
   31164:	bcs	31de8 <__assert_fail@plt+0x209c4>
   31168:	ldr	sl, [fp, #8]
   3116c:	mov	r6, r2
   31170:	mov	r7, r1
   31174:	mov	r4, r0
   31178:	str	r3, [sp, #36]	; 0x24
   3117c:	bl	11304 <__errno_location@plt>
   31180:	mov	r5, r0
   31184:	mov	r0, #0
   31188:	str	r0, [r5]
   3118c:	bl	112c8 <__ctype_b_loc@plt>
   31190:	ldr	r1, [r0]
   31194:	mov	r2, r4
   31198:	ldrb	r0, [r2], #1
   3119c:	add	r3, r1, r0, lsl #1
   311a0:	ldrb	r3, [r3, #1]
   311a4:	tst	r3, #32
   311a8:	bne	31198 <__assert_fail@plt+0x1fd74>
   311ac:	sub	r9, fp, #32
   311b0:	cmp	r7, #0
   311b4:	mov	r8, #4
   311b8:	movne	r9, r7
   311bc:	cmp	r0, #45	; 0x2d
   311c0:	beq	31580 <__assert_fail@plt+0x2015c>
   311c4:	mov	r0, r4
   311c8:	mov	r1, r9
   311cc:	mov	r2, r6
   311d0:	mov	r3, #0
   311d4:	bl	111cc <__strtoull_internal@plt>
   311d8:	mov	r7, r1
   311dc:	ldr	r1, [r9]
   311e0:	cmp	r1, r4
   311e4:	beq	3121c <__assert_fail@plt+0x1fdf8>
   311e8:	mov	r6, r0
   311ec:	ldr	r0, [r5]
   311f0:	cmp	r0, #0
   311f4:	beq	31538 <__assert_fail@plt+0x20114>
   311f8:	cmp	r0, #34	; 0x22
   311fc:	bne	31580 <__assert_fail@plt+0x2015c>
   31200:	mov	r8, #1
   31204:	cmp	sl, #0
   31208:	beq	31dd4 <__assert_fail@plt+0x209b0>
   3120c:	ldrb	r4, [r1]
   31210:	cmp	r4, #0
   31214:	bne	31260 <__assert_fail@plt+0x1fe3c>
   31218:	b	31dd4 <__assert_fail@plt+0x209b0>
   3121c:	cmp	sl, #0
   31220:	beq	31580 <__assert_fail@plt+0x2015c>
   31224:	mov	r5, r1
   31228:	ldrb	r1, [r4]
   3122c:	cmp	r1, #0
   31230:	beq	31580 <__assert_fail@plt+0x2015c>
   31234:	mov	r0, sl
   31238:	bl	112f8 <strchr@plt>
   3123c:	cmp	r0, #0
   31240:	beq	31580 <__assert_fail@plt+0x2015c>
   31244:	mov	r1, r5
   31248:	mov	r8, #0
   3124c:	mov	r6, #1
   31250:	mov	r7, #0
   31254:	ldrb	r4, [r1]
   31258:	cmp	r4, #0
   3125c:	beq	31dd4 <__assert_fail@plt+0x209b0>
   31260:	str	r1, [sp, #32]
   31264:	mov	r0, sl
   31268:	mov	r1, r4
   3126c:	bl	112f8 <strchr@plt>
   31270:	cmp	r0, #0
   31274:	beq	31574 <__assert_fail@plt+0x20150>
   31278:	sub	r0, r4, #69	; 0x45
   3127c:	mov	r1, #1
   31280:	mov	r3, #0
   31284:	mov	r5, #1024	; 0x400
   31288:	cmp	r0, #47	; 0x2f
   3128c:	str	r1, [sp, #28]
   31290:	bhi	31394 <__assert_fail@plt+0x1ff70>
   31294:	add	r1, pc, #0
   31298:	ldr	pc, [r1, r0, lsl #2]
   3129c:	andeq	r1, r3, ip, asr r3
   312a0:	muleq	r3, r4, r3
   312a4:	andeq	r1, r3, ip, asr r3
   312a8:	muleq	r3, r4, r3
   312ac:	muleq	r3, r4, r3
   312b0:	muleq	r3, r4, r3
   312b4:	andeq	r1, r3, ip, asr r3
   312b8:	muleq	r3, r4, r3
   312bc:	andeq	r1, r3, ip, asr r3
   312c0:	muleq	r3, r4, r3
   312c4:	muleq	r3, r4, r3
   312c8:	andeq	r1, r3, ip, asr r3
   312cc:	muleq	r3, r4, r3
   312d0:	muleq	r3, r4, r3
   312d4:	muleq	r3, r4, r3
   312d8:	andeq	r1, r3, ip, asr r3
   312dc:	muleq	r3, r4, r3
   312e0:	muleq	r3, r4, r3
   312e4:	muleq	r3, r4, r3
   312e8:	muleq	r3, r4, r3
   312ec:	andeq	r1, r3, ip, asr r3
   312f0:	andeq	r1, r3, ip, asr r3
   312f4:	muleq	r3, r4, r3
   312f8:	muleq	r3, r4, r3
   312fc:	muleq	r3, r4, r3
   31300:	muleq	r3, r4, r3
   31304:	muleq	r3, r4, r3
   31308:	muleq	r3, r4, r3
   3130c:	muleq	r3, r4, r3
   31310:	muleq	r3, r4, r3
   31314:	muleq	r3, r4, r3
   31318:	muleq	r3, r4, r3
   3131c:	muleq	r3, r4, r3
   31320:	muleq	r3, r4, r3
   31324:	andeq	r1, r3, ip, asr r3
   31328:	muleq	r3, r4, r3
   3132c:	muleq	r3, r4, r3
   31330:	muleq	r3, r4, r3
   31334:	andeq	r1, r3, ip, asr r3
   31338:	muleq	r3, r4, r3
   3133c:	andeq	r1, r3, ip, asr r3
   31340:	muleq	r3, r4, r3
   31344:	muleq	r3, r4, r3
   31348:	muleq	r3, r4, r3
   3134c:	muleq	r3, r4, r3
   31350:	muleq	r3, r4, r3
   31354:	muleq	r3, r4, r3
   31358:	andeq	r1, r3, ip, asr r3
   3135c:	mov	r0, sl
   31360:	mov	r1, #48	; 0x30
   31364:	bl	112f8 <strchr@plt>
   31368:	cmp	r0, #0
   3136c:	beq	31390 <__assert_fail@plt+0x1ff6c>
   31370:	ldr	r1, [sp, #32]
   31374:	ldrb	r0, [r1, #1]
   31378:	cmp	r0, #66	; 0x42
   3137c:	cmpne	r0, #68	; 0x44
   31380:	bne	31548 <__assert_fail@plt+0x20124>
   31384:	mov	r5, #1000	; 0x3e8
   31388:	mov	r0, #2
   3138c:	str	r0, [sp, #28]
   31390:	mov	r3, #0
   31394:	sub	r0, r4, #66	; 0x42
   31398:	cmp	r0, #53	; 0x35
   3139c:	bhi	31574 <__assert_fail@plt+0x20150>
   313a0:	add	r1, pc, #0
   313a4:	ldr	pc, [r1, r0, lsl #2]
   313a8:	andeq	r1, r3, r4, ror #17
   313ac:	andeq	r1, r3, r4, ror r5
   313b0:	andeq	r1, r3, r4, ror r5
   313b4:	andeq	r1, r3, ip, lsl #18
   313b8:	andeq	r1, r3, r4, ror r5
   313bc:	andeq	r1, r3, r0, lsl #9
   313c0:	andeq	r1, r3, r4, ror r5
   313c4:	andeq	r1, r3, r4, ror r5
   313c8:	andeq	r1, r3, r4, ror r5
   313cc:	andeq	r1, r3, ip, lsl #11
   313d0:	andeq	r1, r3, r4, ror r5
   313d4:	ldrdeq	r1, [r3], -r4
   313d8:	andeq	r1, r3, r4, ror r5
   313dc:	andeq	r1, r3, r4, ror r5
   313e0:	andeq	r1, r3, r0, ror #20
   313e4:	andeq	r1, r3, r4, ror r5
   313e8:	andeq	r1, r3, r4, ror r5
   313ec:	andeq	r1, r3, r4, ror r5
   313f0:	andeq	r1, r3, r0, ror #12
   313f4:	andeq	r1, r3, r4, ror r5
   313f8:	andeq	r1, r3, r4, ror r5
   313fc:	andeq	r1, r3, r4, ror r5
   31400:	andeq	r1, r3, r4, ror r5
   31404:	andeq	r1, r3, r8, lsl #23
   31408:	andeq	r1, r3, r8, asr #14
   3140c:	andeq	r1, r3, r4, ror r5
   31410:	andeq	r1, r3, r4, ror r5
   31414:	andeq	r1, r3, r4, ror r5
   31418:	andeq	r1, r3, r4, ror r5
   3141c:	andeq	r1, r3, r4, ror r5
   31420:	andeq	r1, r3, r4, ror r5
   31424:	andeq	r1, r3, r4, ror r5
   31428:	andeq	r1, r3, ip, asr sp
   3142c:			; <UNDEFINED> instruction: 0x00031db4
   31430:	andeq	r1, r3, r4, ror r5
   31434:	andeq	r1, r3, r4, ror r5
   31438:	andeq	r1, r3, r4, ror r5
   3143c:	andeq	r1, r3, r0, lsl #9
   31440:	andeq	r1, r3, r4, ror r5
   31444:	andeq	r1, r3, r4, ror r5
   31448:	andeq	r1, r3, r4, ror r5
   3144c:	andeq	r1, r3, ip, lsl #11
   31450:	andeq	r1, r3, r4, ror r5
   31454:	ldrdeq	r1, [r3], -r4
   31458:	andeq	r1, r3, r4, ror r5
   3145c:	andeq	r1, r3, r4, ror r5
   31460:	andeq	r1, r3, r4, ror r5
   31464:	andeq	r1, r3, r4, ror r5
   31468:	andeq	r1, r3, r4, ror r5
   3146c:	andeq	r1, r3, r4, ror r5
   31470:	andeq	r1, r3, r0, ror #12
   31474:	andeq	r1, r3, r4, ror r5
   31478:	andeq	r1, r3, r4, ror r5
   3147c:	muleq	r3, r0, sp
   31480:	mvn	r0, #0
   31484:	mvn	r1, #0
   31488:	mov	r2, r5
   3148c:	mov	sl, r3
   31490:	bl	326e0 <__assert_fail@plt+0x212bc>
   31494:	subs	r3, r0, r6
   31498:	mov	lr, #0
   3149c:	umull	r4, r2, r6, r5
   314a0:	str	r1, [sp, #20]
   314a4:	sbcs	r3, r1, r7
   314a8:	mla	ip, r6, sl, r2
   314ac:	mov	r2, r1
   314b0:	movwcc	lr, #1
   314b4:	mla	r7, r7, r5, ip
   314b8:	mov	r2, #0
   314bc:	cmp	lr, #0
   314c0:	mvnne	r4, #0
   314c4:	mvnne	r7, #0
   314c8:	subs	r6, r0, r4
   314cc:	sbcs	r6, r1, r7
   314d0:	movwcc	r2, #1
   314d4:	umull	r3, r6, r4, r5
   314d8:	cmp	r2, #0
   314dc:	str	r6, [sp, #16]
   314e0:	mvnne	r3, #0
   314e4:	cmp	r2, #0
   314e8:	umull	r6, ip, r3, r5
   314ec:	mla	r1, r3, sl, ip
   314f0:	ldr	ip, [sp, #16]
   314f4:	str	r1, [sp, #12]
   314f8:	mla	r4, r4, sl, ip
   314fc:	mla	r4, r7, r5, r4
   31500:	ldr	r7, [sp, #12]
   31504:	mvnne	r4, #0
   31508:	subs	r0, r0, r3
   3150c:	ldr	r0, [sp, #20]
   31510:	mla	r7, r4, r5, r7
   31514:	sbcs	r0, r0, r4
   31518:	mov	r0, #0
   3151c:	movwcc	r0, #1
   31520:	cmp	r0, #0
   31524:	mov	r1, r0
   31528:	orr	r0, lr, r2
   3152c:	mvnne	r7, #0
   31530:	mvnne	r6, #0
   31534:	b	31b80 <__assert_fail@plt+0x2075c>
   31538:	mov	r8, r0
   3153c:	cmp	sl, #0
   31540:	bne	3120c <__assert_fail@plt+0x1fde8>
   31544:	b	31dd4 <__assert_fail@plt+0x209b0>
   31548:	cmp	r0, #105	; 0x69
   3154c:	mov	r3, #0
   31550:	bne	31394 <__assert_fail@plt+0x1ff70>
   31554:	ldrb	r0, [r1, #2]
   31558:	mov	r1, #1
   3155c:	cmp	r0, #66	; 0x42
   31560:	movweq	r1, #3
   31564:	str	r1, [sp, #28]
   31568:	sub	r0, r4, #66	; 0x42
   3156c:	cmp	r0, #53	; 0x35
   31570:	bls	313a0 <__assert_fail@plt+0x1ff7c>
   31574:	ldr	r0, [sp, #36]	; 0x24
   31578:	orr	r8, r8, #2
   3157c:	strd	r6, [r0]
   31580:	mov	r0, r8
   31584:	sub	sp, fp, #28
   31588:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3158c:	mvn	r0, #0
   31590:	mvn	r1, #0
   31594:	mov	r2, r5
   31598:	mov	r4, r3
   3159c:	bl	326e0 <__assert_fail@plt+0x212bc>
   315a0:	subs	r0, r0, r6
   315a4:	mov	r2, #0
   315a8:	sbcs	r0, r1, r7
   315ac:	movwcc	r2, #1
   315b0:	umull	r0, r1, r6, r5
   315b4:	mla	r1, r6, r4, r1
   315b8:	cmp	r2, #0
   315bc:	mov	r3, r2
   315c0:	mla	r7, r7, r5, r1
   315c4:	mvnne	r0, #0
   315c8:	mvnne	r7, #0
   315cc:	mov	r6, r0
   315d0:	b	31db4 <__assert_fail@plt+0x20990>
   315d4:	mvn	r0, #0
   315d8:	mvn	r1, #0
   315dc:	mov	r2, r5
   315e0:	str	r3, [sp, #24]
   315e4:	bl	326e0 <__assert_fail@plt+0x212bc>
   315e8:	subs	r3, r0, r6
   315ec:	mov	ip, r0
   315f0:	umull	r4, r0, r6, r5
   315f4:	mov	sl, #0
   315f8:	sbcs	r3, r1, r7
   315fc:	str	r0, [sp, #20]
   31600:	ldr	r0, [sp, #24]
   31604:	mov	r3, #0
   31608:	movwcc	r3, #1
   3160c:	cmp	r3, #0
   31610:	mvnne	r4, #0
   31614:	cmp	r3, #0
   31618:	umull	lr, r2, r4, r5
   3161c:	mla	r2, r4, r0, r2
   31620:	str	r2, [sp, #16]
   31624:	ldr	r2, [sp, #20]
   31628:	mla	r6, r6, r0, r2
   3162c:	ldr	r0, [sp, #16]
   31630:	mla	r6, r7, r5, r6
   31634:	mvnne	r6, #0
   31638:	mla	r7, r6, r5, r0
   3163c:	subs	r0, ip, r4
   31640:	sbcs	r0, r1, r6
   31644:	movwcc	sl, #1
   31648:	cmp	sl, #0
   3164c:	orr	r3, r3, sl
   31650:	mvnne	lr, #0
   31654:	mvnne	r7, #0
   31658:	mov	r6, lr
   3165c:	b	31db4 <__assert_fail@plt+0x20990>
   31660:	mvn	r0, #0
   31664:	mvn	r1, #0
   31668:	mov	r2, r5
   3166c:	mov	sl, r3
   31670:	bl	326e0 <__assert_fail@plt+0x212bc>
   31674:	subs	r3, r0, r6
   31678:	mov	ip, r1
   3167c:	umull	r2, lr, r6, r5
   31680:	str	r0, [sp, #20]
   31684:	sbcs	r3, r1, r7
   31688:	mov	r1, #0
   3168c:	mla	r6, r6, sl, lr
   31690:	mov	lr, #0
   31694:	str	ip, [sp, #16]
   31698:	movwcc	r1, #1
   3169c:	mla	r7, r7, r5, r6
   316a0:	cmp	r1, #0
   316a4:	mvnne	r2, #0
   316a8:	cmp	r1, #0
   316ac:	umull	r3, r4, r2, r5
   316b0:	mvnne	r7, #0
   316b4:	mla	r4, r2, sl, r4
   316b8:	subs	r2, r0, r2
   316bc:	sbcs	r2, ip, r7
   316c0:	mla	r4, r7, r5, r4
   316c4:	movwcc	lr, #1
   316c8:	mov	r2, #0
   316cc:	cmp	lr, #0
   316d0:	mvnne	r3, #0
   316d4:	mvnne	r4, #0
   316d8:	subs	r7, r0, r3
   316dc:	mov	r0, r5
   316e0:	sbcs	r7, ip, r4
   316e4:	movwcc	r2, #1
   316e8:	umull	r5, r7, r3, r5
   316ec:	cmp	r2, #0
   316f0:	mla	r3, r3, sl, r7
   316f4:	mvnne	r5, #0
   316f8:	mla	r3, r4, r0, r3
   316fc:	cmp	r2, #0
   31700:	umull	r6, ip, r5, r0
   31704:	mvnne	r3, #0
   31708:	mla	ip, r5, sl, ip
   3170c:	mla	r7, r3, r0, ip
   31710:	ldr	r0, [sp, #20]
   31714:	subs	r0, r0, r5
   31718:	ldr	r0, [sp, #16]
   3171c:	sbcs	r0, r0, r3
   31720:	mov	r0, #0
   31724:	movwcc	r0, #1
   31728:	cmp	r0, #0
   3172c:	mov	r3, r0
   31730:	orr	r0, r1, lr
   31734:	orr	r0, r0, r2
   31738:	mvnne	r7, #0
   3173c:	mvnne	r6, #0
   31740:	orr	r3, r0, r3
   31744:	b	31db4 <__assert_fail@plt+0x20990>
   31748:	mvn	r0, #0
   3174c:	mvn	r1, #0
   31750:	mov	r2, r5
   31754:	mov	r4, r3
   31758:	str	r3, [sp, #24]
   3175c:	bl	326e0 <__assert_fail@plt+0x212bc>
   31760:	umull	r3, r2, r6, r5
   31764:	mla	r2, r6, r4, r2
   31768:	subs	r6, r0, r6
   3176c:	sbcs	r6, r1, r7
   31770:	mla	r2, r7, r5, r2
   31774:	mov	r7, #0
   31778:	mov	r6, #0
   3177c:	movwcc	r6, #1
   31780:	cmp	r6, #0
   31784:	str	r6, [sp, #20]
   31788:	mvnne	r3, #0
   3178c:	mvnne	r2, #0
   31790:	subs	r4, r0, r3
   31794:	umull	r6, ip, r3, r5
   31798:	sbcs	r4, r1, r2
   3179c:	ldr	r4, [sp, #24]
   317a0:	movwcc	r7, #1
   317a4:	cmp	r7, #0
   317a8:	mov	lr, r7
   317ac:	str	r7, [sp, #16]
   317b0:	mvnne	r6, #0
   317b4:	cmp	lr, #0
   317b8:	mov	lr, #0
   317bc:	umull	sl, r7, r6, r5
   317c0:	mla	r3, r3, r4, ip
   317c4:	mla	r7, r6, r4, r7
   317c8:	mov	r4, r0
   317cc:	mla	r2, r2, r5, r3
   317d0:	mvnne	r2, #0
   317d4:	subs	r3, r0, r6
   317d8:	mov	r0, #0
   317dc:	mla	r7, r2, r5, r7
   317e0:	sbcs	r2, r1, r2
   317e4:	mov	r3, r4
   317e8:	movwcc	r0, #1
   317ec:	str	r3, [sp, #4]
   317f0:	cmp	r0, #0
   317f4:	str	r0, [sp, #12]
   317f8:	mov	r0, r1
   317fc:	mvnne	sl, #0
   31800:	mvnne	r7, #0
   31804:	str	r0, [sp, #8]
   31808:	subs	r2, r4, sl
   3180c:	ldr	r4, [sp, #24]
   31810:	sbcs	r2, r1, r7
   31814:	movwcc	lr, #1
   31818:	umull	r6, r2, sl, r5
   3181c:	cmp	lr, #0
   31820:	mvnne	r6, #0
   31824:	mla	r2, sl, r4, r2
   31828:	cmp	lr, #0
   3182c:	umull	r1, ip, r6, r5
   31830:	mla	r2, r7, r5, r2
   31834:	mla	ip, r6, r4, ip
   31838:	mvnne	r2, #0
   3183c:	subs	r6, r3, r6
   31840:	mla	r7, r2, r5, ip
   31844:	sbcs	r2, r0, r2
   31848:	mov	ip, #0
   3184c:	movwcc	ip, #1
   31850:	mov	r2, #0
   31854:	cmp	ip, #0
   31858:	mvnne	r1, #0
   3185c:	mvnne	r7, #0
   31860:	subs	r6, r3, r1
   31864:	ldr	r3, [sp, #24]
   31868:	sbcs	r6, r0, r7
   3186c:	umull	r0, sl, r1, r5
   31870:	movwcc	r2, #1
   31874:	cmp	r2, #0
   31878:	mvnne	r0, #0
   3187c:	mla	r1, r1, r3, sl
   31880:	cmp	r2, #0
   31884:	umull	r6, r4, r0, r5
   31888:	mla	r1, r7, r5, r1
   3188c:	mla	r4, r0, r3, r4
   31890:	ldr	r3, [sp, #4]
   31894:	mvnne	r1, #0
   31898:	mla	r7, r1, r5, r4
   3189c:	ldr	r5, [sp, #16]
   318a0:	subs	r0, r3, r0
   318a4:	ldr	r0, [sp, #8]
   318a8:	sbcs	r0, r0, r1
   318ac:	mov	r0, #0
   318b0:	movwcc	r0, #1
   318b4:	cmp	r0, #0
   318b8:	mov	r1, r0
   318bc:	ldr	r0, [sp, #20]
   318c0:	mvnne	r7, #0
   318c4:	mvnne	r6, #0
   318c8:	orr	r0, r0, r5
   318cc:	ldr	r5, [sp, #12]
   318d0:	orr	r0, r0, r5
   318d4:	orr	r0, r0, lr
   318d8:	orr	r0, r0, ip
   318dc:	orr	r0, r0, r2
   318e0:	b	31d50 <__assert_fail@plt+0x2092c>
   318e4:	mov	r1, #0
   318e8:	lsl	r2, r7, #10
   318ec:	lsl	r0, r6, #10
   318f0:	lsr	r3, r7, #22
   318f4:	cmp	r1, r7, lsr #22
   318f8:	orr	r2, r2, r6, lsr #22
   318fc:	mvnne	r0, #0
   31900:	movwne	r3, #1
   31904:	cmp	r1, r7, lsr #22
   31908:	b	31d80 <__assert_fail@plt+0x2095c>
   3190c:	mvn	r0, #0
   31910:	mvn	r1, #0
   31914:	mov	r2, r5
   31918:	mov	sl, r3
   3191c:	bl	326e0 <__assert_fail@plt+0x212bc>
   31920:	subs	r2, r0, r6
   31924:	mov	ip, r0
   31928:	mov	r0, #0
   3192c:	sbcs	r2, r1, r7
   31930:	movwcc	r0, #1
   31934:	umull	r4, r2, r6, r5
   31938:	cmp	r0, #0
   3193c:	mla	r2, r6, sl, r2
   31940:	str	r0, [sp, #20]
   31944:	mvnne	r4, #0
   31948:	cmp	r0, #0
   3194c:	mla	r2, r7, r5, r2
   31950:	mov	r0, #0
   31954:	umull	lr, r3, r4, r5
   31958:	mvnne	r2, #0
   3195c:	mla	r3, r4, sl, r3
   31960:	mla	r6, r2, r5, r3
   31964:	subs	r3, ip, r4
   31968:	sbcs	r2, r1, r2
   3196c:	mov	r3, r1
   31970:	movwcc	r0, #1
   31974:	str	r3, [sp, #8]
   31978:	cmp	r0, #0
   3197c:	str	r0, [sp, #16]
   31980:	mov	r0, ip
   31984:	mvnne	lr, #0
   31988:	mvnne	r6, #0
   3198c:	str	r0, [sp, #12]
   31990:	subs	r2, ip, lr
   31994:	umull	r7, r4, lr, r5
   31998:	sbcs	r2, r1, r6
   3199c:	mla	r4, lr, sl, r4
   319a0:	mov	r2, #0
   319a4:	mla	r6, r6, r5, r4
   319a8:	mov	r4, #0
   319ac:	movwcc	r2, #1
   319b0:	cmp	r2, #0
   319b4:	mvnne	r7, #0
   319b8:	cmp	r2, #0
   319bc:	umull	r1, ip, r7, r5
   319c0:	mvnne	r6, #0
   319c4:	mla	ip, r7, sl, ip
   319c8:	subs	r7, r0, r7
   319cc:	mla	lr, r6, r5, ip
   319d0:	sbcs	r7, r3, r6
   319d4:	mov	ip, #0
   319d8:	movwcc	ip, #1
   319dc:	cmp	ip, #0
   319e0:	mvnne	r1, #0
   319e4:	mvnne	lr, #0
   319e8:	subs	r7, r0, r1
   319ec:	sbcs	r7, r3, lr
   319f0:	movwcc	r4, #1
   319f4:	umull	r0, r7, r1, r5
   319f8:	cmp	r4, #0
   319fc:	mla	r1, r1, sl, r7
   31a00:	mvnne	r0, #0
   31a04:	mla	r1, lr, r5, r1
   31a08:	cmp	r4, #0
   31a0c:	umull	r6, r3, r0, r5
   31a10:	mvnne	r1, #0
   31a14:	mla	r3, r0, sl, r3
   31a18:	mla	r7, r1, r5, r3
   31a1c:	ldr	r3, [sp, #12]
   31a20:	subs	r0, r3, r0
   31a24:	ldr	r3, [sp, #16]
   31a28:	ldr	r0, [sp, #8]
   31a2c:	sbcs	r0, r0, r1
   31a30:	mov	r0, #0
   31a34:	movwcc	r0, #1
   31a38:	cmp	r0, #0
   31a3c:	mov	r1, r0
   31a40:	ldr	r0, [sp, #20]
   31a44:	mvnne	r7, #0
   31a48:	mvnne	r6, #0
   31a4c:	orr	r0, r0, r3
   31a50:	orr	r0, r0, r2
   31a54:	orr	r0, r0, ip
   31a58:	orr	r0, r0, r4
   31a5c:	b	31b80 <__assert_fail@plt+0x2075c>
   31a60:	mvn	r0, #0
   31a64:	mvn	r1, #0
   31a68:	mov	r2, r5
   31a6c:	mov	sl, r3
   31a70:	bl	326e0 <__assert_fail@plt+0x212bc>
   31a74:	umull	r3, r2, r6, r5
   31a78:	mov	lr, r1
   31a7c:	mov	r1, r0
   31a80:	mla	r2, r6, sl, r2
   31a84:	subs	r6, r0, r6
   31a88:	mov	r0, #0
   31a8c:	sbcs	r6, lr, r7
   31a90:	mla	r2, r7, r5, r2
   31a94:	movwcc	r0, #1
   31a98:	cmp	r0, #0
   31a9c:	str	r0, [sp, #20]
   31aa0:	mov	r0, r1
   31aa4:	mvnne	r3, #0
   31aa8:	mvnne	r2, #0
   31aac:	str	r0, [sp, #16]
   31ab0:	subs	r4, r1, r3
   31ab4:	umull	r7, ip, r3, r5
   31ab8:	sbcs	r4, lr, r2
   31abc:	mla	r3, r3, sl, ip
   31ac0:	mov	ip, #0
   31ac4:	mov	r4, #0
   31ac8:	mla	r2, r2, r5, r3
   31acc:	movwcc	r4, #1
   31ad0:	cmp	r4, #0
   31ad4:	mvnne	r7, #0
   31ad8:	cmp	r4, #0
   31adc:	umull	r1, r6, r7, r5
   31ae0:	mvnne	r2, #0
   31ae4:	mla	r6, r7, sl, r6
   31ae8:	mla	r3, r2, r5, r6
   31aec:	subs	r6, r0, r7
   31af0:	sbcs	r2, lr, r2
   31af4:	movwcc	ip, #1
   31af8:	mov	r2, #0
   31afc:	cmp	ip, #0
   31b00:	mvnne	r1, #0
   31b04:	mvnne	r3, #0
   31b08:	subs	r6, r0, r1
   31b0c:	sbcs	r6, lr, r3
   31b10:	movwcc	r2, #1
   31b14:	umull	r0, r6, r1, r5
   31b18:	cmp	r2, #0
   31b1c:	str	r6, [sp, #12]
   31b20:	mvnne	r0, #0
   31b24:	cmp	r2, #0
   31b28:	umull	r6, r7, r0, r5
   31b2c:	mla	r7, r0, sl, r7
   31b30:	str	r7, [sp, #8]
   31b34:	ldr	r7, [sp, #12]
   31b38:	mla	r1, r1, sl, r7
   31b3c:	mla	r1, r3, r5, r1
   31b40:	ldr	r3, [sp, #8]
   31b44:	mvnne	r1, #0
   31b48:	mla	r7, r1, r5, r3
   31b4c:	ldr	r3, [sp, #16]
   31b50:	subs	r0, r3, r0
   31b54:	sbcs	r0, lr, r1
   31b58:	mov	r0, #0
   31b5c:	movwcc	r0, #1
   31b60:	cmp	r0, #0
   31b64:	mov	r1, r0
   31b68:	ldr	r0, [sp, #20]
   31b6c:	mvnne	r7, #0
   31b70:	mvnne	r6, #0
   31b74:	orr	r0, r0, r4
   31b78:	orr	r0, r0, ip
   31b7c:	orr	r0, r0, r2
   31b80:	orr	r3, r0, r1
   31b84:	b	31db4 <__assert_fail@plt+0x20990>
   31b88:	mvn	r0, #0
   31b8c:	mvn	r1, #0
   31b90:	mov	r2, r5
   31b94:	mov	sl, r3
   31b98:	bl	326e0 <__assert_fail@plt+0x212bc>
   31b9c:	mov	ip, r1
   31ba0:	subs	r1, r0, r6
   31ba4:	umull	r3, lr, r6, r5
   31ba8:	mov	r2, r5
   31bac:	sbcs	r1, ip, r7
   31bb0:	mla	r6, r6, sl, lr
   31bb4:	str	ip, [sp, #4]
   31bb8:	mov	r1, #0
   31bbc:	mla	r7, r7, r2, r6
   31bc0:	movwcc	r1, #1
   31bc4:	cmp	r1, #0
   31bc8:	str	r1, [sp, #20]
   31bcc:	mvnne	r3, #0
   31bd0:	cmp	r1, #0
   31bd4:	mov	r1, r0
   31bd8:	umull	r4, r5, r3, r5
   31bdc:	mvnne	r7, #0
   31be0:	mov	lr, r1
   31be4:	mla	r5, r3, sl, r5
   31be8:	subs	r3, r0, r3
   31bec:	sbcs	r0, ip, r7
   31bf0:	mla	r5, r7, r2, r5
   31bf4:	mov	r0, #0
   31bf8:	movwcc	r0, #1
   31bfc:	cmp	r0, #0
   31c00:	str	r0, [sp, #16]
   31c04:	mvnne	r4, #0
   31c08:	mvnne	r5, #0
   31c0c:	subs	r0, r1, r4
   31c10:	mov	r1, #0
   31c14:	sbcs	r0, ip, r5
   31c18:	movwcc	r1, #1
   31c1c:	umull	r3, r0, r4, r2
   31c20:	cmp	r1, #0
   31c24:	mla	r0, r4, sl, r0
   31c28:	mov	r4, lr
   31c2c:	str	r1, [sp, #12]
   31c30:	mvnne	r3, #0
   31c34:	mla	r0, r5, r2, r0
   31c38:	cmp	r1, #0
   31c3c:	str	r4, [sp]
   31c40:	umull	r7, r6, r3, r2
   31c44:	mvnne	r0, #0
   31c48:	mla	r6, r3, sl, r6
   31c4c:	subs	r3, lr, r3
   31c50:	mla	r5, r0, r2, r6
   31c54:	sbcs	r0, ip, r0
   31c58:	mov	r3, #0
   31c5c:	mov	r0, #0
   31c60:	movwcc	r0, #1
   31c64:	cmp	r0, #0
   31c68:	str	r0, [sp, #8]
   31c6c:	mvnne	r7, #0
   31c70:	mvnne	r5, #0
   31c74:	subs	r0, lr, r7
   31c78:	sbcs	r0, ip, r5
   31c7c:	movwcc	r3, #1
   31c80:	umull	r6, r0, r7, r2
   31c84:	cmp	r3, #0
   31c88:	mla	r7, r7, sl, r0
   31c8c:	mov	r0, ip
   31c90:	mvnne	r6, #0
   31c94:	mla	r7, r5, r2, r7
   31c98:	cmp	r3, #0
   31c9c:	mov	r5, #0
   31ca0:	umull	r1, lr, r6, r2
   31ca4:	mvnne	r7, #0
   31ca8:	mla	lr, r6, sl, lr
   31cac:	subs	r6, r4, r6
   31cb0:	mla	lr, r7, r2, lr
   31cb4:	sbcs	r7, ip, r7
   31cb8:	mov	ip, #0
   31cbc:	movwcc	ip, #1
   31cc0:	cmp	ip, #0
   31cc4:	mvnne	r1, #0
   31cc8:	mvnne	lr, #0
   31ccc:	subs	r7, r4, r1
   31cd0:	sbcs	r7, r0, lr
   31cd4:	movwcc	r5, #1
   31cd8:	umull	r0, r7, r1, r2
   31cdc:	cmp	r5, #0
   31ce0:	mla	r1, r1, sl, r7
   31ce4:	mvnne	r0, #0
   31ce8:	mla	r1, lr, r2, r1
   31cec:	cmp	r5, #0
   31cf0:	umull	r6, r4, r0, r2
   31cf4:	mvnne	r1, #0
   31cf8:	mla	r4, r0, sl, r4
   31cfc:	mla	r7, r1, r2, r4
   31d00:	ldr	r2, [sp]
   31d04:	subs	r0, r2, r0
   31d08:	ldr	r2, [sp, #16]
   31d0c:	ldr	r0, [sp, #4]
   31d10:	sbcs	r0, r0, r1
   31d14:	mov	r0, #0
   31d18:	movwcc	r0, #1
   31d1c:	cmp	r0, #0
   31d20:	mov	r1, r0
   31d24:	ldr	r0, [sp, #20]
   31d28:	mvnne	r7, #0
   31d2c:	mvnne	r6, #0
   31d30:	orr	r0, r0, r2
   31d34:	ldr	r2, [sp, #12]
   31d38:	orr	r0, r0, r2
   31d3c:	ldr	r2, [sp, #8]
   31d40:	orr	r0, r0, r2
   31d44:	orr	r0, r0, r3
   31d48:	orr	r0, r0, ip
   31d4c:	orr	r0, r0, r5
   31d50:	orr	r0, r0, r1
   31d54:	and	r3, r0, #1
   31d58:	b	31db4 <__assert_fail@plt+0x20990>
   31d5c:	mov	r1, #0
   31d60:	lsl	r2, r7, #9
   31d64:	lsl	r0, r6, #9
   31d68:	lsr	r3, r7, #23
   31d6c:	cmp	r1, r7, lsr #23
   31d70:	orr	r2, r2, r6, lsr #23
   31d74:	mvnne	r0, #0
   31d78:	movwne	r3, #1
   31d7c:	cmp	r1, r7, lsr #23
   31d80:	mvnne	r2, #0
   31d84:	mov	r6, r0
   31d88:	mov	r7, r2
   31d8c:	b	31db4 <__assert_fail@plt+0x20990>
   31d90:	lsl	r1, r7, #1
   31d94:	lsl	r0, r6, #1
   31d98:	cmp	r7, #0
   31d9c:	lsr	r3, r7, #31
   31da0:	orr	r1, r1, r6, lsr #31
   31da4:	mvnlt	r0, #0
   31da8:	mvnlt	r1, #0
   31dac:	mov	r6, r0
   31db0:	mov	r7, r1
   31db4:	ldr	r1, [sp, #32]
   31db8:	ldr	r2, [sp, #28]
   31dbc:	orr	r8, r3, r8
   31dc0:	add	r0, r1, r2
   31dc4:	str	r0, [r9]
   31dc8:	ldrb	r0, [r1, r2]
   31dcc:	cmp	r0, #0
   31dd0:	orrne	r8, r8, #2
   31dd4:	ldr	r0, [sp, #36]	; 0x24
   31dd8:	strd	r6, [r0]
   31ddc:	mov	r0, r8
   31de0:	sub	sp, fp, #28
   31de4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31de8:	movw	r0, #24845	; 0x610d
   31dec:	movw	r1, #24883	; 0x6133
   31df0:	movw	r3, #24899	; 0x6143
   31df4:	mov	r2, #85	; 0x55
   31df8:	movt	r0, #3
   31dfc:	movt	r1, #3
   31e00:	movt	r3, #3
   31e04:	bl	11424 <__assert_fail@plt>
   31e08:	clz	r2, r1
   31e0c:	clz	r3, r0
   31e10:	lsr	r2, r2, #5
   31e14:	lsr	r3, r3, #5
   31e18:	orrs	r2, r3, r2
   31e1c:	movwne	r1, #1
   31e20:	movwne	r0, #1
   31e24:	cmp	r1, #0
   31e28:	beq	31e58 <__assert_fail@plt+0x20a34>
   31e2c:	mvn	r2, #-2147483648	; 0x80000000
   31e30:	udiv	r2, r2, r1
   31e34:	cmp	r2, r0
   31e38:	bcs	31e58 <__assert_fail@plt+0x20a34>
   31e3c:	push	{fp, lr}
   31e40:	mov	fp, sp
   31e44:	bl	11304 <__errno_location@plt>
   31e48:	mov	r1, #12
   31e4c:	str	r1, [r0]
   31e50:	mov	r0, #0
   31e54:	pop	{fp, pc}
   31e58:	b	1113c <calloc@plt>
   31e5c:	cmp	r0, #0
   31e60:	movweq	r0, #1
   31e64:	cmn	r0, #1
   31e68:	ble	31e70 <__assert_fail@plt+0x20a4c>
   31e6c:	b	11280 <malloc@plt>
   31e70:	push	{fp, lr}
   31e74:	mov	fp, sp
   31e78:	bl	11304 <__errno_location@plt>
   31e7c:	mov	r1, #12
   31e80:	str	r1, [r0]
   31e84:	mov	r0, #0
   31e88:	pop	{fp, pc}
   31e8c:	push	{fp, lr}
   31e90:	mov	fp, sp
   31e94:	cmp	r0, #0
   31e98:	beq	31eb4 <__assert_fail@plt+0x20a90>
   31e9c:	cmp	r1, #0
   31ea0:	beq	31ec0 <__assert_fail@plt+0x20a9c>
   31ea4:	cmn	r1, #1
   31ea8:	ble	31ecc <__assert_fail@plt+0x20aa8>
   31eac:	pop	{fp, lr}
   31eb0:	b	111fc <realloc@plt>
   31eb4:	mov	r0, r1
   31eb8:	pop	{fp, lr}
   31ebc:	b	31e5c <__assert_fail@plt+0x20a38>
   31ec0:	bl	2d7b4 <__assert_fail@plt+0x1c390>
   31ec4:	mov	r0, #0
   31ec8:	pop	{fp, pc}
   31ecc:	bl	11304 <__errno_location@plt>
   31ed0:	mov	r1, #12
   31ed4:	str	r1, [r0]
   31ed8:	mov	r0, #0
   31edc:	pop	{fp, pc}
   31ee0:	push	{r4, r5, r6, sl, fp, lr}
   31ee4:	add	fp, sp, #16
   31ee8:	mov	r4, r0
   31eec:	bl	11250 <__fpending@plt>
   31ef0:	ldr	r6, [r4]
   31ef4:	mov	r5, r0
   31ef8:	mov	r0, r4
   31efc:	bl	2d5fc <__assert_fail@plt+0x1c1d8>
   31f00:	tst	r6, #32
   31f04:	bne	31f3c <__assert_fail@plt+0x20b18>
   31f08:	cmp	r0, #0
   31f0c:	mov	r4, r0
   31f10:	mvnne	r4, #0
   31f14:	cmp	r5, #0
   31f18:	bne	31f48 <__assert_fail@plt+0x20b24>
   31f1c:	cmp	r0, #0
   31f20:	beq	31f48 <__assert_fail@plt+0x20b24>
   31f24:	bl	11304 <__errno_location@plt>
   31f28:	ldr	r0, [r0]
   31f2c:	subs	r4, r0, #9
   31f30:	mvnne	r4, #0
   31f34:	mov	r0, r4
   31f38:	pop	{r4, r5, r6, sl, fp, pc}
   31f3c:	mvn	r4, #0
   31f40:	cmp	r0, #0
   31f44:	beq	31f50 <__assert_fail@plt+0x20b2c>
   31f48:	mov	r0, r4
   31f4c:	pop	{r4, r5, r6, sl, fp, pc}
   31f50:	bl	11304 <__errno_location@plt>
   31f54:	mov	r1, #0
   31f58:	str	r1, [r0]
   31f5c:	mov	r0, r4
   31f60:	pop	{r4, r5, r6, sl, fp, pc}
   31f64:	sub	sp, sp, #8
   31f68:	push	{r4, r5, r6, r7, fp, lr}
   31f6c:	add	fp, sp, #16
   31f70:	sub	sp, sp, #8
   31f74:	mov	r5, r0
   31f78:	add	r0, fp, #8
   31f7c:	cmp	r1, #11
   31f80:	str	r3, [fp, #12]
   31f84:	str	r2, [fp, #8]
   31f88:	str	r0, [sp, #4]
   31f8c:	bhi	31fc8 <__assert_fail@plt+0x20ba4>
   31f90:	mov	r0, #1
   31f94:	movw	r2, #1300	; 0x514
   31f98:	tst	r2, r0, lsl r1
   31f9c:	bne	32088 <__assert_fail@plt+0x20c64>
   31fa0:	movw	r2, #2570	; 0xa0a
   31fa4:	tst	r2, r0, lsl r1
   31fa8:	bne	31ff0 <__assert_fail@plt+0x20bcc>
   31fac:	cmp	r1, #0
   31fb0:	bne	31fc8 <__assert_fail@plt+0x20ba4>
   31fb4:	ldr	r0, [sp, #4]
   31fb8:	add	r1, r0, #4
   31fbc:	str	r1, [sp, #4]
   31fc0:	mov	r1, #0
   31fc4:	b	32094 <__assert_fail@plt+0x20c70>
   31fc8:	sub	r0, r1, #1024	; 0x400
   31fcc:	cmp	r0, #10
   31fd0:	bhi	32088 <__assert_fail@plt+0x20c64>
   31fd4:	mov	r2, #1
   31fd8:	movw	r3, #645	; 0x285
   31fdc:	tst	r3, r2, lsl r0
   31fe0:	bne	32088 <__assert_fail@plt+0x20c64>
   31fe4:	movw	r3, #1282	; 0x502
   31fe8:	tst	r3, r2, lsl r0
   31fec:	beq	31ffc <__assert_fail@plt+0x20bd8>
   31ff0:	mov	r0, r5
   31ff4:	bl	1137c <fcntl64@plt>
   31ff8:	b	320a0 <__assert_fail@plt+0x20c7c>
   31ffc:	cmp	r0, #6
   32000:	bne	32088 <__assert_fail@plt+0x20c64>
   32004:	ldr	r0, [sp, #4]
   32008:	movw	r7, #29432	; 0x72f8
   3200c:	movt	r7, #4
   32010:	add	r1, r0, #4
   32014:	str	r1, [sp, #4]
   32018:	ldr	r6, [r0]
   3201c:	ldr	r0, [r7]
   32020:	cmp	r0, #0
   32024:	blt	320c4 <__assert_fail@plt+0x20ca0>
   32028:	mov	r0, r5
   3202c:	movw	r1, #1030	; 0x406
   32030:	mov	r2, r6
   32034:	bl	1137c <fcntl64@plt>
   32038:	mov	r4, r0
   3203c:	cmn	r0, #1
   32040:	bgt	320b8 <__assert_fail@plt+0x20c94>
   32044:	bl	11304 <__errno_location@plt>
   32048:	ldr	r0, [r0]
   3204c:	cmp	r0, #22
   32050:	bne	320b8 <__assert_fail@plt+0x20c94>
   32054:	mov	r0, r5
   32058:	mov	r1, #0
   3205c:	mov	r2, r6
   32060:	bl	1137c <fcntl64@plt>
   32064:	mov	r4, r0
   32068:	cmp	r0, #0
   3206c:	blt	320a4 <__assert_fail@plt+0x20c80>
   32070:	mvn	r0, #0
   32074:	str	r0, [r7]
   32078:	mov	r0, #1
   3207c:	cmp	r0, #0
   32080:	bne	320f0 <__assert_fail@plt+0x20ccc>
   32084:	b	320a4 <__assert_fail@plt+0x20c80>
   32088:	ldr	r0, [sp, #4]
   3208c:	add	r2, r0, #4
   32090:	str	r2, [sp, #4]
   32094:	ldr	r2, [r0]
   32098:	mov	r0, r5
   3209c:	bl	1137c <fcntl64@plt>
   320a0:	mov	r4, r0
   320a4:	mov	r0, r4
   320a8:	sub	sp, fp, #16
   320ac:	pop	{r4, r5, r6, r7, fp, lr}
   320b0:	add	sp, sp, #8
   320b4:	bx	lr
   320b8:	mov	r0, #1
   320bc:	str	r0, [r7]
   320c0:	b	320a4 <__assert_fail@plt+0x20c80>
   320c4:	mov	r0, r5
   320c8:	mov	r1, #0
   320cc:	mov	r2, r6
   320d0:	bl	1137c <fcntl64@plt>
   320d4:	mov	r4, r0
   320d8:	ldr	r0, [r7]
   320dc:	add	r0, r0, #1
   320e0:	clz	r0, r0
   320e4:	lsr	r0, r0, #5
   320e8:	cmp	r0, #0
   320ec:	beq	320a4 <__assert_fail@plt+0x20c80>
   320f0:	cmp	r4, #0
   320f4:	blt	320a4 <__assert_fail@plt+0x20c80>
   320f8:	mov	r0, r4
   320fc:	mov	r1, #1
   32100:	bl	1137c <fcntl64@plt>
   32104:	cmp	r0, #0
   32108:	blt	32124 <__assert_fail@plt+0x20d00>
   3210c:	orr	r2, r0, #1
   32110:	mov	r0, r4
   32114:	mov	r1, #2
   32118:	bl	1137c <fcntl64@plt>
   3211c:	cmn	r0, #1
   32120:	bne	320a4 <__assert_fail@plt+0x20c80>
   32124:	bl	11304 <__errno_location@plt>
   32128:	ldr	r6, [r0]
   3212c:	mov	r5, r0
   32130:	mov	r0, r4
   32134:	bl	1140c <close@plt>
   32138:	str	r6, [r5]
   3213c:	mvn	r4, #0
   32140:	b	320a4 <__assert_fail@plt+0x20c80>
   32144:	push	{fp, lr}
   32148:	mov	fp, sp
   3214c:	mov	r0, #14
   32150:	bl	113ac <nl_langinfo@plt>
   32154:	movw	r1, #12311	; 0x3017
   32158:	cmp	r0, #0
   3215c:	movt	r1, #3
   32160:	movne	r1, r0
   32164:	movw	r0, #24978	; 0x6192
   32168:	ldrb	r2, [r1]
   3216c:	movt	r0, #3
   32170:	cmp	r2, #0
   32174:	movne	r0, r1
   32178:	pop	{fp, pc}
   3217c:	push	{r4, r5, r6, r7, fp, lr}
   32180:	add	fp, sp, #16
   32184:	sub	sp, sp, #8
   32188:	add	r5, sp, #4
   3218c:	cmp	r0, #0
   32190:	mov	r7, r2
   32194:	mov	r4, r1
   32198:	movne	r5, r0
   3219c:	mov	r0, r5
   321a0:	bl	1125c <mbrtowc@plt>
   321a4:	mov	r6, r0
   321a8:	cmp	r7, #0
   321ac:	beq	321d0 <__assert_fail@plt+0x20dac>
   321b0:	cmn	r6, #2
   321b4:	bcc	321d0 <__assert_fail@plt+0x20dac>
   321b8:	mov	r0, #0
   321bc:	bl	32218 <__assert_fail@plt+0x20df4>
   321c0:	cmp	r0, #0
   321c4:	ldrbeq	r0, [r4]
   321c8:	moveq	r6, #1
   321cc:	streq	r0, [r5]
   321d0:	mov	r0, r6
   321d4:	sub	sp, fp, #16
   321d8:	pop	{r4, r5, r6, r7, fp, pc}
   321dc:	cmp	r2, #0
   321e0:	beq	32210 <__assert_fail@plt+0x20dec>
   321e4:	mvn	r3, #0
   321e8:	udiv	r3, r3, r2
   321ec:	cmp	r3, r1
   321f0:	bcs	32210 <__assert_fail@plt+0x20dec>
   321f4:	push	{fp, lr}
   321f8:	mov	fp, sp
   321fc:	bl	11304 <__errno_location@plt>
   32200:	mov	r1, #12
   32204:	str	r1, [r0]
   32208:	mov	r0, #0
   3220c:	pop	{fp, pc}
   32210:	mul	r1, r2, r1
   32214:	b	31e8c <__assert_fail@plt+0x20a68>
   32218:	push	{r4, sl, fp, lr}
   3221c:	add	fp, sp, #8
   32220:	sub	sp, sp, #264	; 0x108
   32224:	add	r1, sp, #7
   32228:	movw	r2, #257	; 0x101
   3222c:	bl	3227c <__assert_fail@plt+0x20e58>
   32230:	mov	r4, #0
   32234:	cmp	r0, #0
   32238:	bne	32270 <__assert_fail@plt+0x20e4c>
   3223c:	movw	r1, #13711	; 0x358f
   32240:	add	r0, sp, #7
   32244:	movt	r1, #3
   32248:	bl	1116c <strcmp@plt>
   3224c:	cmp	r0, #0
   32250:	beq	32270 <__assert_fail@plt+0x20e4c>
   32254:	movw	r1, #24984	; 0x6198
   32258:	add	r0, sp, #7
   3225c:	movt	r1, #3
   32260:	bl	1116c <strcmp@plt>
   32264:	mov	r4, r0
   32268:	cmp	r0, #0
   3226c:	movwne	r4, #1
   32270:	mov	r0, r4
   32274:	sub	sp, fp, #8
   32278:	pop	{r4, sl, fp, pc}
   3227c:	push	{r4, r5, r6, r7, fp, lr}
   32280:	add	fp, sp, #16
   32284:	mov	r4, r1
   32288:	mov	r1, #0
   3228c:	mov	r6, r2
   32290:	bl	11394 <setlocale@plt>
   32294:	cmp	r0, #0
   32298:	beq	322c8 <__assert_fail@plt+0x20ea4>
   3229c:	mov	r7, r0
   322a0:	bl	112ec <strlen@plt>
   322a4:	cmp	r0, r6
   322a8:	bcs	322e8 <__assert_fail@plt+0x20ec4>
   322ac:	add	r2, r0, #1
   322b0:	mov	r0, r4
   322b4:	mov	r1, r7
   322b8:	bl	111c0 <memcpy@plt>
   322bc:	mov	r5, #0
   322c0:	mov	r0, r5
   322c4:	pop	{r4, r5, r6, r7, fp, pc}
   322c8:	cmp	r6, #0
   322cc:	mov	r5, #22
   322d0:	movne	r0, #0
   322d4:	strbne	r0, [r4]
   322d8:	movne	r0, r5
   322dc:	popne	{r4, r5, r6, r7, fp, pc}
   322e0:	mov	r0, r5
   322e4:	pop	{r4, r5, r6, r7, fp, pc}
   322e8:	mov	r5, #34	; 0x22
   322ec:	cmp	r6, #0
   322f0:	beq	32310 <__assert_fail@plt+0x20eec>
   322f4:	sub	r6, r6, #1
   322f8:	mov	r0, r4
   322fc:	mov	r1, r7
   32300:	mov	r2, r6
   32304:	bl	111c0 <memcpy@plt>
   32308:	mov	r0, #0
   3230c:	strb	r0, [r4, r6]
   32310:	mov	r0, r5
   32314:	pop	{r4, r5, r6, r7, fp, pc}
   32318:	mov	r1, #0
   3231c:	b	11394 <setlocale@plt>
   32320:	eor	r1, r1, #-2147483648	; 0x80000000
   32324:	b	3232c <__assert_fail@plt+0x20f08>
   32328:	eor	r3, r3, #-2147483648	; 0x80000000
   3232c:	push	{r4, r5, lr}
   32330:	lsl	r4, r1, #1
   32334:	lsl	r5, r3, #1
   32338:	teq	r4, r5
   3233c:	teqeq	r0, r2
   32340:	orrsne	ip, r4, r0
   32344:	orrsne	ip, r5, r2
   32348:	mvnsne	ip, r4, asr #21
   3234c:	mvnsne	ip, r5, asr #21
   32350:	beq	3253c <__assert_fail@plt+0x21118>
   32354:	lsr	r4, r4, #21
   32358:	rsbs	r5, r4, r5, lsr #21
   3235c:	rsblt	r5, r5, #0
   32360:	ble	32380 <__assert_fail@plt+0x20f5c>
   32364:	add	r4, r4, r5
   32368:	eor	r2, r0, r2
   3236c:	eor	r3, r1, r3
   32370:	eor	r0, r2, r0
   32374:	eor	r1, r3, r1
   32378:	eor	r2, r0, r2
   3237c:	eor	r3, r1, r3
   32380:	cmp	r5, #54	; 0x36
   32384:	pophi	{r4, r5, pc}
   32388:	tst	r1, #-2147483648	; 0x80000000
   3238c:	lsl	r1, r1, #12
   32390:	mov	ip, #1048576	; 0x100000
   32394:	orr	r1, ip, r1, lsr #12
   32398:	beq	323a4 <__assert_fail@plt+0x20f80>
   3239c:	rsbs	r0, r0, #0
   323a0:	rsc	r1, r1, #0
   323a4:	tst	r3, #-2147483648	; 0x80000000
   323a8:	lsl	r3, r3, #12
   323ac:	orr	r3, ip, r3, lsr #12
   323b0:	beq	323bc <__assert_fail@plt+0x20f98>
   323b4:	rsbs	r2, r2, #0
   323b8:	rsc	r3, r3, #0
   323bc:	teq	r4, r5
   323c0:	beq	32524 <__assert_fail@plt+0x21100>
   323c4:	sub	r4, r4, #1
   323c8:	rsbs	lr, r5, #32
   323cc:	blt	323e8 <__assert_fail@plt+0x20fc4>
   323d0:	lsl	ip, r2, lr
   323d4:	adds	r0, r0, r2, lsr r5
   323d8:	adc	r1, r1, #0
   323dc:	adds	r0, r0, r3, lsl lr
   323e0:	adcs	r1, r1, r3, asr r5
   323e4:	b	32404 <__assert_fail@plt+0x20fe0>
   323e8:	sub	r5, r5, #32
   323ec:	add	lr, lr, #32
   323f0:	cmp	r2, #1
   323f4:	lsl	ip, r3, lr
   323f8:	orrcs	ip, ip, #2
   323fc:	adds	r0, r0, r3, asr r5
   32400:	adcs	r1, r1, r3, asr #31
   32404:	and	r5, r1, #-2147483648	; 0x80000000
   32408:	bpl	32418 <__assert_fail@plt+0x20ff4>
   3240c:	rsbs	ip, ip, #0
   32410:	rscs	r0, r0, #0
   32414:	rsc	r1, r1, #0
   32418:	cmp	r1, #1048576	; 0x100000
   3241c:	bcc	3245c <__assert_fail@plt+0x21038>
   32420:	cmp	r1, #2097152	; 0x200000
   32424:	bcc	32444 <__assert_fail@plt+0x21020>
   32428:	lsrs	r1, r1, #1
   3242c:	rrxs	r0, r0
   32430:	rrx	ip, ip
   32434:	add	r4, r4, #1
   32438:	lsl	r2, r4, #21
   3243c:	cmn	r2, #4194304	; 0x400000
   32440:	bcs	3259c <__assert_fail@plt+0x21178>
   32444:	cmp	ip, #-2147483648	; 0x80000000
   32448:	lsrseq	ip, r0, #1
   3244c:	adcs	r0, r0, #0
   32450:	adc	r1, r1, r4, lsl #20
   32454:	orr	r1, r1, r5
   32458:	pop	{r4, r5, pc}
   3245c:	lsls	ip, ip, #1
   32460:	adcs	r0, r0, r0
   32464:	adc	r1, r1, r1
   32468:	tst	r1, #1048576	; 0x100000
   3246c:	sub	r4, r4, #1
   32470:	bne	32444 <__assert_fail@plt+0x21020>
   32474:	teq	r1, #0
   32478:	moveq	r1, r0
   3247c:	moveq	r0, #0
   32480:	clz	r3, r1
   32484:	addeq	r3, r3, #32
   32488:	sub	r3, r3, #11
   3248c:	subs	r2, r3, #32
   32490:	bge	324b4 <__assert_fail@plt+0x21090>
   32494:	adds	r2, r2, #12
   32498:	ble	324b0 <__assert_fail@plt+0x2108c>
   3249c:	add	ip, r2, #20
   324a0:	rsb	r2, r2, #12
   324a4:	lsl	r0, r1, ip
   324a8:	lsr	r1, r1, r2
   324ac:	b	324c4 <__assert_fail@plt+0x210a0>
   324b0:	add	r2, r2, #20
   324b4:	rsble	ip, r2, #32
   324b8:	lsl	r1, r1, r2
   324bc:	orrle	r1, r1, r0, lsr ip
   324c0:	lslle	r0, r0, r2
   324c4:	subs	r4, r4, r3
   324c8:	addge	r1, r1, r4, lsl #20
   324cc:	orrge	r1, r1, r5
   324d0:	popge	{r4, r5, pc}
   324d4:	mvn	r4, r4
   324d8:	subs	r4, r4, #31
   324dc:	bge	32518 <__assert_fail@plt+0x210f4>
   324e0:	adds	r4, r4, #12
   324e4:	bgt	32500 <__assert_fail@plt+0x210dc>
   324e8:	add	r4, r4, #20
   324ec:	rsb	r2, r4, #32
   324f0:	lsr	r0, r0, r4
   324f4:	orr	r0, r0, r1, lsl r2
   324f8:	orr	r1, r5, r1, lsr r4
   324fc:	pop	{r4, r5, pc}
   32500:	rsb	r4, r4, #12
   32504:	rsb	r2, r4, #32
   32508:	lsr	r0, r0, r2
   3250c:	orr	r0, r0, r1, lsl r4
   32510:	mov	r1, r5
   32514:	pop	{r4, r5, pc}
   32518:	lsr	r0, r1, r4
   3251c:	mov	r1, r5
   32520:	pop	{r4, r5, pc}
   32524:	teq	r4, #0
   32528:	eor	r3, r3, #1048576	; 0x100000
   3252c:	eoreq	r1, r1, #1048576	; 0x100000
   32530:	addeq	r4, r4, #1
   32534:	subne	r5, r5, #1
   32538:	b	323c4 <__assert_fail@plt+0x20fa0>
   3253c:	mvns	ip, r4, asr #21
   32540:	mvnsne	ip, r5, asr #21
   32544:	beq	325ac <__assert_fail@plt+0x21188>
   32548:	teq	r4, r5
   3254c:	teqeq	r0, r2
   32550:	beq	32564 <__assert_fail@plt+0x21140>
   32554:	orrs	ip, r4, r0
   32558:	moveq	r1, r3
   3255c:	moveq	r0, r2
   32560:	pop	{r4, r5, pc}
   32564:	teq	r1, r3
   32568:	movne	r1, #0
   3256c:	movne	r0, #0
   32570:	popne	{r4, r5, pc}
   32574:	lsrs	ip, r4, #21
   32578:	bne	3258c <__assert_fail@plt+0x21168>
   3257c:	lsls	r0, r0, #1
   32580:	adcs	r1, r1, r1
   32584:	orrcs	r1, r1, #-2147483648	; 0x80000000
   32588:	pop	{r4, r5, pc}
   3258c:	adds	r4, r4, #4194304	; 0x400000
   32590:	addcc	r1, r1, #1048576	; 0x100000
   32594:	popcc	{r4, r5, pc}
   32598:	and	r5, r1, #-2147483648	; 0x80000000
   3259c:	orr	r1, r5, #2130706432	; 0x7f000000
   325a0:	orr	r1, r1, #15728640	; 0xf00000
   325a4:	mov	r0, #0
   325a8:	pop	{r4, r5, pc}
   325ac:	mvns	ip, r4, asr #21
   325b0:	movne	r1, r3
   325b4:	movne	r0, r2
   325b8:	mvnseq	ip, r5, asr #21
   325bc:	movne	r3, r1
   325c0:	movne	r2, r0
   325c4:	orrs	r4, r0, r1, lsl #12
   325c8:	orrseq	r5, r2, r3, lsl #12
   325cc:	teqeq	r1, r3
   325d0:	orrne	r1, r1, #524288	; 0x80000
   325d4:	pop	{r4, r5, pc}
   325d8:	teq	r0, #0
   325dc:	moveq	r1, #0
   325e0:	bxeq	lr
   325e4:	push	{r4, r5, lr}
   325e8:	mov	r4, #1024	; 0x400
   325ec:	add	r4, r4, #50	; 0x32
   325f0:	mov	r5, #0
   325f4:	mov	r1, #0
   325f8:	b	32474 <__assert_fail@plt+0x21050>
   325fc:	teq	r0, #0
   32600:	moveq	r1, #0
   32604:	bxeq	lr
   32608:	push	{r4, r5, lr}
   3260c:	mov	r4, #1024	; 0x400
   32610:	add	r4, r4, #50	; 0x32
   32614:	ands	r5, r0, #-2147483648	; 0x80000000
   32618:	rsbmi	r0, r0, #0
   3261c:	mov	r1, #0
   32620:	b	32474 <__assert_fail@plt+0x21050>
   32624:	lsls	r2, r0, #1
   32628:	asr	r1, r2, #3
   3262c:	rrx	r1, r1
   32630:	lsl	r0, r2, #28
   32634:	andsne	r3, r2, #-16777216	; 0xff000000
   32638:	teqne	r3, #-16777216	; 0xff000000
   3263c:	eorne	r1, r1, #939524096	; 0x38000000
   32640:	bxne	lr
   32644:	bics	r2, r2, #-16777216	; 0xff000000
   32648:	bxeq	lr
   3264c:	teq	r3, #-16777216	; 0xff000000
   32650:	orreq	r1, r1, #524288	; 0x80000
   32654:	bxeq	lr
   32658:	push	{r4, r5, lr}
   3265c:	mov	r4, #896	; 0x380
   32660:	and	r5, r1, #-2147483648	; 0x80000000
   32664:	bic	r1, r1, #-2147483648	; 0x80000000
   32668:	b	32474 <__assert_fail@plt+0x21050>
   3266c:	orrs	r2, r0, r1
   32670:	bxeq	lr
   32674:	push	{r4, r5, lr}
   32678:	mov	r5, #0
   3267c:	b	3269c <__assert_fail@plt+0x21278>
   32680:	orrs	r2, r0, r1
   32684:	bxeq	lr
   32688:	push	{r4, r5, lr}
   3268c:	ands	r5, r1, #-2147483648	; 0x80000000
   32690:	bpl	3269c <__assert_fail@plt+0x21278>
   32694:	rsbs	r0, r0, #0
   32698:	rsc	r1, r1, #0
   3269c:	mov	r4, #1024	; 0x400
   326a0:	add	r4, r4, #50	; 0x32
   326a4:	lsrs	ip, r1, #22
   326a8:	beq	32418 <__assert_fail@plt+0x20ff4>
   326ac:	mov	r2, #3
   326b0:	lsrs	ip, ip, #3
   326b4:	addne	r2, r2, #3
   326b8:	lsrs	ip, ip, #3
   326bc:	addne	r2, r2, #3
   326c0:	add	r2, r2, ip, lsr #3
   326c4:	rsb	r3, r2, #32
   326c8:	lsl	ip, r0, r3
   326cc:	lsr	r0, r0, r2
   326d0:	orr	r0, r0, r1, lsl r3
   326d4:	lsr	r1, r1, r2
   326d8:	add	r4, r4, r2
   326dc:	b	32418 <__assert_fail@plt+0x20ff4>
   326e0:	cmp	r3, #0
   326e4:	cmpeq	r2, #0
   326e8:	bne	32700 <__assert_fail@plt+0x212dc>
   326ec:	cmp	r1, #0
   326f0:	cmpeq	r0, #0
   326f4:	mvnne	r1, #0
   326f8:	mvnne	r0, #0
   326fc:	b	3271c <__assert_fail@plt+0x212f8>
   32700:	sub	sp, sp, #8
   32704:	push	{sp, lr}
   32708:	bl	32770 <__assert_fail@plt+0x2134c>
   3270c:	ldr	lr, [sp, #4]
   32710:	add	sp, sp, #8
   32714:	pop	{r2, r3}
   32718:	bx	lr
   3271c:	push	{r1, lr}
   32720:	mov	r0, #8
   32724:	bl	11154 <raise@plt>
   32728:	pop	{r1, pc}
   3272c:	andeq	r0, r0, r0
   32730:	vmov	d6, r0, r1
   32734:	vldr	d7, [pc, #36]	; 32760 <__assert_fail@plt+0x2133c>
   32738:	vldr	d5, [pc, #40]	; 32768 <__assert_fail@plt+0x21344>
   3273c:	vmul.f64	d7, d6, d7
   32740:	vcvt.u32.f64	s14, d7
   32744:	vcvt.f64.u32	d4, s14
   32748:	vmov	r1, s14
   3274c:	vmls.f64	d6, d4, d5
   32750:	vcvt.u32.f64	s15, d6
   32754:	vmov	r0, s15
   32758:	bx	lr
   3275c:	nop			; (mov r0, r0)
   32760:	andeq	r0, r0, r0
   32764:	ldclcc	0, cr0, [r0]
   32768:	andeq	r0, r0, r0
   3276c:	mvnsmi	r0, r0
   32770:	cmp	r1, r3
   32774:	cmpeq	r0, r2
   32778:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3277c:	mov	r4, r0
   32780:	movcc	r0, #0
   32784:	mov	r5, r1
   32788:	ldr	lr, [sp, #36]	; 0x24
   3278c:	movcc	r1, r0
   32790:	bcc	3288c <__assert_fail@plt+0x21468>
   32794:	cmp	r3, #0
   32798:	clzeq	ip, r2
   3279c:	clzne	ip, r3
   327a0:	addeq	ip, ip, #32
   327a4:	cmp	r5, #0
   327a8:	clzeq	r1, r4
   327ac:	addeq	r1, r1, #32
   327b0:	clzne	r1, r5
   327b4:	sub	ip, ip, r1
   327b8:	sub	sl, ip, #32
   327bc:	lsl	r9, r3, ip
   327c0:	rsb	fp, ip, #32
   327c4:	orr	r9, r9, r2, lsl sl
   327c8:	orr	r9, r9, r2, lsr fp
   327cc:	lsl	r8, r2, ip
   327d0:	cmp	r5, r9
   327d4:	cmpeq	r4, r8
   327d8:	movcc	r0, #0
   327dc:	movcc	r1, r0
   327e0:	bcc	327fc <__assert_fail@plt+0x213d8>
   327e4:	mov	r0, #1
   327e8:	subs	r4, r4, r8
   327ec:	lsl	r1, r0, sl
   327f0:	orr	r1, r1, r0, lsr fp
   327f4:	lsl	r0, r0, ip
   327f8:	sbc	r5, r5, r9
   327fc:	cmp	ip, #0
   32800:	beq	3288c <__assert_fail@plt+0x21468>
   32804:	lsr	r6, r8, #1
   32808:	orr	r6, r6, r9, lsl #31
   3280c:	lsr	r7, r9, #1
   32810:	mov	r2, ip
   32814:	b	32838 <__assert_fail@plt+0x21414>
   32818:	subs	r3, r4, r6
   3281c:	sbc	r8, r5, r7
   32820:	adds	r3, r3, r3
   32824:	adc	r8, r8, r8
   32828:	adds	r4, r3, #1
   3282c:	adc	r5, r8, #0
   32830:	subs	r2, r2, #1
   32834:	beq	32854 <__assert_fail@plt+0x21430>
   32838:	cmp	r5, r7
   3283c:	cmpeq	r4, r6
   32840:	bcs	32818 <__assert_fail@plt+0x213f4>
   32844:	adds	r4, r4, r4
   32848:	adc	r5, r5, r5
   3284c:	subs	r2, r2, #1
   32850:	bne	32838 <__assert_fail@plt+0x21414>
   32854:	lsr	r3, r4, ip
   32858:	orr	r3, r3, r5, lsl fp
   3285c:	lsr	r2, r5, ip
   32860:	orr	r3, r3, r5, lsr sl
   32864:	adds	r0, r0, r4
   32868:	mov	r4, r3
   3286c:	lsl	r3, r2, ip
   32870:	orr	r3, r3, r4, lsl sl
   32874:	lsl	ip, r4, ip
   32878:	orr	r3, r3, r4, lsr fp
   3287c:	adc	r1, r1, r5
   32880:	subs	r0, r0, ip
   32884:	mov	r5, r2
   32888:	sbc	r1, r1, r3
   3288c:	cmp	lr, #0
   32890:	strdne	r4, [lr]
   32894:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32898:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3289c:	mov	r7, r0
   328a0:	ldr	r6, [pc, #72]	; 328f0 <__assert_fail@plt+0x214cc>
   328a4:	ldr	r5, [pc, #72]	; 328f4 <__assert_fail@plt+0x214d0>
   328a8:	add	r6, pc, r6
   328ac:	add	r5, pc, r5
   328b0:	sub	r6, r6, r5
   328b4:	mov	r8, r1
   328b8:	mov	r9, r2
   328bc:	bl	11110 <fdopen@plt-0x20>
   328c0:	asrs	r6, r6, #2
   328c4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   328c8:	mov	r4, #0
   328cc:	add	r4, r4, #1
   328d0:	ldr	r3, [r5], #4
   328d4:	mov	r2, r9
   328d8:	mov	r1, r8
   328dc:	mov	r0, r7
   328e0:	blx	r3
   328e4:	cmp	r6, r4
   328e8:	bne	328cc <__assert_fail@plt+0x214a8>
   328ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   328f0:	andeq	r4, r1, ip, asr r6
   328f4:	andeq	r4, r1, r4, asr r6
   328f8:	bx	lr
   328fc:	ldr	r3, [pc, #12]	; 32910 <__assert_fail@plt+0x214ec>
   32900:	mov	r1, #0
   32904:	add	r3, pc, r3
   32908:	ldr	r2, [r3]
   3290c:	b	1131c <__cxa_atexit@plt>
   32910:	andeq	r4, r1, r8, lsl #16

Disassembly of section .fini:

00032914 <.fini>:
   32914:	push	{r3, lr}
   32918:	pop	{r3, pc}
