<root><simulation><result_generated_time />2023-05-24 01:25:23<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 28, 'OX': 28, 'IY': 30, 'IX': 30, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 192}<im2col_enable />False<total_MAC_operation />1354752<total_data_size_element />{'W': 1728, 'I': 172800, 'O': 150528}<total_data_reuse />{'W': 784, 'I': 7.84, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />2</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 28, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 25165824, 34359738368], 'I': [512, 25165824, 34359738368], 'O': [512, 25165824, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [384, 384], [2048, 2048]], 'I': [[64, 64], [384, 384], [2048, 2048]], 'O': [[64, 64], [384, 384], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 20.258474999999997, 93.2871], 'I': [0.000693826, 20.258474999999997, 93.2871], 'O': [0.000693826, 20.258474999999997, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [896, 1, 1], 'O': [896, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 28)], [('OX', 32)]], [], [], []]<I />[[], [[('OY', 28)], [('OX', 32)]], [], []]<O />[[], [[('OY', 28)], [('OX', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 0, 'OX': 28, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('FX', 3), ('FY', 3)], [], []]<I />[[('FX', 3), ('FY', 3)], [], []]<O />[[('FX', 3), ('FY', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [784.0, 1, 1, 1], 'I': [1.0, 7.84, 1.0, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [72, 7200, 7200], 'O': [8, 6272, 6272], 'O_partial': [8, 0, 0], 'O_final': [0, 6272, 6272]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.14, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.0, 0.0], 'I': [0.14, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<effective_mem_size_bit />{'W': [24, 72, 72], 'I': [72, 7200, 7200], 'O': [8, 6272, 6272], 'O_partial': [8, 0, 0], 'O_final': [0, 6272, 6272]}<total_unit_count />{'W': [896, 1, 1, 1], 'I': [896, 896, 1, 1], 'O': [896, 896, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [896, 896, 1, 1], 'O': [896, 896, 1, 1]}<duplicate_unit_count />{'W': [896.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1728, 1728], [1728, 1728], [1728, 0]]<I />[[1354752, 172800], [195840, 172800], [172800, 0]]<O />[[(1204224, 1354752), (150528, 0)], [(0, 172032), (150528, 0)], [(0, 150528), (0, 0)]]<O_partial />[[(1204224, 1354752), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (150528, 0)], [(0, 172032), (150528, 0)], [(0, 150528), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[216, 216], [36, 36], [7, 0]]<I />[[169344, 21600], [4080, 3600], [675, 0]]<O />[[(150528, 169344), (18816, 0)], [(0, 3584), (3136, 0)], [(0, 588), (0, 0)]]<O_partial />[([150528, 169344], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [18816, 0]), ([0, 3584], [3136, 0]), ([0, 588], [0, 0])]</mem_access_count_word><mac_count><active />1354752<idle />193536</mac_count></basic_info><energy><total_energy />2974115.1<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[57.599999999999994, 576.0, 902.4000000000001]<O />[115.19999999999999, 499.20000000000005, 787.1999999999999]</mem_energy_breakdown><MAC_energy><active_MAC />2961487.9<idle_MAC />9676.8<total />2971164.6999999997</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0412<utilization_without_data_loading />0.4145<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.0471<mac_utilize_temporal_without_data_loading />0.4737</mac_array_utilization><latency><latency_cycle_with_data_loading />36672<latency_cycle_without_data_loading />3648<ideal_computing_cycle />1728<data_loading><load_cycle_total />33024<load_cycle_individual />{'W': [384, 192, 0], 'I': [32256, 4224, 0]}<load_cycle_combined />{'W': 576, 'I': 32448}</data_loading><mem_stalling><mem_stall_cycle_total />1920<mem_stall_cycle_individual />{'W': [[-1536], [-1728, -1728], [-1728, -1728]], 'I': [[-1536], [-1728, -1728], [-1728, -1728]], 'O': [[-1728], [-1728, 1920], [1920, -1152]]}<mem_stall_cycle_shared />{'W': [[-1536], [-1728, 0], [0, 0]], 'I': [[-1536], [-1728, 0], [0, 0]], 'O': [[-1728], [-1728, 1920], [1920, -1152]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [72, 7200, 7200], 'O': [8, 6272, 6272], 'O_partial': [8, 0, 0], 'O_final': [0, 6272, 6272]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [64512, 7200, 7200], 'O': [7168, 6272, 6272]}<loop_cycles_each_level />{'W': [9, 9, 9], 'I': [9, 9, 9], 'O': [9, 9, 9]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [9, 1, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 8.0], [7168.0, 906.7], [906.7, 906.7]], 'O': [[8.0, 0.9], [796.4, 796.4], [796.4, 796.4]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 72.0], [64512.0, 906.7], [906.7, 906.7]], 'O': [[8.0, 8.0], [7168.0, 796.4], [796.4, 796.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 8.0], [7168.0, 906.7], [906.7, 0]], 'O': [[8.0, 0.9], [796.4, 796.4], [796.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [7972.4, 1711.1], [914.7, 796.4]], 'I': [[8.0, 8.0], [7972.4, 1711.1], [914.7, 796.4]], 'O': [[8.0, 0.9], [7972.4, 1711.1], [914.7, 796.4]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 9], [9, 9, 1], [9, 9, 1]], 'I': [[1, 1, 9], [9, 9, 1], [9, 9, 1]], 'O': [[1, 1, 9], [9, 9, 1], [9, 9, 1]]}<trans_time_real />{'W': [[0, 1, 9], [[1, 9, 1], [0, 9, 1]], [[0, 9, 1], [0, 9, 1]]], 'I': [[0, 1, 9], [[1, 9, 1], [168, 9, 1]], [[21, 9, 1], [4, 9, 1]]], 'O': [[0, 1, 9], [[0, 9, 1], [19, 9, 1]], [[19, 9, 1], [4, 9, 1]]]}<single_stall_cycle />{'W': [[-1], [-8, -9], [-9, -9]], 'I': [[-1], [-8, 159], [12, -5]], 'O': [[-1], [-9, 10], [10, -6]]}<single_stall_count />{'W': [8, 0, 0], 'I': [8, 0, 0], 'O': [9, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [9, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [9, 9]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-9, -9], [0, -9]], 1: [[-9, -9], [0, 0]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />115.0<mem_area />114.8<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>