;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	SUB -205, <-120
	SLT 210, 68
	SUB -207, <-120
	SUB #72, @200
	JMN -0, #2
	SUB 121, 120
	ADD -93, <-920
	SUB 12, @10
	SUB 121, 120
	SUB @-1, <-40
	JMN 0, #2
	CMP 20, @12
	SUB @-1, <-40
	CMP -702, -10
	SLT -721, -51
	JMZ 210, 201
	SUB @-1, <-40
	SUB -721, -51
	SUB @121, 106
	ADD <-30, 9
	SLT 1, 3
	CMP -207, <-120
	SUB 20, @12
	SUB -207, <-120
	JMN 0, #2
	ADD #270, <0
	SLT <-30, 9
	SUB @-127, 100
	CMP @121, 103
	SUB @121, 106
	SUB @121, 103
	SLT 1, 3
	SUB 20, @12
	SUB @121, 106
	SLT <-30, 9
	SUB -207, <-120
	SUB @-1, <-40
	SUB @-127, 100
	SLT #270, <1
	SUB #0, -33
	MOV -7, <-20
	CMP @-127, 100
	CMP @121, 103
	CMP -207, <-120
