Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Oct  1 04:50:02 2023
| Host         : Soumya running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lc4_processor_control_sets_placed.rpt
| Design       : lc4_processor
| Device       : xc7a200t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             197 |           87 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             678 |          267 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                      |                            |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG | wb_a_pipeline_wsel/state_reg[0]_5[0] | registers/reg7/SR[0]       |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | wb_a_pipeline_wsel/state_reg[0]_6[0] | registers/reg7/SR[0]       |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | wb_a_pipeline_wsel/state_reg[0]_1[0] | registers/reg7/SR[0]       |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | wb_a_pipeline_wsel/state_reg[0]_2[0] | registers/reg7/SR[0]       |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | wb_a_pipeline_wsel/state_reg[0]_4[0] | registers/reg7/SR[0]       |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | wb_a_pipeline_wsel/state_reg[0]_3[0] | registers/reg7/SR[0]       |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | wb_a_pipeline_wsel/state_reg[0]_0[0] | registers/reg7/SR[0]       |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | wb_a_pipeline_wsel/E[0]              | registers/reg7/SR[0]       |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | gwe_IBUF                             | exc_a_piplne_insn/state0_0 |               32 |             74 |         2.31 |
|  clk_IBUF_BUFG | gwe_IBUF                             | exc_a_piplne_insn/state0   |               37 |             93 |         2.51 |
|  clk_IBUF_BUFG | exc_b_piplne_wsel/state00_out        | exc_a_piplne_insn/state0_0 |               38 |            120 |         3.16 |
|  clk_IBUF_BUFG | gwe_IBUF                             |                            |               87 |            197 |         2.26 |
|  clk_IBUF_BUFG | gwe_IBUF                             | mem_a_pipeline_insn/state0 |               87 |            263 |         3.02 |
+----------------+--------------------------------------+----------------------------+------------------+----------------+--------------+


