Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df920625789a47bbb3570ae7779b1d6a --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_dsp48_acc_v3_0_5 -L xbip_accum_v3_0_5 -L c_accum_v12_0_12 -L xil_defaultlib -L secureip -L xpm --snapshot accum_behav xil_defaultlib.accum -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_accum_v12_0_12.c_accum_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_accum_v3_0_5.xbip_accum_v3_0_5_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_5.xbip_accum_v3_0_5_pkg
Compiling package c_accum_v12_0_12.c_accum_v12_0_12_pkg
Compiling package xbip_dsp48_acc_v3_0_5.xbip_dsp48_acc_v3_0_5_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_accum_v3_0_5.fabric_piped_accum [\fabric_piped_accum(c_xdevicefam...]
Compiling architecture synth of entity xbip_accum_v3_0_5.xbip_accum_v3_0_5_viv [\xbip_accum_v3_0_5_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_12.c_accum_v12_0_12_viv [\c_accum_v12_0_12_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_12.c_accum_v12_0_12 [\c_accum_v12_0_12(c_xdevicefamil...]
Compiling architecture c_accum_0_arch of entity xil_defaultlib.c_accum_0 [c_accum_0_default]
Compiling architecture behavioral of entity xil_defaultlib.accum
Built simulation snapshot accum_behav
