v 20110115 2
C 46600 45500 1 0 0 nmosEnhancementA.sym
{
T 47200 46000 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
C 46200 46500 1 90 0 resistor-1.sym
{
T 45800 46800 5 10 0 0 90 0 1
device=RESISTOR
}
C 46200 44900 1 90 0 resistor-1.sym
{
T 45800 45200 5 10 0 0 90 0 1
device=RESISTOR
}
C 47200 46500 1 90 0 resistor-1.sym
{
T 46800 46800 5 10 0 0 90 0 1
device=RESISTOR
}
C 46500 44500 1 0 0 gnd-1.sym
C 46400 47400 1 0 0 voltageSource.sym
N 47100 47400 46100 47400 4
N 46100 46500 46100 45800 4
N 46600 45900 46100 45900 4
N 47100 46300 47100 46500 4
N 47100 45500 47100 44800 4
N 47100 44800 46100 44800 4
N 46100 44800 46100 44900 4
C 41800 46500 1 90 0 resistor-1.sym
{
T 41400 46800 5 10 0 0 90 0 1
device=RESISTOR
}
C 41800 44900 1 90 0 resistor-1.sym
{
T 41400 45200 5 10 0 0 90 0 1
device=RESISTOR
}
C 42800 44800 1 90 0 resistor-1.sym
{
T 42400 45100 5 10 0 0 90 0 1
device=RESISTOR
}
C 42100 44500 1 0 0 gnd-1.sym
C 42000 47400 1 0 0 voltageSource.sym
N 42700 47400 41700 47400 4
N 41700 46500 41700 45800 4
N 42200 46100 41700 46100 4
N 42700 46500 42700 47400 4
N 42700 44800 41700 44800 4
N 41700 44800 41700 44900 4
C 42200 45700 1 0 0 pmosEnhancementA.sym
{
T 42800 46200 5 10 0 0 0 0 1
device=PMOS_TRANSISTOR
}
B 40800 43900 7300 4400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
