library ieee;
use ieee.std_logic_1164.all;

entity Lab1_1 is
port(
    SW0:in std_logic_vector(3 downto 0);
    HEX0:out std_logic_vector(6 downto 0)
);
end Lab1_1;

architecture behavioral of Lab1_1 is

begin
    process(SW0)
    begin
        if    SW0 = "0000" then HEX0<="1000000";
        elsif SW0 = "0001" then HEX0<="1111001"; 
        elsif SW0 = "0010" then HEX0<="0100100";
        elsif SW0 = "0011" then HEX0<="0110000";
        elsif SW0 = "0100" then HEX0<="0011001";
        elsif SW0 = "0101" then HEX0<="0010010";
        elsif SW0 = "0110" then HEX0<="0000010";
        elsif SW0 = "0111" then HEX0<="1111000";
        elsif SW0 = "1000" then HEX0<="0000000";
        elsif SW0 = "1001" then HEX0<="0011000";
        elsif SW0 = "1010" then HEX0<="0001000";
        elsif SW0 = "1011" then HEX0<="0000011";
        elsif SW0 = "1100" then HEX0<="1000110";
        elsif SW0 = "1101" then HEX0<="0100001";
        elsif SW0 = "1110" then HEX0<="0000110";
        elsif SW0 = "1111" then HEX0<="0001110";
        end if;
    end process;
end behavioral;