- title: 2023
  images:
    - link: /img/chips/2023-IIR-DRNN.png
      description: |-
        ### IIR-DRNN
        TSMC 65nm CMOS <br>
        **Role**: Designer (Full-Custom SRAM)

        <a href="https://doi.org/10.48550/arXiv.2405.03905" target="_blank">arXiv 2024</a>

        Tape-out: Mar. 2023 <br>
        Fab-out: Aug. 2023
      ratio: is-16by9

- title: 2020
  images:
    - link: /img/chips/2020-CochClass.png
      description: |-
        ### CochClass
        TSMC 65nm CMOS <br>
        **Role**: Top Architect

        <a href="https://doi.org/10.1109/ISSCC42614.2022.9731708" target="_blank">ISSCC 2022</a>
        <span style="margin-right: 1em;"></span>
        <a href="https://doi.org/10.1109/JSSC.2022.3195610" target="_blank">JSSC 2022</a>

        Tape-out: Dec. 2020 <br>
        Fab-out: May. 2021
      ratio: is-16by9

- title: 2019
  images:
    - link: /img/chips/2019-BioZ2.png
      description: |-
        ### BioZ2
        Samsung 65nm CMOS <br>
        **Role**: Top Architect

        <a href="https://doi.org/10.1109/VLSICircuits18222.2020.9162983" target="_blank">VLSI 2020</a>
        <span style="margin-right: 1em;"></span>
        <a href="https://doi.org/10.1109/JSSC.2021.3100716" target="_blank">JSSC 2022</a>

        <a href="./../assets/KwantaeKim_PhD_Thesis.pdf#page=63" target="_blank">ðŸ“š MATLAB/Verilog in PhD Thesis</a>

        Tape-out: May. 2019 <br>
        Fab-out: Dec. 2019
      ratio: is-16by9

- title: 2018
  images:
    - link: /img/chips/2018-GLY.png
      description: |-
        ### GLY
        Samsung 65nm CMOS <br>
        **Role**: Top Architect

        <a href="https://doi.org/10.1109/ISSCC.2019.8662466" target="_blank">ISSCC 2019</a>
        <span style="margin-right: 1em;"></span>
        <a href="https://doi.org/10.1109/JSSC.2020.2991511" target="_blank">JSSC 2020</a>

        Tape-out: Jan. 2018 <br>
        Fab-out: Aug. 2018
      ratio: is-16by9

- title: 2017
  images:
    - link: /img/chips/2017-IOT.png
      description: |-
        ### IOT
        TSMC 180nm HV CMOS <br>
        **Role**: Designer (Boost Converter)

        <a href="https://doi.org/10.1109/ISSCC.2019.8662504" target="_blank">ISSCC 2019</a>

        Tape-out: Dec. 2017 <br>
        Fab-out: Mar. 2018
      ratio: is-16by9

- title: 2016
  images:
    - link: /img/chips/2016-TOF_TEST.png
      description: |-
        ### TOF TEST
        SMIC 180nm CMOS <br>
        **Role**: Top Architect

        <a href="https://doi.org/10.1109/ESSCIRC.2017.8094566" target="_blank">ESSCIRC 2017</a>

        Tape-out: Jun. 2016 <br>
        Fab-out: Aug. 2016
      ratio: is-16by9
    - link: /img/chips/2016-WIT.png
      description: |-
        ### WIT
        Samsung 65nm CMOS <br>
        **Role**: Layout Engineer (SAR ADC)

        <a href="https://doi.org/10.1109/ISSCC.2017.7870407" target="_blank">ISSCC 2016</a>
        <span style="margin-right: 1em;"></span>
        <a href="https://doi.org/10.1109/JSSC.2017.2753234" target="_blank">JSSC 2017</a>


        Tape-out: Feb. 2016 <br>
        Fab-out: Aug. 2016
      ratio: is-16by9
    - link: /img/chips/2016-ANES.png
      description: |-
        ### ANES
        Samsung 65nm CMOS <br>
        **Role**: Layout Engineer (SAR ADC)

        <a href="https://doi.org/10.1109/ISSCC.2017.7870455" target="_blank">ISSCC 2016</a>

        Tape-out: Feb. 2016 <br>
        Fab-out: Aug. 2016
      ratio: is-16by9
