# Pseudo-Random-Bit-Sequence-Generator
A Project to Implement an 8-bit PRBS using Verilog HDL
