![[Pasted image 20250302165818.png]]
>**R-S flip flop** (`page 173`)

![[Pasted image 20250302165841.png]]
>Looks familiar?

- The **register** type modifier is a sham nowadays and is not useful
![[Pasted image 20250302165928.png]]
>CPU busses {data, address, control} and CPU registers
![[Pasted image 20250303151804.png]]
![[Pasted image 20250303152002.png]]>More expansion on the data/control/address bus of the CPU, alongside the DRAM microcontroller interacting with the DRAM itself (`page 180`)
>Also includes **Static RAM (SRAM), L1 Cache, L2 Cache**

![[Pasted image 20250303152304.png]]
>The CPU's **Translation Lookaside Buffer (TLB)** - another form of cache memory, storing the recent translation of **virtual memory** to **physical memory**.

- [ ] #TODO Look better into the **RAII idiom** (Resource acquisition is initialization)