

================================================================
== Vivado HLS Report for 'hls_xfft2real_Loop_realfft_be_buffer_proc'
================================================================
* Date:           Thu Jul  7 15:03:33 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        be_vhls_prj
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.71|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+-------------+
    |  Latency  |  Interval |   Pipeline  |
    | min | max | min | max |     Type    |
    +-----+-----+-----+-----+-------------+
    |  511|  512|  512|  512| loop rewind |
    +-----+-----+-----+-----+-------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- realfft_be_buffer  |  511|  511|         1|          1|          1|   512|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_3 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i1* %din_V_last_V, i32* %din_V_data, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_4 [1/1] 1.57ns
newFuncRoot:1  br label %2


 <State 2>: 2.71ns
ST_2: val_assign [1/1] 0.00ns
:0  %val_assign = phi i9 [ 0, %newFuncRoot ], [ %i, %0 ], [ 0, %.preheader.i.exitStub ]

ST_2: empty_32 [1/1] 0.00ns
:1  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_2: stg_7 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str3) nounwind

ST_2: tmp_1 [1/1] 0.00ns
:3  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str3)

ST_2: stg_9 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: empty_33 [1/1] 0.00ns
:5  %empty_33 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %din_V_data, i1* %din_V_last_V)

ST_2: tmp_data [1/1] 0.00ns
:6  %tmp_data = extractvalue { i32, i1 } %empty_33, 0

ST_2: newIndex [1/1] 0.00ns
:7  %newIndex = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %val_assign, i32 8, i32 1)

ST_2: newIndex1 [1/1] 0.00ns
:8  %newIndex1 = zext i8 %newIndex to i64

ST_2: tmp [1/1] 0.00ns
:9  %tmp = trunc i32 %tmp_data to i16

ST_2: descramble_buf_0_M_real_V_ad [1/1] 0.00ns
:10  %descramble_buf_0_M_real_V_ad = getelementptr [256 x i16]* %descramble_buf_0_M_real_V, i64 0, i64 %newIndex1

ST_2: descramble_buf_1_M_real_V_ad [1/1] 0.00ns
:11  %descramble_buf_1_M_real_V_ad = getelementptr [256 x i16]* %descramble_buf_1_M_real_V, i64 0, i64 %newIndex1

ST_2: tmp_28 [1/1] 0.00ns
:12  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %val_assign, i32 0)

ST_2: i [1/1] 1.84ns
:13  %i = add i9 1, %val_assign

ST_2: stg_19 [1/1] 0.00ns
:14  br i1 %tmp_28, label %branch1, label %branch0

ST_2: stg_20 [1/1] 2.71ns
branch0:0  store i16 %tmp, i16* %descramble_buf_0_M_real_V_ad, align 4

ST_2: stg_21 [1/1] 0.00ns
branch0:1  br label %1

ST_2: stg_22 [1/1] 2.71ns
branch1:0  store i16 %tmp, i16* %descramble_buf_1_M_real_V_ad, align 4

ST_2: stg_23 [1/1] 0.00ns
branch1:1  br label %1

ST_2: tmp_data_M_imag_V_load_new [1/1] 0.00ns
:0  %tmp_data_M_imag_V_load_new = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_data, i32 16, i32 31)

ST_2: descramble_buf_0_M_imag_V_ad [1/1] 0.00ns
:1  %descramble_buf_0_M_imag_V_ad = getelementptr [256 x i16]* %descramble_buf_0_M_imag_V, i64 0, i64 %newIndex1

ST_2: descramble_buf_1_M_imag_V_ad [1/1] 0.00ns
:2  %descramble_buf_1_M_imag_V_ad = getelementptr [256 x i16]* %descramble_buf_1_M_imag_V, i64 0, i64 %newIndex1

ST_2: stg_27 [1/1] 0.00ns
:3  br i1 %tmp_28, label %branch7, label %branch6

ST_2: stg_28 [1/1] 2.71ns
branch6:0  store i16 %tmp_data_M_imag_V_load_new, i16* %descramble_buf_0_M_imag_V_ad, align 2

ST_2: stg_29 [1/1] 0.00ns
branch6:1  br label %0

ST_2: stg_30 [1/1] 2.71ns
branch7:0  store i16 %tmp_data_M_imag_V_load_new, i16* %descramble_buf_1_M_imag_V_ad, align 2

ST_2: stg_31 [1/1] 0.00ns
branch7:1  br label %0

ST_2: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str3, i32 %tmp_1)

ST_2: exitcond2240_i [1/1] 2.03ns
:1  %exitcond2240_i = icmp eq i9 %val_assign, -1

ST_2: stg_34 [1/1] 0.00ns
:2  br i1 %exitcond2240_i, label %.preheader.i.exitStub, label %2

ST_2: stg_35 [1/1] 0.00ns
.preheader.i.exitStub:0  call void (...)* @_ssdm_op_Return()

ST_2: stg_36 [1/1] 0.00ns
.preheader.i.exitStub:1  br label %2



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
