read -sv run_verilog_mid/adder_32b_11_80_51a75027cc086ffba1798b65564659cc.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_80_51a75027cc086ffba1798b65564659cc_yosys.v
