// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// external module async_transmitter

// external module async_receiver

module UltraBus(	// src/main/scala/ultra/bus/UltraBus.scala:10:7
  input          clock,	// src/main/scala/ultra/bus/UltraBus.scala:10:7
                 reset,	// src/main/scala/ultra/bus/UltraBus.scala:10:7
  input  [31:0]  io_iChannel_in_pc,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  input          io_iChannel_in_rreq,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output [127:0] io_iChannel_out_rdata,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output         io_iChannel_out_rrdy,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
                 io_iChannel_out_rvalid,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  input          io_dChannel_in_rreq,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
                 io_dChannel_in_wreq,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  input  [3:0]   io_dChannel_in_byteSelN,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  input  [31:0]  io_dChannel_in_addr,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
                 io_dChannel_in_wdata,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output [31:0]  io_dChannel_out_rdata,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output         io_dChannel_out_rrdy,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
                 io_dChannel_out_rvalid,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
                 io_dChannel_out_wrdy,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  input  [31:0]  io_baseRam_in_rData,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output [31:0]  io_baseRam_out_wData,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output [19:0]  io_baseRam_out_addr,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output [3:0]   io_baseRam_out_byteSelN,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output         io_baseRam_out_ce,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
                 io_baseRam_out_oe,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
                 io_baseRam_out_we,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  input  [31:0]  io_extRam_in_rData,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output [31:0]  io_extRam_out_wData,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output [19:0]  io_extRam_out_addr,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output [3:0]   io_extRam_out_byteSelN,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output         io_extRam_out_ce,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
                 io_extRam_out_oe,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
                 io_extRam_out_we,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
                 io_uart_txd,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  input          io_uart_rxd	// src/main/scala/ultra/bus/UltraBus.scala:11:14
);

  wire         _UartReceiver_RxD_data_ready;	// src/main/scala/ultra/bus/UltraBus.scala:15:28
  wire [7:0]   _UartReceiver_RxD_data;	// src/main/scala/ultra/bus/UltraBus.scala:15:28
  wire         _UartTransmitter_TxD_busy;	// src/main/scala/ultra/bus/UltraBus.scala:14:31
  reg  [7:0]   UT_data;	// src/main/scala/ultra/bus/UltraBus.scala:18:24
  reg          UT_start;	// src/main/scala/ultra/bus/UltraBus.scala:19:25
  reg          UR_clear;	// src/main/scala/ultra/bus/UltraBus.scala:20:25
  reg  [31:0]  iReqReg_pc;	// src/main/scala/ultra/bus/UltraBus.scala:35:24
  reg  [1:0]   istat;	// src/main/scala/ultra/bus/UltraBus.scala:37:22
  reg  [2:0]   iWordCnt_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0]   iCycleCnt_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [127:0] idata;	// src/main/scala/ultra/bus/UltraBus.scala:40:22
  reg          dReqReg_rreq;	// src/main/scala/ultra/bus/UltraBus.scala:61:24
  reg          dReqReg_wreq;	// src/main/scala/ultra/bus/UltraBus.scala:61:24
  reg  [3:0]   dReqReg_byteSelN;	// src/main/scala/ultra/bus/UltraBus.scala:61:24
  reg  [31:0]  dReqReg_addr;	// src/main/scala/ultra/bus/UltraBus.scala:61:24
  reg  [31:0]  dReqReg_wdata;	// src/main/scala/ultra/bus/UltraBus.scala:61:24
  reg  [3:0]   dstat;	// src/main/scala/ultra/bus/UltraBus.scala:64:22
  reg  [1:0]   dCycleCnt_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [31:0]  baseramReqReg_wData;	// src/main/scala/ultra/bus/UltraBus.scala:152:30
  reg  [19:0]  baseramReqReg_addr;	// src/main/scala/ultra/bus/UltraBus.scala:152:30
  reg  [3:0]   baseramReqReg_byteSelN;	// src/main/scala/ultra/bus/UltraBus.scala:152:30
  reg          baseramReqReg_ce;	// src/main/scala/ultra/bus/UltraBus.scala:152:30
  reg          baseramReqReg_oe;	// src/main/scala/ultra/bus/UltraBus.scala:152:30
  reg          baseramReqReg_we;	// src/main/scala/ultra/bus/UltraBus.scala:152:30
  reg  [31:0]  extramReqReg_wData;	// src/main/scala/ultra/bus/UltraBus.scala:160:29
  reg  [19:0]  extramReqReg_addr;	// src/main/scala/ultra/bus/UltraBus.scala:160:29
  reg  [3:0]   extramReqReg_byteSelN;	// src/main/scala/ultra/bus/UltraBus.scala:160:29
  reg          extramReqReg_ce;	// src/main/scala/ultra/bus/UltraBus.scala:160:29
  reg          extramReqReg_oe;	// src/main/scala/ultra/bus/UltraBus.scala:160:29
  reg          extramReqReg_we;	// src/main/scala/ultra/bus/UltraBus.scala:160:29
  wire         _GEN = istat == 2'h2;	// src/main/scala/ultra/bus/UltraBus.scala:37:22, :71:13, :169:17
  wire         wrap_1 = iWordCnt_value == 3'h4;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:164:13, :183:27
  wire         _GEN_0 = dstat == 4'h1;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22, :208:16
  wire         _GEN_1 = dstat == 4'h5;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22, :208:16
  wire         _GEN_2 = dstat == 4'h3;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22, :208:16
  wire         _GEN_3 = dstat == 4'h2;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22, :208:16
  wire         _GEN_4 = dstat == 4'h9;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22, :208:16
  wire         _GEN_5 = dstat == 4'h4;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22, :208:16
  wire         _GEN_6 = dstat == 4'h6;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22, :208:16
  wire         _GEN_7 = dstat == 4'h7;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22, :208:16
  wire         _GEN_8 = _GEN_3 | _GEN_4;	// src/main/scala/ultra/bus/UltraBus.scala:59:19, :208:16
  wire         _GEN_9 = ~(|dstat) | _GEN_0 | _GEN_1;	// src/main/scala/ultra/bus/UltraBus.scala:59:19, :64:22, :104:28, :147:33, :208:16
  always @(posedge clock) begin	// src/main/scala/ultra/bus/UltraBus.scala:10:7
    if (reset) begin	// src/main/scala/ultra/bus/UltraBus.scala:10:7
      UT_data <= 8'h0;	// src/main/scala/ultra/bus/UltraBus.scala:18:24
      UT_start <= 1'h0;	// src/main/scala/ultra/bus/UltraBus.scala:19:25
      UR_clear <= 1'h0;	// src/main/scala/ultra/bus/UltraBus.scala:19:25, :20:25
      iReqReg_pc <= 32'h80000000;	// src/main/scala/ultra/bus/UltraBus.scala:35:24, src/main/scala/ultra/bus/UltraBusUtils.scala:19:13
      istat <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:37:22
      iWordCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      iCycleCnt_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      idata <= 128'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:22
      dReqReg_rreq <= 1'h0;	// src/main/scala/ultra/bus/UltraBus.scala:19:25, :61:24
      dReqReg_wreq <= 1'h0;	// src/main/scala/ultra/bus/UltraBus.scala:19:25, :61:24
      dReqReg_byteSelN <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :61:24
      dReqReg_addr <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:61:24, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
      dReqReg_wdata <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:61:24, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
      dstat <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22
      dCycleCnt_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
      baseramReqReg_addr <= 20'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/sram/SramUtils.scala:13:15
      baseramReqReg_byteSelN <= 4'hF;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/sram/SramUtils.scala:12:19
      baseramReqReg_ce <= 1'h1;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:55:15
      baseramReqReg_oe <= 1'h1;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:55:15
      baseramReqReg_we <= 1'h1;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:55:15
      extramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:160:29, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
      extramReqReg_addr <= 20'h0;	// src/main/scala/ultra/bus/UltraBus.scala:160:29, src/main/scala/ultra/bus/sram/SramUtils.scala:13:15
      extramReqReg_byteSelN <= 4'hF;	// src/main/scala/ultra/bus/UltraBus.scala:160:29, src/main/scala/ultra/bus/sram/SramUtils.scala:12:19
      extramReqReg_ce <= 1'h1;	// src/main/scala/ultra/bus/UltraBus.scala:160:29, src/main/scala/ultra/bus/UltraBusUtils.scala:55:15
      extramReqReg_oe <= 1'h1;	// src/main/scala/ultra/bus/UltraBus.scala:160:29, src/main/scala/ultra/bus/UltraBusUtils.scala:55:15
      extramReqReg_we <= 1'h1;	// src/main/scala/ultra/bus/UltraBus.scala:160:29, src/main/scala/ultra/bus/UltraBusUtils.scala:55:15
    end
    else begin	// src/main/scala/ultra/bus/UltraBus.scala:10:7
      automatic logic        dHasReq;	// src/main/scala/ultra/bus/UltraBus.scala:60:49
      automatic logic        isData2BaseRam;	// src/main/scala/ultra/bus/UltraBus.scala:66:62
      automatic logic        isBaseramBusy;	// src/main/scala/ultra/bus/UltraBus.scala:156:26
      automatic logic        extramBusy;	// src/main/scala/ultra/bus/UltraBus.scala:163:25
      automatic logic        _GEN_10;	// src/main/scala/ultra/bus/UltraBus.scala:174:29
      automatic logic [19:0] baseramReqReg_sig_addr;	// src/main/scala/ultra/bus/UltraBus.scala:50:25
      automatic logic        _GEN_11;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
      automatic logic        _GEN_12;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
      automatic logic        _GEN_13;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
      automatic logic        _GEN_14;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :183:41, :187:23
      automatic logic        _GEN_15;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :183:41, :187:23
      automatic logic [19:0] _baseramReqReg_addr_T;	// src/main/scala/ultra/bus/UltraBus.scala:191:52
      automatic logic        _GEN_16;	// src/main/scala/ultra/bus/UltraBus.scala:169:17
      automatic logic [19:0] baseramReqReg_sig_1_addr;	// src/main/scala/ultra/bus/UltraBus.scala:50:25
      automatic logic        _GEN_17;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
      automatic logic        _GEN_18;	// src/main/scala/ultra/bus/UltraBus.scala:169:17, :172:26
      automatic logic        _GEN_19;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
      automatic logic        _GEN_20;	// src/main/scala/ultra/bus/UltraBus.scala:169:17, :172:26
      automatic logic        _GEN_21;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
      automatic logic        _GEN_22;	// src/main/scala/ultra/bus/UltraBus.scala:169:17, :172:26
      dHasReq = io_dChannel_in_rreq | io_dChannel_in_wreq;	// src/main/scala/ultra/bus/UltraBus.scala:60:49
      isData2BaseRam = dHasReq & io_dChannel_in_addr[31:22] == 10'h200 | dstat == 4'h1;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :60:49, :64:22, :66:{14,36,44,62}, :67:13
      isBaseramBusy = istat == 2'h2 | dstat == 4'h3 | dstat == 4'h5;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :37:22, :64:22, :71:13, :155:11, :156:{13,26}, :157:13
      extramBusy = dstat == 4'h9 | dstat == 4'h4;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22, :163:{11,25}, :164:13
      _GEN_10 = isData2BaseRam | isBaseramBusy;	// src/main/scala/ultra/bus/UltraBus.scala:66:62, :156:26, :174:29
      baseramReqReg_sig_addr = {io_iChannel_in_pc[21:4], 2'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:50:{7,25}
      _GEN_11 = ~io_iChannel_in_rreq | _GEN_10;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:{29,47}
      _GEN_12 = _GEN_11 & baseramReqReg_oe;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
      _GEN_13 = io_iChannel_in_rreq & ~_GEN_10 | baseramReqReg_we;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:{29,47}, :178:25
      _GEN_14 = wrap_1 | baseramReqReg_oe;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :183:{27,41}, :187:23
      _GEN_15 = wrap_1 | baseramReqReg_we;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :183:{27,41}, :187:23
      _baseramReqReg_addr_T = baseramReqReg_addr + 20'h1;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :191:52
      _GEN_16 = istat == 2'h1;	// src/main/scala/ultra/bus/UltraBus.scala:37:22, :169:17, :175:17
      baseramReqReg_sig_1_addr = {iReqReg_pc[21:4], 2'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:35:24, :50:{7,25}
      _GEN_17 = ~_GEN_16 | _GEN_10;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :174:29, :197:45
      _GEN_18 =
        (|istat)
          ? (_GEN ? wrap_1 | baseramReqReg_ce : _GEN_17 & baseramReqReg_ce)
          : _GEN_11 & baseramReqReg_ce;	// src/main/scala/ultra/bus/UltraBus.scala:37:22, :42:33, :152:30, :169:17, :172:26, :174:47, :183:{27,41}, :187:23, :197:45
      _GEN_19 = _GEN_17 & baseramReqReg_oe;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
      _GEN_20 = (|istat) ? (_GEN ? _GEN_14 : _GEN_19) : _GEN_12;	// src/main/scala/ultra/bus/UltraBus.scala:37:22, :42:33, :152:30, :169:17, :172:26, :174:47, :183:41, :187:23, :197:45
      _GEN_21 = _GEN_16 & ~_GEN_10 | baseramReqReg_we;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :174:{29,47}, :178:25, :197:45
      _GEN_22 = (|istat) ? (_GEN ? _GEN_15 : _GEN_21) : _GEN_13;	// src/main/scala/ultra/bus/UltraBus.scala:37:22, :42:33, :152:30, :169:17, :172:26, :174:47, :183:41, :187:23, :197:45
      if (|dstat) begin	// src/main/scala/ultra/bus/UltraBus.scala:64:22, :147:33
        automatic logic _GEN_23;	// src/main/scala/ultra/bus/UltraBus.scala:111:19, :115:19, :117:21
        automatic logic _GEN_24;	// src/main/scala/ultra/bus/UltraBus.scala:111:19, :113:21, :115:19, :117:21, :169:17
        _GEN_23 = dReqReg_wreq | dReqReg_rreq;	// src/main/scala/ultra/bus/UltraBus.scala:61:24, :111:19, :115:19, :117:21
        _GEN_24 = dReqReg_wreq | dReqReg_rreq;	// src/main/scala/ultra/bus/UltraBus.scala:61:24, :111:19, :113:21, :115:19, :117:21, :169:17
        if (_GEN_0) begin	// src/main/scala/ultra/bus/UltraBus.scala:208:16
          if (isBaseramBusy) begin	// src/main/scala/ultra/bus/UltraBus.scala:156:26
            if (|istat) begin	// src/main/scala/ultra/bus/UltraBus.scala:37:22, :42:33
              if (_GEN) begin	// src/main/scala/ultra/bus/UltraBus.scala:169:17
                if (wrap_1) begin	// src/main/scala/ultra/bus/UltraBus.scala:183:27
                  baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
                  baseramReqReg_addr <= 20'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/sram/SramUtils.scala:13:15
                end
                else if (&iCycleCnt_value)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
                  baseramReqReg_addr <= _baseramReqReg_addr_T;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :191:52
                baseramReqReg_oe <= _GEN_14;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :183:41, :187:23
                baseramReqReg_we <= _GEN_15;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :183:41, :187:23
              end
              else begin	// src/main/scala/ultra/bus/UltraBus.scala:169:17
                if (_GEN_17) begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
                end
                else begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
                  baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
                  baseramReqReg_addr <= baseramReqReg_sig_1_addr;	// src/main/scala/ultra/bus/UltraBus.scala:50:25, :152:30
                end
                baseramReqReg_oe <= _GEN_19;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
                baseramReqReg_we <= _GEN_21;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
              end
            end
            else begin	// src/main/scala/ultra/bus/UltraBus.scala:42:33
              if (_GEN_11) begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
              end
              else begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
                baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
                baseramReqReg_addr <= baseramReqReg_sig_addr;	// src/main/scala/ultra/bus/UltraBus.scala:50:25, :152:30
              end
              baseramReqReg_oe <= _GEN_12;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
              baseramReqReg_we <= _GEN_13;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
            end
          end
          else begin	// src/main/scala/ultra/bus/UltraBus.scala:156:26
            if (dReqReg_wreq) begin	// src/main/scala/ultra/bus/UltraBus.scala:61:24
              dstat <= 4'h5;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22
              baseramReqReg_wData <= dReqReg_wdata;	// src/main/scala/ultra/bus/UltraBus.scala:61:24, :152:30
              baseramReqReg_addr <= dReqReg_addr[21:2];	// src/main/scala/ultra/bus/UltraBus.scala:61:24, :117:42, :152:30
            end
            else if (dReqReg_rreq) begin	// src/main/scala/ultra/bus/UltraBus.scala:61:24
              dstat <= 4'h3;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22
              baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
              baseramReqReg_addr <= dReqReg_addr[21:2];	// src/main/scala/ultra/bus/UltraBus.scala:61:24, :113:41, :152:30
            end
            else if (|istat) begin	// src/main/scala/ultra/bus/UltraBus.scala:37:22, :42:33
              if (_GEN) begin	// src/main/scala/ultra/bus/UltraBus.scala:169:17
                if (wrap_1) begin	// src/main/scala/ultra/bus/UltraBus.scala:183:27
                  baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
                  baseramReqReg_addr <= 20'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/sram/SramUtils.scala:13:15
                end
                else if (&iCycleCnt_value)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
                  baseramReqReg_addr <= _baseramReqReg_addr_T;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :191:52
              end
              else if (_GEN_17) begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
              end
              else begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
                baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
                baseramReqReg_addr <= baseramReqReg_sig_1_addr;	// src/main/scala/ultra/bus/UltraBus.scala:50:25, :152:30
              end
            end
            else if (_GEN_11) begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
            end
            else begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
              baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
              baseramReqReg_addr <= baseramReqReg_sig_addr;	// src/main/scala/ultra/bus/UltraBus.scala:50:25, :152:30
            end
            baseramReqReg_oe <= dReqReg_wreq | ~dReqReg_rreq & _GEN_20;	// src/main/scala/ultra/bus/UltraBus.scala:61:24, :111:19, :113:21, :115:19, :117:21, :152:30, :169:17, :172:26
            baseramReqReg_we <= ~dReqReg_wreq & (dReqReg_rreq | _GEN_22);	// src/main/scala/ultra/bus/UltraBus.scala:61:24, :111:19, :113:21, :115:19, :117:21, :152:30, :169:17, :172:26
          end
          if (isBaseramBusy | ~_GEN_23) begin	// src/main/scala/ultra/bus/UltraBus.scala:111:19, :115:19, :117:21, :156:26, :169:17, :235:27
            if (|istat) begin	// src/main/scala/ultra/bus/UltraBus.scala:37:22, :42:33
              if (_GEN) begin	// src/main/scala/ultra/bus/UltraBus.scala:169:17
                if (wrap_1)	// src/main/scala/ultra/bus/UltraBus.scala:183:27
                  baseramReqReg_byteSelN <= 4'hF;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/sram/SramUtils.scala:12:19
              end
              else if (_GEN_17) begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
              end
              else	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
                baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :152:30
            end
            else if (_GEN_11) begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
            end
            else	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
              baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :152:30
          end
          else	// src/main/scala/ultra/bus/UltraBus.scala:115:19, :169:17, :235:27
            baseramReqReg_byteSelN <= dReqReg_byteSelN;	// src/main/scala/ultra/bus/UltraBus.scala:61:24, :152:30
          baseramReqReg_ce <= ~(~isBaseramBusy & _GEN_24) & _GEN_18;	// src/main/scala/ultra/bus/UltraBus.scala:111:19, :113:21, :115:19, :117:21, :152:30, :156:26, :169:17, :172:26, :235:{12,27}
        end
        else begin	// src/main/scala/ultra/bus/UltraBus.scala:208:16
          automatic logic _GEN_25;	// src/main/scala/ultra/bus/UltraBus.scala:169:17, :208:16, :247:28, :251:23
          _GEN_25 = _GEN_2 & (&dCycleCnt_value);	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/UltraBus.scala:169:17, :208:16, :247:28, :251:23
          if (_GEN_1) begin	// src/main/scala/ultra/bus/UltraBus.scala:208:16
            if (&dCycleCnt_value)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
              dstat <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22
            dCycleCnt_value <= dCycleCnt_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/ultra/bus/UltraBus.scala:175:17
            baseramReqReg_ce <= (&dCycleCnt_value) | _GEN_18;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :172:26, :240:28, :243:23
            baseramReqReg_oe <= (&dCycleCnt_value) | _GEN_20;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :172:26, :240:28, :243:23
            baseramReqReg_we <= (&dCycleCnt_value) | _GEN_22;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :172:26, :240:28, :243:23
          end
          else begin	// src/main/scala/ultra/bus/UltraBus.scala:208:16
            if (_GEN_2) begin	// src/main/scala/ultra/bus/UltraBus.scala:208:16
              if (&dCycleCnt_value)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
                dstat <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22
              dCycleCnt_value <= dCycleCnt_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/ultra/bus/UltraBus.scala:175:17
            end
            else if (_GEN_3) begin	// src/main/scala/ultra/bus/UltraBus.scala:208:16
              if (~extramBusy) begin	// src/main/scala/ultra/bus/UltraBus.scala:163:25
                if (dReqReg_wreq)	// src/main/scala/ultra/bus/UltraBus.scala:61:24
                  dstat <= 4'h9;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22
                else if (dReqReg_rreq)	// src/main/scala/ultra/bus/UltraBus.scala:61:24
                  dstat <= 4'h4;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22
              end
            end
            else begin	// src/main/scala/ultra/bus/UltraBus.scala:208:16
              if (_GEN_4
                    ? (&dCycleCnt_value)
                    : _GEN_5 ? (&dCycleCnt_value) : _GEN_6 | _GEN_7 | dstat == 4'h8)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22, :208:16, :260:28, :261:15, :267:28, :268:15, :275:13, :280:13, :286:13
                dstat <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22
              if (_GEN_4)	// src/main/scala/ultra/bus/UltraBus.scala:208:16
                dCycleCnt_value <= dCycleCnt_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/ultra/bus/UltraBus.scala:175:17
              else if (_GEN_5)	// src/main/scala/ultra/bus/UltraBus.scala:208:16
                dCycleCnt_value <= dCycleCnt_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/ultra/bus/UltraBus.scala:175:17
            end
            baseramReqReg_ce <= _GEN_25 | _GEN_18;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :172:26, :208:16, :247:28, :251:23
            baseramReqReg_oe <= _GEN_25 | _GEN_20;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :172:26, :208:16, :247:28, :251:23
            baseramReqReg_we <= _GEN_25 | _GEN_22;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :172:26, :208:16, :247:28, :251:23
          end
          if (_GEN_1 ? (&dCycleCnt_value) : _GEN_25) begin	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/UltraBus.scala:169:17, :208:16, :240:28, :243:23, :247:28, :251:23
            baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
            baseramReqReg_addr <= 20'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/sram/SramUtils.scala:13:15
            baseramReqReg_byteSelN <= 4'hF;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/sram/SramUtils.scala:12:19
          end
          else if (|istat) begin	// src/main/scala/ultra/bus/UltraBus.scala:37:22, :42:33
            if (_GEN) begin	// src/main/scala/ultra/bus/UltraBus.scala:169:17
              if (wrap_1) begin	// src/main/scala/ultra/bus/UltraBus.scala:183:27
                baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
                baseramReqReg_addr <= 20'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/sram/SramUtils.scala:13:15
                baseramReqReg_byteSelN <= 4'hF;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/sram/SramUtils.scala:12:19
              end
              else if (&iCycleCnt_value)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
                baseramReqReg_addr <= _baseramReqReg_addr_T;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :191:52
            end
            else if (_GEN_17) begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
            end
            else begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
              baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
              baseramReqReg_addr <= baseramReqReg_sig_1_addr;	// src/main/scala/ultra/bus/UltraBus.scala:50:25, :152:30
              baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :152:30
            end
          end
          else if (_GEN_11) begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
          end
          else begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
            baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
            baseramReqReg_addr <= baseramReqReg_sig_addr;	// src/main/scala/ultra/bus/UltraBus.scala:50:25, :152:30
            baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :152:30
          end
        end
        if (~(_GEN_0 | _GEN_1 | _GEN_2)) begin	// src/main/scala/ultra/bus/UltraBus.scala:160:29, :208:16
          if (_GEN_3) begin	// src/main/scala/ultra/bus/UltraBus.scala:208:16
            if (~extramBusy) begin	// src/main/scala/ultra/bus/UltraBus.scala:163:25
              if (dReqReg_wreq) begin	// src/main/scala/ultra/bus/UltraBus.scala:61:24
                extramReqReg_wData <= dReqReg_wdata;	// src/main/scala/ultra/bus/UltraBus.scala:61:24, :160:29
                extramReqReg_addr <= dReqReg_addr[21:2];	// src/main/scala/ultra/bus/UltraBus.scala:61:24, :127:41, :160:29
              end
              else if (dReqReg_rreq) begin	// src/main/scala/ultra/bus/UltraBus.scala:61:24
                extramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:160:29, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
                extramReqReg_addr <= dReqReg_addr[21:2];	// src/main/scala/ultra/bus/UltraBus.scala:61:24, :123:40, :160:29
              end
              extramReqReg_oe <= dReqReg_wreq | ~dReqReg_rreq & extramReqReg_oe;	// src/main/scala/ultra/bus/UltraBus.scala:61:24, :111:19, :113:21, :121:19, :123:20, :125:19, :127:20, :160:29, :169:17
              extramReqReg_we <= ~dReqReg_wreq & (dReqReg_rreq | extramReqReg_we);	// src/main/scala/ultra/bus/UltraBus.scala:61:24, :111:19, :115:19, :117:21, :121:19, :123:20, :125:19, :127:20, :160:29
            end
            if (extramBusy | ~_GEN_23) begin	// src/main/scala/ultra/bus/UltraBus.scala:111:19, :115:19, :117:21, :125:19, :160:29, :163:25, :169:17, :235:27, :255:24
            end
            else	// src/main/scala/ultra/bus/UltraBus.scala:125:19, :160:29, :255:24
              extramReqReg_byteSelN <= dReqReg_byteSelN;	// src/main/scala/ultra/bus/UltraBus.scala:61:24, :160:29
            extramReqReg_ce <= ~(~extramBusy & _GEN_24) & extramReqReg_ce;	// src/main/scala/ultra/bus/UltraBus.scala:111:19, :113:21, :115:19, :117:21, :121:19, :123:20, :125:19, :127:20, :160:29, :163:25, :169:17, :255:{12,24}
          end
          else begin	// src/main/scala/ultra/bus/UltraBus.scala:208:16
            automatic logic _GEN_26;	// src/main/scala/ultra/bus/UltraBus.scala:160:29, :208:16, :267:28, :271:22
            _GEN_26 = _GEN_5 & (&dCycleCnt_value);	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/UltraBus.scala:160:29, :208:16, :267:28, :271:22
            if (_GEN_4 ? (&dCycleCnt_value) : _GEN_26) begin	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/UltraBus.scala:160:29, :208:16, :260:28, :263:22, :267:28, :271:22
              extramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:160:29, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
              extramReqReg_addr <= 20'h0;	// src/main/scala/ultra/bus/UltraBus.scala:160:29, src/main/scala/ultra/bus/sram/SramUtils.scala:13:15
              extramReqReg_byteSelN <= 4'hF;	// src/main/scala/ultra/bus/UltraBus.scala:160:29, src/main/scala/ultra/bus/sram/SramUtils.scala:12:19
            end
            if (_GEN_4) begin	// src/main/scala/ultra/bus/UltraBus.scala:208:16
              extramReqReg_ce <= (&dCycleCnt_value) | extramReqReg_ce;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/UltraBus.scala:160:29, :260:28, :263:22
              extramReqReg_oe <= (&dCycleCnt_value) | extramReqReg_oe;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/UltraBus.scala:160:29, :260:28, :263:22
              extramReqReg_we <= (&dCycleCnt_value) | extramReqReg_we;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/UltraBus.scala:160:29, :260:28, :263:22
            end
            else begin	// src/main/scala/ultra/bus/UltraBus.scala:208:16
              extramReqReg_ce <= _GEN_26 | extramReqReg_ce;	// src/main/scala/ultra/bus/UltraBus.scala:160:29, :208:16, :267:28, :271:22
              extramReqReg_oe <= _GEN_26 | extramReqReg_oe;	// src/main/scala/ultra/bus/UltraBus.scala:160:29, :208:16, :267:28, :271:22
              extramReqReg_we <= _GEN_26 | extramReqReg_we;	// src/main/scala/ultra/bus/UltraBus.scala:160:29, :208:16, :267:28, :271:22
            end
          end
        end
      end
      else begin	// src/main/scala/ultra/bus/UltraBus.scala:147:33
        automatic logic       isData2ExtRam;	// src/main/scala/ultra/bus/UltraBus.scala:70:61
        automatic logic       isData2Uart;	// src/main/scala/ultra/bus/UltraBus.scala:74:13
        automatic logic [3:0] _GEN_27;	// src/main/scala/ultra/bus/UltraBus.scala:115:19, :214:30, :215:19
        automatic logic       _GEN_28;	// src/main/scala/ultra/bus/UltraBus.scala:64:22, :211:20, :213:29, :214:30
        automatic logic       _GEN_29;	// src/main/scala/ultra/bus/UltraBus.scala:169:17, :211:20, :213:29, :214:30
        automatic logic       _GEN_30 = io_dChannel_in_wreq | io_dChannel_in_rreq;	// src/main/scala/ultra/bus/UltraBus.scala:111:19, :113:21, :115:19, :117:21, :169:17
        automatic logic       _GEN_31;	// src/main/scala/ultra/bus/UltraBus.scala:169:17, :211:20, :213:29, :214:30
        automatic logic       _GEN_32;	// src/main/scala/ultra/bus/UltraBus.scala:160:29, :223:26, :224:25
        automatic logic       _GEN_33;	// src/main/scala/ultra/bus/UltraBus.scala:160:29, :223:26, :224:25
        isData2ExtRam = dHasReq & io_dChannel_in_addr[31:22] == 10'h201 | dstat == 4'h2;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :60:49, :64:22, :66:36, :70:{14,44,61}, :71:13
        isData2Uart = dHasReq & io_dChannel_in_addr[31:24] == 8'hBF;	// src/main/scala/ultra/bus/UltraBus.scala:60:49, :74:{13,35,43}
        _GEN_27 = {2'h0, ~isBaseramBusy, 1'h1};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:115:19, :156:26, :214:30, :215:19, src/main/scala/ultra/bus/UltraBusUtils.scala:55:15
        _GEN_28 = dHasReq & isData2BaseRam;	// src/main/scala/ultra/bus/UltraBus.scala:60:49, :64:22, :66:62, :211:20, :213:29, :214:30
        _GEN_29 = ~_GEN_28 | isBaseramBusy;	// src/main/scala/ultra/bus/UltraBus.scala:64:22, :156:26, :169:17, :211:20, :213:29, :214:30
        _GEN_31 = ~_GEN_28 | isBaseramBusy | ~_GEN_30;	// src/main/scala/ultra/bus/UltraBus.scala:64:22, :111:19, :113:21, :115:19, :117:21, :156:26, :169:17, :211:20, :213:29, :214:30
        _GEN_32 = ~isData2ExtRam | extramBusy;	// src/main/scala/ultra/bus/UltraBus.scala:70:61, :160:29, :163:25, :223:26, :224:25
        _GEN_33 = ~isData2ExtRam | extramBusy | ~_GEN_30;	// src/main/scala/ultra/bus/UltraBus.scala:70:61, :111:19, :113:21, :115:19, :117:21, :160:29, :163:25, :169:17, :214:30, :223:26, :224:25
        UT_data <= isData2Uart & io_dChannel_in_wreq ? io_dChannel_in_wdata[7:0] : 8'h0;	// src/main/scala/ultra/bus/UltraBus.scala:18:24, :74:13, :107:13, :131:19, :133:{15,38}, :230:24
        UT_start <= isData2Uart & io_dChannel_in_wreq;	// src/main/scala/ultra/bus/UltraBus.scala:19:25, :74:13, :108:14, :131:19, :230:24
        if (isData2Uart) begin	// src/main/scala/ultra/bus/UltraBus.scala:74:13
          if (io_dChannel_in_rreq) begin	// src/main/scala/ultra/bus/UltraBus.scala:11:14
            if (io_dChannel_in_addr[3:0] == 4'hC)	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :137:{22,28}
              dstat <= 4'h6;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22
            else if (io_dChannel_in_addr[3:0] == 4'h8)	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :137:{22,28}
              dstat <= 4'h7;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22
            else if (io_dChannel_in_wreq)	// src/main/scala/ultra/bus/UltraBus.scala:11:14
              dstat <= 4'h8;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22
            else if (isData2ExtRam) begin	// src/main/scala/ultra/bus/UltraBus.scala:70:61
              if (extramBusy)	// src/main/scala/ultra/bus/UltraBus.scala:163:25
                dstat <= 4'h2;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22
              else	// src/main/scala/ultra/bus/UltraBus.scala:163:25
                dstat <= 4'h4;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22
            end
            else if (_GEN_28)	// src/main/scala/ultra/bus/UltraBus.scala:64:22, :211:20, :213:29, :214:30
              dstat <= _GEN_27;	// src/main/scala/ultra/bus/UltraBus.scala:64:22, :115:19, :214:30, :215:19
          end
          else if (io_dChannel_in_wreq)	// src/main/scala/ultra/bus/UltraBus.scala:11:14
            dstat <= 4'h8;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22
          else if (isData2ExtRam & extramBusy)	// src/main/scala/ultra/bus/UltraBus.scala:70:61, :163:25, :211:20, :223:26, :224:25
            dstat <= 4'h2;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22
          else if (_GEN_28)	// src/main/scala/ultra/bus/UltraBus.scala:64:22, :211:20, :213:29, :214:30
            dstat <= _GEN_27;	// src/main/scala/ultra/bus/UltraBus.scala:64:22, :115:19, :214:30, :215:19
        end
        else if (isData2ExtRam) begin	// src/main/scala/ultra/bus/UltraBus.scala:70:61
          if (extramBusy)	// src/main/scala/ultra/bus/UltraBus.scala:163:25
            dstat <= 4'h2;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22
          else if (io_dChannel_in_wreq)	// src/main/scala/ultra/bus/UltraBus.scala:11:14
            dstat <= 4'h9;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22
          else if (io_dChannel_in_rreq)	// src/main/scala/ultra/bus/UltraBus.scala:11:14
            dstat <= 4'h4;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22
          else if (_GEN_28)	// src/main/scala/ultra/bus/UltraBus.scala:64:22, :211:20, :213:29, :214:30
            dstat <= _GEN_27;	// src/main/scala/ultra/bus/UltraBus.scala:64:22, :115:19, :214:30, :215:19
        end
        else if (_GEN_28) begin	// src/main/scala/ultra/bus/UltraBus.scala:64:22, :211:20, :213:29, :214:30
          if (isBaseramBusy)	// src/main/scala/ultra/bus/UltraBus.scala:156:26
            dstat <= 4'h1;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22
          else	// src/main/scala/ultra/bus/UltraBus.scala:156:26
            dstat <= io_dChannel_in_wreq ? 4'h5 : 4'h3;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22, :111:19, :115:19, :116:13
        end
        if (dHasReq)	// src/main/scala/ultra/bus/UltraBus.scala:60:49
          dCycleCnt_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        if (_GEN_29) begin	// src/main/scala/ultra/bus/UltraBus.scala:169:17, :211:20, :213:29, :214:30
          if (|istat) begin	// src/main/scala/ultra/bus/UltraBus.scala:37:22, :42:33
            if (_GEN) begin	// src/main/scala/ultra/bus/UltraBus.scala:169:17
              if (wrap_1) begin	// src/main/scala/ultra/bus/UltraBus.scala:183:27
                baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
                baseramReqReg_addr <= 20'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/sram/SramUtils.scala:13:15
              end
              else if (&iCycleCnt_value)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
                baseramReqReg_addr <= _baseramReqReg_addr_T;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :191:52
            end
            else if (_GEN_17) begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
            end
            else begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
              baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
              baseramReqReg_addr <= baseramReqReg_sig_1_addr;	// src/main/scala/ultra/bus/UltraBus.scala:50:25, :152:30
            end
          end
          else if (_GEN_11) begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
          end
          else begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
            baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
            baseramReqReg_addr <= baseramReqReg_sig_addr;	// src/main/scala/ultra/bus/UltraBus.scala:50:25, :152:30
          end
        end
        else if (io_dChannel_in_wreq) begin	// src/main/scala/ultra/bus/UltraBus.scala:11:14
          baseramReqReg_wData <= io_dChannel_in_wdata;	// src/main/scala/ultra/bus/UltraBus.scala:152:30
          baseramReqReg_addr <= io_dChannel_in_addr[21:2];	// src/main/scala/ultra/bus/UltraBus.scala:117:42, :152:30
        end
        else if (io_dChannel_in_rreq) begin	// src/main/scala/ultra/bus/UltraBus.scala:11:14
          baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
          baseramReqReg_addr <= io_dChannel_in_addr[21:2];	// src/main/scala/ultra/bus/UltraBus.scala:113:41, :152:30
        end
        else if (|istat) begin	// src/main/scala/ultra/bus/UltraBus.scala:37:22, :42:33
          if (_GEN) begin	// src/main/scala/ultra/bus/UltraBus.scala:169:17
            if (wrap_1) begin	// src/main/scala/ultra/bus/UltraBus.scala:183:27
              baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
              baseramReqReg_addr <= 20'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/sram/SramUtils.scala:13:15
            end
            else if (&iCycleCnt_value)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
              baseramReqReg_addr <= _baseramReqReg_addr_T;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :191:52
          end
          else if (_GEN_17) begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
          end
          else begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
            baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
            baseramReqReg_addr <= baseramReqReg_sig_1_addr;	// src/main/scala/ultra/bus/UltraBus.scala:50:25, :152:30
          end
        end
        else if (_GEN_11) begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
        end
        else begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
          baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
          baseramReqReg_addr <= baseramReqReg_sig_addr;	// src/main/scala/ultra/bus/UltraBus.scala:50:25, :152:30
        end
        if (_GEN_31) begin	// src/main/scala/ultra/bus/UltraBus.scala:169:17, :211:20, :213:29, :214:30
          if (|istat) begin	// src/main/scala/ultra/bus/UltraBus.scala:37:22, :42:33
            if (_GEN) begin	// src/main/scala/ultra/bus/UltraBus.scala:169:17
              if (wrap_1)	// src/main/scala/ultra/bus/UltraBus.scala:183:27
                baseramReqReg_byteSelN <= 4'hF;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, src/main/scala/ultra/bus/sram/SramUtils.scala:12:19
            end
            else if (_GEN_17) begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
            end
            else	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
              baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :152:30
          end
          else if (_GEN_11) begin	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
          end
          else	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
            baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :152:30
        end
        else	// src/main/scala/ultra/bus/UltraBus.scala:169:17, :211:20, :213:29, :214:30
          baseramReqReg_byteSelN <= io_dChannel_in_byteSelN;	// src/main/scala/ultra/bus/UltraBus.scala:152:30
        baseramReqReg_ce <= _GEN_31 & _GEN_18;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :172:26, :211:20, :213:29, :214:30
        if (_GEN_29) begin	// src/main/scala/ultra/bus/UltraBus.scala:169:17, :211:20, :213:29, :214:30
          if (|istat) begin	// src/main/scala/ultra/bus/UltraBus.scala:37:22, :42:33
            if (_GEN) begin	// src/main/scala/ultra/bus/UltraBus.scala:169:17
              baseramReqReg_oe <= _GEN_14;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :183:41, :187:23
              baseramReqReg_we <= _GEN_15;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :183:41, :187:23
            end
            else begin	// src/main/scala/ultra/bus/UltraBus.scala:169:17
              baseramReqReg_oe <= _GEN_19;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
              baseramReqReg_we <= _GEN_21;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :169:17, :197:45
            end
          end
          else begin	// src/main/scala/ultra/bus/UltraBus.scala:42:33
            baseramReqReg_oe <= _GEN_12;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
            baseramReqReg_we <= _GEN_13;	// src/main/scala/ultra/bus/UltraBus.scala:152:30, :172:26, :174:47
          end
        end
        else begin	// src/main/scala/ultra/bus/UltraBus.scala:169:17, :211:20, :213:29, :214:30
          baseramReqReg_oe <= io_dChannel_in_wreq | ~io_dChannel_in_rreq & _GEN_20;	// src/main/scala/ultra/bus/UltraBus.scala:111:19, :113:21, :115:19, :117:21, :152:30, :169:17, :172:26
          baseramReqReg_we <= ~io_dChannel_in_wreq & (io_dChannel_in_rreq | _GEN_22);	// src/main/scala/ultra/bus/UltraBus.scala:111:19, :113:21, :115:19, :117:21, :152:30, :169:17, :172:26
        end
        if (_GEN_32) begin	// src/main/scala/ultra/bus/UltraBus.scala:160:29, :223:26, :224:25
        end
        else if (io_dChannel_in_wreq) begin	// src/main/scala/ultra/bus/UltraBus.scala:11:14
          extramReqReg_wData <= io_dChannel_in_wdata;	// src/main/scala/ultra/bus/UltraBus.scala:160:29
          extramReqReg_addr <= io_dChannel_in_addr[21:2];	// src/main/scala/ultra/bus/UltraBus.scala:127:41, :160:29
        end
        else if (io_dChannel_in_rreq) begin	// src/main/scala/ultra/bus/UltraBus.scala:11:14
          extramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:160:29, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
          extramReqReg_addr <= io_dChannel_in_addr[21:2];	// src/main/scala/ultra/bus/UltraBus.scala:123:40, :160:29
        end
        if (_GEN_33) begin	// src/main/scala/ultra/bus/UltraBus.scala:160:29, :223:26, :224:25
        end
        else	// src/main/scala/ultra/bus/UltraBus.scala:160:29, :223:26, :224:25
          extramReqReg_byteSelN <= io_dChannel_in_byteSelN;	// src/main/scala/ultra/bus/UltraBus.scala:160:29
        extramReqReg_ce <= _GEN_33 & extramReqReg_ce;	// src/main/scala/ultra/bus/UltraBus.scala:160:29, :223:26, :224:25
        if (_GEN_32) begin	// src/main/scala/ultra/bus/UltraBus.scala:160:29, :223:26, :224:25
        end
        else begin	// src/main/scala/ultra/bus/UltraBus.scala:160:29, :223:26, :224:25
          extramReqReg_oe <= io_dChannel_in_wreq | ~io_dChannel_in_rreq & extramReqReg_oe;	// src/main/scala/ultra/bus/UltraBus.scala:111:19, :113:21, :121:19, :123:20, :125:19, :127:20, :160:29, :169:17
          extramReqReg_we <=
            ~io_dChannel_in_wreq & (io_dChannel_in_rreq | extramReqReg_we);	// src/main/scala/ultra/bus/UltraBus.scala:111:19, :115:19, :117:21, :121:19, :123:20, :125:19, :127:20, :160:29
        end
      end
      UR_clear <=
        (|dstat)
        & (~(_GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6) & _GEN_7
           | UR_clear);	// src/main/scala/ultra/bus/UltraBus.scala:20:25, :64:22, :106:14, :147:33, :208:16
      if (~(|istat) & io_iChannel_in_rreq)	// src/main/scala/ultra/bus/UltraBus.scala:35:24, :37:22, :42:33, :44:13, :169:17, :172:26
        iReqReg_pc <= io_iChannel_in_pc;	// src/main/scala/ultra/bus/UltraBus.scala:35:24
      if (|istat) begin	// src/main/scala/ultra/bus/UltraBus.scala:37:22, :42:33
        automatic logic _GEN_34;	// src/main/scala/ultra/bus/UltraBus.scala:40:22, :169:17, :183:41
        _GEN_34 = ~_GEN | wrap_1 | ~(&iCycleCnt_value);	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/UltraBus.scala:40:22, :169:17, :183:{27,41}, :189:32
        if (_GEN) begin	// src/main/scala/ultra/bus/UltraBus.scala:169:17
          if (wrap_1)	// src/main/scala/ultra/bus/UltraBus.scala:183:27
            istat <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:37:22
        end
        else if (_GEN_16) begin	// src/main/scala/ultra/bus/UltraBus.scala:169:17
          if (_GEN_10)	// src/main/scala/ultra/bus/UltraBus.scala:174:29
            istat <= 2'h1;	// src/main/scala/ultra/bus/UltraBus.scala:37:22, :175:17
          else	// src/main/scala/ultra/bus/UltraBus.scala:174:29
            istat <= 2'h2;	// src/main/scala/ultra/bus/UltraBus.scala:37:22, :71:13
        end
        if (_GEN_34) begin	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:40:22, :169:17, :183:41
        end
        else	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:169:17, :183:41
          iWordCnt_value <= iWordCnt_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
        if (~_GEN | wrap_1) begin	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:169:17, :183:{27,41}
        end
        else	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:169:17, :183:41
          iCycleCnt_value <= iCycleCnt_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/ultra/bus/UltraBus.scala:175:17
        if (_GEN_34) begin	// src/main/scala/ultra/bus/UltraBus.scala:40:22, :169:17, :183:41
        end
        else	// src/main/scala/ultra/bus/UltraBus.scala:40:22, :169:17, :183:41
          idata <= {io_baseRam_in_rData, idata[127:32]};	// src/main/scala/ultra/bus/UltraBus.scala:40:22, :190:{40,48}
      end
      else if (io_iChannel_in_rreq) begin	// src/main/scala/ultra/bus/UltraBus.scala:11:14
        if (_GEN_10)	// src/main/scala/ultra/bus/UltraBus.scala:174:29
          istat <= 2'h1;	// src/main/scala/ultra/bus/UltraBus.scala:37:22, :175:17
        else	// src/main/scala/ultra/bus/UltraBus.scala:174:29
          istat <= 2'h2;	// src/main/scala/ultra/bus/UltraBus.scala:37:22, :71:13
        iWordCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        iCycleCnt_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        idata <= 128'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:22
      end
      if (~(|dstat) & dHasReq) begin	// src/main/scala/ultra/bus/UltraBus.scala:60:49, :61:24, :64:22, :99:13, :147:33, :208:16, :211:20
        dReqReg_rreq <= io_dChannel_in_rreq;	// src/main/scala/ultra/bus/UltraBus.scala:61:24
        dReqReg_wreq <= io_dChannel_in_wreq;	// src/main/scala/ultra/bus/UltraBus.scala:61:24
        dReqReg_byteSelN <= io_dChannel_in_byteSelN;	// src/main/scala/ultra/bus/UltraBus.scala:61:24
        dReqReg_addr <= io_dChannel_in_addr;	// src/main/scala/ultra/bus/UltraBus.scala:61:24
        dReqReg_wdata <= io_dChannel_in_wdata;	// src/main/scala/ultra/bus/UltraBus.scala:61:24
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/ultra/bus/UltraBus.scala:10:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/bus/UltraBus.scala:10:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/bus/UltraBus.scala:10:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/ultra/bus/UltraBus.scala:10:7
      automatic logic [31:0] _RANDOM[0:11];	// src/main/scala/ultra/bus/UltraBus.scala:10:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/ultra/bus/UltraBus.scala:10:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/ultra/bus/UltraBus.scala:10:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/ultra/bus/UltraBus.scala:10:7
        for (logic [3:0] i = 4'h0; i < 4'hC; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/ultra/bus/UltraBus.scala:10:7
        end	// src/main/scala/ultra/bus/UltraBus.scala:10:7
        UT_data = _RANDOM[4'h0][7:0];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :18:24
        UT_start = _RANDOM[4'h0][8];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :18:24, :19:25
        UR_clear = _RANDOM[4'h0][9];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :18:24, :20:25
        iReqReg_pc = {_RANDOM[4'h0][31:10], _RANDOM[4'h1][9:0]};	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :18:24, :35:24
        istat = _RANDOM[4'h1][12:11];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :35:24, :37:22
        iWordCnt_value = _RANDOM[4'h1][15:13];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:10:7, :35:24
        iCycleCnt_value = _RANDOM[4'h1][17:16];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:10:7, :35:24
        idata =
          {_RANDOM[4'h1][31:18],
           _RANDOM[4'h2],
           _RANDOM[4'h3],
           _RANDOM[4'h4],
           _RANDOM[4'h5][17:0]};	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :35:24, :40:22
        dReqReg_rreq = _RANDOM[4'h5][18];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :40:22, :61:24
        dReqReg_wreq = _RANDOM[4'h5][19];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :40:22, :61:24
        dReqReg_byteSelN = _RANDOM[4'h5][23:20];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :40:22, :61:24
        dReqReg_addr = {_RANDOM[4'h5][31:24], _RANDOM[4'h6][23:0]};	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :40:22, :61:24
        dReqReg_wdata = {_RANDOM[4'h6][31:24], _RANDOM[4'h7][23:0]};	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :61:24
        dstat = _RANDOM[4'h7][27:24];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :61:24, :64:22
        dCycleCnt_value = _RANDOM[4'h7][29:28];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:10:7, :61:24
        baseramReqReg_wData = {_RANDOM[4'h7][31:30], _RANDOM[4'h8][29:0]};	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :61:24, :152:30
        baseramReqReg_addr = {_RANDOM[4'h8][31:30], _RANDOM[4'h9][17:0]};	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :152:30
        baseramReqReg_byteSelN = _RANDOM[4'h9][21:18];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :152:30
        baseramReqReg_ce = _RANDOM[4'h9][22];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :152:30
        baseramReqReg_oe = _RANDOM[4'h9][23];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :152:30
        baseramReqReg_we = _RANDOM[4'h9][24];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :152:30
        extramReqReg_wData = {_RANDOM[4'h9][31:25], _RANDOM[4'hA][24:0]};	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :152:30, :160:29
        extramReqReg_addr = {_RANDOM[4'hA][31:25], _RANDOM[4'hB][12:0]};	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :160:29
        extramReqReg_byteSelN = _RANDOM[4'hB][16:13];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :160:29
        extramReqReg_ce = _RANDOM[4'hB][17];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :160:29
        extramReqReg_oe = _RANDOM[4'hB][18];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :160:29
        extramReqReg_we = _RANDOM[4'hB][19];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :160:29
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/bus/UltraBus.scala:10:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/bus/UltraBus.scala:10:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  async_transmitter #(
    .ClkFrequency(220000000)
  ) UartTransmitter (	// src/main/scala/ultra/bus/UltraBus.scala:14:31
    .clk       (clock),
    .TxD_start (UT_start),	// src/main/scala/ultra/bus/UltraBus.scala:19:25
    .TxD_data  (UT_data),	// src/main/scala/ultra/bus/UltraBus.scala:18:24
    .TxD       (io_uart_txd),
    .TxD_busy  (_UartTransmitter_TxD_busy)
  );
  async_receiver #(
    .ClkFrequency(220000000)
  ) UartReceiver (	// src/main/scala/ultra/bus/UltraBus.scala:15:28
    .clk            (clock),
    .RxD            (io_uart_rxd),
    .RxD_data_ready (_UartReceiver_RxD_data_ready),
    .RxD_clear      (UR_clear),	// src/main/scala/ultra/bus/UltraBus.scala:20:25
    .RxD_data       (_UartReceiver_RxD_data)
  );
  assign io_iChannel_out_rdata = (|istat) & _GEN & wrap_1 ? idata : 128'h0;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :37:22, :40:22, :42:33, :54:27, :169:17, :183:27
  assign io_iChannel_out_rrdy = ~(|istat);	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :37:22, :42:33
  assign io_iChannel_out_rvalid = (|istat) & _GEN & wrap_1;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :37:22, :42:33, :53:28, :169:17, :183:27
  assign io_dChannel_out_rdata =
    _GEN_9
      ? 32'h0
      : _GEN_2
          ? ((&dCycleCnt_value)
               ? (dReqReg_byteSelN == 4'hE
                    ? {24'h0, io_baseRam_in_rData[7:0]}
                    : dReqReg_byteSelN == 4'hD
                        ? {24'h0, io_baseRam_in_rData[15:8]}
                        : dReqReg_byteSelN == 4'hB
                            ? {24'h0, io_baseRam_in_rData[23:16]}
                            : dReqReg_byteSelN == 4'h7
                                ? {24'h0, io_baseRam_in_rData[31:24]}
                                : io_baseRam_in_rData)
               : 32'h0)
          : _GEN_8
              ? 32'h0
              : _GEN_5
                  ? ((&dCycleCnt_value)
                       ? (dReqReg_byteSelN == 4'hE
                            ? {24'h0, io_extRam_in_rData[7:0]}
                            : dReqReg_byteSelN == 4'hD
                                ? {24'h0, io_extRam_in_rData[15:8]}
                                : dReqReg_byteSelN == 4'hB
                                    ? {24'h0, io_extRam_in_rData[23:16]}
                                    : dReqReg_byteSelN == 4'h7
                                        ? {24'h0, io_extRam_in_rData[31:24]}
                                        : io_extRam_in_rData)
                       : 32'h0)
                  : _GEN_6
                      ? {30'h0, _UartReceiver_RxD_data_ready, ~_UartTransmitter_TxD_busy}
                      : _GEN_7 ? {24'h0, _UartReceiver_RxD_data} : 32'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/UltraBus.scala:10:7, :14:31, :15:28, :23:7, :59:19, :61:24, :79:21, :81:{13,20}, :84:{13,20}, :87:{13,20}, :90:{13,20}, :103:27, :104:28, :208:16, :247:28, :250:31, :267:28, :270:31, :277:29, :282:29, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
  assign io_dChannel_out_rrdy = ~(|dstat);	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22, :147:33
  assign io_dChannel_out_rvalid =
    ~_GEN_9
    & (_GEN_2
         ? (&dCycleCnt_value)
         : ~_GEN_8 & (_GEN_5 ? (&dCycleCnt_value) : _GEN_6 | _GEN_7));	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/UltraBus.scala:10:7, :59:19, :104:28, :208:16, :247:28, :267:28, :276:30
  assign io_dChannel_out_wrdy = ~(|dstat);	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :64:22, :147:33
  assign io_baseRam_out_wData = baseramReqReg_wData;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :152:30
  assign io_baseRam_out_addr = baseramReqReg_addr;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :152:30
  assign io_baseRam_out_byteSelN = baseramReqReg_byteSelN;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :152:30
  assign io_baseRam_out_ce = baseramReqReg_ce;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :152:30
  assign io_baseRam_out_oe = baseramReqReg_oe;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :152:30
  assign io_baseRam_out_we = baseramReqReg_we;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :152:30
  assign io_extRam_out_wData = extramReqReg_wData;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :160:29
  assign io_extRam_out_addr = extramReqReg_addr;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :160:29
  assign io_extRam_out_byteSelN = extramReqReg_byteSelN;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :160:29
  assign io_extRam_out_ce = extramReqReg_ce;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :160:29
  assign io_extRam_out_oe = extramReqReg_oe;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :160:29
  assign io_extRam_out_we = extramReqReg_we;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :160:29
endmodule

module UltraFetchStage(	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
  input         clock,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
                reset,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
                io_pipe_in_ack,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  output        io_pipe_out_req,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  output [31:0] io_pipe_out_bits_pc,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
                io_pipe_out_bits_inst,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  output        io_pipe_out_bits_predictTaken,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  input         io_pipe_br_isMispredict,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  input  [31:0] io_pipe_br_npc,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  output [31:0] io_aside_out_pc,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  output        io_aside_out_rreq,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  input  [31:0] io_aside_in_inst,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
                io_aside_in_npc,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  input         io_aside_in_predictTaken,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
                io_aside_in_isHit	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
);

  reg              pipeOutReg_req;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27
  reg  [31:0]      pipeOutReg_bits_pc;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27
  reg  [31:0]      pipeOutReg_bits_inst;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27
  reg              pipeOutReg_bits_predictTaken;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27
  reg  [1:0]       fstat;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:21:22
  reg  [31:0]      pcCur;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:22:22
  wire             _GEN = fstat == 2'h0;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :21:22, :62:18
  wire             _GEN_0 = fstat == 2'h1;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :21:22, :62:18
  wire             _GEN_1 = fstat == 2'h2;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :21:22, :62:18
  wire             _GEN_2 = io_pipe_in_ack & io_aside_in_isHit;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:22:22, :50:11, :72:29, :73:34
  wire             _GEN_3 = io_pipe_br_isMispredict | _GEN;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:26:16, :58:32, :62:18
  wire [3:0][31:0] _GEN_4 =
    {{32'h0},
     {_GEN_2 ? io_aside_in_npc : pcCur},
     {io_aside_in_isHit ? io_aside_in_npc : 32'h0},
     {32'h80000000}};	// src/main/scala/ultra/pipeline/decode/UltraDecodeUtils.scala:33:13, src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:12:16, :22:22, :30:21, :50:11, :62:18, :67:32, :72:29, :73:34
  always @(posedge clock) begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
    if (reset) begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
      pipeOutReg_req <= 1'h0;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27, src/main/scala/ultra/pipeline/fetch/UltraFetchUtils.scala:47:16
      pipeOutReg_bits_pc <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeUtils.scala:33:13, src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27
      pipeOutReg_bits_inst <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeUtils.scala:33:13, src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27
      pipeOutReg_bits_predictTaken <= 1'h0;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27, src/main/scala/ultra/pipeline/fetch/UltraFetchUtils.scala:47:16
      fstat <= 2'h0;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :21:22
      pcCur <= 32'h80000000;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:22:22
    end
    else begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
      automatic logic _GEN_5;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27, :62:18, :72:29, :73:34
      _GEN_5 = _GEN_1 & io_pipe_in_ack;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27, :62:18, :72:29, :73:34
      pipeOutReg_req <=
        ~_GEN_3
        & (_GEN_0
             ? io_aside_in_isHit | pipeOutReg_req
             : _GEN_5 ? io_aside_in_isHit : pipeOutReg_req);	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27, :26:16, :45:20, :58:32, :62:18, :67:32, :72:29, :73:34
      if (_GEN_3) begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:26:16, :58:32, :62:18
        pipeOutReg_bits_pc <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeUtils.scala:33:13, src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27
        pipeOutReg_bits_inst <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeUtils.scala:33:13, src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27
        fstat <= 2'h1;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :21:22
      end
      else if (_GEN_0) begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:62:18
        if (io_aside_in_isHit) begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
          pipeOutReg_bits_pc <= pcCur;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27, :22:22
          pipeOutReg_bits_inst <= io_aside_in_inst;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27
          fstat <= 2'h2;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :21:22
        end
      end
      else if (_GEN_5) begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27, :62:18, :72:29, :73:34
        pipeOutReg_bits_pc <= io_aside_in_isHit ? pcCur : 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeUtils.scala:33:13, src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27, :22:22, :26:16, :46:24, :73:34
        pipeOutReg_bits_inst <= io_aside_in_isHit ? io_aside_in_inst : 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeUtils.scala:33:13, src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27, :26:16, :47:26, :73:34
        fstat <= io_aside_in_isHit ? 2'h2 : 2'h1;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :21:22, :44:11, :56:11, :73:34
      end
      pipeOutReg_bits_predictTaken <=
        ~_GEN_3
        & (_GEN_0
             ? (io_aside_in_isHit
                  ? io_aside_in_predictTaken
                  : pipeOutReg_bits_predictTaken)
             : _GEN_5
                 ? io_aside_in_isHit & io_aside_in_predictTaken
                 : pipeOutReg_bits_predictTaken);	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27, :26:16, :48:34, :58:32, :62:18, :67:32, :72:29, :73:34
      if (io_pipe_br_isMispredict)	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
        pcCur <= io_pipe_br_npc;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:22:22
      else if (_GEN | ~(_GEN_0 ? io_aside_in_isHit : _GEN_1 & _GEN_2)) begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:22:22, :50:11, :62:18, :67:32, :72:29, :73:34
      end
      else	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:22:22, :62:18
        pcCur <= io_aside_in_npc;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:22:22
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
      automatic logic [31:0] _RANDOM[0:3];	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
        end	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
        pipeOutReg_req = _RANDOM[2'h0][0];	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :10:27
        pipeOutReg_bits_pc = {_RANDOM[2'h0][31:1], _RANDOM[2'h1][0]};	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :10:27
        pipeOutReg_bits_inst = {_RANDOM[2'h1][31:1], _RANDOM[2'h2][0]};	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :10:27
        pipeOutReg_bits_predictTaken = _RANDOM[2'h2][1];	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :10:27
        fstat = _RANDOM[2'h2][3:2];	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :10:27, :21:22
        pcCur = {_RANDOM[2'h2][31:4], _RANDOM[2'h3][3:0]};	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :10:27, :22:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_pipe_out_req = pipeOutReg_req;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :10:27
  assign io_pipe_out_bits_pc = pipeOutReg_bits_pc;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :10:27
  assign io_pipe_out_bits_inst = pipeOutReg_bits_inst;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :10:27
  assign io_pipe_out_bits_predictTaken = pipeOutReg_bits_predictTaken;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :10:27
  assign io_aside_out_pc = io_pipe_br_isMispredict ? io_pipe_br_npc : _GEN_4[fstat];	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :12:16, :21:22, :30:21, :58:32, :62:18, :67:32, :72:29
  assign io_aside_out_rreq = _GEN_3 | (_GEN_0 ? io_aside_in_isHit : _GEN_1);	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :26:16, :29:23, :58:32, :62:18, :67:32
endmodule

// external module TagBlkMem

// external module DataBlkMem

module UltraFetchPlugin(	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
  input          clock,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
                 reset,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
  input  [31:0]  io_core_in_pc,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
  input          io_core_in_rreq,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
  output [31:0]  io_core_out_inst,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
                 io_core_out_npc,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
  output         io_core_out_predictTaken,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
                 io_core_out_isHit,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
  output [31:0]  io_bus_out_pc,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
  output         io_bus_out_rreq,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
  input  [127:0] io_bus_in_rdata,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
  input          io_bus_in_rrdy,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
                 io_bus_in_rvalid	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
);

  wire [127:0]    _dataRam_douta;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:32:23
  wire [14:0]     _tagRam_douta;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:31:22
  reg  [2:0]      fpstat;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:29:23
  reg  [31:0]     iReqBuf_pc;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:46:24
  reg  [31:0]     nReqBuf_pc;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:47:24
  wire            isHit = _tagRam_douta[14] & _tagRam_douta[13:0] == nReqBuf_pc[21:8];	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:31:22, :47:24, :52:{20,39}, :53:{22,37}, :62:7
  wire [127:0]    _instSel_T_2 = _dataRam_douta >> {121'h0, nReqBuf_pc[3:0], 3'h0};	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:32:23, :47:24, :56:{31,45}, :115:18
  wire            _GEN = fpstat == 3'h0;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:29:23, :96:17, :115:18
  wire            _GEN_0 = fpstat == 3'h1;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:29:23, :96:17, :99:16
  wire [31:0]     _io_core_out_predictTaken_npc_T = nReqBuf_pc + 32'h4;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:47:24, :65:30
  wire            _GEN_1 = _GEN_0 & isHit;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:17:15, :52:39, :87:21, :96:17, :104:18
  wire            _GEN_2 = _GEN | ~_GEN_1;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:17:15, :87:21, :96:17, :104:18
  wire            _GEN_3 = fpstat == 3'h2;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:29:23, :96:17, :123:18
  wire            _GEN_4 = fpstat == 3'h3;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:29:23, :96:17, :121:18
  wire            _GEN_5 = _GEN | _GEN_0 | _GEN_3;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:35:29, :96:17
  wire            _GEN_6 = _GEN_5 | ~(_GEN_4 & io_bus_in_rvalid);	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:35:29, :96:17, :136:29, :139:18
  wire            cache_we = ~_GEN_5 & _GEN_4 & io_bus_in_rvalid;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:33:29, :35:29, :96:17, :98:28, :104:18
  wire [7:0][3:0] _GEN_7 =
    {{4'h0},
     {4'h0},
     {4'h0},
     {nReqBuf_pc[7:4]},
     {io_bus_in_rvalid ? iReqBuf_pc[7:4] : 4'h0},
     {4'h0},
     {isHit & io_core_in_rreq ? io_core_in_pc[7:4] : 4'h0},
     {io_core_in_rreq ? io_core_in_pc[7:4] : 4'h0}};	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:34:31, :46:24, :47:24, :52:39, :59:7, :82:16, :96:17, :98:28, :104:18, :111:30, :136:29, :138:20, :146:18
  wire [3:0]      cache_addr = _GEN_7[fpstat];	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:29:23, :34:31, :96:17, :98:28, :104:18, :136:29, :146:18
  always @(posedge clock) begin	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
    if (reset) begin	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
      fpstat <= 3'h0;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:29:23, :115:18
      iReqBuf_pc <= 32'h0;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:46:24, :55:28
      nReqBuf_pc <= 32'h0;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:47:24, :55:28
    end
    else begin	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
      automatic logic [2:0]      _GEN_8 = {2'h1, io_bus_in_rrdy};	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :118:29, :121:18, :123:18
      automatic logic [7:0][2:0] _GEN_9;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:29:23, :96:17, :98:28, :104:18, :128:27, :136:29, :147:14
      _GEN_9 =
        {{fpstat},
         {fpstat},
         {fpstat},
         {3'h1},
         {io_bus_in_rvalid ? 3'h4 : fpstat},
         {_GEN_8},
         {isHit ? {2'h0, io_core_in_rreq} : _GEN_8},
         {io_core_in_rreq ? 3'h1 : fpstat}};	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :29:23, :52:39, :65:30, :96:17, :98:28, :99:16, :104:18, :111:30, :113:18, :115:18, :118:29, :121:18, :123:18, :128:27, :136:29, :141:16, :147:14
      fpstat <= _GEN_9[fpstat];	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:29:23, :96:17, :98:28, :104:18, :128:27, :136:29, :147:14
      if (_GEN | ~_GEN_0 | isHit | ~io_bus_in_rrdy) begin	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:18:14, :46:24, :52:39, :96:17, :104:18, :118:29
      end
      else	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:46:24, :96:17
        iReqBuf_pc <= nReqBuf_pc;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:46:24, :47:24
      if (io_core_in_rreq)	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
        nReqBuf_pc <= io_core_in_pc;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:47:24
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
      automatic logic [31:0] _RANDOM[0:2];	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
        end	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
        fpstat = _RANDOM[2'h0][2:0];	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :29:23
        iReqBuf_pc = {_RANDOM[2'h0][31:3], _RANDOM[2'h1][2:0]};	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :29:23, :46:24
        nReqBuf_pc = {_RANDOM[2'h1][31:4], _RANDOM[2'h2][3:0]};	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :46:24, :47:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TagBlkMem tagRam (	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:31:22
    .addra (cache_addr),	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:96:17, :98:28
    .clka  (clock),
    .dina  (_GEN_6 ? 15'h0 : {1'h1, iReqBuf_pc[21:8]}),	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:35:29, :46:24, :52:31, :62:7, :96:17, :139:30
    .douta (_tagRam_douta),
    .wea   (cache_we)	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:33:29, :96:17, :98:28, :104:18
  );
  DataBlkMem dataRam (	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:32:23
    .addra (cache_addr),	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:96:17, :98:28
    .clka  (clock),
    .dina  (_GEN_6 ? 128'h0 : io_bus_in_rdata),	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:35:29, :36:30, :96:17
    .douta (_dataRam_douta),
    .wea   (cache_we)	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:33:29, :96:17, :98:28, :104:18
  );
  assign io_core_out_inst = _GEN_2 ? 32'h0 : _instSel_T_2[31:0];	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :17:15, :55:28, :56:{11,31}, :96:17
  assign io_core_out_npc =
    _GEN_2
      ? 32'h0
      : _instSel_T_2[31:26] == 6'h16 | _instSel_T_2[31:26] == 6'h19
        | _instSel_T_2[31:26] == 6'h17
          ? (_instSel_T_2[25]
               ? nReqBuf_pc + {{14{_instSel_T_2[25]}}, _instSel_T_2[25:10], 2'h0}
               : _io_core_out_predictTaken_npc_T)
          : _instSel_T_2[31:26] == 6'h15 | _instSel_T_2[31:26] == 6'h14
              ? nReqBuf_pc
                + {{4{_instSel_T_2[9]}}, _instSel_T_2[9:0], _instSel_T_2[25:10], 2'h0}
              : _io_core_out_predictTaken_npc_T;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :17:15, :47:24, :55:28, :56:31, :65:{26,30}, :67:{16,24}, :69:{18,31}, :71:{15,29,36}, :76:{13,27,34,47}, :96:17
  assign io_core_out_predictTaken =
    ~_GEN & _GEN_1
    & (_instSel_T_2[31:26] == 6'h16 | _instSel_T_2[31:26] == 6'h19
       | _instSel_T_2[31:26] == 6'h17
         ? _instSel_T_2[25]
         : _instSel_T_2[31:26] == 6'h15 | _instSel_T_2[31:26] == 6'h14);	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :17:15, :56:31, :67:{16,24}, :69:{18,31}, :87:21, :96:17, :104:18
  assign io_core_out_isHit = ~_GEN & _GEN_0 & isHit;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :17:15, :52:39, :96:17
  assign io_bus_out_pc =
    _GEN
      ? 32'h80000000
      : _GEN_0
          ? (isHit | ~io_bus_in_rrdy ? 32'h80000000 : nReqBuf_pc)
          : _GEN_3 & io_bus_in_rrdy ? iReqBuf_pc : 32'h80000000;	// src/main/scala/ultra/bus/UltraBusUtils.scala:19:13, src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :18:14, :46:24, :47:24, :52:39, :93:19, :96:17, :104:18, :118:29, :128:27
  assign io_bus_out_rreq =
    ~_GEN & (_GEN_0 ? ~isHit & io_bus_in_rrdy : _GEN_3 & io_bus_in_rrdy);	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :17:15, :18:14, :52:39, :96:17, :104:18, :118:29, :128:27
endmodule

module Decoder_2RI12(	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7
  input  [31:0] io_in_inst,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_isMatched,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [31:0] io_out_bits_imm,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_reg_1_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_out_bits_reg_2_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_bits_wCtrl_en,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_wCtrl_addr	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
);

  wire [31:0] immSext = {{20{io_in_inst[21]}}, io_in_inst[21:10]};	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:9:37, :15:11
  wire        _GEN = io_in_inst[31:22] == 10'hA;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_0 = io_in_inst[31:22] == 10'h9;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_1 = io_in_inst[31:22] == 10'hD;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_2 = io_in_inst[31:22] == 10'hE;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_3 = io_in_inst[31:22] == 10'hA0;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_4 = io_in_inst[31:22] == 10'hA2;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_5 = io_in_inst[31:22] == 10'hA4;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_6 = io_in_inst[31:22] == 10'hA6;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_7 = _GEN_5 | _GEN_6;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:23:18, :62:32, :70:32
  wire        _GEN_8 = _GEN_3 | _GEN_4;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:23:18, :50:32, :56:32
  wire        _GEN_9 = _GEN_1 | _GEN_2;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:23:18, :38:32, :44:32
  wire        _GEN_10 = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_8;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:19:24, :23:18, :50:32, :56:32
  assign io_out_isMatched =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :23:18, :25:24, :31:24, :37:24, :43:24, :49:24, :55:24, :61:24
  assign io_out_bits_exeOp_opType =
    _GEN | _GEN_0 ? 4'h3 : _GEN_9 ? 4'h1 : _GEN_8 ? 4'h6 : _GEN_7 ? 4'h7 : 4'h0;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :23:18, :26:32, :32:32, :38:32, :44:32, :50:32, :56:32, :62:32, :70:32, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:19:17
  assign io_out_bits_exeOp_opFunc =
    _GEN
      ? 3'h1
      : _GEN_0
          ? 3'h2
          : _GEN_1
              ? 3'h3
              : _GEN_2
                  ? 3'h1
                  : _GEN_3 ? 3'h2 : _GEN_4 ? 3'h1 : _GEN_5 ? 3'h2 : {2'h0, _GEN_6};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :23:18, :27:32, :33:32, :39:32, :45:32, :51:32, :57:32, :63:32, :71:32
  assign io_out_bits_imm =
    _GEN | _GEN_0
      ? immSext
      : _GEN_9
          ? {20'h0, io_in_inst[21:10]}
          : _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 ? immSext : 32'h0;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :9:37, :15:11, :16:11, :23:18, :28:23, :38:32, :40:23, :44:32, :46:23, :52:23, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
  assign io_out_bits_reg_1_addr = io_in_inst[9:5];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :10:34
  assign io_out_bits_reg_2_addr = _GEN_10 | ~_GEN_7 ? 5'h0 : io_in_inst[4:0];	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :11:34, :19:24, :23:18, :62:32, :70:32, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:16:15
  assign io_out_bits_wCtrl_en = _GEN_10 | ~_GEN_5 & ~_GEN_6;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :18:22, :19:24, :23:18, :65:28, :73:28, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:16:15
  assign io_out_bits_wCtrl_addr = io_in_inst[4:0];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :11:34
endmodule

module Decoder_2RI16(	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7
  input  [31:0] io_in_pc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_in_inst,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_isMatched,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [31:0] io_out_bits_imm,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_reg_1_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_out_bits_reg_2_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_bits_wCtrl_en,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_wCtrl_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [31:0] io_out_bits_wCtrl_data	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
);

  wire _GEN = io_in_inst[31:26] == 6'h13;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:8:38, :19:19
  wire _GEN_0 = io_in_inst[31:26] == 6'h16;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:8:38, :19:19
  wire _GEN_1 = io_in_inst[31:26] == 6'h19;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:8:38, :19:19
  wire _GEN_2 = io_in_inst[31:26] == 6'h17;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:8:38, :19:19
  wire _GEN_3 = io_in_inst[31:26] == 6'h15;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:8:38, :19:19
  wire _GEN_4 = _GEN_0 | _GEN_1 | _GEN_2;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:19:19
  wire _GEN_5 = io_in_inst[31:26] == 6'h14;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:8:38, :19:19
  assign io_out_isMatched = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_5;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :19:19, :21:24, :30:24, :36:24, :42:24, :48:24
  assign io_out_bits_exeOp_opType =
    _GEN ? 4'h5 : {1'h0, _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_5, 2'h0};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :19:19, :22:32, :24:31, :31:32, :37:32, :43:32, :49:32, :58:32
  assign io_out_bits_exeOp_opFunc =
    _GEN
      ? 3'h1
      : _GEN_0 ? 3'h2 : _GEN_1 ? 3'h3 : _GEN_2 ? 3'h1 : _GEN_3 ? 3'h5 : {_GEN_5, 2'h0};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :19:19, :22:32, :23:32, :24:31, :32:32, :38:32, :44:32, :50:32, :59:32
  assign io_out_bits_imm =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2
      ? {{14{io_in_inst[25]}}, io_in_inst[25:10], 2'h0}
      : _GEN_3 | _GEN_5
          ? {{4{io_in_inst[9]}}, io_in_inst[9:0], io_in_inst[25:10], 2'h0}
          : 32'h0;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :11:37, :12:30, :13:28, :19:19, :24:{15,31}, :45:15, :54:15, :60:15
  assign io_out_bits_reg_1_addr = io_in_inst[9:5];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :9:34
  assign io_out_bits_reg_2_addr = io_in_inst[4:0];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :10:34
  assign io_out_bits_wCtrl_en = _GEN | ~_GEN_4 & _GEN_3;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :19:19, :25:28
  assign io_out_bits_wCtrl_addr = _GEN ? io_in_inst[4:0] : _GEN_4 ? 5'h0 : {4'h0, _GEN_3};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :10:34, :19:19, :26:30, :52:30, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:19:17, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:16:15
  assign io_out_bits_wCtrl_data =
    _GEN ? io_in_pc + 32'h4 : _GEN_4 | ~_GEN_3 ? 32'h0 : io_in_pc + 32'h4;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :13:28, :19:19, :27:{30,42}, :53:42
endmodule

module Decoder_3R(	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7
  input  [31:0] io_in_inst,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_isMatched,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_bits_hasImm,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [31:0] io_out_bits_imm,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_reg_1_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_out_bits_reg_2_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_out_bits_wCtrl_addr	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
);

  wire _GEN = io_in_inst[31:15] == 17'h20;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_0 = io_in_inst[31:15] == 17'h22;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_1 = io_in_inst[31:15] == 17'h38;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_2 = io_in_inst[31:15] == 17'h29;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_3 = io_in_inst[31:15] == 17'h2A;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_4 = io_in_inst[31:15] == 17'h2B;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_5 = io_in_inst[31:15] == 17'h2F;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_6 = io_in_inst[31:15] == 17'h81;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_7 = io_in_inst[31:15] == 17'h89;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_8 = _GEN_6 | _GEN_7;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:19:19, :59:26
  wire _GEN_9 = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:19:19
  assign io_out_isMatched =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :19:19, :21:24, :26:24, :31:24, :36:24, :41:24, :46:24, :51:24, :56:24
  assign io_out_bits_exeOp_opType =
    _GEN | _GEN_0 | _GEN_1
      ? 4'h3
      : _GEN_2 | _GEN_3 | _GEN_4 ? 4'h1 : {2'h0, _GEN_5 | _GEN_6 | _GEN_7, 1'h0};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :19:19, :22:32, :27:32, :32:32, :37:32, :42:32, :47:32, :52:32, :57:32, :64:32, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:16:15
  assign io_out_bits_exeOp_opFunc =
    _GEN
      ? 3'h1
      : _GEN_0
          ? 3'h3
          : _GEN_1
              ? 3'h4
              : _GEN_2
                  ? 3'h3
                  : _GEN_3
                      ? 3'h1
                      : _GEN_4 ? 3'h2 : _GEN_5 ? 3'h1 : _GEN_6 ? 3'h2 : {2'h0, _GEN_7};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :19:19, :23:32, :28:32, :33:32, :38:32, :43:32, :48:32, :52:32, :53:32, :57:32, :58:32, :64:32, :65:32
  assign io_out_bits_hasImm = ~_GEN_9 & _GEN_8;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :19:19, :59:26
  assign io_out_bits_imm = _GEN_9 | ~_GEN_8 ? 32'h0 : {27'h0, io_in_inst[14:10]};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :9:43, :19:19, :59:26, :67:23, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
  assign io_out_bits_reg_1_addr = io_in_inst[9:5];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :10:43
  assign io_out_bits_reg_2_addr = io_in_inst[14:10];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :9:43
  assign io_out_bits_wCtrl_addr = io_in_inst[4:0];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :11:43
endmodule

module Decoder_Special(	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:7:7
  input  [31:0] io_in_pc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_in_inst,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_isMatched,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [31:0] io_out_bits_imm,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_wCtrl_addr	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
);

  wire _GEN = io_in_inst[31:25] == 7'hA;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:8:43, :18:19
  wire _GEN_0 = io_in_inst[31:25] == 7'hE;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:8:43, :18:19
  wire _GEN_1 = _GEN | _GEN_0;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:18:19, :21:32, :27:32
  assign io_out_isMatched = _GEN | _GEN_0;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:7:7, :18:19, :20:24
  assign io_out_bits_exeOp_opType = _GEN_1 ? 4'h3 : 4'h0;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:7:7, :18:19, :21:32, :27:32, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:19:17
  assign io_out_bits_exeOp_opFunc = {2'h0, _GEN_1};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:7:7, :18:19, :21:32, :22:32, :27:32, :28:32
  assign io_out_bits_imm =
    _GEN
      ? {io_in_inst[24:5], 12'h0}
      : _GEN_0 ? {io_in_inst[24:5], 12'h0} + io_in_pc : 32'h0;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:7:7, :9:43, :11:32, :18:19, :23:23, :29:{23,33}, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
  assign io_out_bits_wCtrl_addr = io_in_inst[4:0];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:7:7, :10:43
endmodule

module MultiMux1(	// src/main/scala/ultra/helper/MultiMux1.scala:13:7
  input         io_inputs_0_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_0_bits_exeOp_opType,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_0_bits_exeOp_opFunc,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_0_bits_imm,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_0_bits_reg_1_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_0_bits_reg_2_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_0_bits_wCtrl_en,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_0_bits_wCtrl_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_1_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_1_bits_exeOp_opType,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_1_bits_exeOp_opFunc,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_1_bits_imm,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_1_bits_reg_1_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_1_bits_reg_2_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_1_bits_wCtrl_en,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_1_bits_wCtrl_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_1_bits_wCtrl_data,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_2_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_2_bits_exeOp_opType,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_2_bits_exeOp_opFunc,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_2_bits_hasImm,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_2_bits_imm,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_2_bits_reg_1_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_2_bits_reg_2_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_2_bits_wCtrl_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_3_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_3_bits_exeOp_opType,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_3_bits_exeOp_opFunc,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_3_bits_imm,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_3_bits_wCtrl_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output [3:0]  io_output_bits_exeOp_opType,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output [2:0]  io_output_bits_exeOp_opFunc,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output        io_output_bits_hasImm,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output [31:0] io_output_bits_imm,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output [4:0]  io_output_bits_reg_1_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_output_bits_reg_2_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output        io_output_bits_wCtrl_en,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output [4:0]  io_output_bits_wCtrl_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output [31:0] io_output_bits_wCtrl_data	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
);

  assign io_output_bits_exeOp_opType =
    (io_inputs_0_valid ? io_inputs_0_bits_exeOp_opType : 4'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_exeOp_opType : 4'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_exeOp_opType : 4'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_exeOp_opType : 4'h0);	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :23:22, :26:65, src/main/scala/ultra/pipeline/decode/Du.scala:16:78
  assign io_output_bits_exeOp_opFunc =
    (io_inputs_0_valid ? io_inputs_0_bits_exeOp_opFunc : 3'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_exeOp_opFunc : 3'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_exeOp_opFunc : 3'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_exeOp_opFunc : 3'h0);	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :23:22, :26:65, src/main/scala/ultra/pipeline/decode/Du.scala:16:78
  assign io_output_bits_hasImm =
    io_inputs_0_valid | io_inputs_1_valid | io_inputs_2_valid & io_inputs_2_bits_hasImm
    | io_inputs_3_valid;	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_imm =
    (io_inputs_0_valid ? io_inputs_0_bits_imm : 32'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_imm : 32'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_imm : 32'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_imm : 32'h0);	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :14:14, :21:21, :23:22, :26:65
  assign io_output_bits_reg_1_addr =
    (io_inputs_0_valid ? io_inputs_0_bits_reg_1_addr : 5'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_reg_1_addr : 5'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_reg_1_addr : 5'h0);	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :23:22, :26:65, src/main/scala/ultra/pipeline/decode/Du.scala:16:78
  assign io_output_bits_reg_2_addr =
    (io_inputs_0_valid ? io_inputs_0_bits_reg_2_addr : 5'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_reg_2_addr : 5'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_reg_2_addr : 5'h0);	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :23:22, :26:65, src/main/scala/ultra/pipeline/decode/Du.scala:16:78
  assign io_output_bits_wCtrl_en =
    io_inputs_0_valid & io_inputs_0_bits_wCtrl_en | io_inputs_1_valid
    & io_inputs_1_bits_wCtrl_en | io_inputs_2_valid | io_inputs_3_valid;	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_wCtrl_addr =
    (io_inputs_0_valid ? io_inputs_0_bits_wCtrl_addr : 5'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_wCtrl_addr : 5'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_wCtrl_addr : 5'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_wCtrl_addr : 5'h0);	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :23:22, :26:65, src/main/scala/ultra/pipeline/decode/Du.scala:16:78
  assign io_output_bits_wCtrl_data =
    io_inputs_1_valid ? io_inputs_1_bits_wCtrl_data : 32'h0;	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :14:14, :21:21, :23:22
endmodule

module Du(	// src/main/scala/ultra/pipeline/decode/Du.scala:7:7
  input  [31:0] io_in_pc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_in_inst,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_bits_hasImm,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [31:0] io_out_bits_imm,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_reg_1_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_out_bits_reg_2_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_bits_wCtrl_en,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_wCtrl_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [31:0] io_out_bits_wCtrl_data	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
);

  wire        _decoders_3_io_out_isMatched;	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
  wire [3:0]  _decoders_3_io_out_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
  wire [2:0]  _decoders_3_io_out_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
  wire [31:0] _decoders_3_io_out_bits_imm;	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
  wire [4:0]  _decoders_3_io_out_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
  wire        _decoders_2_io_out_isMatched;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire [3:0]  _decoders_2_io_out_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire [2:0]  _decoders_2_io_out_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire        _decoders_2_io_out_bits_hasImm;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire [31:0] _decoders_2_io_out_bits_imm;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire [4:0]  _decoders_2_io_out_bits_reg_1_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire [4:0]  _decoders_2_io_out_bits_reg_2_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire [4:0]  _decoders_2_io_out_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire        _decoders_1_io_out_isMatched;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire [3:0]  _decoders_1_io_out_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire [2:0]  _decoders_1_io_out_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire [31:0] _decoders_1_io_out_bits_imm;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire [4:0]  _decoders_1_io_out_bits_reg_1_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire [4:0]  _decoders_1_io_out_bits_reg_2_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire        _decoders_1_io_out_bits_wCtrl_en;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire [4:0]  _decoders_1_io_out_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire [31:0] _decoders_1_io_out_bits_wCtrl_data;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire        _decoders_0_io_out_isMatched;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  wire [3:0]  _decoders_0_io_out_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  wire [2:0]  _decoders_0_io_out_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  wire [31:0] _decoders_0_io_out_bits_imm;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  wire [4:0]  _decoders_0_io_out_bits_reg_1_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  wire [4:0]  _decoders_0_io_out_bits_reg_2_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  wire        _decoders_0_io_out_bits_wCtrl_en;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  wire [4:0]  _decoders_0_io_out_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  Decoder_2RI12 decoders_0 (	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_in_inst               (io_in_inst),
    .io_out_isMatched         (_decoders_0_io_out_isMatched),
    .io_out_bits_exeOp_opType (_decoders_0_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_decoders_0_io_out_bits_exeOp_opFunc),
    .io_out_bits_imm          (_decoders_0_io_out_bits_imm),
    .io_out_bits_reg_1_addr   (_decoders_0_io_out_bits_reg_1_addr),
    .io_out_bits_reg_2_addr   (_decoders_0_io_out_bits_reg_2_addr),
    .io_out_bits_wCtrl_en     (_decoders_0_io_out_bits_wCtrl_en),
    .io_out_bits_wCtrl_addr   (_decoders_0_io_out_bits_wCtrl_addr)
  );
  Decoder_2RI16 decoders_1 (	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_in_pc                 (io_in_pc),
    .io_in_inst               (io_in_inst),
    .io_out_isMatched         (_decoders_1_io_out_isMatched),
    .io_out_bits_exeOp_opType (_decoders_1_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_decoders_1_io_out_bits_exeOp_opFunc),
    .io_out_bits_imm          (_decoders_1_io_out_bits_imm),
    .io_out_bits_reg_1_addr   (_decoders_1_io_out_bits_reg_1_addr),
    .io_out_bits_reg_2_addr   (_decoders_1_io_out_bits_reg_2_addr),
    .io_out_bits_wCtrl_en     (_decoders_1_io_out_bits_wCtrl_en),
    .io_out_bits_wCtrl_addr   (_decoders_1_io_out_bits_wCtrl_addr),
    .io_out_bits_wCtrl_data   (_decoders_1_io_out_bits_wCtrl_data)
  );
  Decoder_3R decoders_2 (	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_in_inst               (io_in_inst),
    .io_out_isMatched         (_decoders_2_io_out_isMatched),
    .io_out_bits_exeOp_opType (_decoders_2_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_decoders_2_io_out_bits_exeOp_opFunc),
    .io_out_bits_hasImm       (_decoders_2_io_out_bits_hasImm),
    .io_out_bits_imm          (_decoders_2_io_out_bits_imm),
    .io_out_bits_reg_1_addr   (_decoders_2_io_out_bits_reg_1_addr),
    .io_out_bits_reg_2_addr   (_decoders_2_io_out_bits_reg_2_addr),
    .io_out_bits_wCtrl_addr   (_decoders_2_io_out_bits_wCtrl_addr)
  );
  Decoder_Special decoders_3 (	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
    .io_in_pc                 (io_in_pc),
    .io_in_inst               (io_in_inst),
    .io_out_isMatched         (_decoders_3_io_out_isMatched),
    .io_out_bits_exeOp_opType (_decoders_3_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_decoders_3_io_out_bits_exeOp_opFunc),
    .io_out_bits_imm          (_decoders_3_io_out_bits_imm),
    .io_out_bits_wCtrl_addr   (_decoders_3_io_out_bits_wCtrl_addr)
  );
  MultiMux1 dMux (	// src/main/scala/ultra/pipeline/decode/Du.scala:16:20
    .io_inputs_0_valid             (_decoders_0_io_out_isMatched),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_0_bits_exeOp_opType (_decoders_0_io_out_bits_exeOp_opType),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_0_bits_exeOp_opFunc (_decoders_0_io_out_bits_exeOp_opFunc),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_0_bits_imm          (_decoders_0_io_out_bits_imm),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_0_bits_reg_1_addr   (_decoders_0_io_out_bits_reg_1_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_0_bits_reg_2_addr   (_decoders_0_io_out_bits_reg_2_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_0_bits_wCtrl_en     (_decoders_0_io_out_bits_wCtrl_en),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_0_bits_wCtrl_addr   (_decoders_0_io_out_bits_wCtrl_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_1_valid             (_decoders_1_io_out_isMatched),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_exeOp_opType (_decoders_1_io_out_bits_exeOp_opType),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_exeOp_opFunc (_decoders_1_io_out_bits_exeOp_opFunc),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_imm          (_decoders_1_io_out_bits_imm),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_reg_1_addr   (_decoders_1_io_out_bits_reg_1_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_reg_2_addr   (_decoders_1_io_out_bits_reg_2_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_wCtrl_en     (_decoders_1_io_out_bits_wCtrl_en),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_wCtrl_addr   (_decoders_1_io_out_bits_wCtrl_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_wCtrl_data   (_decoders_1_io_out_bits_wCtrl_data),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_2_valid             (_decoders_2_io_out_isMatched),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_2_bits_exeOp_opType (_decoders_2_io_out_bits_exeOp_opType),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_2_bits_exeOp_opFunc (_decoders_2_io_out_bits_exeOp_opFunc),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_2_bits_hasImm       (_decoders_2_io_out_bits_hasImm),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_2_bits_imm          (_decoders_2_io_out_bits_imm),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_2_bits_reg_1_addr   (_decoders_2_io_out_bits_reg_1_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_2_bits_reg_2_addr   (_decoders_2_io_out_bits_reg_2_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_2_bits_wCtrl_addr   (_decoders_2_io_out_bits_wCtrl_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_3_valid             (_decoders_3_io_out_isMatched),	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
    .io_inputs_3_bits_exeOp_opType (_decoders_3_io_out_bits_exeOp_opType),	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
    .io_inputs_3_bits_exeOp_opFunc (_decoders_3_io_out_bits_exeOp_opFunc),	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
    .io_inputs_3_bits_imm          (_decoders_3_io_out_bits_imm),	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
    .io_inputs_3_bits_wCtrl_addr   (_decoders_3_io_out_bits_wCtrl_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
    .io_output_bits_exeOp_opType   (io_out_bits_exeOp_opType),
    .io_output_bits_exeOp_opFunc   (io_out_bits_exeOp_opFunc),
    .io_output_bits_hasImm         (io_out_bits_hasImm),
    .io_output_bits_imm            (io_out_bits_imm),
    .io_output_bits_reg_1_addr     (io_out_bits_reg_1_addr),
    .io_output_bits_reg_2_addr     (io_out_bits_reg_2_addr),
    .io_output_bits_wCtrl_en       (io_out_bits_wCtrl_en),
    .io_output_bits_wCtrl_addr     (io_out_bits_wCtrl_addr),
    .io_output_bits_wCtrl_data     (io_out_bits_wCtrl_data)
  );
endmodule

module UltraDecodeStage(	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
  input         clock,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
                reset,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
                io_pipe_fetch_in_req,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  input  [31:0] io_pipe_fetch_in_bits_pc,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
                io_pipe_fetch_in_bits_inst,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  input         io_pipe_fetch_in_bits_predictTaken,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output        io_pipe_fetch_out_ack,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  input         io_pipe_exe_in_ack,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [3:0]  io_pipe_exe_out_bits_exeOp_opType,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [2:0]  io_pipe_exe_out_bits_exeOp_opFunc,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output        io_pipe_exe_out_bits_wCtrl_en,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [4:0]  io_pipe_exe_out_bits_wCtrl_addr,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [31:0] io_pipe_exe_out_bits_wCtrl_data,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output        io_pipe_exe_out_bits_operands_hasImm,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [31:0] io_pipe_exe_out_bits_operands_imm,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
                io_pipe_exe_out_bits_operands_regData_1,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
                io_pipe_exe_out_bits_operands_regData_2,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [4:0]  io_pipe_exe_out_readInfo_reg_1_addr,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
                io_pipe_exe_out_readInfo_reg_2_addr,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [31:0] io_pipe_exe_out_fetchInfo_pc,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output        io_pipe_exe_out_fetchInfo_predictTaken,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
                io_pipe_exe_out_req,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  input         io_pipe_br_isMispredict,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  input  [31:0] io_aside_in_regLeft,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
                io_aside_in_regRight,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [4:0]  io_aside_out_reg_1_addr,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
                io_aside_out_reg_2_addr	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
);

  wire [3:0]  _du_io_out_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire [2:0]  _du_io_out_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire        _du_io_out_bits_hasImm;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire [31:0] _du_io_out_bits_imm;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire [4:0]  _du_io_out_bits_reg_1_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire [4:0]  _du_io_out_bits_reg_2_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire        _du_io_out_bits_wCtrl_en;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire [4:0]  _du_io_out_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire [31:0] _du_io_out_bits_wCtrl_data;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  reg  [3:0]  pipeOutReg_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [2:0]  pipeOutReg_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg         pipeOutReg_bits_wCtrl_en;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [4:0]  pipeOutReg_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [31:0] pipeOutReg_bits_wCtrl_data;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg         pipeOutReg_bits_operands_hasImm;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [31:0] pipeOutReg_bits_operands_imm;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [31:0] pipeOutReg_bits_operands_regData_1;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [31:0] pipeOutReg_bits_operands_regData_2;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [4:0]  pipeOutReg_readInfo_reg_1_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [4:0]  pipeOutReg_readInfo_reg_2_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [31:0] pipeOutReg_fetchInfo_pc;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg         pipeOutReg_fetchInfo_predictTaken;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg         pipeOutReg_req;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg         dcstat;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:36:23
  wire        _GEN = dcstat & io_pipe_exe_in_ack;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:36:23, :61:19, :70:33, :71:37
  wire        _GEN_0 = ~dcstat | _GEN;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:36:23, :61:19, :63:35, :70:33, :71:37
  always @(posedge clock) begin	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
    if (reset) begin	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
      pipeOutReg_bits_exeOp_opType <= 4'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:19:17
      pipeOutReg_bits_exeOp_opFunc <= 3'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
      pipeOutReg_bits_wCtrl_en <= 1'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:10:25, :11:27
      pipeOutReg_bits_wCtrl_addr <= 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
      pipeOutReg_bits_wCtrl_data <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      pipeOutReg_bits_operands_hasImm <= 1'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:10:25, :11:27
      pipeOutReg_bits_operands_imm <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      pipeOutReg_bits_operands_regData_1 <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      pipeOutReg_bits_operands_regData_2 <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      pipeOutReg_readInfo_reg_1_addr <= 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
      pipeOutReg_readInfo_reg_2_addr <= 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
      pipeOutReg_fetchInfo_pc <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      pipeOutReg_fetchInfo_predictTaken <= 1'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:10:25, :11:27
      pipeOutReg_req <= 1'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:10:25, :11:27
      dcstat <= 1'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:10:25, :36:23
    end
    else begin	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
      automatic logic _GEN_1;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:61:19, :63:35
      _GEN_1 = ~dcstat | _GEN;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:36:23, :61:19, :63:35, :70:33, :71:37
      if (io_pipe_br_isMispredict) begin	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
        pipeOutReg_bits_exeOp_opType <= 4'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:19:17
        pipeOutReg_bits_exeOp_opFunc <= 3'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_wCtrl_addr <= 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
        pipeOutReg_bits_wCtrl_data <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
        pipeOutReg_bits_operands_imm <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
        pipeOutReg_bits_operands_regData_1 <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
        pipeOutReg_bits_operands_regData_2 <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
        pipeOutReg_readInfo_reg_1_addr <= 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
        pipeOutReg_readInfo_reg_2_addr <= 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
        pipeOutReg_fetchInfo_pc <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      end
      else if (_GEN_1) begin	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:61:19, :63:35
        pipeOutReg_bits_exeOp_opType <=
          io_pipe_fetch_in_req ? _du_io_out_bits_exeOp_opType : 4'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :39:16, :50:27, :63:35, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:19:17
        pipeOutReg_bits_exeOp_opFunc <=
          io_pipe_fetch_in_req ? _du_io_out_bits_exeOp_opFunc : 3'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27, :27:18, :39:16, :50:27, :63:35
        pipeOutReg_bits_wCtrl_addr <=
          io_pipe_fetch_in_req ? _du_io_out_bits_wCtrl_addr : 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :39:16, :51:27, :63:35, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
        pipeOutReg_bits_wCtrl_data <=
          io_pipe_fetch_in_req ? _du_io_out_bits_wCtrl_data : 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :39:16, :51:27, :63:35, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
        pipeOutReg_bits_operands_imm <=
          io_pipe_fetch_in_req ? _du_io_out_bits_imm : 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :39:16, :53:34, :63:35, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
        pipeOutReg_bits_operands_regData_1 <=
          io_pipe_fetch_in_req ? io_aside_in_regLeft : 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :39:16, :54:40, :63:35, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
        pipeOutReg_bits_operands_regData_2 <=
          io_pipe_fetch_in_req ? io_aside_in_regRight : 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :39:16, :55:40, :63:35, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
        pipeOutReg_readInfo_reg_1_addr <=
          io_pipe_fetch_in_req ? _du_io_out_bits_reg_1_addr : 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :39:16, :48:31, :63:35, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
        pipeOutReg_readInfo_reg_2_addr <=
          io_pipe_fetch_in_req ? _du_io_out_bits_reg_2_addr : 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :39:16, :49:31, :63:35, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
        pipeOutReg_fetchInfo_pc <=
          io_pipe_fetch_in_req ? io_pipe_fetch_in_bits_pc : 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :39:16, :47:26, :63:35, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      end
      pipeOutReg_bits_wCtrl_en <=
        ~io_pipe_br_isMispredict
        & (_GEN_1
             ? io_pipe_fetch_in_req & _du_io_out_bits_wCtrl_en
             : pipeOutReg_bits_wCtrl_en);	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :38:12, :39:16, :51:27, :58:32, :61:19, :63:35
      pipeOutReg_bits_operands_hasImm <=
        ~io_pipe_br_isMispredict
        & (_GEN_1
             ? io_pipe_fetch_in_req & _du_io_out_bits_hasImm
             : pipeOutReg_bits_operands_hasImm);	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :38:12, :39:16, :52:37, :58:32, :61:19, :63:35
      pipeOutReg_fetchInfo_predictTaken <=
        ~io_pipe_br_isMispredict
        & (_GEN_1
             ? io_pipe_fetch_in_req & io_pipe_fetch_in_bits_predictTaken
             : pipeOutReg_fetchInfo_predictTaken);	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :38:12, :39:16, :47:26, :58:32, :61:19, :63:35
      pipeOutReg_req <=
        ~io_pipe_br_isMispredict & (_GEN_0 ? io_pipe_fetch_in_req : pipeOutReg_req);	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :36:23, :38:12, :39:16, :58:32, :61:19, :63:35, :70:33, :71:37
      dcstat <= ~io_pipe_br_isMispredict & (_GEN_0 ? io_pipe_fetch_in_req : dcstat);	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:36:23, :38:12, :58:32, :61:19, :63:35, :70:33, :71:37
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
      automatic logic [31:0] _RANDOM[0:6];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
        end	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
        pipeOutReg_bits_exeOp_opType = _RANDOM[3'h0][3:0];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_exeOp_opFunc = _RANDOM[3'h0][6:4];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_wCtrl_en = _RANDOM[3'h0][7];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_wCtrl_addr = _RANDOM[3'h0][12:8];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_wCtrl_data = {_RANDOM[3'h0][31:13], _RANDOM[3'h1][12:0]};	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_operands_hasImm = _RANDOM[3'h1][13];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_operands_imm = {_RANDOM[3'h1][31:14], _RANDOM[3'h2][13:0]};	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_operands_regData_1 = {_RANDOM[3'h2][31:14], _RANDOM[3'h3][13:0]};	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_operands_regData_2 = {_RANDOM[3'h3][31:14], _RANDOM[3'h4][13:0]};	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_readInfo_reg_1_addr = _RANDOM[3'h4][18:14];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_readInfo_reg_2_addr = _RANDOM[3'h4][23:19];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_fetchInfo_pc = {_RANDOM[3'h4][31:24], _RANDOM[3'h5][23:0]};	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_fetchInfo_predictTaken = _RANDOM[3'h6][24];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_req = _RANDOM[3'h6][25];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        dcstat = _RANDOM[3'h6][26];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27, :36:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Du du (	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
    .io_in_pc                 (io_pipe_fetch_in_bits_pc),
    .io_in_inst               (io_pipe_fetch_in_bits_inst),
    .io_out_bits_exeOp_opType (_du_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_du_io_out_bits_exeOp_opFunc),
    .io_out_bits_hasImm       (_du_io_out_bits_hasImm),
    .io_out_bits_imm          (_du_io_out_bits_imm),
    .io_out_bits_reg_1_addr   (_du_io_out_bits_reg_1_addr),
    .io_out_bits_reg_2_addr   (_du_io_out_bits_reg_2_addr),
    .io_out_bits_wCtrl_en     (_du_io_out_bits_wCtrl_en),
    .io_out_bits_wCtrl_addr   (_du_io_out_bits_wCtrl_addr),
    .io_out_bits_wCtrl_data   (_du_io_out_bits_wCtrl_data)
  );
  assign io_pipe_fetch_out_ack = ~io_pipe_br_isMispredict & _GEN_0 & io_pipe_fetch_in_req;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :36:23, :38:12, :40:27, :58:32, :61:19, :63:35, :70:33, :71:37
  assign io_pipe_exe_out_bits_exeOp_opType = pipeOutReg_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_exeOp_opFunc = pipeOutReg_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_wCtrl_en = pipeOutReg_bits_wCtrl_en;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_wCtrl_addr = pipeOutReg_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_wCtrl_data = pipeOutReg_bits_wCtrl_data;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_operands_hasImm = pipeOutReg_bits_operands_hasImm;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_operands_imm = pipeOutReg_bits_operands_imm;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_operands_regData_1 = pipeOutReg_bits_operands_regData_1;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_operands_regData_2 = pipeOutReg_bits_operands_regData_2;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_readInfo_reg_1_addr = pipeOutReg_readInfo_reg_1_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_readInfo_reg_2_addr = pipeOutReg_readInfo_reg_2_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_fetchInfo_pc = pipeOutReg_fetchInfo_pc;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_fetchInfo_predictTaken = pipeOutReg_fetchInfo_predictTaken;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_req = pipeOutReg_req;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_aside_out_reg_1_addr =
    io_pipe_fetch_in_bits_inst[31:28] == 4'h1 ? 5'h0 : io_pipe_fetch_in_bits_inst[9:5];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :14:{14,22,36}, :16:29, :18:{29,38}, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
  assign io_aside_out_reg_2_addr =
    io_pipe_fetch_in_bits_inst[31:24] == 8'h0
      ? io_pipe_fetch_in_bits_inst[14:10]
      : io_pipe_fetch_in_bits_inst[4:0];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :20:{14,22,34}, :22:{29,38}, :24:{29,38}
endmodule

module Regfile(	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
  input         clock,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
                reset,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
  input  [4:0]  io_rChannel_1_in_addr,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:9:14
  output [31:0] io_rChannel_1_out,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:9:14
  input  [4:0]  io_rChannel_2_in_addr,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:9:14
  output [31:0] io_rChannel_2_out,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:9:14
  input         io_wChannel_en,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:9:14
  input  [4:0]  io_wChannel_addr,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:9:14
  input  [31:0] io_wChannel_data	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:9:14
);

  reg  [31:0]       regs_0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_1;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_2;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_3;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_4;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_5;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_6;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_7;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_8;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_9;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_10;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_11;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_12;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_13;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_14;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_15;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_16;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_17;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_18;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_19;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_20;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_21;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_22;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_23;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_24;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_25;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_26;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_27;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_28;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_29;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_30;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_31;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  wire [31:0][31:0] _GEN =
    {{regs_31},
     {regs_30},
     {regs_29},
     {regs_28},
     {regs_27},
     {regs_26},
     {regs_25},
     {regs_24},
     {regs_23},
     {regs_22},
     {regs_21},
     {regs_20},
     {regs_19},
     {regs_18},
     {regs_17},
     {regs_16},
     {regs_15},
     {regs_14},
     {regs_13},
     {regs_12},
     {regs_11},
     {regs_10},
     {regs_9},
     {regs_8},
     {regs_7},
     {regs_6},
     {regs_5},
     {regs_4},
     {regs_3},
     {regs_2},
     {regs_1},
     {regs_0}};	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21, :22:23
  always @(posedge clock) begin	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
    if (reset) begin	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
      regs_0 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_1 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_2 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_3 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_4 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_5 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_6 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_7 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_8 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_9 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_10 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_11 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_12 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_13 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_14 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_15 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_16 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_17 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_18 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_19 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_20 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_21 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_22 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_23 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_24 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_25 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_26 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_27 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_28 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_29 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_30 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_31 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
    end
    else begin	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
      if (io_wChannel_en & io_wChannel_addr == 5'h0)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_0 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_1 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h2)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_2 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h3)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_3 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h4)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_4 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h5)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_5 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h6)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_6 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h7)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_7 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h8)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_8 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h9)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_9 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'hA)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_10 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'hB)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_11 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'hC)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_12 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'hD)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_13 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'hE)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_14 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'hF)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_15 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h10)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_16 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h11)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_17 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h12)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_18 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h13)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_19 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h14)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_20 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h15)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_21 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h16)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_22 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h17)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_23 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h18)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_24 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h19)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_25 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1A)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_26 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1B)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_27 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1C)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_28 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1D)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_29 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1E)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_30 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & (&io_wChannel_addr))	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21, :36:25, :37:28
        regs_31 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
      automatic logic [31:0] _RANDOM[0:31];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
        end	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
        regs_0 = _RANDOM[5'h0];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_1 = _RANDOM[5'h1];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_2 = _RANDOM[5'h2];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_3 = _RANDOM[5'h3];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_4 = _RANDOM[5'h4];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_5 = _RANDOM[5'h5];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_6 = _RANDOM[5'h6];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_7 = _RANDOM[5'h7];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_8 = _RANDOM[5'h8];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_9 = _RANDOM[5'h9];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_10 = _RANDOM[5'hA];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_11 = _RANDOM[5'hB];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_12 = _RANDOM[5'hC];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_13 = _RANDOM[5'hD];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_14 = _RANDOM[5'hE];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_15 = _RANDOM[5'hF];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_16 = _RANDOM[5'h10];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_17 = _RANDOM[5'h11];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_18 = _RANDOM[5'h12];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_19 = _RANDOM[5'h13];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_20 = _RANDOM[5'h14];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_21 = _RANDOM[5'h15];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_22 = _RANDOM[5'h16];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_23 = _RANDOM[5'h17];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_24 = _RANDOM[5'h18];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_25 = _RANDOM[5'h19];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_26 = _RANDOM[5'h1A];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_27 = _RANDOM[5'h1B];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_28 = _RANDOM[5'h1C];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_29 = _RANDOM[5'h1D];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_30 = _RANDOM[5'h1E];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_31 = _RANDOM[5'h1F];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rChannel_1_out =
    io_rChannel_1_in_addr == 5'h0
      ? 32'h0
      : io_rChannel_1_in_addr == io_wChannel_addr & io_wChannel_en
          ? io_wChannel_data
          : _GEN[io_rChannel_1_in_addr];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:29, :14:{31,40}, :15:23, :17:27, :18:5, :19:5, :20:23, :22:23
  assign io_rChannel_2_out =
    io_rChannel_2_in_addr == 5'h0
      ? 32'h0
      : io_rChannel_2_in_addr == io_wChannel_addr & io_wChannel_en
          ? io_wChannel_data
          : _GEN[io_rChannel_2_in_addr];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:29, :22:23, :25:{31,40}, :26:23, :28:27, :29:7, :30:5, :31:23, :33:23
endmodule

module AlphaExeStage(	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7
  input         clock,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7
                reset,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7
  input  [3:0]  io_pipe_decode_in_bits_exeOp_opType,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
  input  [2:0]  io_pipe_decode_in_bits_exeOp_opFunc,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
  input         io_pipe_decode_in_bits_wCtrl_en,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
  input  [4:0]  io_pipe_decode_in_bits_wCtrl_addr,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
  input  [31:0] io_pipe_decode_in_bits_wCtrl_data,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
  input         io_pipe_decode_in_bits_operands_hasImm,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
  input  [31:0] io_pipe_decode_in_bits_operands_imm,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
                io_pipe_decode_in_bits_operands_regData_1,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
                io_pipe_decode_in_bits_operands_regData_2,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
  input  [4:0]  io_pipe_decode_in_readInfo_reg_1_addr,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
                io_pipe_decode_in_readInfo_reg_2_addr,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
  input  [31:0] io_pipe_decode_in_fetchInfo_pc,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
  input         io_pipe_decode_in_fetchInfo_predictTaken,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
                io_pipe_decode_in_req,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
  output        io_pipe_decode_out_ack,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
                io_pipe_wback_out_bits_en,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
  output [4:0]  io_pipe_wback_out_bits_addr,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
  output [31:0] io_pipe_wback_out_bits_data,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
  output        io_pipe_br_isMispredict,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
  output [31:0] io_pipe_br_npc,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
  input  [31:0] io_aside_in_rdata,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
  input         io_aside_in_rrdy,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
                io_aside_in_rvalid,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
                io_aside_in_wrdy,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
  output        io_aside_out_rreq,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
                io_aside_out_wreq,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
  output [3:0]  io_aside_out_byteSelN,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
  output [31:0] io_aside_out_addr,	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
                io_aside_out_wdata	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
);

  wire [3:0][3:0] _GEN = '{4'h7, 4'hB, 4'hD, 4'hE};	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:171:31, :173:19, :175:20, :178:20, :181:20, :184:20
  reg             exStat;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:25:23
  reg             preWrBuf_en;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25
  reg  [4:0]      preWrBuf_addr;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25
  reg  [31:0]     preWrBuf_data;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25
  wire [31:0]     regLeft =
    preWrBuf_en & preWrBuf_addr == io_pipe_decode_in_readInfo_reg_1_addr
      ? preWrBuf_data
      : io_pipe_decode_in_bits_operands_regData_1;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :29:26, :30:{22,40,50}, :31:11
  wire [31:0]     regRight =
    preWrBuf_en & preWrBuf_addr == io_pipe_decode_in_readInfo_reg_2_addr
      ? preWrBuf_data
      : io_pipe_decode_in_bits_operands_regData_2;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :29:26, :30:{22,40,50}, :31:11
  wire [31:0]     aluRight =
    io_pipe_decode_in_bits_operands_hasImm
      ? io_pipe_decode_in_bits_operands_imm
      : regRight;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:29:26, :30:50, :31:11, :42:29, :43:38, :44:14
  wire [31:0]     branchTarget =
    io_pipe_decode_in_fetchInfo_pc + io_pipe_decode_in_bits_operands_imm;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:131:35
  wire [31:0]     defaultTarget = io_pipe_decode_in_fetchInfo_pc + 32'h4;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:134:35
  reg  [4:0]      loadInfoBuf_addr;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:190:28
  wire            asideOutInfo_rreq = io_pipe_decode_in_bits_exeOp_opType == 4'h6;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:192:51
  wire            asideOutInfo_wreq = io_pipe_decode_in_bits_exeOp_opType == 4'h7;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:184:20, :193:51
  wire [31:0]     _asideOutInfo_addr_T_2 = regLeft + io_pipe_decode_in_bits_operands_imm;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:29:26, :30:50, :31:11, :194:40
  wire            _asideOutInfo_byteSelN_T_1 =
    io_pipe_decode_in_bits_exeOp_opFunc == 3'h2;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:172:15
  wire            _GEN_0 = io_pipe_decode_in_bits_exeOp_opType == 4'h0;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:171:31, :202:43
  wire            _GEN_1 = io_pipe_decode_in_bits_exeOp_opType == 4'h3;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:202:43
  wire            _GEN_2 = io_pipe_decode_in_bits_exeOp_opFunc == 3'h1;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:88:39
  wire            _GEN_3 = io_pipe_decode_in_bits_exeOp_opFunc == 3'h2;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:88:39, :172:15
  wire            _GEN_4 = io_pipe_decode_in_bits_exeOp_opFunc == 3'h3;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:88:39
  wire            _GEN_5 = io_pipe_decode_in_bits_exeOp_opType == 4'h1;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:202:43
  wire            _GEN_6 = io_pipe_decode_in_bits_exeOp_opType == 4'h2;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:202:43
  wire [62:0]     _GEN_7 = {31'h0, regLeft};	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:29:26, :30:50, :31:11, :93:26, :124:23
  wire [62:0]     _res_T_37 = _GEN_7 << aluRight[4:0];	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:42:29, :43:38, :44:14, :124:{23,33}
  wire            _GEN_8 = io_pipe_decode_in_bits_exeOp_opType == 4'h4;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:202:43
  wire            _GEN_9 =
    (|io_pipe_decode_in_bits_wCtrl_addr) & io_pipe_decode_in_bits_wCtrl_en;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:71:15, :80:29, :81:17, :83:14
  wire            _io_pipe_br_T = io_pipe_decode_in_bits_exeOp_opFunc == 3'h1;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:88:39, :139:39
  wire            _GEN_10 = regLeft == regRight;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:29:26, :30:50, :31:11, :141:{21,34}, :142:28, :145:28
  wire            _io_pipe_br_T_2 = io_pipe_decode_in_bits_exeOp_opFunc == 3'h3;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:88:39, :139:39
  wire            _io_pipe_br_T_5 = $signed(regLeft) >= $signed(regRight);	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:29:26, :30:50, :31:11, :150:28
  wire            _io_pipe_br_T_6 = io_pipe_decode_in_bits_exeOp_opFunc == 3'h2;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:139:39, :172:15
  wire            _io_pipe_br_T_7 = regLeft == regRight;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:29:26, :30:50, :31:11, :159:21
  wire            _GEN_11 = io_pipe_decode_in_bits_exeOp_opType == 4'h5;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:202:43
  wire            _GEN_12 = _GEN_8 | _GEN_11;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:80:29, :202:43
  wire            _GEN_13 = _GEN_1 | _GEN_5 | _GEN_6;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:71:23, :202:43
  wire            _GEN_14 = _GEN_12 & (|io_pipe_decode_in_bits_wCtrl_addr);	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:49:23, :71:15, :80:29, :83:14, :202:43
  wire            _GEN_15 = ~io_pipe_decode_in_req | _GEN_0;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:49:23, :201:25, :202:43
  wire            _GEN_16 = _GEN_0 | _GEN_1 | _GEN_5 | _GEN_6;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:50:16, :202:43
  wire            _GEN_17 = ~exStat & io_pipe_decode_in_req;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:25:23, :50:16, :198:17, :201:25, :202:43
  wire            _GEN_18 = io_pipe_decode_in_bits_exeOp_opType == 4'h6;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:192:51, :202:43
  wire            _GEN_19 = _GEN_0 | _GEN_1 | _GEN_5 | _GEN_6 | _GEN_8 | _GEN_11;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:190:28, :202:43
  wire            _GEN_20 = io_pipe_decode_in_bits_exeOp_opType == 4'h7;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:184:20, :202:43
  wire            _GEN_21 = _GEN_20 & io_aside_in_wrdy;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:25:23, :202:43, :249:35, :250:22
  wire            _GEN_22 = ~_GEN_17 | _GEN_19 | ~(_GEN_18 ? io_aside_in_rrdy : _GEN_21);	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:25:23, :50:16, :51:18, :190:28, :198:17, :201:25, :202:43, :241:35, :244:28, :249:35, :250:22, :252:28
  wire            _GEN_23 = exStat & io_aside_in_rvalid;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:25:23, :198:17, :259:31, :260:16
  wire            _GEN_24 = _GEN_23 & (|loadInfoBuf_addr);	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:25:23, :49:23, :71:{15,23}, :190:28, :198:17, :259:31, :260:16
  always @(posedge clock) begin	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7
    if (reset) begin	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7
      exStat <= 1'h0;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7, :25:23
      preWrBuf_en <= 1'h0;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7, :26:25
      preWrBuf_addr <= 5'h0;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
      preWrBuf_data <= 32'h0;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :87:26
      loadInfoBuf_addr <= 5'h0;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:190:28, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
    end
    else begin	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7
      if (exStat) begin	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:25:23
        exStat <= ~_GEN_23 & exStat;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:25:23, :198:17, :259:31, :260:16
        if (_GEN_23) begin	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:25:23, :198:17, :259:31, :260:16
          preWrBuf_en <= |loadInfoBuf_addr;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :71:15, :190:28
          preWrBuf_addr <= (|loadInfoBuf_addr) ? loadInfoBuf_addr : 5'h0;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :49:23, :71:{15,23}, :75:19, :190:28, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
          preWrBuf_data <= (|loadInfoBuf_addr) ? io_aside_in_rdata : 32'h0;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :49:23, :71:{15,23}, :76:19, :87:26, :190:28
        end
      end
      else begin	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:25:23
        if (io_pipe_decode_in_req)	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:13:14
          exStat <= ~_GEN_19 & (_GEN_18 ? io_aside_in_rrdy | exStat : ~_GEN_21 & exStat);	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:25:23, :190:28, :202:43, :204:20, :208:20, :214:20, :220:20, :226:20, :233:20, :241:35, :242:22, :249:35, :250:22
        if (_GEN_15) begin	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :49:23, :201:25, :202:43
        end
        else begin	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :201:25, :202:43
          if (_GEN_13) begin	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:55:23, :71:23, :202:43
            preWrBuf_en <= |io_pipe_decode_in_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :71:15
            preWrBuf_addr <=
              (|io_pipe_decode_in_bits_wCtrl_addr)
                ? io_pipe_decode_in_bits_wCtrl_addr
                : 5'h0;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :49:23, :71:{15,23}, :75:19, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
          end
          else begin	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:55:23, :202:43
            if (_GEN_12)	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:64:29, :80:29, :202:43
              preWrBuf_en <= _GEN_9;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :80:29, :81:17, :83:14
            if (_GEN_14)	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :49:23, :64:29, :67:16, :80:29, :83:14, :202:43
              preWrBuf_addr <= io_pipe_decode_in_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25
          end
          if (_GEN_1) begin	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:202:43
            if (|io_pipe_decode_in_bits_wCtrl_addr) begin	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:71:15
              if (_GEN_2)	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:88:39
                preWrBuf_data <= regLeft + aluRight;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :29:26, :30:50, :31:11, :42:29, :43:38, :44:14, :90:31
              else if (_GEN_3)	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:88:39
                preWrBuf_data <= {31'h0, regLeft < aluRight};	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :29:26, :30:50, :31:11, :42:29, :43:38, :44:14, :93:{26,37}
              else if (_GEN_4)	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:88:39
                preWrBuf_data <= regLeft - aluRight;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :29:26, :30:50, :31:11, :42:29, :43:38, :44:14, :96:31
              else	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:88:39
                preWrBuf_data <= 32'h0;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :87:26
            end
            else	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:71:15
              preWrBuf_data <= 32'h0;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :87:26
          end
          else if (_GEN_5) begin	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:202:43
            if (|io_pipe_decode_in_bits_wCtrl_addr) begin	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:71:15
              if (_GEN_2)	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:88:39
                preWrBuf_data <= regLeft | aluRight;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :29:26, :30:50, :31:11, :42:29, :43:38, :44:14, :105:23
              else if (_GEN_4)	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:88:39
                preWrBuf_data <= regLeft & aluRight;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :29:26, :30:50, :31:11, :42:29, :43:38, :44:14, :108:23
              else if (_GEN_3)	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:88:39
                preWrBuf_data <= regLeft ^ aluRight;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :29:26, :30:50, :31:11, :42:29, :43:38, :44:14, :111:23
              else	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:88:39
                preWrBuf_data <= 32'h0;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :87:26
            end
            else	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:71:15
              preWrBuf_data <= 32'h0;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :87:26
          end
          else if (_GEN_6) begin	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:202:43
            if (|io_pipe_decode_in_bits_wCtrl_addr) begin	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:71:15
              if (_GEN_2)	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:88:39
                preWrBuf_data <= regLeft >> aluRight[4:0];	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :29:26, :30:50, :31:11, :42:29, :43:38, :44:14, :121:{23,33}
              else if (_GEN_3) begin	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:88:39
                automatic logic [62:0] _res_T_41 = _GEN_7 << aluRight[4:0];	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:42:29, :43:38, :44:14, :124:{23,33}
                preWrBuf_data <= _res_T_41[31:0];	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :124:{13,23}
              end
              else	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:88:39
                preWrBuf_data <= 32'h0;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :87:26
            end
            else	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:71:15
              preWrBuf_data <= 32'h0;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :87:26
          end
          else if (_GEN_14)	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25, :49:23, :64:29, :67:16, :80:29, :83:14, :202:43
            preWrBuf_data <= io_pipe_decode_in_bits_wCtrl_data;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:26:25
        end
      end
      if (~_GEN_17 | _GEN_19 | ~(_GEN_18 & io_aside_in_rrdy)) begin	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:50:16, :190:28, :198:17, :201:25, :202:43, :241:35, :245:27
      end
      else	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:190:28, :198:17, :201:25, :202:43
        loadInfoBuf_addr <= io_pipe_decode_in_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:190:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7
        end	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7
        exStat = _RANDOM[1'h0][0];	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7, :25:23
        preWrBuf_en = _RANDOM[1'h0][1];	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7, :25:23, :26:25
        preWrBuf_addr = _RANDOM[1'h0][6:2];	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7, :25:23, :26:25
        preWrBuf_data = {_RANDOM[1'h0][31:7], _RANDOM[1'h1][6:0]};	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7, :25:23, :26:25
        loadInfoBuf_addr = _RANDOM[1'h1][12:8];	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7, :26:25, :190:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_pipe_decode_out_ack =
    _GEN_17 & (_GEN_19 | (_GEN_18 ? io_aside_in_rrdy : _GEN_20 & io_aside_in_wrdy));	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7, :48:28, :50:16, :190:28, :198:17, :201:25, :202:43, :205:36, :209:36, :215:36, :221:36, :227:36, :236:36, :241:35, :249:35
  assign io_pipe_wback_out_bits_en =
    exStat
      ? _GEN_24
      : io_pipe_decode_in_req & ~_GEN_0
        & (_GEN_13 ? (|io_pipe_decode_in_bits_wCtrl_addr) : _GEN_12 & _GEN_9);	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7, :25:23, :49:23, :71:{15,23}, :80:29, :81:17, :83:14, :198:17, :201:25, :202:43, :259:31
  assign io_pipe_wback_out_bits_addr =
    exStat
      ? (_GEN_24 ? loadInfoBuf_addr : 5'h0)
      : ~io_pipe_decode_in_req | _GEN_0
        | ~((_GEN_1 | _GEN_5 | _GEN_6 | _GEN_8 | _GEN_11)
            & (|io_pipe_decode_in_bits_wCtrl_addr))
          ? 5'h0
          : io_pipe_decode_in_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7, :25:23, :49:23, :71:{15,23}, :75:19, :190:28, :198:17, :201:25, :202:43, :259:31, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
  assign io_pipe_wback_out_bits_data =
    exStat
      ? (_GEN_24 ? io_aside_in_rdata : 32'h0)
      : _GEN_15
          ? 32'h0
          : _GEN_1
              ? ((|io_pipe_decode_in_bits_wCtrl_addr)
                   ? (_GEN_2
                        ? regLeft + aluRight
                        : _GEN_3
                            ? {31'h0, regLeft < aluRight}
                            : _GEN_4 ? regLeft - aluRight : 32'h0)
                   : 32'h0)
              : _GEN_5
                  ? ((|io_pipe_decode_in_bits_wCtrl_addr)
                       ? (_GEN_2
                            ? regLeft | aluRight
                            : _GEN_4
                                ? regLeft & aluRight
                                : _GEN_3 ? regLeft ^ aluRight : 32'h0)
                       : 32'h0)
                  : _GEN_6
                      ? ((|io_pipe_decode_in_bits_wCtrl_addr)
                           ? (_GEN_2
                                ? regLeft >> aluRight[4:0]
                                : _GEN_3 ? _res_T_37[31:0] : 32'h0)
                           : 32'h0)
                      : _GEN_14 ? io_pipe_decode_in_bits_wCtrl_data : 32'h0;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7, :25:23, :29:26, :30:50, :31:11, :42:29, :43:38, :44:14, :49:23, :71:{15,23}, :76:19, :80:29, :83:14, :87:26, :88:39, :90:{13,31}, :93:{13,26,37}, :96:{13,31}, :102:26, :103:39, :105:{13,23}, :108:{13,23}, :111:{13,23}, :118:26, :119:40, :121:{13,23,33}, :124:{13,23}, :198:17, :201:25, :202:43, :259:31
  assign io_pipe_br_isMispredict =
    _GEN_17 & ~_GEN_16
    & (_GEN_8
         ? (_io_pipe_br_T
              ? _GEN_10 ^ ~io_pipe_decode_in_fetchInfo_predictTaken
              : _io_pipe_br_T_2
                  ? _io_pipe_br_T_5 ^ io_pipe_decode_in_fetchInfo_predictTaken
                  : _io_pipe_br_T_6
                    & (_io_pipe_br_T_7 ^ io_pipe_decode_in_fetchInfo_predictTaken))
         : _GEN_11);	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7, :50:16, :138:26, :139:39, :141:{21,34}, :142:28, :145:28, :150:{28,46}, :151:28, :154:28, :159:{21,33}, :160:28, :163:28, :198:17, :201:25, :202:43, :230:24
  assign io_pipe_br_npc =
    ~_GEN_17 | _GEN_16
      ? 32'h0
      : _GEN_8
          ? (_io_pipe_br_T
               ? (_GEN_10 ? defaultTarget : branchTarget)
               : _io_pipe_br_T_2
                   ? (_io_pipe_br_T_5 ? branchTarget : defaultTarget)
                   : _io_pipe_br_T_6
                       ? (_io_pipe_br_T_7 ? branchTarget : defaultTarget)
                       : 32'h0)
          : _GEN_11 ? regLeft + io_pipe_decode_in_bits_operands_imm : 32'h0;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7, :29:26, :30:50, :31:11, :50:16, :87:26, :131:35, :134:35, :138:26, :139:39, :141:{21,34}, :142:28, :143:19, :145:28, :146:19, :150:{28,46}, :152:19, :155:19, :159:{21,33}, :161:19, :164:19, :198:17, :201:25, :202:43, :230:24, :238:{28,47}
  assign io_aside_out_rreq =
    _GEN_17 & ~_GEN_19
    & (_GEN_18 ? io_aside_in_rrdy & asideOutInfo_rreq : _GEN_21 & asideOutInfo_rreq);	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7, :25:23, :50:16, :51:18, :190:28, :192:51, :198:17, :201:25, :202:43, :204:20, :208:20, :214:20, :220:20, :226:20, :233:20, :241:35, :244:28, :249:35, :250:22, :252:28
  assign io_aside_out_wreq =
    _GEN_17 & ~_GEN_19
    & (_GEN_18 ? io_aside_in_rrdy & asideOutInfo_wreq : _GEN_21 & asideOutInfo_wreq);	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7, :25:23, :50:16, :51:18, :190:28, :193:51, :198:17, :201:25, :202:43, :204:20, :208:20, :214:20, :220:20, :226:20, :233:20, :241:35, :244:28, :249:35, :250:22, :252:28
  assign io_aside_out_byteSelN =
    ~_GEN_17 | _GEN_19
    | ~(_GEN_18
          ? io_aside_in_rrdy & _asideOutInfo_byteSelN_T_1
          : _GEN_21 & _asideOutInfo_byteSelN_T_1)
      ? 4'h0
      : _GEN[_asideOutInfo_addr_T_2[1:0]];	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7, :25:23, :50:16, :51:18, :171:31, :172:15, :173:19, :175:20, :178:20, :181:20, :184:20, :190:28, :194:40, :196:81, :198:17, :201:25, :202:43, :241:35, :244:28, :249:35, :250:22, :252:28
  assign io_aside_out_addr = _GEN_22 ? 32'h0 : _asideOutInfo_addr_T_2;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7, :51:18, :87:26, :194:40, :198:17, :201:25, :202:43
  assign io_aside_out_wdata = _GEN_22 ? 32'h0 : regRight;	// src/main/scala/ultra/pipeline/exe/AlphaExeStage.scala:12:7, :29:26, :30:50, :31:11, :51:18, :87:26, :198:17, :201:25, :202:43
endmodule

module UltraPipeline(	// src/main/scala/ultra/pipeline/UltraPipeline.scala:8:7
  input          clock,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:8:7
                 reset,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:8:7
  output [31:0]  io_iChannel_out_pc,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
  output         io_iChannel_out_rreq,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
  input  [127:0] io_iChannel_in_rdata,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
  input          io_iChannel_in_rrdy,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
                 io_iChannel_in_rvalid,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
  output         io_dChannel_out_rreq,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
                 io_dChannel_out_wreq,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
  output [3:0]   io_dChannel_out_byteSelN,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
  output [31:0]  io_dChannel_out_addr,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
                 io_dChannel_out_wdata,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
  input  [31:0]  io_dChannel_in_rdata,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
  input          io_dChannel_in_rrdy,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
                 io_dChannel_in_rvalid,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
                 io_dChannel_in_wrdy	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
);

  wire        _exeStage_io_pipe_decode_out_ack;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
  wire        _exeStage_io_pipe_wback_out_bits_en;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
  wire [4:0]  _exeStage_io_pipe_wback_out_bits_addr;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
  wire [31:0] _exeStage_io_pipe_wback_out_bits_data;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
  wire        _exeStage_io_pipe_br_isMispredict;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
  wire [31:0] _exeStage_io_pipe_br_npc;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
  wire [31:0] _regfile_io_rChannel_1_out;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:21:23
  wire [31:0] _regfile_io_rChannel_2_out;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:21:23
  wire        _decodeStage_io_pipe_fetch_out_ack;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [3:0]  _decodeStage_io_pipe_exe_out_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [2:0]  _decodeStage_io_pipe_exe_out_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire        _decodeStage_io_pipe_exe_out_bits_wCtrl_en;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [4:0]  _decodeStage_io_pipe_exe_out_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [31:0] _decodeStage_io_pipe_exe_out_bits_wCtrl_data;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire        _decodeStage_io_pipe_exe_out_bits_operands_hasImm;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [31:0] _decodeStage_io_pipe_exe_out_bits_operands_imm;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [31:0] _decodeStage_io_pipe_exe_out_bits_operands_regData_1;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [31:0] _decodeStage_io_pipe_exe_out_bits_operands_regData_2;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [4:0]  _decodeStage_io_pipe_exe_out_readInfo_reg_1_addr;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [4:0]  _decodeStage_io_pipe_exe_out_readInfo_reg_2_addr;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [31:0] _decodeStage_io_pipe_exe_out_fetchInfo_pc;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire        _decodeStage_io_pipe_exe_out_fetchInfo_predictTaken;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire        _decodeStage_io_pipe_exe_out_req;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [4:0]  _decodeStage_io_aside_out_reg_1_addr;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [4:0]  _decodeStage_io_aside_out_reg_2_addr;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [31:0] _fetchPlugin_io_core_out_inst;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:14:27
  wire [31:0] _fetchPlugin_io_core_out_npc;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:14:27
  wire        _fetchPlugin_io_core_out_predictTaken;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:14:27
  wire        _fetchPlugin_io_core_out_isHit;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:14:27
  wire        _fetchStage_io_pipe_out_req;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
  wire [31:0] _fetchStage_io_pipe_out_bits_pc;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
  wire [31:0] _fetchStage_io_pipe_out_bits_inst;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
  wire        _fetchStage_io_pipe_out_bits_predictTaken;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
  wire [31:0] _fetchStage_io_aside_out_pc;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
  wire        _fetchStage_io_aside_out_rreq;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
  UltraFetchStage fetchStage (	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
    .clock                         (clock),
    .reset                         (reset),
    .io_pipe_in_ack                (_decodeStage_io_pipe_fetch_out_ack),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_out_req               (_fetchStage_io_pipe_out_req),
    .io_pipe_out_bits_pc           (_fetchStage_io_pipe_out_bits_pc),
    .io_pipe_out_bits_inst         (_fetchStage_io_pipe_out_bits_inst),
    .io_pipe_out_bits_predictTaken (_fetchStage_io_pipe_out_bits_predictTaken),
    .io_pipe_br_isMispredict       (_exeStage_io_pipe_br_isMispredict),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
    .io_pipe_br_npc                (_exeStage_io_pipe_br_npc),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
    .io_aside_out_pc               (_fetchStage_io_aside_out_pc),
    .io_aside_out_rreq             (_fetchStage_io_aside_out_rreq),
    .io_aside_in_inst              (_fetchPlugin_io_core_out_inst),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:14:27
    .io_aside_in_npc               (_fetchPlugin_io_core_out_npc),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:14:27
    .io_aside_in_predictTaken      (_fetchPlugin_io_core_out_predictTaken),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:14:27
    .io_aside_in_isHit             (_fetchPlugin_io_core_out_isHit)	// src/main/scala/ultra/pipeline/UltraPipeline.scala:14:27
  );
  UltraFetchPlugin fetchPlugin (	// src/main/scala/ultra/pipeline/UltraPipeline.scala:14:27
    .clock                    (clock),
    .reset                    (reset),
    .io_core_in_pc            (_fetchStage_io_aside_out_pc),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
    .io_core_in_rreq          (_fetchStage_io_aside_out_rreq),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
    .io_core_out_inst         (_fetchPlugin_io_core_out_inst),
    .io_core_out_npc          (_fetchPlugin_io_core_out_npc),
    .io_core_out_predictTaken (_fetchPlugin_io_core_out_predictTaken),
    .io_core_out_isHit        (_fetchPlugin_io_core_out_isHit),
    .io_bus_out_pc            (io_iChannel_out_pc),
    .io_bus_out_rreq          (io_iChannel_out_rreq),
    .io_bus_in_rdata          (io_iChannel_in_rdata),
    .io_bus_in_rrdy           (io_iChannel_in_rrdy),
    .io_bus_in_rvalid         (io_iChannel_in_rvalid)
  );
  UltraDecodeStage decodeStage (	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .clock                                   (clock),
    .reset                                   (reset),
    .io_pipe_fetch_in_req                    (_fetchStage_io_pipe_out_req),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
    .io_pipe_fetch_in_bits_pc                (_fetchStage_io_pipe_out_bits_pc),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
    .io_pipe_fetch_in_bits_inst              (_fetchStage_io_pipe_out_bits_inst),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
    .io_pipe_fetch_in_bits_predictTaken      (_fetchStage_io_pipe_out_bits_predictTaken),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
    .io_pipe_fetch_out_ack                   (_decodeStage_io_pipe_fetch_out_ack),
    .io_pipe_exe_in_ack                      (_exeStage_io_pipe_decode_out_ack),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
    .io_pipe_exe_out_bits_exeOp_opType
      (_decodeStage_io_pipe_exe_out_bits_exeOp_opType),
    .io_pipe_exe_out_bits_exeOp_opFunc
      (_decodeStage_io_pipe_exe_out_bits_exeOp_opFunc),
    .io_pipe_exe_out_bits_wCtrl_en           (_decodeStage_io_pipe_exe_out_bits_wCtrl_en),
    .io_pipe_exe_out_bits_wCtrl_addr
      (_decodeStage_io_pipe_exe_out_bits_wCtrl_addr),
    .io_pipe_exe_out_bits_wCtrl_data
      (_decodeStage_io_pipe_exe_out_bits_wCtrl_data),
    .io_pipe_exe_out_bits_operands_hasImm
      (_decodeStage_io_pipe_exe_out_bits_operands_hasImm),
    .io_pipe_exe_out_bits_operands_imm
      (_decodeStage_io_pipe_exe_out_bits_operands_imm),
    .io_pipe_exe_out_bits_operands_regData_1
      (_decodeStage_io_pipe_exe_out_bits_operands_regData_1),
    .io_pipe_exe_out_bits_operands_regData_2
      (_decodeStage_io_pipe_exe_out_bits_operands_regData_2),
    .io_pipe_exe_out_readInfo_reg_1_addr
      (_decodeStage_io_pipe_exe_out_readInfo_reg_1_addr),
    .io_pipe_exe_out_readInfo_reg_2_addr
      (_decodeStage_io_pipe_exe_out_readInfo_reg_2_addr),
    .io_pipe_exe_out_fetchInfo_pc            (_decodeStage_io_pipe_exe_out_fetchInfo_pc),
    .io_pipe_exe_out_fetchInfo_predictTaken
      (_decodeStage_io_pipe_exe_out_fetchInfo_predictTaken),
    .io_pipe_exe_out_req                     (_decodeStage_io_pipe_exe_out_req),
    .io_pipe_br_isMispredict                 (_exeStage_io_pipe_br_isMispredict),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
    .io_aside_in_regLeft                     (_regfile_io_rChannel_1_out),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:21:23
    .io_aside_in_regRight                    (_regfile_io_rChannel_2_out),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:21:23
    .io_aside_out_reg_1_addr                 (_decodeStage_io_aside_out_reg_1_addr),
    .io_aside_out_reg_2_addr                 (_decodeStage_io_aside_out_reg_2_addr)
  );
  Regfile regfile (	// src/main/scala/ultra/pipeline/UltraPipeline.scala:21:23
    .clock                 (clock),
    .reset                 (reset),
    .io_rChannel_1_in_addr (_decodeStage_io_aside_out_reg_1_addr),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_rChannel_1_out     (_regfile_io_rChannel_1_out),
    .io_rChannel_2_in_addr (_decodeStage_io_aside_out_reg_2_addr),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_rChannel_2_out     (_regfile_io_rChannel_2_out),
    .io_wChannel_en        (_exeStage_io_pipe_wback_out_bits_en),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
    .io_wChannel_addr      (_exeStage_io_pipe_wback_out_bits_addr),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
    .io_wChannel_data      (_exeStage_io_pipe_wback_out_bits_data)	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
  );
  AlphaExeStage exeStage (	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
    .clock                                     (clock),
    .reset                                     (reset),
    .io_pipe_decode_in_bits_exeOp_opType
      (_decodeStage_io_pipe_exe_out_bits_exeOp_opType),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_bits_exeOp_opFunc
      (_decodeStage_io_pipe_exe_out_bits_exeOp_opFunc),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_bits_wCtrl_en
      (_decodeStage_io_pipe_exe_out_bits_wCtrl_en),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_bits_wCtrl_addr
      (_decodeStage_io_pipe_exe_out_bits_wCtrl_addr),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_bits_wCtrl_data
      (_decodeStage_io_pipe_exe_out_bits_wCtrl_data),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_bits_operands_hasImm
      (_decodeStage_io_pipe_exe_out_bits_operands_hasImm),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_bits_operands_imm
      (_decodeStage_io_pipe_exe_out_bits_operands_imm),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_bits_operands_regData_1
      (_decodeStage_io_pipe_exe_out_bits_operands_regData_1),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_bits_operands_regData_2
      (_decodeStage_io_pipe_exe_out_bits_operands_regData_2),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_readInfo_reg_1_addr
      (_decodeStage_io_pipe_exe_out_readInfo_reg_1_addr),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_readInfo_reg_2_addr
      (_decodeStage_io_pipe_exe_out_readInfo_reg_2_addr),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_fetchInfo_pc
      (_decodeStage_io_pipe_exe_out_fetchInfo_pc),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_fetchInfo_predictTaken
      (_decodeStage_io_pipe_exe_out_fetchInfo_predictTaken),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_req                     (_decodeStage_io_pipe_exe_out_req),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_out_ack                    (_exeStage_io_pipe_decode_out_ack),
    .io_pipe_wback_out_bits_en                 (_exeStage_io_pipe_wback_out_bits_en),
    .io_pipe_wback_out_bits_addr               (_exeStage_io_pipe_wback_out_bits_addr),
    .io_pipe_wback_out_bits_data               (_exeStage_io_pipe_wback_out_bits_data),
    .io_pipe_br_isMispredict                   (_exeStage_io_pipe_br_isMispredict),
    .io_pipe_br_npc                            (_exeStage_io_pipe_br_npc),
    .io_aside_in_rdata                         (io_dChannel_in_rdata),
    .io_aside_in_rrdy                          (io_dChannel_in_rrdy),
    .io_aside_in_rvalid                        (io_dChannel_in_rvalid),
    .io_aside_in_wrdy                          (io_dChannel_in_wrdy),
    .io_aside_out_rreq                         (io_dChannel_out_rreq),
    .io_aside_out_wreq                         (io_dChannel_out_wreq),
    .io_aside_out_byteSelN                     (io_dChannel_out_byteSelN),
    .io_aside_out_addr                         (io_dChannel_out_addr),
    .io_aside_out_wdata                        (io_dChannel_out_wdata)
  );
endmodule

module UltraCpu(	// src/main/scala/ultra/UltraCpu.scala:6:7
  input         clock,	// src/main/scala/ultra/UltraCpu.scala:6:7
                reset,	// src/main/scala/ultra/UltraCpu.scala:6:7
  output [31:0] io_baseSram_req_wData,	// src/main/scala/ultra/UltraCpu.scala:7:14
  output [19:0] io_baseSram_req_addr,	// src/main/scala/ultra/UltraCpu.scala:7:14
  output [3:0]  io_baseSram_req_byteSelN,	// src/main/scala/ultra/UltraCpu.scala:7:14
  output        io_baseSram_req_ce,	// src/main/scala/ultra/UltraCpu.scala:7:14
                io_baseSram_req_oe,	// src/main/scala/ultra/UltraCpu.scala:7:14
                io_baseSram_req_we,	// src/main/scala/ultra/UltraCpu.scala:7:14
  input  [31:0] io_baseSram_rspns_rData,	// src/main/scala/ultra/UltraCpu.scala:7:14
  output [31:0] io_extSram_req_wData,	// src/main/scala/ultra/UltraCpu.scala:7:14
  output [19:0] io_extSram_req_addr,	// src/main/scala/ultra/UltraCpu.scala:7:14
  output [3:0]  io_extSram_req_byteSelN,	// src/main/scala/ultra/UltraCpu.scala:7:14
  output        io_extSram_req_ce,	// src/main/scala/ultra/UltraCpu.scala:7:14
                io_extSram_req_oe,	// src/main/scala/ultra/UltraCpu.scala:7:14
                io_extSram_req_we,	// src/main/scala/ultra/UltraCpu.scala:7:14
  input  [31:0] io_extSram_rspns_rData,	// src/main/scala/ultra/UltraCpu.scala:7:14
  output        io_uart_txd,	// src/main/scala/ultra/UltraCpu.scala:7:14
  input         io_uart_rxd	// src/main/scala/ultra/UltraCpu.scala:7:14
);

  wire [31:0]  _pipeline_io_iChannel_out_pc;	// src/main/scala/ultra/UltraCpu.scala:30:24
  wire         _pipeline_io_iChannel_out_rreq;	// src/main/scala/ultra/UltraCpu.scala:30:24
  wire         _pipeline_io_dChannel_out_rreq;	// src/main/scala/ultra/UltraCpu.scala:30:24
  wire         _pipeline_io_dChannel_out_wreq;	// src/main/scala/ultra/UltraCpu.scala:30:24
  wire [3:0]   _pipeline_io_dChannel_out_byteSelN;	// src/main/scala/ultra/UltraCpu.scala:30:24
  wire [31:0]  _pipeline_io_dChannel_out_addr;	// src/main/scala/ultra/UltraCpu.scala:30:24
  wire [31:0]  _pipeline_io_dChannel_out_wdata;	// src/main/scala/ultra/UltraCpu.scala:30:24
  wire [127:0] _bus_io_iChannel_out_rdata;	// src/main/scala/ultra/UltraCpu.scala:21:19
  wire         _bus_io_iChannel_out_rrdy;	// src/main/scala/ultra/UltraCpu.scala:21:19
  wire         _bus_io_iChannel_out_rvalid;	// src/main/scala/ultra/UltraCpu.scala:21:19
  wire [31:0]  _bus_io_dChannel_out_rdata;	// src/main/scala/ultra/UltraCpu.scala:21:19
  wire         _bus_io_dChannel_out_rrdy;	// src/main/scala/ultra/UltraCpu.scala:21:19
  wire         _bus_io_dChannel_out_rvalid;	// src/main/scala/ultra/UltraCpu.scala:21:19
  wire         _bus_io_dChannel_out_wrdy;	// src/main/scala/ultra/UltraCpu.scala:21:19
  UltraBus bus (	// src/main/scala/ultra/UltraCpu.scala:21:19
    .clock                   (clock),
    .reset                   (reset),
    .io_iChannel_in_pc       (_pipeline_io_iChannel_out_pc),	// src/main/scala/ultra/UltraCpu.scala:30:24
    .io_iChannel_in_rreq     (_pipeline_io_iChannel_out_rreq),	// src/main/scala/ultra/UltraCpu.scala:30:24
    .io_iChannel_out_rdata   (_bus_io_iChannel_out_rdata),
    .io_iChannel_out_rrdy    (_bus_io_iChannel_out_rrdy),
    .io_iChannel_out_rvalid  (_bus_io_iChannel_out_rvalid),
    .io_dChannel_in_rreq     (_pipeline_io_dChannel_out_rreq),	// src/main/scala/ultra/UltraCpu.scala:30:24
    .io_dChannel_in_wreq     (_pipeline_io_dChannel_out_wreq),	// src/main/scala/ultra/UltraCpu.scala:30:24
    .io_dChannel_in_byteSelN (_pipeline_io_dChannel_out_byteSelN),	// src/main/scala/ultra/UltraCpu.scala:30:24
    .io_dChannel_in_addr     (_pipeline_io_dChannel_out_addr),	// src/main/scala/ultra/UltraCpu.scala:30:24
    .io_dChannel_in_wdata    (_pipeline_io_dChannel_out_wdata),	// src/main/scala/ultra/UltraCpu.scala:30:24
    .io_dChannel_out_rdata   (_bus_io_dChannel_out_rdata),
    .io_dChannel_out_rrdy    (_bus_io_dChannel_out_rrdy),
    .io_dChannel_out_rvalid  (_bus_io_dChannel_out_rvalid),
    .io_dChannel_out_wrdy    (_bus_io_dChannel_out_wrdy),
    .io_baseRam_in_rData     (io_baseSram_rspns_rData),
    .io_baseRam_out_wData    (io_baseSram_req_wData),
    .io_baseRam_out_addr     (io_baseSram_req_addr),
    .io_baseRam_out_byteSelN (io_baseSram_req_byteSelN),
    .io_baseRam_out_ce       (io_baseSram_req_ce),
    .io_baseRam_out_oe       (io_baseSram_req_oe),
    .io_baseRam_out_we       (io_baseSram_req_we),
    .io_extRam_in_rData      (io_extSram_rspns_rData),
    .io_extRam_out_wData     (io_extSram_req_wData),
    .io_extRam_out_addr      (io_extSram_req_addr),
    .io_extRam_out_byteSelN  (io_extSram_req_byteSelN),
    .io_extRam_out_ce        (io_extSram_req_ce),
    .io_extRam_out_oe        (io_extSram_req_oe),
    .io_extRam_out_we        (io_extSram_req_we),
    .io_uart_txd             (io_uart_txd),
    .io_uart_rxd             (io_uart_rxd)
  );
  UltraPipeline pipeline (	// src/main/scala/ultra/UltraCpu.scala:30:24
    .clock                    (clock),
    .reset                    (reset),
    .io_iChannel_out_pc       (_pipeline_io_iChannel_out_pc),
    .io_iChannel_out_rreq     (_pipeline_io_iChannel_out_rreq),
    .io_iChannel_in_rdata     (_bus_io_iChannel_out_rdata),	// src/main/scala/ultra/UltraCpu.scala:21:19
    .io_iChannel_in_rrdy      (_bus_io_iChannel_out_rrdy),	// src/main/scala/ultra/UltraCpu.scala:21:19
    .io_iChannel_in_rvalid    (_bus_io_iChannel_out_rvalid),	// src/main/scala/ultra/UltraCpu.scala:21:19
    .io_dChannel_out_rreq     (_pipeline_io_dChannel_out_rreq),
    .io_dChannel_out_wreq     (_pipeline_io_dChannel_out_wreq),
    .io_dChannel_out_byteSelN (_pipeline_io_dChannel_out_byteSelN),
    .io_dChannel_out_addr     (_pipeline_io_dChannel_out_addr),
    .io_dChannel_out_wdata    (_pipeline_io_dChannel_out_wdata),
    .io_dChannel_in_rdata     (_bus_io_dChannel_out_rdata),	// src/main/scala/ultra/UltraCpu.scala:21:19
    .io_dChannel_in_rrdy      (_bus_io_dChannel_out_rrdy),	// src/main/scala/ultra/UltraCpu.scala:21:19
    .io_dChannel_in_rvalid    (_bus_io_dChannel_out_rvalid),	// src/main/scala/ultra/UltraCpu.scala:21:19
    .io_dChannel_in_wrdy      (_bus_io_dChannel_out_wrdy)	// src/main/scala/ultra/UltraCpu.scala:21:19
  );
endmodule

