Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat May 31 16:56:44 2025
| Host         : Osher running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_controller_timing_summary_routed.rpt -pb uart_controller_timing_summary_routed.pb -rpx uart_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.814        0.000                      0                  139        0.168        0.000                      0                  139        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.814        0.000                      0                  139        0.168        0.000                      0                  139        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 uutT/uutRx/baudX16Count_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uutT/uutRx/bitCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 1.016ns (26.406%)  route 2.832ns (73.594%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.630     5.151    uutT/uutRx/CLK
    SLICE_X2Y16          FDPE                                         r  uutT/uutRx/baudX16Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDPE (Prop_fdpe_C_Q)         0.478     5.629 f  uutT/uutRx/baudX16Count_reg[4]/Q
                         net (fo=5, routed)           1.272     6.901    uutT/uutRx/baudX16Count[4]
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.295     7.196 r  uutT/uutRx/FSM_sequential_rxState[1]_i_2/O
                         net (fo=10, routed)          0.625     7.821    uutT/uutRx/FSM_sequential_rxState[1]_i_2_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124     7.945 r  uutT/uutRx/bitCount[2]_i_2/O
                         net (fo=3, routed)           0.431     8.376    uutT/uutRx/bitCount[2]_i_2_n_0
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.119     8.495 r  uutT/uutRx/bitCount[0]_i_1/O
                         net (fo=1, routed)           0.504     8.999    uutT/uutRx/bitCount[0]_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  uutT/uutRx/bitCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.511    14.852    uutT/uutRx/CLK
    SLICE_X3Y17          FDCE                                         r  uutT/uutRx/bitCount_reg[0]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)       -0.278    14.813    uutT/uutRx/bitCount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 uutT/uutRx/baudX16Count_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uutT/uutRx/rx_out_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.897ns (25.556%)  route 2.613ns (74.444%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.630     5.151    uutT/uutRx/CLK
    SLICE_X2Y16          FDPE                                         r  uutT/uutRx/baudX16Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDPE (Prop_fdpe_C_Q)         0.478     5.629 f  uutT/uutRx/baudX16Count_reg[4]/Q
                         net (fo=5, routed)           1.272     6.901    uutT/uutRx/baudX16Count[4]
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.295     7.196 r  uutT/uutRx/FSM_sequential_rxState[1]_i_2/O
                         net (fo=10, routed)          0.761     7.957    uutT/uutRx/FSM_sequential_rxState[1]_i_2_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I0_O)        0.124     8.081 r  uutT/uutRx/rx_out_data[7]_i_1/O
                         net (fo=8, routed)           0.580     8.661    uutT/uutRx/rx_out_data[7]_i_1_n_0
    SLICE_X1Y18          FDCE                                         r  uutT/uutRx/rx_out_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.509    14.850    uutT/uutRx/CLK
    SLICE_X1Y18          FDCE                                         r  uutT/uutRx/rx_out_data_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.884    uutT/uutRx/rx_out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 uutD/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uutD/counter_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.828ns (23.735%)  route 2.661ns (76.265%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.636     5.157    uutD/CLK
    SLICE_X3Y10          FDCE                                         r  uutD/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  uutD/counter_reg[5]/Q
                         net (fo=2, routed)           0.860     6.473    uutD/counter_reg[5]
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.124     6.597 r  uutD/counter[0]_i_10/O
                         net (fo=1, routed)           0.871     7.468    uutD/counter[0]_i_10_n_0
    SLICE_X2Y10          LUT5 (Prop_lut5_I2_O)        0.124     7.592 r  uutD/counter[0]_i_3/O
                         net (fo=3, routed)           0.293     7.884    uutD/counter[0]_i_3_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I1_O)        0.124     8.008 r  uutD/counter[0]_i_1/O
                         net (fo=19, routed)          0.638     8.646    uutD/counter[0]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  uutD/counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.514    14.855    uutD/CLK
    SLICE_X3Y13          FDCE                                         r  uutD/counter_reg[16]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y13          FDCE (Setup_fdce_C_CE)      -0.205    14.889    uutD/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 uutD/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uutD/counter_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.828ns (23.735%)  route 2.661ns (76.265%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.636     5.157    uutD/CLK
    SLICE_X3Y10          FDCE                                         r  uutD/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  uutD/counter_reg[5]/Q
                         net (fo=2, routed)           0.860     6.473    uutD/counter_reg[5]
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.124     6.597 r  uutD/counter[0]_i_10/O
                         net (fo=1, routed)           0.871     7.468    uutD/counter[0]_i_10_n_0
    SLICE_X2Y10          LUT5 (Prop_lut5_I2_O)        0.124     7.592 r  uutD/counter[0]_i_3/O
                         net (fo=3, routed)           0.293     7.884    uutD/counter[0]_i_3_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I1_O)        0.124     8.008 r  uutD/counter[0]_i_1/O
                         net (fo=19, routed)          0.638     8.646    uutD/counter[0]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  uutD/counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.514    14.855    uutD/CLK
    SLICE_X3Y13          FDCE                                         r  uutD/counter_reg[17]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y13          FDCE (Setup_fdce_C_CE)      -0.205    14.889    uutD/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 uutD/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uutD/counter_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.828ns (23.735%)  route 2.661ns (76.265%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.636     5.157    uutD/CLK
    SLICE_X3Y10          FDCE                                         r  uutD/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  uutD/counter_reg[5]/Q
                         net (fo=2, routed)           0.860     6.473    uutD/counter_reg[5]
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.124     6.597 r  uutD/counter[0]_i_10/O
                         net (fo=1, routed)           0.871     7.468    uutD/counter[0]_i_10_n_0
    SLICE_X2Y10          LUT5 (Prop_lut5_I2_O)        0.124     7.592 r  uutD/counter[0]_i_3/O
                         net (fo=3, routed)           0.293     7.884    uutD/counter[0]_i_3_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I1_O)        0.124     8.008 r  uutD/counter[0]_i_1/O
                         net (fo=19, routed)          0.638     8.646    uutD/counter[0]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  uutD/counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.514    14.855    uutD/CLK
    SLICE_X3Y13          FDCE                                         r  uutD/counter_reg[18]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y13          FDCE (Setup_fdce_C_CE)      -0.205    14.889    uutD/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 uutT/uutRx/baudX16Count_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uutT/uutRx/bitDurationCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.923ns (28.118%)  route 2.360ns (71.882%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.630     5.151    uutT/uutRx/CLK
    SLICE_X2Y16          FDPE                                         r  uutT/uutRx/baudX16Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDPE (Prop_fdpe_C_Q)         0.478     5.629 f  uutT/uutRx/baudX16Count_reg[4]/Q
                         net (fo=5, routed)           1.272     6.901    uutT/uutRx/baudX16Count[4]
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.295     7.196 r  uutT/uutRx/FSM_sequential_rxState[1]_i_2/O
                         net (fo=10, routed)          0.761     7.957    uutT/uutRx/FSM_sequential_rxState[1]_i_2_n_0
    SLICE_X1Y18          LUT4 (Prop_lut4_I0_O)        0.150     8.107 r  uutT/uutRx/bitDurationCount[3]_i_1/O
                         net (fo=4, routed)           0.327     8.434    uutT/uutRx/bitDurationCount[3]_i_1_n_0
    SLICE_X2Y18          FDCE                                         r  uutT/uutRx/bitDurationCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.509    14.850    uutT/uutRx/CLK
    SLICE_X2Y18          FDCE                                         r  uutT/uutRx/bitDurationCount_reg[0]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDCE (Setup_fdce_C_CE)      -0.377    14.712    uutT/uutRx/bitDurationCount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 uutT/uutRx/baudX16Count_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uutT/uutRx/bitDurationCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.923ns (28.118%)  route 2.360ns (71.882%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.630     5.151    uutT/uutRx/CLK
    SLICE_X2Y16          FDPE                                         r  uutT/uutRx/baudX16Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDPE (Prop_fdpe_C_Q)         0.478     5.629 f  uutT/uutRx/baudX16Count_reg[4]/Q
                         net (fo=5, routed)           1.272     6.901    uutT/uutRx/baudX16Count[4]
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.295     7.196 r  uutT/uutRx/FSM_sequential_rxState[1]_i_2/O
                         net (fo=10, routed)          0.761     7.957    uutT/uutRx/FSM_sequential_rxState[1]_i_2_n_0
    SLICE_X1Y18          LUT4 (Prop_lut4_I0_O)        0.150     8.107 r  uutT/uutRx/bitDurationCount[3]_i_1/O
                         net (fo=4, routed)           0.327     8.434    uutT/uutRx/bitDurationCount[3]_i_1_n_0
    SLICE_X2Y18          FDCE                                         r  uutT/uutRx/bitDurationCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.509    14.850    uutT/uutRx/CLK
    SLICE_X2Y18          FDCE                                         r  uutT/uutRx/bitDurationCount_reg[1]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDCE (Setup_fdce_C_CE)      -0.377    14.712    uutT/uutRx/bitDurationCount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 uutT/uutRx/baudX16Count_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uutT/uutRx/bitDurationCount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.923ns (28.118%)  route 2.360ns (71.882%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.630     5.151    uutT/uutRx/CLK
    SLICE_X2Y16          FDPE                                         r  uutT/uutRx/baudX16Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDPE (Prop_fdpe_C_Q)         0.478     5.629 f  uutT/uutRx/baudX16Count_reg[4]/Q
                         net (fo=5, routed)           1.272     6.901    uutT/uutRx/baudX16Count[4]
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.295     7.196 r  uutT/uutRx/FSM_sequential_rxState[1]_i_2/O
                         net (fo=10, routed)          0.761     7.957    uutT/uutRx/FSM_sequential_rxState[1]_i_2_n_0
    SLICE_X1Y18          LUT4 (Prop_lut4_I0_O)        0.150     8.107 r  uutT/uutRx/bitDurationCount[3]_i_1/O
                         net (fo=4, routed)           0.327     8.434    uutT/uutRx/bitDurationCount[3]_i_1_n_0
    SLICE_X2Y18          FDCE                                         r  uutT/uutRx/bitDurationCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.509    14.850    uutT/uutRx/CLK
    SLICE_X2Y18          FDCE                                         r  uutT/uutRx/bitDurationCount_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDCE (Setup_fdce_C_CE)      -0.377    14.712    uutT/uutRx/bitDurationCount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 uutT/uutRx/baudX16Count_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uutT/uutRx/bitDurationCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.923ns (28.118%)  route 2.360ns (71.882%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.630     5.151    uutT/uutRx/CLK
    SLICE_X2Y16          FDPE                                         r  uutT/uutRx/baudX16Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDPE (Prop_fdpe_C_Q)         0.478     5.629 f  uutT/uutRx/baudX16Count_reg[4]/Q
                         net (fo=5, routed)           1.272     6.901    uutT/uutRx/baudX16Count[4]
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.295     7.196 r  uutT/uutRx/FSM_sequential_rxState[1]_i_2/O
                         net (fo=10, routed)          0.761     7.957    uutT/uutRx/FSM_sequential_rxState[1]_i_2_n_0
    SLICE_X1Y18          LUT4 (Prop_lut4_I0_O)        0.150     8.107 r  uutT/uutRx/bitDurationCount[3]_i_1/O
                         net (fo=4, routed)           0.327     8.434    uutT/uutRx/bitDurationCount[3]_i_1_n_0
    SLICE_X2Y18          FDCE                                         r  uutT/uutRx/bitDurationCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.509    14.850    uutT/uutRx/CLK
    SLICE_X2Y18          FDCE                                         r  uutT/uutRx/bitDurationCount_reg[3]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDCE (Setup_fdce_C_CE)      -0.377    14.712    uutT/uutRx/bitDurationCount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 uutT/uutTx/dataIndex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uutT/uutTx/FSM_onehot_txState_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 1.199ns (34.593%)  route 2.267ns (65.407%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.633     5.154    uutT/uutTx/CLK
    SLICE_X5Y10          FDRE                                         r  uutT/uutTx/dataIndex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.419     5.573 f  uutT/uutTx/dataIndex_reg[4]/Q
                         net (fo=5, routed)           0.912     6.485    uutT/uutTx/dataIndex_reg__0[4]
    SLICE_X5Y11          LUT6 (Prop_lut6_I4_O)        0.299     6.784 f  uutT/uutTx/FSM_onehot_txState[3]_i_3/O
                         net (fo=1, routed)           0.495     7.279    uutT/uutTx/FSM_onehot_txState[3]_i_3_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I1_O)        0.149     7.428 f  uutT/uutTx/FSM_onehot_txState[3]_i_2/O
                         net (fo=2, routed)           0.331     7.759    uutT/uutTx/FSM_onehot_txState[3]_i_2_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.332     8.091 r  uutT/uutTx/FSM_onehot_txState[3]_i_1/O
                         net (fo=4, routed)           0.529     8.620    uutT/uutTx/FSM_onehot_txState[3]_i_1_n_0
    SLICE_X2Y10          FDPE                                         r  uutT/uutTx/FSM_onehot_txState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.517    14.858    uutT/uutTx/CLK
    SLICE_X2Y10          FDPE                                         r  uutT/uutTx/FSM_onehot_txState_reg[0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y10          FDPE (Setup_fdpe_C_CE)      -0.169    14.914    uutT/uutTx/FSM_onehot_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uutT/uutRx/rxDataStored_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uutT/uutRx/rx_out_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.928%)  route 0.111ns (44.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.588     1.471    uutT/uutRx/CLK
    SLICE_X3Y18          FDCE                                         r  uutT/uutRx/rxDataStored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  uutT/uutRx/rxDataStored_reg[2]/Q
                         net (fo=2, routed)           0.111     1.723    uutT/uutRx/rxDataStored_reg_n_0_[2]
    SLICE_X1Y18          FDCE                                         r  uutT/uutRx/rx_out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.857     1.984    uutT/uutRx/CLK
    SLICE_X1Y18          FDCE                                         r  uutT/uutRx/rx_out_data_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y18          FDCE (Hold_fdce_C_D)         0.070     1.555    uutT/uutRx/rx_out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uutT/uutRx/baudX16Count_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uutT/uutRx/baudX16Count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.590     1.473    uutT/uutRx/CLK
    SLICE_X3Y16          FDPE                                         r  uutT/uutRx/baudX16Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.614 r  uutT/uutRx/baudX16Count_reg[5]/Q
                         net (fo=4, routed)           0.124     1.738    uutT/uutRx/baudX16Count[5]
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.045     1.783 r  uutT/uutRx/baudX16Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.783    uutT/uutRx/baudX16Count_0[3]
    SLICE_X2Y16          FDCE                                         r  uutT/uutRx/baudX16Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.859     1.986    uutT/uutRx/CLK
    SLICE_X2Y16          FDCE                                         r  uutT/uutRx/baudX16Count_reg[3]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.121     1.607    uutT/uutRx/baudX16Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uutT/uutRx/rxDataStored_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uutT/uutRx/rx_out_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.620%)  route 0.127ns (47.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    uutT/uutRx/CLK
    SLICE_X0Y17          FDCE                                         r  uutT/uutRx/rxDataStored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  uutT/uutRx/rxDataStored_reg[0]/Q
                         net (fo=2, routed)           0.127     1.740    uutT/uutRx/rxDataStored_reg_n_0_[0]
    SLICE_X1Y17          FDCE                                         r  uutT/uutRx/rx_out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.985    uutT/uutRx/CLK
    SLICE_X1Y17          FDCE                                         r  uutT/uutRx/rx_out_data_reg[0]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X1Y17          FDCE (Hold_fdce_C_D)         0.070     1.555    uutT/uutRx/rx_out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uutT/uutRx/rxDataStored_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uutT/uutRx/rx_out_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.613%)  route 0.111ns (40.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    uutT/uutRx/CLK
    SLICE_X2Y17          FDCE                                         r  uutT/uutRx/rxDataStored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  uutT/uutRx/rxDataStored_reg[7]/Q
                         net (fo=2, routed)           0.111     1.747    uutT/uutRx/rxDataStored_reg_n_0_[7]
    SLICE_X1Y17          FDCE                                         r  uutT/uutRx/rx_out_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.985    uutT/uutRx/CLK
    SLICE_X1Y17          FDCE                                         r  uutT/uutRx/rx_out_data_reg[7]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X1Y17          FDCE (Hold_fdce_C_D)         0.076     1.562    uutT/uutRx/rx_out_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uutT/uutRx/rxDataStored_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uutT/uutRx/rx_out_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.613%)  route 0.111ns (40.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    uutT/uutRx/CLK
    SLICE_X2Y17          FDCE                                         r  uutT/uutRx/rxDataStored_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  uutT/uutRx/rxDataStored_reg[6]/Q
                         net (fo=2, routed)           0.111     1.747    uutT/uutRx/rxDataStored_reg_n_0_[6]
    SLICE_X1Y17          FDCE                                         r  uutT/uutRx/rx_out_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.985    uutT/uutRx/CLK
    SLICE_X1Y17          FDCE                                         r  uutT/uutRx/rx_out_data_reg[6]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X1Y17          FDCE (Hold_fdce_C_D)         0.071     1.557    uutT/uutRx/rx_out_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uutT/uutRx/baudX16Count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uutT/uutRx/baudX16Count_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.679%)  route 0.095ns (31.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.590     1.473    uutT/uutRx/CLK
    SLICE_X2Y16          FDPE                                         r  uutT/uutRx/baudX16Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDPE (Prop_fdpe_C_Q)         0.164     1.637 r  uutT/uutRx/baudX16Count_reg[0]/Q
                         net (fo=7, routed)           0.095     1.732    uutT/uutRx/baudX16Count[0]
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.045     1.777 r  uutT/uutRx/baudX16Count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.777    uutT/uutRx/baudX16Count_0[5]
    SLICE_X3Y16          FDPE                                         r  uutT/uutRx/baudX16Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.859     1.986    uutT/uutRx/CLK
    SLICE_X3Y16          FDPE                                         r  uutT/uutRx/baudX16Count_reg[5]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X3Y16          FDPE (Hold_fdpe_C_D)         0.091     1.577    uutT/uutRx/baudX16Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uutT/uutRx/rxDataStored_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uutT/uutRx/rx_out_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.904%)  route 0.105ns (39.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    uutT/uutRx/CLK
    SLICE_X2Y17          FDCE                                         r  uutT/uutRx/rxDataStored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  uutT/uutRx/rxDataStored_reg[4]/Q
                         net (fo=2, routed)           0.105     1.741    uutT/uutRx/rxDataStored_reg_n_0_[4]
    SLICE_X1Y17          FDCE                                         r  uutT/uutRx/rx_out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.985    uutT/uutRx/CLK
    SLICE_X1Y17          FDCE                                         r  uutT/uutRx/rx_out_data_reg[4]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X1Y17          FDCE (Hold_fdce_C_D)         0.047     1.533    uutT/uutRx/rx_out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uutT/uutTx/baudCount_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uutT/uutTx/baudCount_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.474    uutT/uutTx/CLK
    SLICE_X4Y11          FDPE                                         r  uutT/uutTx/baudCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDPE (Prop_fdpe_C_Q)         0.128     1.602 r  uutT/uutTx/baudCount_reg[1]/Q
                         net (fo=6, routed)           0.076     1.678    uutT/uutTx/baudCount[1]
    SLICE_X4Y11          LUT6 (Prop_lut6_I2_O)        0.099     1.777 r  uutT/uutTx/baudCount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.777    uutT/uutTx/baudCount_0[5]
    SLICE_X4Y11          FDPE                                         r  uutT/uutTx/baudCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.862     1.989    uutT/uutTx/CLK
    SLICE_X4Y11          FDPE                                         r  uutT/uutTx/baudCount_reg[5]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y11          FDPE (Hold_fdpe_C_D)         0.091     1.565    uutT/uutTx/baudCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uutT/uutRx/bitDurationCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uutT/uutRx/bitDurationCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.588     1.471    uutT/uutRx/CLK
    SLICE_X2Y18          FDCE                                         r  uutT/uutRx/bitDurationCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.148     1.619 r  uutT/uutRx/bitDurationCount_reg[2]/Q
                         net (fo=6, routed)           0.088     1.708    uutT/uutRx/sel0[5]
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.098     1.806 r  uutT/uutRx/bitDurationCount[3]_i_2/O
                         net (fo=1, routed)           0.000     1.806    uutT/uutRx/bitDurationCount[3]_i_2_n_0
    SLICE_X2Y18          FDCE                                         r  uutT/uutRx/bitDurationCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.857     1.984    uutT/uutRx/CLK
    SLICE_X2Y18          FDCE                                         r  uutT/uutRx/bitDurationCount_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.121     1.592    uutT/uutRx/bitDurationCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 uutT/uutTx/FSM_onehot_txState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uutT/uutTx/startReset_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.828%)  route 0.118ns (36.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.593     1.476    uutT/uutTx/CLK
    SLICE_X2Y10          FDCE                                         r  uutT/uutTx/FSM_onehot_txState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  uutT/uutTx/FSM_onehot_txState_reg[3]/Q
                         net (fo=4, routed)           0.118     1.759    uutT/uutTx/FSM_onehot_txState_reg_n_0_[3]
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.045     1.804 r  uutT/uutTx/startReset_i_1/O
                         net (fo=1, routed)           0.000     1.804    uutT/uutTx/startReset_i_1_n_0
    SLICE_X1Y10          FDPE                                         r  uutT/uutTx/startReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.864     1.991    uutT/uutTx/CLK
    SLICE_X1Y10          FDPE                                         r  uutT/uutTx/startReset_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y10          FDPE (Hold_fdpe_C_D)         0.092     1.584    uutT/uutTx/startReset_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y9     uutD/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    uutD/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    uutD/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    uutD/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    uutD/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    uutD/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    uutD/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y13    uutD/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y13    uutD/counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    uutD/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    uutD/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    uutD/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    uutD/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    uutD/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    uutD/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    uutD/counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    uutD/counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    uutD/counter_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    uutD/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    uutT/uutRx/FSM_sequential_rxState_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    uutT/uutRx/FSM_sequential_rxState_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    uutT/uutRx/baudX16Count_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    uutT/uutRx/baudX16Count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    uutT/uutRx/baudX16Count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    uutT/uutRx/baudX16Count_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    uutT/uutRx/baudX16Count_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    uutT/uutRx/baudX16Count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    uutT/uutRx/baudX16Count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    uutT/uutRx/baudX16Count_reg[3]/C



