//
// Module mopshub_lib.spi_core.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 17:20:30 11/03/23
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module spi_core #(
   // synopsys template
   parameter CLKS_PER_HALF_BITS = 200
)
( 
   // Port Declarations
   input   wire            Set_power_init, 
   input   wire            abort, 
   input   wire    [4:0]   bus_cnt_power, 
   input   wire            clk, 
   input   wire    [75:0]  data_tra_mon_spi, 
   input   wire    [75:0]  data_tra_power_spi, 
   input   wire            end_read_elink, 
   input   wire            end_write_elink_spi, 
   input   wire            irq_spi_mon_tra, 
   input   wire            miso_c, 
   input   wire            miso_m, 
   input   wire    [4:0]   n_buses, 
   input   wire            rst, 
   input   wire            start_mon_init, 
   input   wire            start_power_init, 
   input   wire            start_power_off, 
   input   wire            start_power_on, 
   input   wire            timeoutrst, 
   input   wire    [11:0]  xadc_rec_in, 
   output  wire            cs_active_c, 
   output  wire            cs_active_m, 
   output  wire    [75:0]  data_rec_mon_spi, 
   output  wire    [4:0]   mon_bus_cnt, 
   output  wire            mon_en_done, 
   output  wire            mosi_c, 
   output  wire            mosi_m, 
   output  wire    [4:0]   power_bus_cnt, 
   output  wire            power_bus_en_done, 
   output  wire            sck_c, 
   output  wire            sck_m, 
   output  wire            spi_entimeout, 
   output  wire            start_read_elink, 
   output  wire            start_write_elink_spi, 
   output  wire    [7:0]   statedeb_spi
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire  [4:0] addr_write_spi;
wire        buffer_en;
wire  [4:0] bus_cnt_mon;
wire        busy_m;
wire        busy_p;
wire  [7:0] data_init;           // request to caninterface block
wire  [7:0] spi_mon_id;
wire  [7:0] spi_power_id;
wire        spi_power_mode;
wire        spi_read_mode;
wire        spi_rx_m_rec;
wire        spi_rx_p_rec;
wire  [7:0] spi_tra_mon_reg;
wire  [7:0] spi_tra_power_reg;
wire        start_init_spi;
wire        start_mon_config;
wire        start_mon_read;
wire        start_power_read;
wire        transcieve_m;
wire        transcieve_p;


// Instances 
spi_control_sm SPI_control_SM( 
   .abort                 (abort), 
   .busy_m                (busy_m), 
   .busy_p                (busy_p), 
   .clk                   (clk), 
   .end_read_elink        (end_read_elink), 
   .end_write_elink_spi   (end_write_elink_spi), 
   .miso_m                (miso_m), 
   .n_buses               (n_buses), 
   .rst                   (rst), 
   .spi_rx_m_rec          (spi_rx_m_rec), 
   .spi_tra_mon_reg       (spi_tra_mon_reg), 
   .spi_tra_power_reg     (spi_tra_power_reg), 
   .start_mon_config      (start_mon_config), 
   .start_mon_init        (start_mon_init), 
   .start_mon_read        (start_mon_read), 
   .start_power_init      (start_power_init), 
   .start_power_off       (start_power_off), 
   .start_power_on        (start_power_on), 
   .start_power_read      (start_power_read), 
   .timeoutrst            (timeoutrst), 
   .addr_write            (addr_write_spi), 
   .buffer_en             (buffer_en), 
   .can_bus_reg           (bus_cnt_mon), 
   .cs_m                  (cs_active_m), 
   .cs_p                  (cs_active_c), 
   .data_init             (data_init), 
   .entimeout             (spi_entimeout), 
   .mon_en_done           (mon_en_done), 
   .power_en_done         (power_bus_en_done), 
   .read_spi_mode         (spi_read_mode), 
   .spi_power_mode        (spi_power_mode), 
   .start_init_spi        (start_init_spi), 
   .start_read_elink      (start_read_elink), 
   .start_write_elink_spi (start_write_elink_spi), 
   .statedeb              (statedeb_spi), 
   .transcieve_m          (transcieve_m), 
   .transcieve_p          (transcieve_p)
); 

spi_interface #(CLKS_PER_HALF_BITS) spi_interface_monitor0( 
   .addr_write        (addr_write_spi), 
   .buffer_en         (buffer_en), 
   .bus_cnt           (bus_cnt_mon), 
   .clk               (clk), 
   .data_tra_spi_out  (data_tra_mon_spi), 
   .miso              (miso_m), 
   .rst               (rst), 
   .start_init        (start_mon_init), 
   .transceive        (transcieve_m), 
   .tx_spi_data       (data_init), 
   .xadc_rec_in       (xadc_rec_in), 
   .bus_cnt_active    (mon_bus_cnt), 
   .data_tra_out      (data_rec_mon_spi), 
   .mosi              (mosi_m), 
   .resceive          (spi_rx_m_rec), 
   .sck               (sck_m), 
   .spi_id            (spi_mon_id), 
   .spi_reg           (spi_tra_mon_reg), 
   .w_Master_TX_Ready (busy_m)
); 

spi_interface #(CLKS_PER_HALF_BITS) spi_interface_power0( 
   .addr_write        (addr_write_spi), 
   .buffer_en         (buffer_en), 
   .bus_cnt           (bus_cnt_power), 
   .clk               (clk), 
   .data_tra_spi_out  (data_tra_power_spi), 
   .miso              (miso_c), 
   .rst               (rst), 
   .start_init        (Set_power_init), 
   .transceive        (transcieve_p), 
   .tx_spi_data       (data_init), 
   .xadc_rec_in       (xadc_rec_in), 
   .bus_cnt_active    (power_bus_cnt), 
   .data_tra_out      (), 
   .mosi              (mosi_c), 
   .resceive          (spi_rx_p_rec), 
   .sck               (sck_c), 
   .spi_id            (spi_power_id), 
   .spi_reg           (spi_tra_power_reg), 
   .w_Master_TX_Ready (busy_p)
); 

// HDL Embedded Text Block 3 reg_assign2
assign start_power_read = 1'b0;
assign start_mon_config = (irq_spi_mon_tra && spi_mon_id ==8'h21) ? irq_spi_mon_tra: 1'b0;
assign start_mon_read   = (irq_spi_mon_tra && spi_mon_id ==8'h20)   ? irq_spi_mon_tra: 1'b0;





























endmodule // spi_core

