Fitter report for pipeSha1
Thu Aug 13 09:07:41 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Fitter Summary                                                               ;
+---------------------------------+--------------------------------------------+
; Fitter Status                   ; Successful - Thu Aug 13 09:07:39 2015      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; pipeSha1                                   ;
; Top-level Entity Name           ; pipeSha1                                   ;
; Family                          ; Cyclone V                                  ;
; Device                          ; 5CSEMA5F31C6                               ;
; Timing Models                   ; Final                                      ;
; Logic utilization (in ALMs)     ; 26,250 / 32,070 ( 82 % )                   ;
; Total registers                 ; 48999                                      ;
; Total pins                      ; 152 / 457 ( 33 % )                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 54,308 / 4,065,280 ( 1 % )                 ;
; Total RAM Blocks                ; 125 / 397 ( 31 % )                         ;
; Total DSP Blocks                ; 3 / 87 ( 3 % )                             ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0 / 6 ( 0 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                             ;
+---------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+---------------------+-------------------------------+
; Pin Name            ; Reason                        ;
+---------------------+-------------------------------+
; hex0[0]             ; Incomplete set of assignments ;
; hex0[1]             ; Incomplete set of assignments ;
; hex0[2]             ; Incomplete set of assignments ;
; hex0[3]             ; Incomplete set of assignments ;
; hex0[4]             ; Incomplete set of assignments ;
; hex0[5]             ; Incomplete set of assignments ;
; hex0[6]             ; Incomplete set of assignments ;
; hex1[0]             ; Incomplete set of assignments ;
; hex1[1]             ; Incomplete set of assignments ;
; hex1[2]             ; Incomplete set of assignments ;
; hex1[3]             ; Incomplete set of assignments ;
; hex1[4]             ; Incomplete set of assignments ;
; hex1[5]             ; Incomplete set of assignments ;
; hex1[6]             ; Incomplete set of assignments ;
; hex2[0]             ; Incomplete set of assignments ;
; hex2[1]             ; Incomplete set of assignments ;
; hex2[2]             ; Incomplete set of assignments ;
; hex2[3]             ; Incomplete set of assignments ;
; hex2[4]             ; Incomplete set of assignments ;
; hex2[5]             ; Incomplete set of assignments ;
; hex2[6]             ; Incomplete set of assignments ;
; hex3[0]             ; Incomplete set of assignments ;
; hex3[1]             ; Incomplete set of assignments ;
; hex3[2]             ; Incomplete set of assignments ;
; hex3[3]             ; Incomplete set of assignments ;
; hex3[4]             ; Incomplete set of assignments ;
; hex3[5]             ; Incomplete set of assignments ;
; hex3[6]             ; Incomplete set of assignments ;
; hex4[0]             ; Incomplete set of assignments ;
; hex4[1]             ; Incomplete set of assignments ;
; hex4[2]             ; Incomplete set of assignments ;
; hex4[3]             ; Incomplete set of assignments ;
; hex4[4]             ; Incomplete set of assignments ;
; hex4[5]             ; Incomplete set of assignments ;
; hex4[6]             ; Incomplete set of assignments ;
; hex5[0]             ; Incomplete set of assignments ;
; hex5[1]             ; Incomplete set of assignments ;
; hex5[2]             ; Incomplete set of assignments ;
; hex5[3]             ; Incomplete set of assignments ;
; hex5[4]             ; Incomplete set of assignments ;
; hex5[5]             ; Incomplete set of assignments ;
; hex5[6]             ; Incomplete set of assignments ;
; hps_ddr3_addr[0]    ; Missing slew rate             ;
; hps_ddr3_addr[1]    ; Missing slew rate             ;
; hps_ddr3_addr[2]    ; Missing slew rate             ;
; hps_ddr3_addr[3]    ; Missing slew rate             ;
; hps_ddr3_addr[4]    ; Missing slew rate             ;
; hps_ddr3_addr[5]    ; Missing slew rate             ;
; hps_ddr3_addr[6]    ; Missing slew rate             ;
; hps_ddr3_addr[7]    ; Missing slew rate             ;
; hps_ddr3_addr[8]    ; Missing slew rate             ;
; hps_ddr3_addr[9]    ; Missing slew rate             ;
; hps_ddr3_addr[10]   ; Missing slew rate             ;
; hps_ddr3_addr[11]   ; Missing slew rate             ;
; hps_ddr3_addr[12]   ; Missing slew rate             ;
; hps_ddr3_addr[13]   ; Missing slew rate             ;
; hps_ddr3_addr[14]   ; Missing slew rate             ;
; hps_ddr3_ba[0]      ; Missing slew rate             ;
; hps_ddr3_ba[1]      ; Missing slew rate             ;
; hps_ddr3_ba[2]      ; Missing slew rate             ;
; hps_ddr3_cas_n      ; Missing slew rate             ;
; hps_ddr3_cke        ; Missing slew rate             ;
; hps_ddr3_cs_n       ; Missing slew rate             ;
; hps_ddr3_odt        ; Missing slew rate             ;
; hps_ddr3_ras_n      ; Missing slew rate             ;
; hps_ddr3_reset_n    ; Missing slew rate             ;
; hps_ddr3_we_n       ; Missing slew rate             ;
; hps_enet_gtx_clk    ; Incomplete set of assignments ;
; hps_enet_mdc        ; Incomplete set of assignments ;
; hps_enet_tx_data[0] ; Incomplete set of assignments ;
; hps_enet_tx_data[1] ; Incomplete set of assignments ;
; hps_enet_tx_data[2] ; Incomplete set of assignments ;
; hps_enet_tx_data[3] ; Incomplete set of assignments ;
; hps_enet_tx_en      ; Incomplete set of assignments ;
; hps_sd_clk          ; Incomplete set of assignments ;
; hps_uart_tx         ; Incomplete set of assignments ;
; hps_usb_stp         ; Incomplete set of assignments ;
; hps_enet_mdio       ; Incomplete set of assignments ;
; hps_sd_cmd          ; Incomplete set of assignments ;
; hps_sd_data[0]      ; Incomplete set of assignments ;
; hps_sd_data[1]      ; Incomplete set of assignments ;
; hps_sd_data[2]      ; Incomplete set of assignments ;
; hps_sd_data[3]      ; Incomplete set of assignments ;
; hps_usb_data[0]     ; Incomplete set of assignments ;
; hps_usb_data[1]     ; Incomplete set of assignments ;
; hps_usb_data[2]     ; Incomplete set of assignments ;
; hps_usb_data[3]     ; Incomplete set of assignments ;
; hps_usb_data[4]     ; Incomplete set of assignments ;
; hps_usb_data[5]     ; Incomplete set of assignments ;
; hps_usb_data[6]     ; Incomplete set of assignments ;
; hps_usb_data[7]     ; Incomplete set of assignments ;
; hps_enet_int_n      ; Incomplete set of assignments ;
; hps_key             ; Incomplete set of assignments ;
; hps_conv_usb_n      ; Incomplete set of assignments ;
; clock_50            ; Incomplete set of assignments ;
; hps_enet_rx_data[0] ; Incomplete set of assignments ;
; hps_enet_rx_data[1] ; Incomplete set of assignments ;
; hps_enet_rx_data[2] ; Incomplete set of assignments ;
; hps_enet_rx_data[3] ; Incomplete set of assignments ;
; hps_enet_rx_clk     ; Incomplete set of assignments ;
; hps_enet_rx_dv      ; Incomplete set of assignments ;
; hps_uart_rx         ; Incomplete set of assignments ;
; hps_usb_clkout      ; Incomplete set of assignments ;
; hps_usb_dir         ; Incomplete set of assignments ;
; hps_usb_nxt         ; Incomplete set of assignments ;
; hps_ddr3_addr[0]    ; Missing location assignment   ;
; hps_ddr3_addr[1]    ; Missing location assignment   ;
; hps_ddr3_addr[2]    ; Missing location assignment   ;
; hps_ddr3_addr[3]    ; Missing location assignment   ;
; hps_ddr3_addr[4]    ; Missing location assignment   ;
; hps_ddr3_addr[5]    ; Missing location assignment   ;
; hps_ddr3_addr[6]    ; Missing location assignment   ;
; hps_ddr3_addr[7]    ; Missing location assignment   ;
; hps_ddr3_addr[8]    ; Missing location assignment   ;
; hps_ddr3_addr[9]    ; Missing location assignment   ;
; hps_ddr3_addr[10]   ; Missing location assignment   ;
; hps_ddr3_addr[11]   ; Missing location assignment   ;
; hps_ddr3_addr[12]   ; Missing location assignment   ;
; hps_ddr3_addr[13]   ; Missing location assignment   ;
; hps_ddr3_addr[14]   ; Missing location assignment   ;
; hps_ddr3_ba[0]      ; Missing location assignment   ;
; hps_ddr3_ba[1]      ; Missing location assignment   ;
; hps_ddr3_ba[2]      ; Missing location assignment   ;
; hps_ddr3_cas_n      ; Missing location assignment   ;
; hps_ddr3_cke        ; Missing location assignment   ;
; hps_ddr3_ck_n       ; Missing location assignment   ;
; hps_ddr3_ck_p       ; Missing location assignment   ;
; hps_ddr3_cs_n       ; Missing location assignment   ;
; hps_ddr3_dm[0]      ; Missing location assignment   ;
; hps_ddr3_dm[1]      ; Missing location assignment   ;
; hps_ddr3_dm[2]      ; Missing location assignment   ;
; hps_ddr3_dm[3]      ; Missing location assignment   ;
; hps_ddr3_odt        ; Missing location assignment   ;
; hps_ddr3_ras_n      ; Missing location assignment   ;
; hps_ddr3_reset_n    ; Missing location assignment   ;
; hps_ddr3_we_n       ; Missing location assignment   ;
; hps_ddr3_dq[0]      ; Missing location assignment   ;
; hps_ddr3_dq[1]      ; Missing location assignment   ;
; hps_ddr3_dq[2]      ; Missing location assignment   ;
; hps_ddr3_dq[3]      ; Missing location assignment   ;
; hps_ddr3_dq[4]      ; Missing location assignment   ;
; hps_ddr3_dq[5]      ; Missing location assignment   ;
; hps_ddr3_dq[6]      ; Missing location assignment   ;
; hps_ddr3_dq[7]      ; Missing location assignment   ;
; hps_ddr3_dq[8]      ; Missing location assignment   ;
; hps_ddr3_dq[9]      ; Missing location assignment   ;
; hps_ddr3_dq[10]     ; Missing location assignment   ;
; hps_ddr3_dq[11]     ; Missing location assignment   ;
; hps_ddr3_dq[12]     ; Missing location assignment   ;
; hps_ddr3_dq[13]     ; Missing location assignment   ;
; hps_ddr3_dq[14]     ; Missing location assignment   ;
; hps_ddr3_dq[15]     ; Missing location assignment   ;
; hps_ddr3_dq[16]     ; Missing location assignment   ;
; hps_ddr3_dq[17]     ; Missing location assignment   ;
; hps_ddr3_dq[18]     ; Missing location assignment   ;
; hps_ddr3_dq[19]     ; Missing location assignment   ;
; hps_ddr3_dq[20]     ; Missing location assignment   ;
; hps_ddr3_dq[21]     ; Missing location assignment   ;
; hps_ddr3_dq[22]     ; Missing location assignment   ;
; hps_ddr3_dq[23]     ; Missing location assignment   ;
; hps_ddr3_dq[24]     ; Missing location assignment   ;
; hps_ddr3_dq[25]     ; Missing location assignment   ;
; hps_ddr3_dq[26]     ; Missing location assignment   ;
; hps_ddr3_dq[27]     ; Missing location assignment   ;
; hps_ddr3_dq[28]     ; Missing location assignment   ;
; hps_ddr3_dq[29]     ; Missing location assignment   ;
; hps_ddr3_dq[30]     ; Missing location assignment   ;
; hps_ddr3_dq[31]     ; Missing location assignment   ;
; hps_ddr3_dqs_n[0]   ; Missing location assignment   ;
; hps_ddr3_dqs_n[1]   ; Missing location assignment   ;
; hps_ddr3_dqs_n[2]   ; Missing location assignment   ;
; hps_ddr3_dqs_n[3]   ; Missing location assignment   ;
; hps_ddr3_dqs_p[0]   ; Missing location assignment   ;
; hps_ddr3_dqs_p[1]   ; Missing location assignment   ;
; hps_ddr3_dqs_p[2]   ; Missing location assignment   ;
; hps_ddr3_dqs_p[3]   ; Missing location assignment   ;
; hps_enet_int_n      ; Missing location assignment   ;
; hps_key             ; Missing location assignment   ;
; hps_conv_usb_n      ; Missing location assignment   ;
; hps_ddr3_rzq        ; Missing location assignment   ;
+---------------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                            ; Action     ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                ; Destination Port         ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                      ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; hps_ddr3_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dm[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dqs_n[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dqs_p[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dqs_p[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dqs_p[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; clock_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                           ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; A[0][22]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[0][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[3][27]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[3][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[4][26]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[4][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[5][15]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[5][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[6][2]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[6][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; A[7][21]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[7][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[9][16]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[9][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[9][31]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[9][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[10][2]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[10][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[10][12]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[10][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[10][15]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[10][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[10][16]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[10][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[10][17]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[10][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[10][24]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[10][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[10][27]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[10][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[10][31]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[10][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[11][0]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[11][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[11][3]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[11][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[11][5]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[11][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[11][22]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[11][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[11][24]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[11][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[12][16]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[12][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[15][5]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[15][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[15][11]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[15][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[15][15]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[15][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[15][20]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[15][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[16][0]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[16][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[16][12]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[16][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[16][19]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[16][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[16][24]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[16][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[18][18]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[18][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[18][22]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[18][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[19][16]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[19][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[20][3]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[20][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[20][4]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[20][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[20][5]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[20][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[21][1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[21][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[21][12]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[21][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[21][16]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[21][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[21][18]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[21][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[21][26]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[21][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[22][10]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[22][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[22][18]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[22][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[22][28]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[22][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[24][16]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[24][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[25][15]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[25][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[26][30]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[26][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[27][2]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[27][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[27][6]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[27][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[27][28]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[27][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[28][4]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[28][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[28][13]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[28][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[28][14]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[28][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[29][8]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[29][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[29][22]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[29][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[29][23]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[29][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[30][6]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[30][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[30][10]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[30][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[30][11]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[30][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[30][22]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[30][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[30][25]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[30][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[31][22]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[31][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[32][3]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[32][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[35][2]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[35][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[35][11]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[35][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[35][12]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[35][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[35][21]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[35][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[35][29]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[35][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[36][23]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[36][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[37][5]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[37][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[37][6]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[37][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[37][12]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[37][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[38][10]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[38][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[38][12]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[38][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[38][14]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[38][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[38][21]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[38][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[38][23]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[38][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[38][25]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[38][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[38][31]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[38][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[39][5]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[39][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[39][29]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[39][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[39][31]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[39][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[43][8]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[43][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[43][26]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[43][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[44][7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[44][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[44][11]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[44][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[44][13]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[44][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[44][22]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[44][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[46][22]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[46][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[46][24]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[46][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[48][31]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[48][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[49][28]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[49][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[49][29]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[49][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[50][13]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[50][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[51][10]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[51][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[57][31]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[57][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[58][31]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[58][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[60][17]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[60][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[63][27]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[63][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[63][30]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[63][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[64][24]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[64][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[65][20]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[65][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[65][24]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[65][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[65][27]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[65][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[65][28]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[65][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[65][30]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[65][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[69][2]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[69][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[69][3]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[69][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[69][8]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[69][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[69][9]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[69][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; A[70][22]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[70][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[74][24]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[74][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[74][29]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[74][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[75][20]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[75][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[75][26]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[75][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[76][16]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[76][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[76][22]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[76][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[76][29]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[76][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[78][22]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[78][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[78][24]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[78][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; A[78][25]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; A[78][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[2][9]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[2][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; B[2][30]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[2][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[3][3]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[3][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; B[3][6]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[3][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; B[3][7]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[3][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; B[3][8]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[3][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; B[3][13]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[3][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[3][29]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[3][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[4][7]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[4][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; B[4][28]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[4][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[5][22]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[5][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[9][12]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[9][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[9][20]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[9][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[10][16]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[10][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[10][24]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[10][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[11][7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[11][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[11][12]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[11][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[11][18]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[11][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[11][24]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[11][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[12][3]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[12][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[12][5]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[12][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[12][6]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[12][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[12][14]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[12][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[12][18]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[12][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[12][22]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[12][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[12][23]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[12][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[12][27]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[12][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[12][29]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[12][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[13][0]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[13][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[13][27]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[13][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[13][30]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[13][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[14][0]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[14][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[14][7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[14][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[14][19]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[14][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[14][21]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[14][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[14][30]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[14][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[15][1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[15][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[15][21]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[15][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[16][19]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[16][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[17][7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[17][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[17][29]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[17][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[19][15]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[19][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[20][20]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[20][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[21][1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[21][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[21][11]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[21][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[23][28]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[23][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[24][12]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[24][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[24][15]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[24][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[24][16]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[24][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[24][23]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[24][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[24][25]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[24][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[24][28]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[24][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[25][4]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[25][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[26][12]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[26][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[26][24]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[26][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[26][28]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[26][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[27][1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[27][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[27][12]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[27][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[28][31]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[28][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[29][9]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[29][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[29][30]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[29][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[30][15]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[30][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[30][29]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[30][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[31][13]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[31][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[32][1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[32][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[32][15]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[32][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[32][17]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[32][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[32][26]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[32][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[33][23]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[33][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[33][30]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[33][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[34][23]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[34][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[36][28]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[36][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[37][1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[37][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[37][20]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[37][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[37][31]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[37][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[38][4]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[38][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[39][3]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[39][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[39][19]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[39][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[39][20]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[39][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[40][15]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[40][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[40][23]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[40][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[41][7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[41][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[41][10]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[41][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[41][20]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[41][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[42][7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[42][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[43][6]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[43][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[43][7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[43][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[44][6]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[44][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[44][13]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[44][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[44][17]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[44][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[44][19]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[44][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[47][6]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[47][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[47][8]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[47][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[47][11]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[47][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[47][14]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[47][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[51][10]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[51][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[51][15]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[51][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[51][17]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[51][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[52][5]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[52][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[52][15]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[52][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[54][19]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[54][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[55][4]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[55][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[55][22]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[55][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[56][19]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[56][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[57][7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[57][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[57][16]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[57][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[59][12]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[59][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[59][13]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[59][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[60][30]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[60][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[61][11]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[61][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[61][21]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[61][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[62][5]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[62][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[62][8]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[62][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[62][10]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[62][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[62][28]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[62][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[63][10]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[63][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[63][14]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[63][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[65][22]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[65][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[66][6]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[66][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[66][8]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[66][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[66][11]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[66][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[66][18]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[66][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[67][14]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[67][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[69][28]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[69][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[70][1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[70][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[70][12]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[70][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[70][21]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[70][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[71][1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[71][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[72][0]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[72][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[72][10]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[72][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[72][24]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[72][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[74][4]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[74][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[74][14]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[74][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[74][21]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[74][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[74][24]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[74][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[75][12]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[75][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[75][22]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[75][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[77][2]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[77][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[77][6]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[77][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[77][31]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[77][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[78][3]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[78][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[78][13]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[78][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; B[78][17]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[78][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[3][0]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[3][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; C[3][5]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[3][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; C[3][17]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[3][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[4][18]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[4][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[5][15]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[5][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[5][25]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[5][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[6][10]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[6][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[6][23]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[6][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[6][28]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[6][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[7][27]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[7][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[8][17]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[8][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[9][25]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[9][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[11][2]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[11][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[11][3]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[11][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[11][7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[11][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[11][11]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[11][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[11][21]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[11][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[12][3]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[12][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[12][9]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[12][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[12][17]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[12][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[12][18]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[12][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[13][0]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[13][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[13][2]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[13][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[13][16]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[13][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[13][20]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[13][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[13][21]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[13][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[13][22]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[13][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[13][23]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[13][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[14][22]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[14][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[14][25]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[14][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[15][5]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[15][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[16][9]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[16][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[16][21]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[16][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[16][28]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[16][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[17][29]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[17][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[17][31]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[17][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[18][7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[18][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[18][8]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[18][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[18][20]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[18][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[18][29]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[18][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[19][3]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[19][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[19][4]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[19][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[19][7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[19][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[19][12]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[19][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[19][15]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[19][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[19][16]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[19][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[21][1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[21][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[21][6]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[21][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[22][0]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[22][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[22][1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[22][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[23][3]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[23][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[23][21]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[23][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[23][26]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[23][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[24][5]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[24][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[24][19]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[24][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[25][9]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[25][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[26][12]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[26][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[26][26]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[26][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[27][11]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[27][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[27][16]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[27][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[27][26]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[27][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[29][19]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[29][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[31][17]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[31][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[32][5]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[32][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[32][9]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[32][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[32][26]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[32][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[33][0]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[33][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[33][17]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[33][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[34][20]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[34][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[34][28]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[34][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[35][28]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[35][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[36][30]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[36][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[37][1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[37][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[37][22]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[37][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[38][11]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[38][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[38][31]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[38][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[39][26]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[39][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[40][3]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[40][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[40][7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[40][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[40][14]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[40][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[40][15]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[40][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[40][20]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[40][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[40][23]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[40][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[41][11]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[41][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[42][18]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[42][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[42][23]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[42][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[42][25]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[42][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[43][6]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[43][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[43][19]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[43][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[43][31]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[43][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[44][1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[44][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[45][7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[45][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[45][27]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[45][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[46][2]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[46][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[48][2]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[48][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[48][4]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[48][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[48][6]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[48][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[48][15]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[48][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[48][18]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[48][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[49][7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[49][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[49][12]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[49][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[49][24]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[49][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[49][26]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[49][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[50][10]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[50][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[50][13]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[50][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[50][17]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[50][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[50][20]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[50][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[51][22]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[51][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[52][4]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[52][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[52][25]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[52][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[53][12]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[53][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[53][27]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[53][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[54][1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[54][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[54][2]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[54][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[54][22]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[54][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[54][30]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[54][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[55][17]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[55][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[56][1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[56][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[56][24]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[56][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[56][25]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[56][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[57][14]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[57][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[58][4]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[58][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[59][7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[59][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[59][14]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[59][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[60][27]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[60][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[61][27]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[61][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[62][9]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[62][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[62][27]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[62][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[63][5]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[63][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[64][11]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[64][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[64][29]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[64][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[65][10]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[65][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[66][12]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[66][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[66][15]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[66][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[67][16]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[67][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[67][21]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[67][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[67][24]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[67][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[68][6]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[68][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[69][1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[69][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[69][11]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[69][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[70][3]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[70][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[70][12]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[70][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[70][24]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[70][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[71][25]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[71][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[71][30]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[71][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[72][11]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[72][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[72][16]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[72][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[73][5]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[73][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[73][21]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[73][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[73][29]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[73][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[73][31]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[73][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[74][7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[74][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[74][28]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[74][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[75][0]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[75][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[75][6]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[75][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[75][20]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[75][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[75][29]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[75][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[76][4]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[76][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[76][27]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[76][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[77][7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[77][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[77][23]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[77][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; C[77][31]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[77][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[3][4]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[3][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; D[3][7]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[3][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; D[3][10]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[3][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[3][15]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[3][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[3][25]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[3][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[3][27]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[3][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[4][24]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[4][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[5][16]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[5][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[11][30]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[11][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[13][9]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[13][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[13][13]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[13][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[13][14]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[13][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[13][18]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[13][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[13][29]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[13][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[14][1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[14][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[14][7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[14][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[14][10]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[14][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[14][29]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[14][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[15][11]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[15][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[20][6]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[20][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[22][11]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[22][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[22][17]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[22][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[23][8]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[23][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[25][20]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[25][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[26][23]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[26][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[28][2]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[28][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[32][3]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[32][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[33][3]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[33][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[35][19]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[35][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[35][31]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[35][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[38][6]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[38][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[38][8]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[38][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[40][1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[40][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[43][1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[43][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[44][1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[44][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[44][28]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[44][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[45][15]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[45][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[48][0]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[48][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[48][11]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[48][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[49][1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[49][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[53][25]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[53][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[54][11]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[54][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[63][5]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[63][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[63][21]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[63][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[65][0]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[65][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[66][9]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[66][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[66][27]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[66][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[67][23]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[67][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[70][10]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[70][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[71][8]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[71][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[73][1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[73][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[73][29]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[73][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[73][31]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[73][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[74][5]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[74][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[74][15]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[74][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[75][9]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[75][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[75][17]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[75][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; D[78][3]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[78][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; alphCount[0]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; alphCount[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; alphabetLength[13][7]                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; alphabetLength[13][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; alphabetLength[25][3]                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; alphabetLength[25][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; alphabetLength[46][5]                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; alphabetLength[46][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; altshift_taps:dataSignal_rtl_0|shift_taps_uhv:auto_generated|cntr_jjf:cntr1|counter_reg_bit[0]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_0|shift_taps_uhv:auto_generated|cntr_jjf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_0|shift_taps_uhv:auto_generated|cntr_jjf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_0|shift_taps_uhv:auto_generated|cntr_jjf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_0|shift_taps_uhv:auto_generated|cntr_jjf:cntr1|counter_reg_bit[3]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_0|shift_taps_uhv:auto_generated|cntr_jjf:cntr1|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_0|shift_taps_uhv:auto_generated|cntr_jjf:cntr1|counter_reg_bit[5]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_0|shift_taps_uhv:auto_generated|cntr_jjf:cntr1|counter_reg_bit[5]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_1|shift_taps_vhv:auto_generated|cntr_ijf:cntr1|counter_reg_bit[2]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_1|shift_taps_vhv:auto_generated|cntr_ijf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_2|shift_taps_5iv:auto_generated|cntr_qjf:cntr1|counter_reg_bit[2]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_2|shift_taps_5iv:auto_generated|cntr_qjf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_2|shift_taps_5iv:auto_generated|cntr_qjf:cntr1|counter_reg_bit[4]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_2|shift_taps_5iv:auto_generated|cntr_qjf:cntr1|counter_reg_bit[4]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_3|shift_taps_7iv:auto_generated|cntr_pjf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_3|shift_taps_7iv:auto_generated|cntr_pjf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_3|shift_taps_7iv:auto_generated|cntr_pjf:cntr1|counter_reg_bit[2]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_3|shift_taps_7iv:auto_generated|cntr_pjf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_3|shift_taps_7iv:auto_generated|cntr_pjf:cntr1|counter_reg_bit[4]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_3|shift_taps_7iv:auto_generated|cntr_pjf:cntr1|counter_reg_bit[4]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_4|shift_taps_3iv:auto_generated|cntr_ojf:cntr1|counter_reg_bit[0]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_4|shift_taps_3iv:auto_generated|cntr_ojf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_4|shift_taps_3iv:auto_generated|cntr_ojf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_4|shift_taps_3iv:auto_generated|cntr_ojf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_4|shift_taps_3iv:auto_generated|cntr_ojf:cntr1|counter_reg_bit[2]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_4|shift_taps_3iv:auto_generated|cntr_ojf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_4|shift_taps_3iv:auto_generated|cntr_ojf:cntr1|counter_reg_bit[4]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_4|shift_taps_3iv:auto_generated|cntr_ojf:cntr1|counter_reg_bit[4]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_4|shift_taps_3iv:auto_generated|cntr_ojf:cntr1|counter_reg_bit[6]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_4|shift_taps_3iv:auto_generated|cntr_ojf:cntr1|counter_reg_bit[6]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_5|shift_taps_2iv:auto_generated|cntr_njf:cntr1|counter_reg_bit[2]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_5|shift_taps_2iv:auto_generated|cntr_njf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_5|shift_taps_2iv:auto_generated|cntr_njf:cntr1|counter_reg_bit[6]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_5|shift_taps_2iv:auto_generated|cntr_njf:cntr1|counter_reg_bit[6]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_6|shift_taps_1iv:auto_generated|cntr_mjf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_6|shift_taps_1iv:auto_generated|cntr_mjf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_6|shift_taps_1iv:auto_generated|cntr_mjf:cntr1|counter_reg_bit[2]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_6|shift_taps_1iv:auto_generated|cntr_mjf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_7|shift_taps_8iv:auto_generated|cntr_ljf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_7|shift_taps_8iv:auto_generated|cntr_ljf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_7|shift_taps_8iv:auto_generated|cntr_ljf:cntr1|counter_reg_bit[6]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_7|shift_taps_8iv:auto_generated|cntr_ljf:cntr1|counter_reg_bit[6]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_8|shift_taps_9iv:auto_generated|cntr_kjf:cntr1|counter_reg_bit[3]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_8|shift_taps_9iv:auto_generated|cntr_kjf:cntr1|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_9|shift_taps_aiv:auto_generated|cntr_rjf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_9|shift_taps_aiv:auto_generated|cntr_rjf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; altshift_taps:dataSignal_rtl_11|shift_taps_shv:auto_generated|cntr_hjf:cntr1|counter_reg_bit[4]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_11|shift_taps_shv:auto_generated|cntr_hjf:cntr1|counter_reg_bit[4]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; altshift_taps:dataSignal_rtl_12|shift_taps_liv:auto_generated|cntr_tjf:cntr1|counter_reg_bit[2]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_12|shift_taps_liv:auto_generated|cntr_tjf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; altshift_taps:dataSignal_rtl_12|shift_taps_liv:auto_generated|cntr_tjf:cntr1|counter_reg_bit[3]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_12|shift_taps_liv:auto_generated|cntr_tjf:cntr1|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; altshift_taps:dataSignal_rtl_13|shift_taps_igv:auto_generated|cntr_vjf:cntr1|counter_reg_bit[6]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:dataSignal_rtl_13|shift_taps_igv:auto_generated|cntr_vjf:cntr1|counter_reg_bit[6]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; altshift_taps:wordBlock_rtl_1|shift_taps_bjv:auto_generated|cntr_bjf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:wordBlock_rtl_1|shift_taps_bjv:auto_generated|cntr_bjf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; altshift_taps:wordBlock_rtl_1|shift_taps_bjv:auto_generated|cntr_bjf:cntr1|counter_reg_bit[3]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:wordBlock_rtl_1|shift_taps_bjv:auto_generated|cntr_bjf:cntr1|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; altshift_taps:wordBlock_rtl_5|shift_taps_agv:auto_generated|cntr_rhf:cntr1|counter_reg_bit[2]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:wordBlock_rtl_5|shift_taps_agv:auto_generated|cntr_rhf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; altshift_taps:wordBlock_rtl_6|shift_taps_0iv:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:wordBlock_rtl_6|shift_taps_0iv:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; altshift_taps:wordBlock_rtl_6|shift_taps_0iv:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:wordBlock_rtl_6|shift_taps_0iv:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; altshift_taps:wordBlock_rtl_7|shift_taps_9gv:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:wordBlock_rtl_7|shift_taps_9gv:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; altshift_taps:wordBlock_rtl_8|shift_taps_8gv:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:wordBlock_rtl_8|shift_taps_8gv:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; altshift_taps:wordBlock_rtl_8|shift_taps_8gv:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altshift_taps:wordBlock_rtl_8|shift_taps_8gv:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; byteCounts[0][1]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[0][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; byteCounts[0][2]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[0][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; byteCounts[1][1]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[1][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; byteCounts[2][1]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[2][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; byteCounts[4][1]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[4][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; byteCounts[4][2]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[4][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; byteCounts[5][2]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[5][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; byteCounts[6][1]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[6][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; byteCounts[6][2]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[6][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; byteCounts[7][1]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[7][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; byteCounts[7][2]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[7][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; byteCounts[8][2]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[8][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; byteCounts[8][4]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[8][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; byteCounts[9][1]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[9][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; byteCounts[9][3]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[9][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; byteCounts[10][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[10][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[10][2]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[10][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[11][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[11][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[13][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[13][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[13][6]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[13][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[14][4]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[14][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[15][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[15][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[16][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[16][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[16][5]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[16][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[16][6]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[16][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[17][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[17][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[17][3]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[17][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[18][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[18][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[18][3]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[18][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[18][4]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[18][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[18][6]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[18][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[19][3]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[19][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[19][5]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[19][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[21][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[21][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[22][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[22][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[22][3]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[22][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[22][4]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[22][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[23][3]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[23][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[23][4]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[23][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[24][0]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[24][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[24][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[24][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[24][2]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[24][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[25][3]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[25][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[26][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[26][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[26][3]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[26][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[27][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[27][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[27][2]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[27][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[27][4]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[27][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[28][3]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[28][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[29][6]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[29][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[30][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[30][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[30][2]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[30][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[31][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[31][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[32][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[32][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[33][0]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[33][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[33][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[33][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[33][2]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[33][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[34][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[34][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[35][0]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[35][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[35][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[35][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[35][2]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[35][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[35][3]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[35][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[35][5]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[35][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[35][6]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[35][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[36][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[36][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[36][2]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[36][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[36][3]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[36][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[37][2]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[37][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[37][4]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[37][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[38][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[38][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[38][3]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[38][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[42][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[42][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[42][3]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[42][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[43][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[43][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[48][1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[48][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; byteCounts[48][4]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; byteCounts[48][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; dataBlock[259]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataBlock[259]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; dataBlock[387]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataBlock[387]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; dataBlock[506]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataBlock[506]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; dataLength[2]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataLength[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; dataLength[4]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataLength[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; dataLength[5]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataLength[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; dataSignal[1][183]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[1][183]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[1][355]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[1][355]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[1][418]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[1][418]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[1][426]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[1][426]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[1][432]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[1][432]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[2][132]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[2][132]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[2][147]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[2][147]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[2][386]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[2][386]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[2][399]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[2][399]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[2][401]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[2][401]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[3][118]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[3][118]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[3][376]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[3][376]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[4][322]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[4][322]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[4][328]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[4][328]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[4][349]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[4][349]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[5][295]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[5][295]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[5][298]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[5][298]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[5][309]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[5][309]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[5][310]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[5][310]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[5][313]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[5][313]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[5][315]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[5][315]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[5][317]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[5][317]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[6][266]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[6][266]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[6][276]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[6][276]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[7][231]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[7][231]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[7][239]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[7][239]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[8][200]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[8][200]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[8][214]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[8][214]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[8][215]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[8][215]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[9][170]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[9][170]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[9][173]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[9][173]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[9][178]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[9][178]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[9][181]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[9][181]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[9][187]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[9][187]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[9][188]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[9][188]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; dataSignal[10][137]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[10][137]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; dataSignal[10][143]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[10][143]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; dataSignal[10][159]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[10][159]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; dataSignal[11][117]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[11][117]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; dataSignal[11][119]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[11][119]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; dataSignal[12][3]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[12][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; dataSignal[14][7]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; dataSignal[14][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; hash[8]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; hash[9]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; hash[10]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[13]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[22]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[36]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[40]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[40]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[43]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[43]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[46]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[46]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[47]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[49]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[49]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[53]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[54]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[54]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[56]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[56]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[59]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[59]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[66]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[66]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[68]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[68]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[74]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[74]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[75]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[75]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[77]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[77]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[82]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[82]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[85]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[85]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[87]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[87]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[98]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[98]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; hash[103]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[103]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; hash[104]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[104]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; hash[110]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[110]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; hash[111]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[111]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; hash[115]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[115]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; hash[116]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[116]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; hash[118]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[118]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; hash[119]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[119]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; hash[128]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[128]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; hash[134]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[134]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; hash[136]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[136]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; hash[138]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[138]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; hash[139]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[139]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; hash[140]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[140]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; hash[142]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[142]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; hash[147]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[147]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; hash[149]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[149]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; hash[150]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hash[150]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; lengthBorder[0][27]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[0][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[0][33]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[0][33]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[1][3]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[1][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lengthBorder[1][16]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[1][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[1][18]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[1][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[1][29]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[1][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[1][30]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[1][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[1][31]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[1][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[1][37]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[1][37]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[1][39]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[1][39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[1][44]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[1][44]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[1][45]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[1][45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[1][51]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[1][51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[1][54]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[1][54]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[1][56]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[1][56]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[2][4]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[2][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lengthBorder[2][14]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[2][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[2][19]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[2][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[2][22]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[2][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[2][26]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[2][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[2][27]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[2][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[2][30]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[2][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[2][42]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[2][42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[2][44]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[2][44]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[2][45]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[2][45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[2][48]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[2][48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[2][49]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[2][49]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[2][57]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[2][57]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[2][58]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[2][58]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[3][7]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[3][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lengthBorder[3][8]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[3][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lengthBorder[3][11]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[3][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[3][15]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[3][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[3][16]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[3][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[3][21]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[3][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[3][22]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[3][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[3][26]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[3][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[3][30]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[3][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[3][31]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[3][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[3][34]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[3][34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[3][35]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[3][35]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[3][41]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[3][41]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[3][43]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[3][43]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[3][44]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[3][44]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[3][47]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[3][47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[3][49]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[3][49]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[3][53]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[3][53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[4][13]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[4][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[4][15]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[4][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[4][16]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[4][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[4][19]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[4][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[4][20]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[4][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[4][22]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[4][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[4][24]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[4][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[4][25]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[4][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[4][27]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[4][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[4][30]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[4][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[4][31]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[4][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[4][32]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[4][32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[4][35]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[4][35]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[4][36]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[4][36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[4][37]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[4][37]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[4][39]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[4][39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[4][40]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[4][40]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[4][50]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[4][50]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[4][55]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[4][55]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[5][2]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[5][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lengthBorder[5][6]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[5][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lengthBorder[5][12]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[5][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[5][13]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[5][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[5][14]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[5][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[5][22]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[5][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[5][27]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[5][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[5][30]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[5][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[5][31]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[5][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[5][32]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[5][32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[5][34]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[5][34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[5][36]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[5][36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[5][38]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[5][38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[5][42]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[5][42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[5][43]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[5][43]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[5][47]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[5][47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[5][49]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[5][49]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[5][50]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[5][50]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[5][54]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[5][54]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[5][55]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[5][55]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[5][56]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[5][56]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[6][3]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[6][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lengthBorder[6][5]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[6][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lengthBorder[6][7]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[6][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lengthBorder[6][15]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[6][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[6][19]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[6][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[6][21]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[6][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[6][22]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[6][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[6][23]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[6][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[6][25]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[6][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[6][28]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[6][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[6][32]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[6][32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[6][33]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[6][33]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[6][48]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[6][48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[6][51]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[6][51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[6][55]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[6][55]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[7][2]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[7][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lengthBorder[7][6]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[7][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lengthBorder[7][11]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[7][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[7][12]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[7][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[7][13]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[7][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[7][14]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[7][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[7][16]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[7][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[7][21]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[7][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[7][35]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[7][35]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[7][41]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[7][41]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[7][46]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[7][46]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[7][48]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[7][48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[7][52]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[7][52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[7][53]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[7][53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[7][54]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[7][54]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[7][55]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[7][55]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[8][3]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lengthBorder[8][4]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lengthBorder[8][6]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lengthBorder[8][7]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lengthBorder[8][10]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[8][11]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[8][12]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[8][13]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[8][16]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[8][17]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[8][20]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[8][21]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[8][22]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[8][28]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[8][32]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[8][34]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[8][37]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][37]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[8][38]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[8][39]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[8][42]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[8][44]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][44]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[8][51]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[8][54]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[8][54]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[9][4]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lengthBorder[9][5]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lengthBorder[9][6]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lengthBorder[9][7]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; lengthBorder[9][11]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[9][14]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[9][18]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[9][20]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[9][24]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[9][25]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[9][27]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[9][28]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[9][35]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][35]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[9][36]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[9][38]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[9][42]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[9][44]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][44]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[9][46]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][46]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[9][48]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[9][52]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[9][53]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[9][58]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[9][58]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[10][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[10][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[10][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[10][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[10][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[10][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[10][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[10][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[10][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[10][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[10][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[10][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[10][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[10][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[10][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[10][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[10][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[10][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[10][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[10][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[10][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[10][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[10][32]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[10][32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[10][33]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[10][33]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[10][36]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[10][36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[10][42]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[10][42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[10][48]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[10][48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[10][49]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[10][49]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[10][51]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[10][51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[10][52]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[10][52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[10][54]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[10][54]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[10][56]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[10][56]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[11][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[11][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[11][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[11][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[11][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[11][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[11][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[11][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[11][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[11][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[11][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[11][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[11][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[11][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[11][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[11][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[11][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[11][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[11][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[11][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[11][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[11][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[11][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[11][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[11][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[11][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[11][36]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[11][36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[11][37]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[11][37]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[11][39]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[11][39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[11][44]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[11][44]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[11][48]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[11][48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[11][49]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[11][49]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[11][53]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[11][53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[11][58]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[11][58]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[12][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[12][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[12][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[12][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[12][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[12][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[12][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[12][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[12][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[12][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[12][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[12][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[12][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[12][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[12][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[12][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[12][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[12][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[12][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[12][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[12][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[12][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[12][32]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[12][32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[12][37]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[12][37]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[12][41]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[12][41]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[12][43]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[12][43]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[12][45]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[12][45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[12][47]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[12][47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[12][51]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[12][51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[12][52]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[12][52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[13][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[13][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[13][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[13][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[13][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[13][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[13][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[13][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[13][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[13][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[13][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[13][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[13][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[13][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[13][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[13][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[13][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[13][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[13][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[13][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[13][36]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[13][39]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[13][40]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][40]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[13][43]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][43]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[13][47]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[13][49]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][49]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[13][51]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[13][54]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[13][54]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[14][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[14][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[14][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[14][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[14][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[14][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[14][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[14][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[14][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[14][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[14][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[14][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[14][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[14][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[14][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[14][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[14][34]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[14][34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[14][35]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[14][35]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[14][36]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[14][36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[14][43]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[14][43]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[14][44]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[14][44]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[14][51]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[14][51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[14][52]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[14][52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[15][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[15][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[15][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[15][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[15][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[15][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[15][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[15][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[15][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[15][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[15][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[15][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[15][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[15][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[15][35]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[15][35]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[15][44]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[15][44]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[15][45]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[15][45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[15][50]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[15][50]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[15][52]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[15][52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[16][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[16][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[16][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[16][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[16][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[16][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[16][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[16][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[16][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[16][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[16][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[16][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[16][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[16][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[16][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[16][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[16][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[16][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[16][32]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[16][32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[16][34]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[16][34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[16][35]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[16][35]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[16][38]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[16][38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[16][39]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[16][39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[16][43]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[16][43]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[16][45]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[16][45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[16][46]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[16][46]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[16][47]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[16][47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[16][52]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[16][52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[16][57]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[16][57]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[17][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[17][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[17][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[17][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[17][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[17][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[17][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[17][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[17][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[17][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[17][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[17][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[17][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[17][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[17][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[17][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[17][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[17][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[17][35]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[17][35]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[17][42]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[17][42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[17][48]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[17][48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[17][51]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[17][51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[17][53]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[17][53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[17][55]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[17][55]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[17][56]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[17][56]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[18][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][33]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][33]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][34]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][35]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][35]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][38]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][39]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][42]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][44]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][44]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][47]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][48]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][49]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][49]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][51]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][52]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[18][58]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[18][58]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[19][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[19][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[19][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[19][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[19][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[19][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[19][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[19][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[19][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[19][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[19][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[19][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[19][32]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[19][32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[19][33]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[19][33]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[19][38]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[19][38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[19][40]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[19][40]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[19][41]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[19][41]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[19][47]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[19][47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[19][48]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[19][48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[19][52]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[19][52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[20][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[20][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[20][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[20][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[20][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[20][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[20][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[20][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[20][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[20][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[20][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[20][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[20][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[20][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[20][35]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[20][35]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[20][44]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[20][44]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[20][45]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[20][45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[20][50]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[20][50]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[20][53]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[20][53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[20][54]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[20][54]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[21][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[21][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[21][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[21][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[21][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[21][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[21][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[21][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[21][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[21][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[21][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[21][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[21][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[21][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[21][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[21][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[21][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[21][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[21][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[21][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[21][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[21][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[21][36]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[21][36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[21][37]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[21][37]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[21][42]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[21][42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[21][46]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[21][46]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[21][50]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[21][50]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[21][54]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[21][54]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[21][55]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[21][55]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[21][58]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[21][58]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[22][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[22][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[22][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[22][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[22][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[22][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[22][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[22][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[22][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[22][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[22][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[22][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[22][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[22][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[22][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[22][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[22][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[22][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[22][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[22][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[22][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[22][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[22][36]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[22][36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[22][43]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[22][43]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[22][54]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[22][54]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[23][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[23][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[23][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[23][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[23][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[23][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[23][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[23][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[23][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[23][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[23][33]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][33]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[23][34]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[23][36]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[23][37]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][37]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[23][38]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[23][39]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[23][41]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][41]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[23][42]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[23][45]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[23][48]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[23][49]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][49]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[23][50]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[23][50]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[24][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[24][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[24][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[24][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[24][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[24][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[24][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[24][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[24][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[24][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[24][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[24][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[24][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[24][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[24][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[24][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[24][36]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[24][36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[24][37]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[24][37]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[24][47]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[24][47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[24][53]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[24][53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[25][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[25][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[25][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[25][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[25][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[25][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[25][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[25][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[25][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[25][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[25][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[25][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[25][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[25][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[25][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[25][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[25][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[25][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[25][32]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[25][32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[25][34]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[25][34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[25][35]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[25][35]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[25][36]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[25][36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[25][38]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[25][38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[25][40]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[25][40]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[25][42]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[25][42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[25][44]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[25][44]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[25][47]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[25][47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[25][49]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[25][49]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[25][54]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[25][54]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[26][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[26][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[26][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[26][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[26][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[26][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[26][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[26][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[26][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[26][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[26][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[26][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[26][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[26][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[26][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[26][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[26][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[26][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[26][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[26][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[26][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[26][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[26][37]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[26][37]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[26][41]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[26][41]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[26][44]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[26][44]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[26][52]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[26][52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[26][54]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[26][54]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[27][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[27][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[27][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[27][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[27][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[27][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[27][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[27][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[27][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[27][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[27][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[27][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[27][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[27][32]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[27][36]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[27][37]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][37]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[27][39]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[27][42]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[27][43]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][43]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[27][44]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][44]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[27][47]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[27][48]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[27][49]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][49]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[27][50]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][50]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[27][51]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[27][52]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[27][53]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[27][53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[28][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[28][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[28][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[28][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[28][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[28][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[28][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[28][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[28][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[28][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[28][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[28][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[28][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[28][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[28][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[28][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[28][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[28][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[28][46]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[28][46]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[28][49]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[28][49]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[29][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[29][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[29][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[29][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[29][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[29][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[29][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[29][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[29][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[29][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[29][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[29][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[29][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[29][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[29][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[29][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[29][34]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[29][34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[29][36]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[29][36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[29][48]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[29][48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[29][55]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[29][55]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[30][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[30][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[30][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[30][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[30][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[30][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[30][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[30][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[30][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[30][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[30][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[30][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[30][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[30][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[30][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[30][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[30][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[30][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[30][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[30][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[30][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[30][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[30][36]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[30][36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[30][38]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[30][38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[30][40]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[30][40]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[30][42]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[30][42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[30][43]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[30][43]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[30][44]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[30][44]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[30][49]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[30][49]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[30][51]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[30][51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[30][52]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[30][52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[31][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[31][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[31][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[31][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[31][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[31][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[31][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[31][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[31][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[31][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[31][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[31][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[31][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[31][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[31][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[31][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[31][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[31][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[31][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[31][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[31][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[31][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[31][42]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[31][42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[31][44]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[31][44]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[31][45]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[31][45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[31][46]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[31][46]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[31][52]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[31][52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[31][53]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[31][53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[31][54]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[31][54]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[32][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[32][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[32][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[32][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[32][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[32][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[32][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[32][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[32][34]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[32][36]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[32][38]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[32][39]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[32][41]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][41]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[32][42]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[32][43]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][43]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[32][45]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[32][46]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][46]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[32][48]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[32][51]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[32][53]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[32][54]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][54]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[32][55]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[32][55]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[33][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[33][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[33][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[33][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[33][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[33][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[33][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[33][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[33][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[33][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[33][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[33][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[33][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[33][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[33][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[33][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[33][35]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[33][35]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[33][36]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[33][36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[33][38]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[33][38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[33][39]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[33][39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[33][41]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[33][41]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[33][42]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[33][42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[33][44]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[33][44]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[33][51]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[33][51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[33][57]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[33][57]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[34][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[34][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[34][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[34][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[34][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[34][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[34][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[34][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[34][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[34][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[34][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[34][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[34][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[34][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[34][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[34][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[34][33]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[34][33]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[34][34]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[34][34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[34][35]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[34][35]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[34][39]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[34][39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[34][40]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[34][40]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[34][42]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[34][42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[34][45]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[34][45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[34][46]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[34][46]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[34][47]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[34][47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[34][49]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[34][49]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[34][55]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[34][55]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[35][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[35][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[35][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[35][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[35][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[35][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[35][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[35][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[35][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[35][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[35][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[35][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[35][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[35][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[35][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[35][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[35][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[35][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[35][36]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[35][36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[35][37]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[35][37]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[35][40]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[35][40]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[35][46]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[35][46]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[35][52]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[35][52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[36][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[36][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[36][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[36][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[36][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[36][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[36][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[36][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[36][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[36][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[36][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[36][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[36][32]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[36][32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[36][39]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[36][39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[36][41]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[36][41]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[36][42]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[36][42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[36][46]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[36][46]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[36][47]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[36][47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[36][48]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[36][48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[36][49]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[36][49]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[36][53]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[36][53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[36][55]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[36][55]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[37][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[37][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[37][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[37][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[37][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[37][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[37][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[37][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[37][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[37][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[37][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[37][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[37][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[37][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[37][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[37][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[37][33]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[37][33]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[37][34]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[37][34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[37][37]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[37][37]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[37][41]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[37][41]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[37][42]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[37][42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[37][43]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[37][43]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[37][44]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[37][44]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[37][46]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[37][46]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[37][48]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[37][48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[37][50]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[37][50]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[37][51]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[37][51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[37][52]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[37][52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[37][55]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[37][55]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[38][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[38][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[38][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[38][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[38][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[38][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[38][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[38][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[38][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[38][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[38][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[38][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[38][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[38][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[38][35]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[38][35]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[38][37]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[38][37]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[38][39]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[38][39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[38][43]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[38][43]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[38][44]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[38][44]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[38][45]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[38][45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[38][47]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[38][47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[38][50]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[38][50]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[38][51]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[38][51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[38][53]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[38][53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[38][57]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[38][57]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[39][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[39][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[39][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[39][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[39][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[39][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[39][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[39][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[39][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[39][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[39][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[39][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[39][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[39][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[39][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[39][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[39][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[39][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[39][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[39][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[39][32]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[39][32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[39][35]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[39][35]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[39][37]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[39][37]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[39][38]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[39][38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[39][40]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[39][40]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[39][47]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[39][47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[39][48]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[39][48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[39][52]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[39][52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[39][54]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[39][54]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[39][55]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[39][55]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[39][57]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[39][57]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[40][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[40][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[40][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[40][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[40][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[40][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[40][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[40][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[40][34]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[40][34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[40][36]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[40][36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[40][39]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[40][39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[40][40]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[40][40]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[40][41]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[40][41]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[40][45]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[40][45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[40][47]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[40][47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[40][48]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[40][48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[40][52]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[40][52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[40][54]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[40][54]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[40][55]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[40][55]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[41][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[41][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[41][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[41][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[41][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[41][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[41][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[41][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[41][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[41][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[41][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[41][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[41][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[41][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[41][38]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[41][38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[41][40]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[41][40]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[41][42]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[41][42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[41][43]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[41][43]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[41][45]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[41][45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[41][46]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[41][46]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[41][47]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[41][47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[41][49]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[41][49]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[41][53]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[41][53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[42][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[42][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[42][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[42][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[42][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[42][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[42][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[42][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[42][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[42][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[42][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[42][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[42][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[42][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[42][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[42][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[42][33]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[42][33]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[42][34]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[42][34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[42][35]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[42][35]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[42][37]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[42][37]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[42][42]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[42][42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[42][47]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[42][47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[42][50]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[42][50]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[42][52]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[42][52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[42][53]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[42][53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[42][54]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[42][54]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[42][55]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[42][55]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[43][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[43][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[43][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[43][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[43][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[43][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[43][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[43][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[43][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[43][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[43][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[43][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[43][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[43][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[43][33]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[43][33]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[43][34]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[43][34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[43][38]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[43][38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[43][39]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[43][39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[43][40]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[43][40]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[43][41]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[43][41]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[43][47]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[43][47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[43][50]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[43][50]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[43][53]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[43][53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[43][54]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[43][54]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[43][55]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[43][55]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[43][58]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[43][58]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[44][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[44][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[44][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[44][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[44][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[44][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[44][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[44][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[44][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[44][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[44][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[44][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[44][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[44][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[44][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[44][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[44][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[44][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[44][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[44][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[44][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[44][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[44][34]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[44][34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[44][36]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[44][36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[44][38]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[44][38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[44][43]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[44][43]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[44][46]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[44][46]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[44][49]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[44][49]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[44][53]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[44][53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[44][55]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[44][55]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[45][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[45][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[45][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[45][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[45][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[45][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[45][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[45][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[45][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[45][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[45][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[45][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[45][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[45][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[45][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[45][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[45][32]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[45][32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[45][37]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[45][37]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[45][38]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[45][38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[45][40]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[45][40]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[45][45]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[45][45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[45][46]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[45][46]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[45][47]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[45][47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[45][50]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[45][50]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[45][51]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[45][51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[45][52]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[45][52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[45][53]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[45][53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[45][55]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[45][55]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[46][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[46][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[46][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[46][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[46][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[46][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[46][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[46][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[46][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[46][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[46][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[46][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[46][32]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[46][38]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[46][39]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[46][41]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][41]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[46][42]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[46][45]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[46][47]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[46][48]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[46][50]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][50]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[46][51]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[46][51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[47][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[47][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[47][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[47][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[47][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[47][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[47][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[47][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[47][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[47][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[47][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[47][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[47][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[47][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[47][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[47][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[47][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[47][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[47][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[47][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[47][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[47][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[47][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[47][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[47][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[47][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[47][32]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[47][32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[47][33]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[47][33]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[47][41]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[47][41]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[47][43]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[47][43]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[47][47]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[47][47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[47][52]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[47][52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[47][55]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[47][55]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[48][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[48][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[48][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[48][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[48][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[48][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[48][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[48][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[48][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[48][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; lengthBorder[48][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[48][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[48][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[48][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[48][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[48][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[48][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[48][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[48][48]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[48][48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[49][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[49][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[49][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[49][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[49][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[49][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[49][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[49][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[49][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[49][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[49][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[49][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[49][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[49][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[49][34]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[49][34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[49][39]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[49][39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[49][45]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[49][45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[49][56]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[49][56]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lengthBorder[52][51]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lengthBorder[52][51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; lettAlphCount[2]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; lettAlphCount[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; rounds[2]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; rounds[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; rounds[3]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; rounds[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; rounds[4]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; rounds[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; rounds[52]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; rounds[52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; rounds[53]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; rounds[53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_hash0:hash0|data_out[24]                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_hash0:hash0|data_out[24]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hash0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hash0_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snddoutcount_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snddoutcount_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[3]                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[3]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hash0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hash0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hash0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hash0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hash0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hash0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hash0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hash0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:snddincount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:snddincount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:snddoutcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:snddoutcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:snddoutcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:snddoutcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:snddoutcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:snddoutcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hash0_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hash0_s1_translator|av_readdata_pre[6]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hash0_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hash0_s1_translator|av_readdata_pre[26]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hash0_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hash0_s1_translator|av_readdata_pre[27]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hash0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hash0_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result_s1_translator|av_readdata_pre[5]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result_s1_translator|av_readdata_pre[17]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result_s1_translator|av_readdata_pre[21]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result_s1_translator|av_readdata_pre[22]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result_s1_translator|av_readdata_pre[31]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:snddincount_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:snddincount_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:snddoutcount_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:snddoutcount_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_snddOutCount:snddoutcount|data_out[3]                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_snddOutCount:snddoutcount|data_out[3]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; state.alphLength                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; state.alphLength~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; state.fillAlphabets                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; state.fillAlphabets~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordBlock[0][231]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[0][231]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[0][243]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[0][243]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[0][429]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[0][429]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[0][483]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[0][483]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[0][496]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[0][496]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[2][72]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[2][72]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[2][76]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[2][76]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[2][90]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[2][90]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[4][94]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[4][94]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[5][69]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[5][69]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[6][65]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[6][65]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[6][66]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[6][66]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[6][75]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[6][75]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[6][81]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[6][81]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[6][85]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[6][85]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[6][93]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[6][93]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[7][70]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[7][70]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[7][89]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[7][89]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[7][91]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[7][91]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[7][95]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[7][95]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[8][66]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[8][66]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[8][75]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[8][75]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[8][79]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[8][79]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[8][80]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[8][80]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[8][84]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[8][84]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[8][87]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[8][87]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[8][95]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[8][95]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[9][65]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[9][65]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[9][68]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[9][68]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[9][72]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[9][72]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[9][94]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[9][94]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordBlock[10][67]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[10][67]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[10][75]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[10][75]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[11][87]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[11][87]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[12][68]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[12][68]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[12][93]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[12][93]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[13][84]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[13][84]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[13][87]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[13][87]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[13][88]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[13][88]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[13][90]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[13][90]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[13][428]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[13][428]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[13][443]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[13][443]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[14][67]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[14][67]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[14][71]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[14][71]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[14][85]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[14][85]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[14][89]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[14][89]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[15][65]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[15][65]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[15][74]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[15][74]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[15][82]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[15][82]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[15][433]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[15][433]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[15][480]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[15][480]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[15][484]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[15][484]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[16][73]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[16][73]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[16][74]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[16][74]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[16][92]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[16][92]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[16][428]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[16][428]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[16][443]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[16][443]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[16][482]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[16][482]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[16][483]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[16][483]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[16][485]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[16][485]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[16][493]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[16][493]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[17][70]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[17][70]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[17][74]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[17][74]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[17][484]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[17][484]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[17][497]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[17][497]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[18][71]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[18][71]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[18][76]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[18][76]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[18][445]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[18][445]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[18][489]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[18][489]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[18][498]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[18][498]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[19][66]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[19][66]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[19][72]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[19][72]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[19][73]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[19][73]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[19][486]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[19][486]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[19][495]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[19][495]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[19][508]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[19][508]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[19][510]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[19][510]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[20][72]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[20][72]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[20][78]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[20][78]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[20][81]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[20][81]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[20][84]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[20][84]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[20][95]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[20][95]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[21][66]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[21][66]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[21][68]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[21][68]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[21][72]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[21][72]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[21][75]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[21][75]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[21][81]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[21][81]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[21][82]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[21][82]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[21][426]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[21][426]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[21][481]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[21][481]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[21][486]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[21][486]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[21][492]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[21][492]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[21][495]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[21][495]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[21][508]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[21][508]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[21][510]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[21][510]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[22][64]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[22][64]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[22][65]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[22][65]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[22][76]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[22][76]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[22][90]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[22][90]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[22][433]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[22][433]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[22][486]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[22][486]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[22][491]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[22][491]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[23][65]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[23][65]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[23][66]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[23][66]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[23][69]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[23][69]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[23][429]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[23][429]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[23][441]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[23][441]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[23][443]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[23][443]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[23][495]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[23][495]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[23][502]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[23][502]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[23][506]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[23][506]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[23][509]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[23][509]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[24][65]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[24][65]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[24][68]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[24][68]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[24][77]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[24][77]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[24][93]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[24][93]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[24][481]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[24][481]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[24][483]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[24][483]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[24][484]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[24][484]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[24][489]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[24][489]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[24][501]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[24][501]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[24][504]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[24][504]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[25][65]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[25][65]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[25][72]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[25][72]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[25][76]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[25][76]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[25][439]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[25][439]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[25][487]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[25][487]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[25][488]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[25][488]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[25][489]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[25][489]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[25][490]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[25][490]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[25][494]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[25][494]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[26][77]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[26][77]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[26][80]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[26][80]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[26][82]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[26][82]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[26][485]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[26][485]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[26][486]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[26][486]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[26][491]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[26][491]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[27][65]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[27][65]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[27][91]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[27][91]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[27][500]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[27][500]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[27][501]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[27][501]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[28][65]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[28][65]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[28][68]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[28][68]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[28][74]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[28][74]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[28][92]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[28][92]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[28][505]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[28][505]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[28][507]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[28][507]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[29][67]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[29][67]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[29][70]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[29][70]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[29][71]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[29][71]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[29][73]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[29][73]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[29][77]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[29][77]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[29][83]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[29][83]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[29][85]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[29][85]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[29][439]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[29][439]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[29][496]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[29][496]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[29][498]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[29][498]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[29][508]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[29][508]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[30][67]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[30][67]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[30][77]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[30][77]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[30][81]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[30][81]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[30][86]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[30][86]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[30][94]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[30][94]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[30][437]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[30][437]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[30][484]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[30][484]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[30][489]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[30][489]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[30][491]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[30][491]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[30][501]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[30][501]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[30][505]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[30][505]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[30][509]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[30][509]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[31][65]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[31][65]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[31][70]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[31][70]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[31][78]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[31][78]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[31][95]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[31][95]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[31][431]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[31][431]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[31][491]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[31][491]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[31][492]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[31][492]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[31][493]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[31][493]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[31][494]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[31][494]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[31][501]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[31][501]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[31][509]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[31][509]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[31][510]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[31][510]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[31][511]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[31][511]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[32][64]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[32][64]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[32][66]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[32][66]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[32][74]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[32][74]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[32][75]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[32][75]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[32][87]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[32][87]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[32][89]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[32][89]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[32][94]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[32][94]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[32][95]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[32][95]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[32][446]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[32][446]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[32][501]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[32][501]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[32][511]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[32][511]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[33][67]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[33][67]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[33][69]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[33][69]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[33][72]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[33][72]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[33][89]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[33][89]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[33][90]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[33][90]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[33][417]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[33][417]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[33][423]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[33][423]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[33][424]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[33][424]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[33][426]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[33][426]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[33][433]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[33][433]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[33][490]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[33][490]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[33][491]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[33][491]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[33][504]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[33][504]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[33][505]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[33][505]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[33][506]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[33][506]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[34][69]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[34][69]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[34][73]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[34][73]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[34][74]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[34][74]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[34][77]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[34][77]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[34][92]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[34][92]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[34][416]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[34][416]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[34][420]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[34][420]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[34][426]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[34][426]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[34][480]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[34][480]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[34][484]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[34][484]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[34][488]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[34][488]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[34][489]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[34][489]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[34][500]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[34][500]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[34][501]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[34][501]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[35][71]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[35][71]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[35][73]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[35][73]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[35][83]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[35][83]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[35][88]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[35][88]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[35][94]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[35][94]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[35][419]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[35][419]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[35][444]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[35][444]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[35][480]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[35][480]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[35][481]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[35][481]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[35][485]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[35][485]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[35][488]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[35][488]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[35][489]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[35][489]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[35][497]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[35][497]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[35][499]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[35][499]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[35][500]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[35][500]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[35][502]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[35][502]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[35][509]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[35][509]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[35][510]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[35][510]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[36][76]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[36][76]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[36][84]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[36][84]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[36][88]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[36][88]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[36][433]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[36][433]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[36][480]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[36][480]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[36][481]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[36][481]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[36][484]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[36][484]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[36][487]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[36][487]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[36][496]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[36][496]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[36][499]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[36][499]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[36][502]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[36][502]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[36][511]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[36][511]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[37][68]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[37][68]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[37][80]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[37][80]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[37][81]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[37][81]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[37][92]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[37][92]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[37][93]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[37][93]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[37][438]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[37][438]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[37][482]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[37][482]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[37][486]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[37][486]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[37][511]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[37][511]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[38][66]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[38][66]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[38][69]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[38][69]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[38][71]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[38][71]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[38][76]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[38][76]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[38][87]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[38][87]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[38][434]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[38][434]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[38][445]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[38][445]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[38][490]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[38][490]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[38][492]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[38][492]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[38][493]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[38][493]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[38][499]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[38][499]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[38][501]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[38][501]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[38][502]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[38][502]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[38][511]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[38][511]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[39][76]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[39][76]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[39][80]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[39][80]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[39][482]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[39][482]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[39][483]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[39][483]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[39][489]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[39][489]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[39][496]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[39][496]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[40][64]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[40][64]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[40][67]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[40][67]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[40][73]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[40][73]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[40][78]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[40][78]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[40][79]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[40][79]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[40][83]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[40][83]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[40][92]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[40][92]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[40][432]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[40][432]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[40][445]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[40][445]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[41][74]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[41][74]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[41][77]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[41][77]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[41][83]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[41][83]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[41][90]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[41][90]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[41][427]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[41][427]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[41][495]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[41][495]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[41][496]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[41][496]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[41][497]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[41][497]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[41][498]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[41][498]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[42][78]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[42][78]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[42][79]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[42][79]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[42][80]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[42][80]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[42][82]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[42][82]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[42][94]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[42][94]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[42][489]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[42][489]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[42][493]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[42][493]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[42][494]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[42][494]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[42][502]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[42][502]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[43][64]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[43][64]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[43][67]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[43][67]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[43][73]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[43][73]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[43][417]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[43][417]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[43][427]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[43][427]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[43][504]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[43][504]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[43][507]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[43][507]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[44][64]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[44][64]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[44][74]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[44][74]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[44][91]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[44][91]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[44][95]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[44][95]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[44][429]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[44][429]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[44][482]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[44][482]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[44][485]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[44][485]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[44][486]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[44][486]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[44][488]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[44][488]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[44][492]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[44][492]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[44][493]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[44][493]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[44][496]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[44][496]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[44][499]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[44][499]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[44][505]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[44][505]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[44][507]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[44][507]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[44][509]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[44][509]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[45][69]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[45][69]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[45][87]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[45][87]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[45][92]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[45][92]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[45][95]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[45][95]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[45][485]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[45][485]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[45][488]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[45][488]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[45][509]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[45][509]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[46][82]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[46][82]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[46][83]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[46][83]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[46][94]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[46][94]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[46][443]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[46][443]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[46][480]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[46][480]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[47][75]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[47][75]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[47][81]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[47][81]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[47][84]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[47][84]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[47][86]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[47][86]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[47][436]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[47][436]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[47][495]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[47][495]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[47][508]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[47][508]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[48][444]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[48][444]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[48][485]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[48][485]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[48][491]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[48][491]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[48][496]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[48][496]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[48][498]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[48][498]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[48][500]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[48][500]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[48][503]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[48][503]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[48][506]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[48][506]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[48][507]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[48][507]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[49][79]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[49][79]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[49][417]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[49][417]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[49][511]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[49][511]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[50][71]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[50][71]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[50][88]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[50][88]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[50][507]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[50][507]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[51][94]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[51][94]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[51][496]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[51][496]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[51][509]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[51][509]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[52][428]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[52][428]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[52][432]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[52][432]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[52][445]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[52][445]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[53][481]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[53][481]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[53][489]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[53][489]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[53][501]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[53][501]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[53][502]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[53][502]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[53][503]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[53][503]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[54][417]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[54][417]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[54][424]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[54][424]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[54][444]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[54][444]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[55][481]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[55][481]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[55][487]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[55][487]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[55][488]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[55][488]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[55][492]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[55][492]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[57][228]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[57][228]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[57][234]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[57][234]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[57][242]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[57][242]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[57][244]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[57][244]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[57][246]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[57][246]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[57][443]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[57][443]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[57][481]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[57][481]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[57][482]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[57][482]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[58][69]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[58][69]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[58][74]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[58][74]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[58][75]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[58][75]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[58][92]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[58][92]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[58][225]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[58][225]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[58][230]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[58][230]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[58][232]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[58][232]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[58][236]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[58][236]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[58][237]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[58][237]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[58][241]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[58][241]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[58][252]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[58][252]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[58][498]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[58][498]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[59][246]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[59][246]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[59][249]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[59][249]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[59][481]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[59][481]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[59][507]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[59][507]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[60][81]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[60][81]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[60][231]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[60][231]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[60][242]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[60][242]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[60][253]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[60][253]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[60][419]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[60][419]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[60][420]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[60][420]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[60][431]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[60][431]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[60][434]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[60][434]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[61][65]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[61][65]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[61][66]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[61][66]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[61][68]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[61][68]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[61][78]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[61][78]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[61][81]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[61][81]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[61][85]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[61][85]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[61][87]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[61][87]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[61][235]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[61][235]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[61][240]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[61][240]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[61][441]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[61][441]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[62][64]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[62][64]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[62][68]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[62][68]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[62][69]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[62][69]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[62][75]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[62][75]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[62][84]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[62][84]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; wordBlock[62][224]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[62][224]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[62][234]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[62][234]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[62][245]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[62][245]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[62][252]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[62][252]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[62][254]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[62][254]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[62][420]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[62][420]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordBlock[62][436]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordBlock[62][436]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                  ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                   ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Location                    ;                                             ;              ; ADC_CS_N                                                                                     ; PIN_AJ4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; ADC_DIN                                                                                      ; PIN_AK4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; ADC_DOUT                                                                                     ; PIN_AK3       ; QSF Assignment             ;
; Location                    ;                                             ;              ; ADC_SCLK                                                                                     ; PIN_AK2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_ADCDAT                                                                                   ; PIN_K7        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_ADCLRCK                                                                                  ; PIN_K8        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_BCLK                                                                                     ; PIN_H7        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_DACDAT                                                                                   ; PIN_J7        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_DACLRCK                                                                                  ; PIN_H8        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_XCK                                                                                      ; PIN_G7        ; QSF Assignment             ;
; Location                    ;                                             ;              ; CLOCK2_50                                                                                    ; PIN_AA16      ; QSF Assignment             ;
; Location                    ;                                             ;              ; CLOCK3_50                                                                                    ; PIN_Y26       ; QSF Assignment             ;
; Location                    ;                                             ;              ; CLOCK4_50                                                                                    ; PIN_K14       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[0]                                                                                 ; PIN_AK14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[10]                                                                                ; PIN_AG12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[11]                                                                                ; PIN_AH13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[12]                                                                                ; PIN_AJ14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[1]                                                                                 ; PIN_AH14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[2]                                                                                 ; PIN_AG15      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[3]                                                                                 ; PIN_AE14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[4]                                                                                 ; PIN_AB15      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[5]                                                                                 ; PIN_AC14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[6]                                                                                 ; PIN_AD14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[7]                                                                                 ; PIN_AF15      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[8]                                                                                 ; PIN_AH15      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[9]                                                                                 ; PIN_AG13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_BA[0]                                                                                   ; PIN_AF13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_BA[1]                                                                                   ; PIN_AJ12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_CAS_N                                                                                   ; PIN_AF11      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_CKE                                                                                     ; PIN_AK13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_CLK                                                                                     ; PIN_AH12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_CS_N                                                                                    ; PIN_AG11      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[0]                                                                                   ; PIN_AK6       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[10]                                                                                  ; PIN_AJ9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[11]                                                                                  ; PIN_AH9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[12]                                                                                  ; PIN_AH8       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[13]                                                                                  ; PIN_AH7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[14]                                                                                  ; PIN_AJ6       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[15]                                                                                  ; PIN_AJ5       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[1]                                                                                   ; PIN_AJ7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[2]                                                                                   ; PIN_AK7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[3]                                                                                   ; PIN_AK8       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[4]                                                                                   ; PIN_AK9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[5]                                                                                   ; PIN_AG10      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[6]                                                                                   ; PIN_AK11      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[7]                                                                                   ; PIN_AJ11      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[8]                                                                                   ; PIN_AH10      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[9]                                                                                   ; PIN_AJ10      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_LDQM                                                                                    ; PIN_AB13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_RAS_N                                                                                   ; PIN_AE13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_UDQM                                                                                    ; PIN_AK12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_WE_N                                                                                    ; PIN_AA13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; FAN_CTRL                                                                                     ; PIN_AA12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; FPGA_I2C_SCLK                                                                                ; PIN_J12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; FPGA_I2C_SDAT                                                                                ; PIN_K12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[0]                                                                                    ; PIN_AC18      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[10]                                                                                   ; PIN_AH18      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[11]                                                                                   ; PIN_AH17      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[12]                                                                                   ; PIN_AG16      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[13]                                                                                   ; PIN_AE16      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[14]                                                                                   ; PIN_AF16      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[15]                                                                                   ; PIN_AG17      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[16]                                                                                   ; PIN_AA18      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[17]                                                                                   ; PIN_AA19      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[18]                                                                                   ; PIN_AE17      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[19]                                                                                   ; PIN_AC20      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[1]                                                                                    ; PIN_Y17       ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[20]                                                                                   ; PIN_AH19      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[21]                                                                                   ; PIN_AJ20      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[22]                                                                                   ; PIN_AH20      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[23]                                                                                   ; PIN_AK21      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[24]                                                                                   ; PIN_AD19      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[25]                                                                                   ; PIN_AD20      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[26]                                                                                   ; PIN_AE18      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[27]                                                                                   ; PIN_AE19      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[28]                                                                                   ; PIN_AF20      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[29]                                                                                   ; PIN_AF21      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[2]                                                                                    ; PIN_AD17      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[30]                                                                                   ; PIN_AF19      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[31]                                                                                   ; PIN_AG21      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[32]                                                                                   ; PIN_AF18      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[33]                                                                                   ; PIN_AG20      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[34]                                                                                   ; PIN_AG18      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[35]                                                                                   ; PIN_AJ21      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[3]                                                                                    ; PIN_Y18       ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[4]                                                                                    ; PIN_AK16      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[5]                                                                                    ; PIN_AK18      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[6]                                                                                    ; PIN_AK19      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[7]                                                                                    ; PIN_AJ19      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[8]                                                                                    ; PIN_AJ17      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0[9]                                                                                    ; PIN_AJ16      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[0]                                                                                    ; PIN_AB17      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[10]                                                                                   ; PIN_AG26      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[11]                                                                                   ; PIN_AH24      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[12]                                                                                   ; PIN_AH27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[13]                                                                                   ; PIN_AJ27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[14]                                                                                   ; PIN_AK29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[15]                                                                                   ; PIN_AK28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[16]                                                                                   ; PIN_AK27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[17]                                                                                   ; PIN_AJ26      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[18]                                                                                   ; PIN_AK26      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[19]                                                                                   ; PIN_AH25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[1]                                                                                    ; PIN_AA21      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[20]                                                                                   ; PIN_AJ25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[21]                                                                                   ; PIN_AJ24      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[22]                                                                                   ; PIN_AK24      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[23]                                                                                   ; PIN_AG23      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[24]                                                                                   ; PIN_AK23      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[25]                                                                                   ; PIN_AH23      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[26]                                                                                   ; PIN_AK22      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[27]                                                                                   ; PIN_AJ22      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[28]                                                                                   ; PIN_AH22      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[29]                                                                                   ; PIN_AG22      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[2]                                                                                    ; PIN_AB21      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[30]                                                                                   ; PIN_AF24      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[31]                                                                                   ; PIN_AF23      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[32]                                                                                   ; PIN_AE22      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[33]                                                                                   ; PIN_AD21      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[34]                                                                                   ; PIN_AA20      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[35]                                                                                   ; PIN_AC22      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[3]                                                                                    ; PIN_AC23      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[4]                                                                                    ; PIN_AD24      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[5]                                                                                    ; PIN_AE23      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[6]                                                                                    ; PIN_AE24      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[7]                                                                                    ; PIN_AF25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[8]                                                                                    ; PIN_AF26      ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[9]                                                                                    ; PIN_AG25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; IRDA_RXD                                                                                     ; PIN_AA30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; IRDA_TXD                                                                                     ; PIN_AB30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; KEY[0]                                                                                       ; PIN_AA14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; KEY[1]                                                                                       ; PIN_AA15      ; QSF Assignment             ;
; Location                    ;                                             ;              ; KEY[2]                                                                                       ; PIN_W15       ; QSF Assignment             ;
; Location                    ;                                             ;              ; KEY[3]                                                                                       ; PIN_Y16       ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR[0]                                                                                      ; PIN_V16       ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR[1]                                                                                      ; PIN_W16       ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR[2]                                                                                      ; PIN_V17       ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR[3]                                                                                      ; PIN_V18       ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR[4]                                                                                      ; PIN_W17       ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR[5]                                                                                      ; PIN_W19       ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR[6]                                                                                      ; PIN_Y19       ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR[7]                                                                                      ; PIN_W20       ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR[8]                                                                                      ; PIN_W21       ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR[9]                                                                                      ; PIN_Y21       ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_CLK                                                                                      ; PIN_AD7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_CLK2                                                                                     ; PIN_AD9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_DAT                                                                                      ; PIN_AE7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_DAT2                                                                                     ; PIN_AE9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW[0]                                                                                        ; PIN_AB12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW[1]                                                                                        ; PIN_AC12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW[2]                                                                                        ; PIN_AF9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW[3]                                                                                        ; PIN_AF10      ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW[4]                                                                                        ; PIN_AD11      ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW[5]                                                                                        ; PIN_AD12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW[6]                                                                                        ; PIN_AE11      ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW[7]                                                                                        ; PIN_AC9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW[8]                                                                                        ; PIN_AD10      ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW[9]                                                                                        ; PIN_AE12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_CLK27                                                                                     ; PIN_H15       ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[0]                                                                                   ; PIN_D2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[1]                                                                                   ; PIN_B1        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[2]                                                                                   ; PIN_E2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[3]                                                                                   ; PIN_B2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[4]                                                                                   ; PIN_D1        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[5]                                                                                   ; PIN_E1        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[6]                                                                                   ; PIN_C2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[7]                                                                                   ; PIN_B3        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_HS                                                                                        ; PIN_A5        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_RESET_N                                                                                   ; PIN_F6        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_VS                                                                                        ; PIN_A3        ; QSF Assignment             ;
; Location                    ;                                             ;              ; UART_RX                                                                                      ; PIN_B25       ; QSF Assignment             ;
; Location                    ;                                             ;              ; UART_TX                                                                                      ; PIN_C25       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_CLK                                                                                   ; PIN_AF4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[0]                                                                               ; PIN_AH4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[1]                                                                               ; PIN_AH3       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[2]                                                                               ; PIN_AJ2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[3]                                                                               ; PIN_AJ1       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[4]                                                                               ; PIN_AH2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[5]                                                                               ; PIN_AG3       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[6]                                                                               ; PIN_AG2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[7]                                                                               ; PIN_AG1       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_EMPTY                                                                                    ; PIN_AF5       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_FULL                                                                                     ; PIN_AG5       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_OE_N                                                                                     ; PIN_AF6       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_RD_N                                                                                     ; PIN_AG6       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_RESET_N                                                                                  ; PIN_AG7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_SCL                                                                                      ; PIN_AG8       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_SDA                                                                                      ; PIN_AF8       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_WR_N                                                                                     ; PIN_AH5       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_BLANK_N                                                                                  ; PIN_F10       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[0]                                                                                     ; PIN_B13       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[1]                                                                                     ; PIN_G13       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[2]                                                                                     ; PIN_H13       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[3]                                                                                     ; PIN_F14       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[4]                                                                                     ; PIN_H14       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[5]                                                                                     ; PIN_F15       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[6]                                                                                     ; PIN_G15       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[7]                                                                                     ; PIN_J14       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_CLK                                                                                      ; PIN_A11       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[0]                                                                                     ; PIN_J9        ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[1]                                                                                     ; PIN_J10       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[2]                                                                                     ; PIN_H12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[3]                                                                                     ; PIN_G10       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[4]                                                                                     ; PIN_G11       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[5]                                                                                     ; PIN_G12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[6]                                                                                     ; PIN_F11       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[7]                                                                                     ; PIN_E11       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_HS                                                                                       ; PIN_B11       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[0]                                                                                     ; PIN_A13       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[1]                                                                                     ; PIN_C13       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[2]                                                                                     ; PIN_E13       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[3]                                                                                     ; PIN_B12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[4]                                                                                     ; PIN_C12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[5]                                                                                     ; PIN_D12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[6]                                                                                     ; PIN_E12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[7]                                                                                     ; PIN_F13       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_SYNC_N                                                                                   ; PIN_C10       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_VS                                                                                       ; PIN_D11       ; QSF Assignment             ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; PLL Compensation Mode       ; pipeSha1                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; Global Signal               ; pipeSha1                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; pipeSha1                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; pipeSha1                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; pipeSha1                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; pipeSha1                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; pipeSha1                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; pipeSha1                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; pipeSha1                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; pipeSha1                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; pipeSha1                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; pipeSha1                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; pipeSha1                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; pipeSha1                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal               ; pipeSha1                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 92304 ) ; 0.00 % ( 0 / 92304 )       ; 0.00 % ( 0 / 92304 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 92304 ) ; 0.00 % ( 0 / 92304 )       ; 0.00 % ( 0 / 92304 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                               ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                  ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                           ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                            ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                        ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                   ; 0.00 % ( 0 / 91501 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; soc_system_hps_0_hps_io_border:border ; 0.00 % ( 0 / 790 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst        ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Nilsi/Documents/FPGA/pipeSha1/output_files/pipeSha1.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 26,250 / 32,070       ; 82 %  ;
; ALMs needed [=A-B+C]                                        ; 26,250                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 32,070 / 32,070       ; 100 % ;
;         [a] ALMs used for LUT logic and registers           ; 14,435                ;       ;
;         [b] ALMs used for LUT logic                         ; 8,818                 ;       ;
;         [c] ALMs used for registers                         ; 8,817                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 6,059 / 32,070        ; 19 %  ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 239 / 32,070          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 7                     ;       ;
;         [c] Due to LAB input limits                         ; 232                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 3,207 / 3,207         ; 100 % ;
;     -- Logic LABs                                           ; 3,207                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 39,875                ;       ;
;     -- 7 input functions                                    ; 17                    ;       ;
;     -- 6 input functions                                    ; 7,984                 ;       ;
;     -- 5 input functions                                    ; 1,117                 ;       ;
;     -- 4 input functions                                    ; 15,777                ;       ;
;     -- <=3 input functions                                  ; 14,980                ;       ;
; Combinational ALUT usage for route-throughs                 ; 7,933                 ;       ;
; Dedicated logic registers                                   ; 48,773                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 46,503 / 64,140       ; 73 %  ;
;         -- Secondary logic registers                        ; 2,270 / 64,140        ; 4 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 46,734                ;       ;
;         -- Routing optimization registers                   ; 2,039                 ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 152 / 457             ; 33 %  ;
;     -- Clock pins                                           ; 3 / 8                 ; 38 %  ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 1 / 1 ( 100 % )       ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 2                     ;       ;
; M10K blocks                                                 ; 125 / 397             ; 31 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 54,308 / 4,065,280    ; 1 %   ;
; Total block memory implementation bits                      ; 1,280,000 / 4,065,280 ; 31 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 3 / 87                ; 3 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global clocks                                               ; 2 / 16                ; 13 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 27.1% / 26.3% / 29.6% ;       ;
; Peak interconnect usage (total/H/V)                         ; 45.7% / 46.5% / 56.0% ;       ;
; Maximum fan-out                                             ; 49026                 ;       ;
; Highest non-global fan-out                                  ; 26173                 ;       ;
; Total fan-out                                               ; 308618                ;       ;
; Average fan-out                                             ; 3.16                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                    ;
+-------------------------------------------------------------+-------------------------+---------------------------------------+--------------------------------+
; Statistic                                                   ; Top                     ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-------------------------+---------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 26962 / 32070 ( 84 % )  ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 26962                   ; 0                                     ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 32070 / 32070 ( 100 % ) ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 14435                   ; 0                                     ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 8818                    ; 0                                     ; 0                              ;
;         [c] ALMs used for registers                         ; 8817                    ; 0                                     ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                       ; 0                                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 5347 / 32070 ( 17 % )   ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 239 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                       ; 0                                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 7                       ; 0                                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 232                     ; 0                                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                       ; 0                                     ; 0                              ;
;                                                             ;                         ;                                       ;                                ;
; Difficulty packing design                                   ; Low                     ; Low                                   ; Low                            ;
;                                                             ;                         ;                                       ;                                ;
; Total LABs:  partially or completely used                   ; 3207 / 3207 ( 100 % )   ; 0 / 3207 ( 0 % )                      ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 3207                    ; 0                                     ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                       ; 0                                     ; 0                              ;
;                                                             ;                         ;                                       ;                                ;
; Combinational ALUT usage for logic                          ; 39875                   ; 0                                     ; 0                              ;
;     -- 7 input functions                                    ; 17                      ; 0                                     ; 0                              ;
;     -- 6 input functions                                    ; 7984                    ; 0                                     ; 0                              ;
;     -- 5 input functions                                    ; 1117                    ; 0                                     ; 0                              ;
;     -- 4 input functions                                    ; 15777                   ; 0                                     ; 0                              ;
;     -- <=3 input functions                                  ; 14980                   ; 0                                     ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 7933                    ; 0                                     ; 0                              ;
; Memory ALUT usage                                           ; 0                       ; 0                                     ; 0                              ;
;     -- 64-address deep                                      ; 0                       ; 0                                     ; 0                              ;
;     -- 32-address deep                                      ; 0                       ; 0                                     ; 0                              ;
;                                                             ;                         ;                                       ;                                ;
; Dedicated logic registers                                   ; 0                       ; 0                                     ; 0                              ;
;     -- By type:                                             ;                         ;                                       ;                                ;
;         -- Primary logic registers                          ; 46503 / 64140 ( 73 % )  ; 0 / 64140 ( 0 % )                     ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 2270 / 64140 ( 4 % )    ; 0 / 64140 ( 0 % )                     ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                         ;                                       ;                                ;
;         -- Design implementation registers                  ; 46734                   ; 0                                     ; 0                              ;
;         -- Routing optimization registers                   ; 2039                    ; 0                                     ; 0                              ;
;                                                             ;                         ;                                       ;                                ;
;                                                             ;                         ;                                       ;                                ;
; Virtual pins                                                ; 0                       ; 0                                     ; 0                              ;
; I/O pins                                                    ; 91                      ; 60                                    ; 1                              ;
; I/O registers                                               ; 50                      ; 176                                   ; 0                              ;
; Total block memory bits                                     ; 54308                   ; 0                                     ; 0                              ;
; Total block memory implementation bits                      ; 1280000                 ; 0                                     ; 0                              ;
; M10K block                                                  ; 125 / 397 ( 31 % )      ; 0 / 397 ( 0 % )                       ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 3 / 87 ( 3 % )          ; 0 / 87 ( 0 % )                        ; 0 / 87 ( 0 % )                 ;
; DLL                                                         ; 0 / 4 ( 0 % )           ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )         ; 0 / 116 ( 0 % )                       ; 2 / 116 ( 1 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )           ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )        ; 186 / 1325 ( 14 % )                   ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )         ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )         ; 66 / 400 ( 16 % )                     ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )         ; 40 / 425 ( 9 % )                      ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )           ; 2 / 8 ( 25 % )                        ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )          ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )          ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )        ; 124 / 1300 ( 9 % )                    ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )         ; 40 / 400 ( 10 % )                     ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )          ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )         ; 5 / 400 ( 1 % )                       ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )          ; 6 / 36 ( 16 % )                       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )         ; 26 / 175 ( 14 % )                     ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )         ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )          ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )           ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )           ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )           ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )           ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )           ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )           ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS MPU event standby interface                             ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )         ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )           ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; VFIFO                                                       ; 0 / 25 ( 0 % )          ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
;                                                             ;                         ;                                       ;                                ;
; Connections                                                 ;                         ;                                       ;                                ;
;     -- Input Connections                                    ; 49447                   ; 65                                    ; 62                             ;
;     -- Registered Input Connections                         ; 49036                   ; 0                                     ; 0                              ;
;     -- Output Connections                                   ; 76                      ; 89                                    ; 49409                          ;
;     -- Registered Output Connections                        ; 0                       ; 0                                     ; 0                              ;
;                                                             ;                         ;                                       ;                                ;
; Internal Connections                                        ;                         ;                                       ;                                ;
;     -- Total Connections                                    ; 312112                  ; 5151                                  ; 49477                          ;
;     -- Registered Connections                               ; 199356                  ; 100                                   ; 0                              ;
;                                                             ;                         ;                                       ;                                ;
; External Connections                                        ;                         ;                                       ;                                ;
;     -- Top                                                  ; 6                       ; 46                                    ; 49471                          ;
;     -- soc_system_hps_0_hps_io_border:border                ; 46                      ; 108                                   ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 49471                   ; 0                                     ; 0                              ;
;                                                             ;                         ;                                       ;                                ;
; Partition Interface                                         ;                         ;                                       ;                                ;
;     -- Input Ports                                          ; 12                      ; 11                                    ; 63                             ;
;     -- Output Ports                                         ; 83                      ; 41                                    ; 98                             ;
;     -- Bidir Ports                                          ; 57                      ; 54                                    ; 0                              ;
;                                                             ;                         ;                                       ;                                ;
; Registered Ports                                            ;                         ;                                       ;                                ;
;     -- Registered Input Ports                               ; 0                       ; 0                                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                       ; 0                                     ; 0                              ;
;                                                             ;                         ;                                       ;                                ;
; Port Connectivity                                           ;                         ;                                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                       ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                       ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                       ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                       ; 0                                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                       ; 0                                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                       ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                       ; 0                                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                       ; 0                                     ; 0                              ;
+-------------------------------------------------------------+-------------------------+---------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; clock_50            ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 49026                 ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_ddr3_rzq        ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; hps_enet_rx_clk     ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_enet_rx_data[0] ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_enet_rx_data[1] ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_enet_rx_data[2] ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_enet_rx_data[3] ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_enet_rx_dv      ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_uart_rx         ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_usb_clkout      ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_usb_dir         ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_usb_nxt         ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; hex0[0]             ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex0[1]             ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex0[2]             ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex0[3]             ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex0[4]             ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex0[5]             ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex0[6]             ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex1[0]             ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex1[1]             ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex1[2]             ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex1[3]             ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex1[4]             ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex1[5]             ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex1[6]             ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex2[0]             ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex2[1]             ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex2[2]             ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex2[3]             ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex2[4]             ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex2[5]             ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex2[6]             ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex3[0]             ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex3[1]             ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex3[2]             ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex3[3]             ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex3[4]             ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex3[5]             ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex3[6]             ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex4[0]             ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex4[1]             ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex4[2]             ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex4[3]             ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex4[4]             ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex4[5]             ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex4[6]             ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex5[0]             ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex5[1]             ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex5[2]             ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex5[3]             ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex5[4]             ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex5[5]             ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hex5[6]             ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_ddr3_addr[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_ba[0]      ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_ba[1]      ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_ba[2]      ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_cas_n      ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_ck_n       ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_ck_p       ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_cke        ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_cs_n       ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_dm[0]      ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_dm[1]      ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_dm[2]      ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_dm[3]      ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_odt        ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_ras_n      ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_reset_n    ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_we_n       ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_enet_gtx_clk    ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_enet_mdc        ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_enet_tx_data[0] ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_enet_tx_data[1] ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_enet_tx_data[2] ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_enet_tx_data[3] ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_enet_tx_en      ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_sd_clk          ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_uart_tx         ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_usb_stp         ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination                ; Termination Control Block                                                                                                                                                ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hps_conv_usb_n    ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; hps_ddr3_dq[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; hps_ddr3_dq[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; hps_ddr3_dq[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; hps_ddr3_dq[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; hps_ddr3_dq[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; hps_ddr3_dq[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; hps_ddr3_dq[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; hps_ddr3_dq[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; hps_ddr3_dq[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; hps_ddr3_dq[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; hps_ddr3_dq[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; hps_ddr3_dq[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; hps_ddr3_dq[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; hps_ddr3_dq[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; hps_ddr3_dq[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; hps_ddr3_dq[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; hps_ddr3_dq[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; hps_ddr3_dq[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; hps_ddr3_dq[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; hps_ddr3_dq[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; hps_ddr3_dq[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; hps_ddr3_dq[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; hps_ddr3_dq[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; hps_ddr3_dq[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; hps_ddr3_dq[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; hps_ddr3_dq[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; hps_ddr3_dq[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; hps_ddr3_dq[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; hps_ddr3_dq[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; hps_ddr3_dq[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; hps_ddr3_dq[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; hps_ddr3_dq[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; hps_ddr3_dqs_n[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; hps_ddr3_dqs_n[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; hps_ddr3_dqs_n[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; hps_ddr3_dqs_n[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; hps_ddr3_dqs_p[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; hps_ddr3_dqs_p[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; hps_ddr3_dqs_p[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; hps_ddr3_dqs_p[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; hps_enet_int_n    ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; hps_enet_mdio     ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; hps_key           ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; hps_sd_cmd        ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; hps_sd_data[0]    ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; hps_sd_data[1]    ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; hps_sd_data[2]    ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; hps_sd_data[3]    ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[0]   ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[1]   ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[2]   ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[3]   ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[4]   ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[5]   ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[6]   ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[7]   ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 1 / 48 ( 2 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 2 / 80 ( 3 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 29 / 32 ( 91 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 13 / 16 ( 81 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 2 / 19 ( 11 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 14 / 22 ( 64 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 6 / 12 ( 50 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 12 / 14 ( 86 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 1 / 80 ( 1 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                               ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D       ; hps_usb_nxt                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D       ; hps_usb_data[4]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C       ; hps_sd_clk                      ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B       ; hps_enet_tx_en                  ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B       ; hps_enet_rx_data[0]             ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A       ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A       ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 120        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A       ; hex4[0]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A       ; hex5[6]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B       ; hex5[5]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B       ; hex5[1]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B       ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A       ; #TDO                            ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A       ; hex3[6]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A       ; hex2[0]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A       ; hex3[5]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A       ; hex5[4]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B       ; hex5[3]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B       ; hex3[4]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A       ; #TCK                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A       ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A       ; hex3[3]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A       ; hex3[1]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B       ; hex2[3]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B       ; hex2[5]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B       ; hex2[6]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A       ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A       ; hex3[2]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A       ; hex3[0]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A       ; hex1[6]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B       ; hex2[2]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B       ; hex2[4]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A       ; hex0[0]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A       ; hex0[1]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A       ; hex0[2]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B       ; hex2[1]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B       ; clock_50                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A       ; hex0[4]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A       ; hex1[4]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A       ; hex1[5]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A       ; hps_key                         ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG18     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A       ; hex0[3]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A       ; hex0[5]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A       ; hex1[3]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A       ; hps_conv_usb_n                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH21     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A       ; hex0[6]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A       ; hex1[1]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A       ; hex1[2]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B       ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A       ; hex1[0]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A       ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A       ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C       ; hps_sd_data[3]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B       ; hps_enet_rx_data[2]             ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B       ; hps_enet_rx_data[1]             ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B       ; hps_enet_mdc                    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A       ; hps_uart_rx                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A       ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A       ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A       ; hps_ddr3_addr[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D       ; hps_usb_data[5]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D       ; hps_usb_stp                     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C       ; hps_sd_data[1]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A       ; hps_uart_tx                     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A       ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A       ; hps_ddr3_we_n                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A       ; hps_ddr3_addr[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A       ; hps_ddr3_addr[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D       ; hps_usb_data[3]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D       ; hps_usb_data[6]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D       ; hps_usb_data[2]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C       ; hps_sd_data[2]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C       ; VCCIO7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B       ; hps_enet_rx_data[3]             ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A       ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A       ; hps_ddr3_rzq                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A       ; hps_ddr3_addr[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A       ; hps_ddr3_ras_n                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D       ; hps_usb_dir                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D       ; hps_usb_data[0]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B       ; hps_enet_mdio                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; --       ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A       ; hps_ddr3_cas_n                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A       ; hps_ddr3_addr[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A       ; hps_ddr3_ba[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A       ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A       ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C       ; hps_sd_cmd                      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B       ; hps_enet_tx_data[3]             ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B       ; hps_enet_tx_data[0]             ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B       ; hps_enet_tx_data[2]             ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A       ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A       ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A       ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A       ; hps_ddr3_addr[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A       ; hps_ddr3_addr[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A       ; hps_ddr3_addr[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A       ; hps_ddr3_addr[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;          ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A       ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A       ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D       ; hps_usb_data[1]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C       ; hps_sd_data[0]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B       ; hps_enet_rx_clk                 ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A       ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A       ; hps_ddr3_addr[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A       ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A       ; hps_ddr3_dq[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A       ; hps_ddr3_addr[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --       ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B       ; hps_enet_gtx_clk                ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A       ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A       ; hps_ddr3_cs_n                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A       ; hps_ddr3_addr[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A       ; hps_ddr3_addr[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A       ; hps_ddr3_odt                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A       ; hps_ddr3_dq[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A       ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C       ; VCCPD7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B       ; hps_enet_tx_data[1]             ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --       ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A       ; hps_ddr3_ba[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A       ; hps_ddr3_ba[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A       ; hps_ddr3_addr[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A       ; hps_ddr3_addr[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A       ; hps_ddr3_dq[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A       ; hps_ddr3_dq[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A       ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A       ; hps_enet_int_n                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; K9       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D       ; VCCPD7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B       ; hps_enet_rx_dv                  ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B       ; VCCPD7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A       ; VCCPD7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A       ; hps_ddr3_dq[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A       ; hps_ddr3_dq[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A       ; hps_ddr3_dq[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A       ; hps_ddr3_dq[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A       ; hps_ddr3_dm[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A       ; hps_ddr3_dq[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A       ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A       ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A       ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --       ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A       ; hps_ddr3_ck_n                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A       ; hps_ddr3_dq[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A       ; hps_ddr3_dq[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A       ; hps_ddr3_dq[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A       ; hps_ddr3_dq[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A       ; hps_ddr3_cke                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D       ; hps_usb_data[7]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A       ; hps_ddr3_dqs_n[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A       ; hps_ddr3_ck_p                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A       ; hps_ddr3_dq[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A       ; hps_ddr3_dq[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A       ; hps_ddr3_dm[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A       ; hps_ddr3_dq[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D       ; hps_usb_clkout                  ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A       ; hps_ddr3_dqs_p[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A       ; hps_ddr3_dqs_n[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A       ; hps_ddr3_dqs_p[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B       ; hps_ddr3_dq[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B       ; hps_ddr3_dq[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B       ; hps_ddr3_dq[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B       ; hps_ddr3_dq[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B       ; hps_ddr3_dq[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B       ; hps_ddr3_dq[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B       ; hps_ddr3_dq[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B       ; hps_ddr3_reset_n                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B       ; hps_ddr3_dqs_n[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B       ; hps_ddr3_dqs_p[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B       ; hps_ddr3_dqs_n[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B       ; hps_ddr3_dqs_p[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B       ; hps_ddr3_dq[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B       ; hps_ddr3_dq[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B       ; hps_ddr3_dm[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B       ; hps_ddr3_dq[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B       ; hps_ddr3_dq[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B       ; hps_ddr3_dq[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B       ; hps_ddr3_dq[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A       ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A       ; #TDI                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B       ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B       ; hps_ddr3_dq[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B       ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A       ; #TMS                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 154        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A       ; hex4[5]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B       ; hex5[0]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B       ; hps_ddr3_dq[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A       ; hex4[3]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A       ; hex4[4]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B       ; hex4[6]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B       ; hps_ddr3_dq[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B       ; hps_ddr3_dm[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A       ; hex4[1]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A       ; hex4[2]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B       ; hex5[2]                         ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                         ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |pipeSha1                                                                                     ; 26251.7 (25510.2)    ; 32075.8 (31299.8)                ; 6062.7 (6028.1)                                   ; 238.5 (238.5)                    ; 0.0 (0.0)            ; 39875 (38520)       ; 48773 (47660)             ; 226 (226)     ; 54308             ; 125   ; 3          ; 152  ; 0            ; |pipeSha1                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |altshift_taps:dataSignal_rtl_0|                                                           ; 11.1 (0.0)           ; 11.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 18 (0)                    ; 0 (0)         ; 2592              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_0                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |shift_taps_uhv:auto_generated|                                                         ; 11.1 (5.6)           ; 11.1 (5.6)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (12)             ; 18 (7)                    ; 0 (0)         ; 2592              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_0|shift_taps_uhv:auto_generated                                                                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram_5v91:altsyncram5|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2592              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_0|shift_taps_uhv:auto_generated|altsyncram_5v91:altsyncram5                                                                                                                                                                                                                                                           ; work         ;
;          |cntr_jjf:cntr1|                                                                     ; 5.0 (4.5)            ; 5.5 (5.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (9)              ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_0|shift_taps_uhv:auto_generated|cntr_jjf:cntr1                                                                                                                                                                                                                                                                        ; work         ;
;             |cmpr_f9c:cmpr7|                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_0|shift_taps_uhv:auto_generated|cntr_jjf:cntr1|cmpr_f9c:cmpr7                                                                                                                                                                                                                                                         ; work         ;
;    |altshift_taps:dataSignal_rtl_1|                                                           ; 11.0 (0.0)           ; 11.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 15 (0)                    ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_1                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |shift_taps_vhv:auto_generated|                                                         ; 11.0 (6.5)           ; 11.5 (7.0)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (12)             ; 15 (7)                    ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_1|shift_taps_vhv:auto_generated                                                                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram_4v91:altsyncram5|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_1|shift_taps_vhv:auto_generated|altsyncram_4v91:altsyncram5                                                                                                                                                                                                                                                           ; work         ;
;          |cntr_ijf:cntr1|                                                                     ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_1|shift_taps_vhv:auto_generated|cntr_ijf:cntr1                                                                                                                                                                                                                                                                        ; work         ;
;    |altshift_taps:dataSignal_rtl_10|                                                          ; 11.2 (0.0)           ; 11.9 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 14 (0)                    ; 0 (0)         ; 2272              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_10                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |shift_taps_biv:auto_generated|                                                         ; 11.2 (6.5)           ; 11.9 (6.9)                       ; 0.7 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (12)             ; 14 (7)                    ; 0 (0)         ; 2272              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_10|shift_taps_biv:auto_generated                                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram_8v91:altsyncram5|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2272              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_10|shift_taps_biv:auto_generated|altsyncram_8v91:altsyncram5                                                                                                                                                                                                                                                          ; work         ;
;          |cntr_sjf:cntr1|                                                                     ; 4.7 (4.7)            ; 5.0 (5.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_10|shift_taps_biv:auto_generated|cntr_sjf:cntr1                                                                                                                                                                                                                                                                       ; work         ;
;    |altshift_taps:dataSignal_rtl_11|                                                          ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 15 (0)                    ; 0 (0)         ; 2240              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_11                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |shift_taps_shv:auto_generated|                                                         ; 10.5 (6.0)           ; 10.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (12)             ; 15 (7)                    ; 0 (0)         ; 2240              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_11|shift_taps_shv:auto_generated                                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram_1v91:altsyncram5|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2240              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_11|shift_taps_shv:auto_generated|altsyncram_1v91:altsyncram5                                                                                                                                                                                                                                                          ; work         ;
;          |cntr_hjf:cntr1|                                                                     ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_11|shift_taps_shv:auto_generated|cntr_hjf:cntr1                                                                                                                                                                                                                                                                       ; work         ;
;    |altshift_taps:dataSignal_rtl_12|                                                          ; 10.7 (0.0)           ; 11.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 16 (0)                    ; 0 (0)         ; 1242              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_12                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |shift_taps_liv:auto_generated|                                                         ; 10.7 (6.2)           ; 11.0 (6.5)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (13)             ; 16 (7)                    ; 0 (0)         ; 1242              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_12|shift_taps_liv:auto_generated                                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram_pv91:altsyncram5|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1242              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_12|shift_taps_liv:auto_generated|altsyncram_pv91:altsyncram5                                                                                                                                                                                                                                                          ; work         ;
;          |cntr_tjf:cntr1|                                                                     ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_12|shift_taps_liv:auto_generated|cntr_tjf:cntr1                                                                                                                                                                                                                                                                       ; work         ;
;    |altshift_taps:dataSignal_rtl_13|                                                          ; 10.3 (0.0)           ; 10.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 15 (0)                    ; 0 (0)         ; 396               ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_13                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |shift_taps_igv:auto_generated|                                                         ; 10.3 (4.8)           ; 10.3 (4.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 15 (7)                    ; 0 (0)         ; 396               ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_13|shift_taps_igv:auto_generated                                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram_ds91:altsyncram5|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 396               ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_13|shift_taps_igv:auto_generated|altsyncram_ds91:altsyncram5                                                                                                                                                                                                                                                          ; work         ;
;          |cntr_vjf:cntr1|                                                                     ; 5.5 (5.0)            ; 5.5 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (9)              ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_13|shift_taps_igv:auto_generated|cntr_vjf:cntr1                                                                                                                                                                                                                                                                       ; work         ;
;             |cmpr_f9c:cmpr7|                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_13|shift_taps_igv:auto_generated|cntr_vjf:cntr1|cmpr_f9c:cmpr7                                                                                                                                                                                                                                                        ; work         ;
;    |altshift_taps:dataSignal_rtl_2|                                                           ; 11.3 (0.0)           ; 11.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 16 (0)                    ; 0 (0)         ; 2528              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_2                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |shift_taps_5iv:auto_generated|                                                         ; 11.3 (6.8)           ; 11.5 (7.0)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (13)             ; 16 (7)                    ; 0 (0)         ; 2528              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_2|shift_taps_5iv:auto_generated                                                                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram_jv91:altsyncram5|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2528              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_2|shift_taps_5iv:auto_generated|altsyncram_jv91:altsyncram5                                                                                                                                                                                                                                                           ; work         ;
;          |cntr_qjf:cntr1|                                                                     ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_2|shift_taps_5iv:auto_generated|cntr_qjf:cntr1                                                                                                                                                                                                                                                                        ; work         ;
;    |altshift_taps:dataSignal_rtl_3|                                                           ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 17 (0)                    ; 0 (0)         ; 2496              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_3                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |shift_taps_7iv:auto_generated|                                                         ; 10.5 (6.0)           ; 10.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (12)             ; 17 (7)                    ; 0 (0)         ; 2496              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_3|shift_taps_7iv:auto_generated                                                                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram_hv91:altsyncram5|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2496              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_3|shift_taps_7iv:auto_generated|altsyncram_hv91:altsyncram5                                                                                                                                                                                                                                                           ; work         ;
;          |cntr_pjf:cntr1|                                                                     ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_3|shift_taps_7iv:auto_generated|cntr_pjf:cntr1                                                                                                                                                                                                                                                                        ; work         ;
;    |altshift_taps:dataSignal_rtl_4|                                                           ; 11.0 (0.0)           ; 11.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 19 (0)                    ; 0 (0)         ; 2464              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_4                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |shift_taps_3iv:auto_generated|                                                         ; 11.0 (6.5)           ; 11.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (13)             ; 19 (7)                    ; 0 (0)         ; 2464              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_4|shift_taps_3iv:auto_generated                                                                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram_gv91:altsyncram5|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2464              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_4|shift_taps_3iv:auto_generated|altsyncram_gv91:altsyncram5                                                                                                                                                                                                                                                           ; work         ;
;          |cntr_ojf:cntr1|                                                                     ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_4|shift_taps_3iv:auto_generated|cntr_ojf:cntr1                                                                                                                                                                                                                                                                        ; work         ;
;    |altshift_taps:dataSignal_rtl_5|                                                           ; 11.0 (0.0)           ; 11.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 16 (0)                    ; 0 (0)         ; 2432              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_5                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |shift_taps_2iv:auto_generated|                                                         ; 11.0 (6.5)           ; 11.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (13)             ; 16 (7)                    ; 0 (0)         ; 2432              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_5|shift_taps_2iv:auto_generated                                                                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram_dv91:altsyncram5|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2432              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_5|shift_taps_2iv:auto_generated|altsyncram_dv91:altsyncram5                                                                                                                                                                                                                                                           ; work         ;
;          |cntr_njf:cntr1|                                                                     ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_5|shift_taps_2iv:auto_generated|cntr_njf:cntr1                                                                                                                                                                                                                                                                        ; work         ;
;    |altshift_taps:dataSignal_rtl_6|                                                           ; 10.9 (0.0)           ; 10.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 16 (0)                    ; 0 (0)         ; 2400              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_6                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |shift_taps_1iv:auto_generated|                                                         ; 10.9 (6.7)           ; 10.9 (6.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (13)             ; 16 (7)                    ; 0 (0)         ; 2400              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_6|shift_taps_1iv:auto_generated                                                                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram_bv91:altsyncram5|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2400              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_6|shift_taps_1iv:auto_generated|altsyncram_bv91:altsyncram5                                                                                                                                                                                                                                                           ; work         ;
;          |cntr_mjf:cntr1|                                                                     ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_6|shift_taps_1iv:auto_generated|cntr_mjf:cntr1                                                                                                                                                                                                                                                                        ; work         ;
;    |altshift_taps:dataSignal_rtl_7|                                                           ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 16 (0)                    ; 0 (0)         ; 2368              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_7                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |shift_taps_8iv:auto_generated|                                                         ; 10.0 (5.3)           ; 10.0 (5.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (12)             ; 16 (7)                    ; 0 (0)         ; 2368              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_7|shift_taps_8iv:auto_generated                                                                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram_av91:altsyncram5|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2368              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_7|shift_taps_8iv:auto_generated|altsyncram_av91:altsyncram5                                                                                                                                                                                                                                                           ; work         ;
;          |cntr_ljf:cntr1|                                                                     ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_7|shift_taps_8iv:auto_generated|cntr_ljf:cntr1                                                                                                                                                                                                                                                                        ; work         ;
;    |altshift_taps:dataSignal_rtl_8|                                                           ; 11.0 (0.0)           ; 11.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 15 (0)                    ; 0 (0)         ; 2336              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_8                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |shift_taps_9iv:auto_generated|                                                         ; 11.0 (6.0)           ; 11.0 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (13)             ; 15 (7)                    ; 0 (0)         ; 2336              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_8|shift_taps_9iv:auto_generated                                                                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram_7v91:altsyncram5|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2336              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_8|shift_taps_9iv:auto_generated|altsyncram_7v91:altsyncram5                                                                                                                                                                                                                                                           ; work         ;
;          |cntr_kjf:cntr1|                                                                     ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_8|shift_taps_9iv:auto_generated|cntr_kjf:cntr1                                                                                                                                                                                                                                                                        ; work         ;
;    |altshift_taps:dataSignal_rtl_9|                                                           ; 10.8 (0.0)           ; 11.7 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 15 (0)                    ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_9                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |shift_taps_aiv:auto_generated|                                                         ; 10.8 (6.2)           ; 11.7 (6.7)                       ; 0.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (12)             ; 15 (7)                    ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_9|shift_taps_aiv:auto_generated                                                                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram_6v91:altsyncram5|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_9|shift_taps_aiv:auto_generated|altsyncram_6v91:altsyncram5                                                                                                                                                                                                                                                           ; work         ;
;          |cntr_rjf:cntr1|                                                                     ; 4.7 (4.7)            ; 5.0 (5.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:dataSignal_rtl_9|shift_taps_aiv:auto_generated|cntr_rjf:cntr1                                                                                                                                                                                                                                                                        ; work         ;
;    |altshift_taps:wordBlock_rtl_0|                                                            ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 8 (0)                     ; 0 (0)         ; 1536              ; 3     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_0                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |shift_taps_6iv:auto_generated|                                                         ; 5.0 (3.0)            ; 5.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (6)              ; 8 (4)                     ; 0 (0)         ; 1536              ; 3     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_0|shift_taps_6iv:auto_generated                                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_fv91:altsyncram4|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 3     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_0|shift_taps_6iv:auto_generated|altsyncram_fv91:altsyncram4                                                                                                                                                                                                                                                            ; work         ;
;          |cntr_ejf:cntr1|                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_0|shift_taps_6iv:auto_generated|cntr_ejf:cntr1                                                                                                                                                                                                                                                                         ; work         ;
;    |altshift_taps:wordBlock_rtl_1|                                                            ; 6.8 (0.0)            ; 7.5 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 10 (0)                    ; 0 (0)         ; 2080              ; 4     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_1                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |shift_taps_bjv:auto_generated|                                                         ; 6.8 (3.3)            ; 7.5 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (8)              ; 10 (4)                    ; 0 (0)         ; 2080              ; 4     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_1|shift_taps_bjv:auto_generated                                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_p1a1:altsyncram5|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2080              ; 4     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_1|shift_taps_bjv:auto_generated|altsyncram_p1a1:altsyncram5                                                                                                                                                                                                                                                            ; work         ;
;          |cntr_bjf:cntr1|                                                                     ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_1|shift_taps_bjv:auto_generated|cntr_bjf:cntr1                                                                                                                                                                                                                                                                         ; work         ;
;    |altshift_taps:wordBlock_rtl_2|                                                            ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 6 (0)                     ; 0 (0)         ; 1536              ; 5     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_2                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |shift_taps_4iv:auto_generated|                                                         ; 4.0 (2.5)            ; 4.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 6 (3)                     ; 0 (0)         ; 1536              ; 5     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_2|shift_taps_4iv:auto_generated                                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_9v91:altsyncram4|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 5     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_2|shift_taps_4iv:auto_generated|altsyncram_9v91:altsyncram4                                                                                                                                                                                                                                                            ; work         ;
;          |cntr_uhf:cntr1|                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_2|shift_taps_4iv:auto_generated|cntr_uhf:cntr1                                                                                                                                                                                                                                                                         ; work         ;
;    |altshift_taps:wordBlock_rtl_3|                                                            ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 6 (0)                     ; 0 (0)         ; 16060             ; 81    ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_3                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |shift_taps_jjv:auto_generated|                                                         ; 7.5 (3.5)            ; 7.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (7)              ; 6 (3)                     ; 0 (0)         ; 16060             ; 81    ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_3|shift_taps_jjv:auto_generated                                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_r1a1:altsyncram5|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16060             ; 81    ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_3|shift_taps_jjv:auto_generated|altsyncram_r1a1:altsyncram5                                                                                                                                                                                                                                                            ; work         ;
;          |cntr_rhf:cntr1|                                                                     ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_3|shift_taps_jjv:auto_generated|cntr_rhf:cntr1                                                                                                                                                                                                                                                                         ; work         ;
;    |altshift_taps:wordBlock_rtl_4|                                                            ; 6.7 (0.0)            ; 7.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 6 (0)                     ; 0 (0)         ; 876               ; 4     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_4                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |shift_taps_miv:auto_generated|                                                         ; 6.7 (2.7)            ; 7.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (6)              ; 6 (3)                     ; 0 (0)         ; 876               ; 4     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_4|shift_taps_miv:auto_generated                                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_nv91:altsyncram5|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 876               ; 4     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_4|shift_taps_miv:auto_generated|altsyncram_nv91:altsyncram5                                                                                                                                                                                                                                                            ; work         ;
;          |cntr_shf:cntr1|                                                                     ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_4|shift_taps_miv:auto_generated|cntr_shf:cntr1                                                                                                                                                                                                                                                                         ; work         ;
;    |altshift_taps:wordBlock_rtl_5|                                                            ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 7 (0)                     ; 0 (0)         ; 160               ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_5                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |shift_taps_agv:auto_generated|                                                         ; 6.8 (3.0)            ; 6.8 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (7)              ; 7 (3)                     ; 0 (0)         ; 160               ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_5|shift_taps_agv:auto_generated                                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_lr91:altsyncram5|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 160               ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_5|shift_taps_agv:auto_generated|altsyncram_lr91:altsyncram5                                                                                                                                                                                                                                                            ; work         ;
;          |cntr_rhf:cntr1|                                                                     ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_5|shift_taps_agv:auto_generated|cntr_rhf:cntr1                                                                                                                                                                                                                                                                         ; work         ;
;    |altshift_taps:wordBlock_rtl_6|                                                            ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 1152              ; 10    ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_6                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |shift_taps_0iv:auto_generated|                                                         ; 3.8 (1.3)            ; 3.8 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 6 (2)                     ; 0 (0)         ; 1152              ; 10    ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_6|shift_taps_0iv:auto_generated                                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_3v91:altsyncram4|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 10    ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_6|shift_taps_0iv:auto_generated|altsyncram_3v91:altsyncram4                                                                                                                                                                                                                                                            ; work         ;
;          |cntr_ohf:cntr1|                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_6|shift_taps_0iv:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                                                                         ; work         ;
;    |altshift_taps:wordBlock_rtl_7|                                                            ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_7                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |shift_taps_9gv:auto_generated|                                                         ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 5 (2)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_7|shift_taps_9gv:auto_generated                                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_hr91:altsyncram4|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_7|shift_taps_9gv:auto_generated|altsyncram_hr91:altsyncram4                                                                                                                                                                                                                                                            ; work         ;
;          |cntr_phf:cntr1|                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_7|shift_taps_9gv:auto_generated|cntr_phf:cntr1                                                                                                                                                                                                                                                                         ; work         ;
;    |altshift_taps:wordBlock_rtl_8|                                                            ; 3.3 (0.0)            ; 3.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 150               ; 2     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_8                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |shift_taps_8gv:auto_generated|                                                         ; 3.3 (1.3)            ; 3.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 6 (2)                     ; 0 (0)         ; 150               ; 2     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_8|shift_taps_8gv:auto_generated                                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_fr91:altsyncram4|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 150               ; 2     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_8|shift_taps_8gv:auto_generated|altsyncram_fr91:altsyncram4                                                                                                                                                                                                                                                            ; work         ;
;          |cntr_ohf:cntr1|                                                                     ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|altshift_taps:wordBlock_rtl_8|shift_taps_8gv:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                                                                         ; work         ;
;    |soc_system:u0|                                                                            ; 539.3 (0.0)          ; 574.4 (0.0)                      ; 35.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 961 (0)             ; 830 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0                                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                ; 0.7 (0.0)            ; 1.1 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.7 (0.7)            ; 1.1 (1.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0.7 (0.0)            ; 1.1 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.7 (0.7)            ; 1.1 (1.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; soc_system   ;
;       |soc_system_hash0:hash0|                                                                ; 14.4 (14.4)          ; 16.7 (16.7)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hash0:hash0                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;       |soc_system_hps_0:hps_0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                              ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                        ; 499.9 (0.0)          ; 534.4 (0.0)                      ; 34.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 885 (0)             ; 750 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_avalon_sc_fifo:hash0_s1_agent_rdata_fifo|                                    ; 26.7 (26.7)          ; 27.2 (27.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hash0_s1_agent_rdata_fifo                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_avalon_sc_fifo:hash0_s1_agent_rsp_fifo|                                      ; 19.4 (19.4)          ; 20.0 (20.0)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hash0_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; soc_system   ;
;          |altera_avalon_sc_fifo:result_s1_agent_rdata_fifo|                                   ; 25.8 (25.8)          ; 25.8 (25.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_s1_agent_rdata_fifo                                                                                                                                                                                                                                      ; soc_system   ;
;          |altera_avalon_sc_fifo:result_s1_agent_rsp_fifo|                                     ; 16.7 (16.7)          ; 16.9 (16.9)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_avalon_sc_fifo:snddincount_s1_agent_rdata_fifo|                              ; 4.7 (4.7)            ; 4.8 (4.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snddincount_s1_agent_rdata_fifo                                                                                                                                                                                                                                 ; soc_system   ;
;          |altera_avalon_sc_fifo:snddincount_s1_agent_rsp_fifo|                                ; 15.2 (15.2)          ; 17.8 (17.8)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snddincount_s1_agent_rsp_fifo                                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_avalon_sc_fifo:snddoutcount_s1_agent_rdata_fifo|                             ; 4.3 (4.3)            ; 4.8 (4.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snddoutcount_s1_agent_rdata_fifo                                                                                                                                                                                                                                ; soc_system   ;
;          |altera_avalon_sc_fifo:snddoutcount_s1_agent_rsp_fifo|                               ; 19.5 (19.5)          ; 20.1 (20.1)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snddoutcount_s1_agent_rsp_fifo                                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                          ; 44.7 (25.8)          ; 45.6 (26.1)                      ; 0.9 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (48)             ; 14 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                             ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 18.8 (18.8)          ; 19.5 (19.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                       ; soc_system   ;
;          |altera_merlin_burst_adapter:hash0_s1_burst_adapter|                                 ; 51.9 (0.0)           ; 54.2 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hash0_s1_burst_adapter                                                                                                                                                                                                                                    ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 51.9 (51.7)          ; 54.2 (54.0)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (65)             ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hash0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                    ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hash0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                              ; soc_system   ;
;          |altera_merlin_burst_adapter:result_s1_burst_adapter|                                ; 35.7 (0.0)           ; 38.3 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (0)              ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result_s1_burst_adapter                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 35.7 (35.1)          ; 38.3 (37.3)                      ; 2.6 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (55)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                   ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.6 (0.6)            ; 0.9 (0.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                             ; soc_system   ;
;          |altera_merlin_burst_adapter:snddincount_s1_burst_adapter|                           ; 32.2 (0.0)           ; 34.9 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:snddincount_s1_burst_adapter                                                                                                                                                                                                                              ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 32.2 (31.6)          ; 34.9 (34.4)                      ; 2.7 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (50)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:snddincount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                              ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:snddincount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                        ; soc_system   ;
;          |altera_merlin_burst_adapter:snddoutcount_s1_burst_adapter|                          ; 43.3 (0.0)           ; 44.0 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:snddoutcount_s1_burst_adapter                                                                                                                                                                                                                             ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 43.3 (43.1)          ; 44.0 (43.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:snddoutcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                             ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:snddoutcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                       ; soc_system   ;
;          |altera_merlin_slave_agent:hash0_s1_agent|                                           ; 15.7 (5.8)           ; 15.7 (6.2)                       ; 0.0 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (10)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hash0_s1_agent                                                                                                                                                                                                                                              ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hash0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                ; soc_system   ;
;          |altera_merlin_slave_agent:result_s1_agent|                                          ; 11.0 (1.0)           ; 11.8 (1.7)                       ; 0.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_s1_agent                                                                                                                                                                                                                                             ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.0 (10.0)          ; 10.2 (10.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                               ; soc_system   ;
;          |altera_merlin_slave_agent:snddincount_s1_agent|                                     ; 11.0 (1.0)           ; 11.2 (1.3)                       ; 0.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:snddincount_s1_agent                                                                                                                                                                                                                                        ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:snddincount_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                          ; soc_system   ;
;          |altera_merlin_slave_agent:snddoutcount_s1_agent|                                    ; 15.2 (5.0)           ; 16.7 (6.3)                       ; 1.5 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (10)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:snddoutcount_s1_agent                                                                                                                                                                                                                                       ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 10.3 (10.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:snddoutcount_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                         ; soc_system   ;
;          |altera_merlin_slave_translator:hash0_s1_translator|                                 ; 10.5 (10.5)          ; 10.9 (10.9)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hash0_s1_translator                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_merlin_slave_translator:result_s1_translator|                                ; 1.2 (1.2)            ; 12.6 (12.6)                      ; 11.4 (11.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result_s1_translator                                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_merlin_slave_translator:snddincount_s1_translator|                           ; 2.5 (2.5)            ; 2.6 (2.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:snddincount_s1_translator                                                                                                                                                                                                                              ; soc_system   ;
;          |altera_merlin_slave_translator:snddoutcount_s1_translator|                          ; 3.2 (3.2)            ; 3.8 (3.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:snddoutcount_s1_translator                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                   ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                      ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                   ; 4.0 (4.0)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                      ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux:cmd_demux|                                   ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001|                               ; 3.0 (3.0)            ; 3.7 (3.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                  ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                       ; 17.7 (16.1)          ; 17.7 (16.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (59)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|                                   ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                      ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|                                   ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                      ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|                                   ; 10.8 (9.2)           ; 11.3 (9.8)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (31)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; soc_system   ;
;          |soc_system_mm_interconnect_0_router:router|                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                            ; soc_system   ;
;          |soc_system_mm_interconnect_0_router:router_001|                                     ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                        ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                   ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003|                               ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                  ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux|                                       ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|                                   ; 31.2 (31.2)          ; 34.4 (34.4)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 106 (106)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                      ; soc_system   ;
;       |soc_system_result:result|                                                              ; 16.3 (16.3)          ; 16.3 (16.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_result:result                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;       |soc_system_snddInCount:snddincount|                                                    ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_snddInCount:snddincount                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;       |soc_system_snddOutCount:snddoutcount|                                                  ; 2.8 (2.8)            ; 3.1 (3.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pipeSha1|soc_system:u0|soc_system_snddOutCount:snddoutcount                                                                                                                                                                                                                                                                                                 ; soc_system   ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                      ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; hex0[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex0[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex0[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex0[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex0[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex0[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex0[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex1[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex1[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex1[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex1[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex1[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex1[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex1[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex2[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex2[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex2[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex2[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex2[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex2[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex2[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex3[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex3[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex3[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex3[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex3[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex3[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex3[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex4[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex4[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex4[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex4[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex4[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex4[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex4[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex5[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex5[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex5[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex5[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex5[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex5[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hex5[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_ddr3_addr[0]    ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[1]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[2]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[3]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[4]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[5]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[6]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[7]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[8]    ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[9]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[10]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[11]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[12]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[13]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[14]   ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_ba[0]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_ba[1]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_ba[2]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_cas_n      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_cke        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_ck_n       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; hps_ddr3_ck_p       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; hps_ddr3_cs_n       ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_dm[0]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dm[1]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dm[2]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dm[3]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_odt        ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_ras_n      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_reset_n    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_we_n       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_enet_gtx_clk    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_mdc        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_tx_data[0] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_tx_data[1] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_tx_data[2] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_tx_data[3] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_tx_en      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sd_clk          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_uart_tx         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_stp         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_ddr3_dq[0]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[1]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[2]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[3]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[4]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[5]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[6]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[7]      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[8]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[9]      ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[10]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[11]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[12]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[13]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[14]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[15]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[16]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[17]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[18]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[19]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[20]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[21]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[22]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[23]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[24]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[25]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[26]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[27]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[28]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[29]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[30]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[31]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dqs_n[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_ddr3_dqs_n[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_ddr3_dqs_n[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_ddr3_dqs_n[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_ddr3_dqs_p[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_ddr3_dqs_p[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_ddr3_dqs_p[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_ddr3_dqs_p[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_enet_mdio       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sd_cmd          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sd_data[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sd_data[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sd_data[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sd_data[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_int_n      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_key             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_conv_usb_n      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; clock_50            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_enet_rx_data[0] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_enet_rx_data[1] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_enet_rx_data[2] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_enet_rx_data[3] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_enet_rx_clk     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_enet_rx_dv      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_uart_rx         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_usb_clkout      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_usb_dir         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_usb_nxt         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_rzq        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; hps_ddr3_dq[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[2]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[3]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[4]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[5]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[6]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[7]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[8]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[9]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[10]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[11]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[12]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[13]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[14]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[15]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[16]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[17]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[18]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[19]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[20]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[21]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[22]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[23]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[24]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[25]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[26]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[27]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[28]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[29]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[30]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[31]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_ddr3_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_ddr3_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_ddr3_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_ddr3_dqs_p[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_ddr3_dqs_p[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_ddr3_dqs_p[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_ddr3_dqs_p[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_enet_mdio                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; hps_sd_cmd                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; hps_sd_data[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_sd_data[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_sd_data[2]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_sd_data[3]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_usb_data[0]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_usb_data[1]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_usb_data[2]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_usb_data[3]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_usb_data[4]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_usb_data[5]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_usb_data[6]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_usb_data[7]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_enet_int_n                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_key                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; hps_conv_usb_n                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; clock_50                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_enet_rx_data[0]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_enet_rx_data[1]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_enet_rx_data[2]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_enet_rx_data[3]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_enet_rx_clk                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_enet_rx_dv                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_uart_rx                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_usb_clkout                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_usb_dir                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_usb_nxt                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_ddr3_rzq                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                        ; Location                              ; Fan-Out ; Usage                    ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+
; Decoder0~1                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X65_Y28_N51                  ; 42      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder0~3                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X59_Y15_N24                  ; 37      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder0~4                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X64_Y7_N15                    ; 42      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder0~5                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X64_Y7_N57                    ; 40      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder0~6                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X62_Y8_N57                    ; 41      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~10                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y23_N15                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~13                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y20_N18                  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~14                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y23_N15                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~15                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X29_Y18_N51                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~17                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y20_N9                    ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~18                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y18_N36                  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~19                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y23_N6                    ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~20                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y18_N33                  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~21                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y23_N51                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~22                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X29_Y18_N21                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~23                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X34_Y16_N42                  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~24                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y23_N51                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~25                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X29_Y18_N6                    ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~26                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X29_Y18_N12                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~29                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y21_N51                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~3                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X31_Y20_N27                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~30                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y23_N39                   ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~31                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X29_Y18_N54                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~32                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X46_Y16_N54                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~33                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y21_N21                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~34                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y23_N0                    ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~35                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X29_Y18_N3                    ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~36                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y20_N48                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~37                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X40_Y19_N54                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~38                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y23_N6                    ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~39                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X29_Y18_N30                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~40                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y20_N33                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~41                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y21_N45                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~42                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y21_N48                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~44                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y20_N21                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~45                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y20_N45                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~46                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y20_N15                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~47                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y20_N54                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~49                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X33_Y12_N12                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~5                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y18_N24                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~50                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X33_Y12_N57                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~51                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X33_Y12_N3                    ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~52                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X33_Y12_N21                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~54                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y20_N0                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~55                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X27_Y12_N54                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~56                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X33_Y12_N54                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~57                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X27_Y12_N57                   ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~58                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y20_N30                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~59                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y20_N57                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~60                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y20_N51                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~61                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y23_N48                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~62                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y23_N33                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~64                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y23_N0                    ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~65                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y23_N18                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~66                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y23_N3                    ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~67                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y23_N24                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~68                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y23_N42                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~69                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y23_N27                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~7                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X31_Y20_N42                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~70                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y23_N51                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Decoder5~8                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X37_Y23_N24                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; Equal101~34                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X34_Y51_N42                  ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal11~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X24_Y53_N54                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal13~34                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X15_Y52_N42                  ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal15~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X9_Y55_N36                    ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal17~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X12_Y60_N30                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal19~34                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X28_Y54_N36                  ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal21~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X22_Y55_N12                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal23~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X4_Y52_N30                    ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal25~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X7_Y54_N30                    ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal27~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y51_N24                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal29~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y52_N6                    ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal31~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X10_Y52_N30                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal33~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X1_Y51_N42                    ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal35~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y61_N33                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal37~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X42_Y69_N30                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal39~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y68_N12                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal41~34                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y66_N12                  ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal43~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X48_Y64_N18                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal45~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y65_N36                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal47~34                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y69_N42                  ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal49~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X43_Y63_N30                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal51~34                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y70_N9                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal53~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X36_Y69_N42                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal55~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y67_N12                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal57~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X36_Y62_N42                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal59~34                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y58_N30                  ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal61~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X48_Y65_N30                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal63~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X48_Y68_N18                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal65~34                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y59_N36                  ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal67~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X11_Y68_N42                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal69~34                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X25_Y62_N6                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal6~34                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y56_N36                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal71~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X22_Y71_N42                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal73~34                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y60_N45                  ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal75~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y67_N48                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal77~34                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X21_Y62_N42                  ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal79~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y71_N12                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal7~34                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X4_Y54_N30                    ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal81~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y59_N21                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal83~34                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X15_Y66_N3                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal85~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y62_N12                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal87~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y69_N30                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal89~34                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X28_Y60_N39                  ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal91~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X12_Y71_N12                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal93~34                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X28_Y61_N12                  ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal95~34                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X15_Y71_N36                  ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal97~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X33_Y60_N12                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal99~34                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y51_N30                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Equal9~34                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X4_Y51_N45                    ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan101~3                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X23_Y5_N12                    ; 7       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan103~3                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X77_Y23_N18                   ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan105~3                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X63_Y19_N6                    ; 7       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan11~3                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y26_N0                   ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan13~3                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X34_Y24_N33                  ; 7       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan15~3                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y14_N6                   ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan17~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X29_Y24_N42                   ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan19~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X29_Y31_N54                   ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan21~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X30_Y24_N24                   ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan23~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X46_Y20_N0                    ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan25~3                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X47_Y26_N24                  ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan27~3                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y18_N42                  ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan29~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X40_Y28_N42                   ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan31~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X24_Y12_N6                    ; 7       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan33~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X24_Y26_N54                   ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan35~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X33_Y16_N0                    ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan37~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X18_Y18_N39                   ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan39~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X24_Y22_N15                   ; 10      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan41~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X16_Y11_N42                   ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan43~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X29_Y18_N33                   ; 11      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan45~3                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X28_Y25_N42                  ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan47~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X35_Y17_N24                   ; 7       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan49~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X46_Y16_N39                   ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan51~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X31_Y22_N6                    ; 10      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan53~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X30_Y22_N42                   ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan55~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X62_Y17_N6                    ; 10      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan57~3                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X78_Y21_N30                  ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan59~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X40_Y19_N51                   ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan61~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X42_Y23_N18                   ; 10      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan63~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X70_Y23_N18                   ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan65~3                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X34_Y17_N54                  ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan67~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X42_Y23_N27                   ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan69~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X35_Y11_N24                   ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan6~88                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X17_Y46_N18                   ; 64      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan71~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X29_Y16_N36                   ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan73~3                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X59_Y20_N6                   ; 10      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan75~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X36_Y14_N6                    ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan77~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X33_Y12_N18                   ; 13      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan79~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X24_Y5_N30                    ; 10      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan7~3                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X47_Y21_N0                   ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan81~3                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y9_N36                    ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan83~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X29_Y8_N42                    ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan85~3                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X25_Y14_N51                  ; 7       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan87~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X33_Y26_N30                   ; 7       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan89~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X16_Y24_N0                    ; 7       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan91~3                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X34_Y10_N42                  ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan93~3                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X21_Y12_N54                  ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan95~3                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X23_Y8_N57                    ; 7       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan97~3                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X15_Y12_N3                   ; 7       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan99~3                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X6_Y5_N24                    ; 7       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; LessThan9~3                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X48_Y30_N36                   ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; Selector642~1                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y51_N30                   ; 3       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; alphCount[0]~2                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X42_Y30_N51                   ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; altshift_taps:dataSignal_rtl_0|shift_taps_uhv:auto_generated|cntr_jjf:cntr1|cout_actual                                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y32_N12                   ; 11      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; altshift_taps:dataSignal_rtl_10|shift_taps_biv:auto_generated|cntr_sjf:cntr1|cout_actual                                                                                                                                                                                                                                                                                    ; LABCELL_X29_Y34_N57                   ; 7       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; altshift_taps:dataSignal_rtl_11|shift_taps_shv:auto_generated|cntr_hjf:cntr1|cout_actual                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y28_N54                   ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; altshift_taps:dataSignal_rtl_12|shift_taps_liv:auto_generated|cntr_tjf:cntr1|cout_actual                                                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y28_N54                  ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; altshift_taps:dataSignal_rtl_13|shift_taps_igv:auto_generated|cntr_vjf:cntr1|cout_actual                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y24_N54                   ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; altshift_taps:dataSignal_rtl_1|shift_taps_vhv:auto_generated|cntr_ijf:cntr1|cout_actual                                                                                                                                                                                                                                                                                     ; LABCELL_X7_Y32_N18                    ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; altshift_taps:dataSignal_rtl_2|shift_taps_5iv:auto_generated|cntr_qjf:cntr1|cout_actual                                                                                                                                                                                                                                                                                     ; LABCELL_X2_Y35_N15                    ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; altshift_taps:dataSignal_rtl_3|shift_taps_7iv:auto_generated|cntr_pjf:cntr1|cout_actual                                                                                                                                                                                                                                                                                     ; LABCELL_X4_Y34_N54                    ; 10      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; altshift_taps:dataSignal_rtl_4|shift_taps_3iv:auto_generated|cntr_ojf:cntr1|cout_actual                                                                                                                                                                                                                                                                                     ; MLABCELL_X3_Y35_N54                   ; 12      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; altshift_taps:dataSignal_rtl_5|shift_taps_2iv:auto_generated|cntr_njf:cntr1|cout_actual                                                                                                                                                                                                                                                                                     ; LABCELL_X2_Y36_N54                    ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; altshift_taps:dataSignal_rtl_6|shift_taps_1iv:auto_generated|cntr_mjf:cntr1|cout_actual                                                                                                                                                                                                                                                                                     ; MLABCELL_X3_Y37_N39                   ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; altshift_taps:dataSignal_rtl_7|shift_taps_8iv:auto_generated|cntr_ljf:cntr1|cout_actual                                                                                                                                                                                                                                                                                     ; MLABCELL_X6_Y38_N54                   ; 9       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; altshift_taps:dataSignal_rtl_8|shift_taps_9iv:auto_generated|cntr_kjf:cntr1|cout_actual                                                                                                                                                                                                                                                                                     ; MLABCELL_X28_Y32_N27                  ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; altshift_taps:dataSignal_rtl_9|shift_taps_aiv:auto_generated|cntr_rjf:cntr1|cout_actual                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y32_N6                    ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; altshift_taps:wordBlock_rtl_1|shift_taps_bjv:auto_generated|cntr_bjf:cntr1|cout_actual                                                                                                                                                                                                                                                                                      ; LABCELL_X53_Y5_N48                    ; 6       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; byteCounts[10][0]~8                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X4_Y52_N36                    ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[11][0]~7                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y54_N54                    ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[12][0]~30                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y51_N6                    ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[13][0]~25                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X16_Y52_N54                   ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[14][0]~20                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X10_Y52_N6                    ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[15][0]~14                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X1_Y51_N54                    ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[16][0]~38                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X40_Y61_N48                   ; 10      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[17][0]~36                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X42_Y69_N6                    ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[18][0]~34                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y68_N6                    ; 11      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[19][0]~31                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y66_N54                  ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[1][0]~2                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y56_N18                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[20][0]~29                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y64_N48                   ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[21][0]~24                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X45_Y65_N0                    ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[22][0]~19                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y69_N36                  ; 10      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[23][0]~13                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y63_N6                    ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[24][0]~28                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y70_N30                  ; 10      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[25][0]~23                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y69_N6                    ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[26][0]~18                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y67_N51                   ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[27][0]~12                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y62_N0                    ; 10      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[28][0]~27                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y58_N48                  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[29][0]~22                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y65_N24                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[2][0]~1                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X4_Y54_N36                    ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[30][0]~17                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y68_N54                   ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[31][0]~11                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y59_N27                  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[32][0]~26                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y68_N54                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[33][0]~21                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X25_Y62_N12                  ; 10      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[34][0]~16                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y71_N54                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[35][0]~15                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y60_N24                  ; 13      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[36][0]~37                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X13_Y67_N54                   ; 10      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[37][0]~35                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X21_Y62_N24                  ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[38][0]~33                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y71_N18                   ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[39][0]~32                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X29_Y59_N57                   ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[3][0]~0                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X4_Y51_N33                    ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[40][0]~44                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X15_Y66_N42                  ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[41][0]~42                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X29_Y62_N54                   ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[42][0]~40                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y69_N48                   ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[43][0]~39                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y60_N51                  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[44][0]~48                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X12_Y71_N6                    ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[45][0]~47                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y61_N48                  ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[46][0]~46                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X15_Y71_N54                  ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[47][0]~45                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X33_Y60_N54                   ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[48][0]~43                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y51_N54                   ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[49][0]~41                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y51_N42                   ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[4][0]~6                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y53_N9                    ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[5][0]~5                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X15_Y52_N6                   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[6][0]~4                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X9_Y55_N18                    ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[7][0]~3                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y60_N42                   ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[8][0]~10                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y54_N0                   ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; byteCounts[9][0]~9                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y55_N54                   ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[10][0]~8                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X4_Y47_N15                    ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[11][0]~7                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y54_N15                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[12][0]~30                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y48_N36                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[13][0]~25                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y46_N39                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[14][0]~20                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y48_N15                    ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[15][0]~14                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y31_N24                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[16][0]~38                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y58_N12                  ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[17][0]~36                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y69_N12                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[18][0]~34                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y68_N57                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[19][0]~31                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y35_N54                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[1][0]~2                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X16_Y55_N9                    ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[20][0]~29                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y46_N12                  ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[21][0]~24                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y34_N48                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[22][0]~19                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y63_N39                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[23][0]~13                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y64_N51                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[24][0]~28                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y69_N33                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[25][0]~23                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y31_N18                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[26][0]~18                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y58_N30                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[27][0]~12                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y43_N24                  ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[28][0]~27                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y48_N12                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[29][0]~22                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y62_N15                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[2][0]~1                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X10_Y36_N15                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[30][0]~17                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y68_N9                    ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[31][0]~11                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y57_N27                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[32][0]~26                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y69_N54                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[33][0]~21                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y52_N12                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[34][0]~16                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y65_N12                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[35][0]~15                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y55_N18                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[36][0]~37                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y66_N39                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[37][0]~35                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y46_N12                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[38][0]~33                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y69_N36                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[39][0]~32                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y45_N15                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[3][0]~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X2_Y49_N12                    ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[40][0]~44                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y65_N30                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[41][0]~42                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y61_N36                  ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[42][0]~40                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y61_N12                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[43][0]~39                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y67_N9                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[44][0]~48                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y69_N18                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[45][0]~47                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y64_N3                    ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[46][0]~46                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y67_N9                    ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[47][0]~45                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y42_N51                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[48][0]~43                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y24_N33                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[49][0]~41                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y26_N12                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[4][0]~6                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y51_N30                  ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[5][0]~5                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X19_Y47_N39                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[6][0]~4                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X10_Y47_N39                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[7][0]~3                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y40_N39                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[8][0]~10                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y54_N30                  ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; charCount[9][0]~9                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y50_N39                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; clock_50                                                                                                                                                                                                                                                                                                                                                                    ; PIN_AF14                              ; 48901   ; Clock                    ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; dataLength[3]~1                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X17_Y46_N0                    ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; dataSend[127]~0                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y28_N42                   ; 408     ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; hex0[0]~1                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X65_Y28_N57                  ; 42      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[0][4]~2                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y61_N18                   ; 64      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[10][0]~10                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y61_N42                   ; 85      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[11][0]~14                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y64_N57                   ; 85      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[12][0]~11                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y64_N6                    ; 83      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[13][0]~15                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y61_N57                   ; 92      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[14][0]~12                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y64_N33                   ; 79      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[15][0]~16                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y64_N54                   ; 76      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[16][0]~17                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y60_N39                   ; 84      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[17][0]~21                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y72_N12                   ; 80      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[18][0]~18                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y71_N42                   ; 88      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[19][0]~22                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y71_N24                   ; 78      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[1][0]~6                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X16_Y59_N6                    ; 77      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[20][0]~19                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y60_N57                   ; 77      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[21][0]~23                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y62_N12                  ; 83      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[22][0]~20                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y58_N6                    ; 78      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[23][0]~24                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y66_N3                    ; 86      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[24][0]~25                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y61_N45                   ; 76      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[25][0]~29                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y71_N33                   ; 84      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[26][0]~26                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y70_N48                   ; 80      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[27][0]~30                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y57_N18                   ; 91      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[28][0]~27                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y62_N36                   ; 75      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[29][0]~31                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y63_N39                   ; 76      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[2][0]~3                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y58_N0                    ; 78      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[30][0]~28                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y58_N15                   ; 84      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[31][0]~32                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y60_N30                   ; 82      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[32][0]~33                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y64_N45                   ; 86      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[33][0]~34                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X24_Y61_N33                   ; 81      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[34][0]~41                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X23_Y61_N48                   ; 83      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[35][0]~42                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y58_N42                   ; 78      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[36][0]~37                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y70_N51                   ; 80      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[37][0]~38                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X23_Y61_N57                   ; 85      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[38][0]~45                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y66_N12                  ; 82      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[39][0]~46                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y58_N9                    ; 85      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[3][0]~1                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y61_N54                   ; 82      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[40][0]~35                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y71_N54                   ; 79      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[41][0]~36                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y69_N42                   ; 80      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[42][0]~43                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y70_N12                   ; 83      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[43][0]~44                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y62_N39                  ; 83      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[44][0]~39                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X23_Y67_N27                   ; 83      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[45][0]~40                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X23_Y61_N15                   ; 84      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[46][0]~47                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y71_N51                   ; 86      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[47][0]~48                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y59_N42                  ; 84      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[48][0]~53                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y57_N48                   ; 74      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[49][0]~54                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y57_N51                   ; 75      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[4][0]~4                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y61_N21                   ; 83      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[50][0]~55                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y57_N3                    ; 64      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[51][0]~56                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y58_N27                   ; 64      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[52][0]~49                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y58_N21                   ; 65      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[53][0]~50                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y58_N57                   ; 64      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[54][0]~51                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y57_N39                   ; 64      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[55][0]~52                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y58_N24                   ; 64      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[5][0]~7                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y63_N27                   ; 85      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[6][0]~5                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y61_N3                    ; 79      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[7][0]~8                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y61_N30                   ; 80      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[8][0]~9                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y61_N9                    ; 87      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lengthBorder[9][0]~13                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X22_Y61_N6                    ; 86      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; lettAlphCount[2]~1                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X42_Y30_N27                   ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sndCount[5]~3                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X39_Y31_N3                   ; 6       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sndInCount[3]~9                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X65_Y28_N24                  ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; FF_X45_Y51_N35                        ; 28      ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                     ; FF_X45_Y50_N41                        ; 796     ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hash0:hash0|always0~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X48_Y51_N54                   ; 33      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3       ; Async. clear             ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7             ; 11      ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7             ; 1       ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7             ; 1       ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7             ; 1       ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7             ; 11      ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4             ; 1       ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8             ; 17      ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4             ; 13      ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                ; 17      ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                   ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9             ; 42      ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101               ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8             ; 17      ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4             ; 13      ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                ; 17      ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                   ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9             ; 42      ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101               ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8             ; 17      ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4             ; 13      ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                ; 17      ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                   ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9             ; 42      ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101               ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8             ; 17      ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4             ; 13      ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                ; 17      ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                   ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9             ; 42      ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101               ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111              ; 98      ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111              ; 3       ; Clock                    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111        ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hash0_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                      ; LABCELL_X51_Y30_N6                    ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hash0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                        ; LABCELL_X50_Y52_N39                   ; 22      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hash0_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                           ; LABCELL_X50_Y52_N18                   ; 10      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                     ; LABCELL_X57_Y30_N0                    ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                       ; LABCELL_X50_Y56_N33                   ; 19      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snddincount_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                ; LABCELL_X50_Y46_N3                    ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snddincount_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                  ; LABCELL_X46_Y57_N15                   ; 19      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snddoutcount_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                               ; MLABCELL_X47_Y49_N57                  ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snddoutcount_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                 ; LABCELL_X46_Y50_N39                   ; 21      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:snddoutcount_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y50_N9                   ; 10      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|always6~0                                                                                                                                                                                                                                            ; LABCELL_X45_Y51_N39                   ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|wready~0                                                                                                                                                                                                                                             ; LABCELL_X45_Y51_N54                   ; 15      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hash0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                          ; MLABCELL_X47_Y51_N33                  ; 60      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hash0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                           ; LABCELL_X46_Y51_N24                   ; 34      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                                       ; LABCELL_X45_Y56_N51                   ; 22      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                          ; LABCELL_X48_Y56_N0                    ; 29      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:snddincount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                                  ; MLABCELL_X47_Y55_N54                  ; 22      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:snddincount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                     ; MLABCELL_X47_Y57_N27                  ; 30      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:snddoutcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                   ; LABCELL_X42_Y54_N21                   ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:snddoutcount_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                    ; LABCELL_X43_Y54_N21                   ; 33      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                              ; LABCELL_X45_Y56_N45                   ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:snddincount_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                         ; LABCELL_X46_Y57_N6                    ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~0                                                                                                                                                                                                                              ; LABCELL_X50_Y54_N24                   ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                                   ; LABCELL_X50_Y54_N54                   ; 2       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                                   ; LABCELL_X45_Y51_N3                    ; 2       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X42_Y54_N0                    ; 2       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X42_Y54_N9                    ; 5       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                ; MLABCELL_X47_Y51_N0                   ; 2       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y51_N15                  ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_snddOutCount:snddoutcount|always0~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y50_N48                   ; 5       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; state.mainLoop                                                                                                                                                                                                                                                                                                                                                              ; FF_X67_Y28_N41                        ; 26048   ; Clock enable, Sync. load ; no     ; --                   ; --               ; --                        ;
; word[15]~1                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X53_Y16_N18                   ; 17      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; word[15]~2                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X53_Y16_N39                   ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                               ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; clock_50                                                                                           ; PIN_AF14                              ; 48901   ; Global Clock         ; GCLK6            ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0] ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3       ; Global Clock         ; GCLK10           ; --                        ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                    ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; state.mainLoop                                                                                                                          ; 26173   ;
; alphabets[384][0]~0                                                                                                                     ; 12800   ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 796     ;
; dataLength[3]                                                                                                                           ; 645     ;
; dataLength[2]~DUPLICATE                                                                                                                 ; 642     ;
; dataLength[1]                                                                                                                           ; 639     ;
; dataLength[0]                                                                                                                           ; 637     ;
; sndCount[1]                                                                                                                             ; 624     ;
; sndCount[0]                                                                                                                             ; 622     ;
; sndCount[2]                                                                                                                             ; 622     ;
; sndCount[3]                                                                                                                             ; 620     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                 ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; altshift_taps:dataSignal_rtl_0|shift_taps_uhv:auto_generated|altsyncram_5v91:altsyncram5|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks ; 81           ; 32           ; 81           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2592  ; 81                          ; 32                          ; 81                          ; 32                          ; 2592                ; 1           ; 0          ; None ; M10K_X14_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:dataSignal_rtl_10|shift_taps_biv:auto_generated|altsyncram_8v91:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 71           ; 32           ; 71           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2272  ; 71                          ; 32                          ; 71                          ; 32                          ; 2272                ; 1           ; 0          ; None ; M10K_X26_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:dataSignal_rtl_11|shift_taps_shv:auto_generated|altsyncram_1v91:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 70           ; 32           ; 70           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2240  ; 70                          ; 32                          ; 70                          ; 32                          ; 2240                ; 1           ; 0          ; None ; M10K_X26_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:dataSignal_rtl_12|shift_taps_liv:auto_generated|altsyncram_pv91:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 69           ; 18           ; 69           ; 18           ; yes                    ; no                      ; yes                    ; yes                     ; 1242  ; 69                          ; 18                          ; 69                          ; 18                          ; 1242                ; 1           ; 0          ; None ; M10K_X38_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:dataSignal_rtl_13|shift_taps_igv:auto_generated|altsyncram_ds91:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 66           ; 6            ; 66           ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 396   ; 66                          ; 6                           ; 66                          ; 6                           ; 396                 ; 1           ; 0          ; None ; M10K_X41_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:dataSignal_rtl_1|shift_taps_vhv:auto_generated|altsyncram_4v91:altsyncram5|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks ; 80           ; 32           ; 80           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 80                          ; 32                          ; 80                          ; 32                          ; 2560                ; 1           ; 0          ; None ; M10K_X5_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:dataSignal_rtl_2|shift_taps_5iv:auto_generated|altsyncram_jv91:altsyncram5|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks ; 79           ; 32           ; 79           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2528  ; 79                          ; 32                          ; 79                          ; 32                          ; 2528                ; 1           ; 0          ; None ; M10K_X5_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:dataSignal_rtl_3|shift_taps_7iv:auto_generated|altsyncram_hv91:altsyncram5|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks ; 78           ; 32           ; 78           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2496  ; 78                          ; 32                          ; 78                          ; 32                          ; 2496                ; 1           ; 0          ; None ; M10K_X5_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:dataSignal_rtl_4|shift_taps_3iv:auto_generated|altsyncram_gv91:altsyncram5|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks ; 77           ; 32           ; 77           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2464  ; 77                          ; 32                          ; 77                          ; 32                          ; 2464                ; 1           ; 0          ; None ; M10K_X5_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:dataSignal_rtl_5|shift_taps_2iv:auto_generated|altsyncram_dv91:altsyncram5|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks ; 76           ; 32           ; 76           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2432  ; 76                          ; 32                          ; 76                          ; 32                          ; 2432                ; 1           ; 0          ; None ; M10K_X5_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:dataSignal_rtl_6|shift_taps_1iv:auto_generated|altsyncram_bv91:altsyncram5|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks ; 75           ; 32           ; 75           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2400  ; 75                          ; 32                          ; 75                          ; 32                          ; 2400                ; 1           ; 0          ; None ; M10K_X5_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:dataSignal_rtl_7|shift_taps_8iv:auto_generated|altsyncram_av91:altsyncram5|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks ; 74           ; 32           ; 74           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2368  ; 74                          ; 32                          ; 74                          ; 32                          ; 2368                ; 1           ; 0          ; None ; M10K_X5_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:dataSignal_rtl_8|shift_taps_9iv:auto_generated|altsyncram_7v91:altsyncram5|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks ; 73           ; 32           ; 73           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2336  ; 73                          ; 32                          ; 73                          ; 32                          ; 2336                ; 1           ; 0          ; None ; M10K_X26_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:dataSignal_rtl_9|shift_taps_aiv:auto_generated|altsyncram_6v91:altsyncram5|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks ; 72           ; 32           ; 72           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2304  ; 72                          ; 32                          ; 72                          ; 32                          ; 2304                ; 1           ; 0          ; None ; M10K_X14_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:wordBlock_rtl_0|shift_taps_6iv:auto_generated|altsyncram_fv91:altsyncram4|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Dual Clocks ; 16           ; 96           ; 16           ; 96           ; yes                    ; no                      ; yes                    ; yes                     ; 1536  ; 16                          ; 96                          ; 16                          ; 96                          ; 1536                ; 3           ; 0          ; None ; M10K_X58_Y8_N0, M10K_X41_Y8_N0, M10K_X38_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:wordBlock_rtl_1|shift_taps_bjv:auto_generated|altsyncram_p1a1:altsyncram5|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Dual Clocks ; 13           ; 160          ; 13           ; 160          ; yes                    ; no                      ; yes                    ; yes                     ; 2080  ; 13                          ; 160                         ; 13                          ; 160                         ; 2080                ; 4           ; 0          ; None ; M10K_X49_Y8_N0, M10K_X49_Y7_N0, M10K_X58_Y7_N0, M10K_X58_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:wordBlock_rtl_2|shift_taps_4iv:auto_generated|altsyncram_9v91:altsyncram4|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Dual Clocks ; 8            ; 192          ; 8            ; 192          ; yes                    ; no                      ; yes                    ; yes                     ; 1536  ; 8                           ; 192                         ; 8                           ; 192                         ; 1536                ; 5           ; 0          ; None ; M10K_X69_Y8_N0, M10K_X69_Y6_N0, M10K_X69_Y7_N0, M10K_X69_Y9_N0, M10K_X76_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:wordBlock_rtl_3|shift_taps_jjv:auto_generated|altsyncram_r1a1:altsyncram5|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Dual Clocks ; 5            ; 3212         ; 5            ; 3212         ; yes                    ; no                      ; yes                    ; yes                     ; 16060 ; 5                           ; 3212                        ; 5                           ; 3212                        ; 16060               ; 81          ; 0          ; None ; M10K_X69_Y18_N0, M10K_X69_Y19_N0, M10K_X69_Y17_N0, M10K_X69_Y20_N0, M10K_X76_Y21_N0, M10K_X69_Y21_N0, M10K_X76_Y23_N0, M10K_X69_Y22_N0, M10K_X69_Y23_N0, M10K_X76_Y24_N0, M10K_X69_Y25_N0, M10K_X76_Y22_N0, M10K_X69_Y24_N0, M10K_X76_Y26_N0, M10K_X76_Y25_N0, M10K_X69_Y27_N0, M10K_X69_Y26_N0, M10K_X76_Y28_N0, M10K_X76_Y30_N0, M10K_X76_Y29_N0, M10K_X76_Y27_N0, M10K_X69_Y29_N0, M10K_X69_Y28_N0, M10K_X76_Y32_N0, M10K_X76_Y31_N0, M10K_X69_Y31_N0, M10K_X69_Y32_N0, M10K_X69_Y33_N0, M10K_X69_Y30_N0, M10K_X58_Y29_N0, M10K_X58_Y31_N0, M10K_X58_Y28_N0, M10K_X58_Y30_N0, M10K_X58_Y33_N0, M10K_X58_Y32_N0, M10K_X49_Y29_N0, M10K_X49_Y28_N0, M10K_X58_Y34_N0, M10K_X49_Y33_N0, M10K_X49_Y32_N0, M10K_X49_Y31_N0, M10K_X49_Y30_N0, M10K_X49_Y34_N0, M10K_X49_Y35_N0, M10K_X41_Y31_N0, M10K_X41_Y30_N0, M10K_X41_Y34_N0, M10K_X41_Y35_N0, M10K_X41_Y33_N0, M10K_X41_Y37_N0, M10K_X41_Y32_N0, M10K_X41_Y36_N0, M10K_X41_Y38_N0, M10K_X38_Y32_N0, M10K_X38_Y34_N0, M10K_X38_Y38_N0, M10K_X38_Y39_N0, M10K_X38_Y31_N0, M10K_X38_Y36_N0, M10K_X38_Y35_N0, M10K_X26_Y39_N0, M10K_X38_Y40_N0, M10K_X38_Y33_N0, M10K_X38_Y37_N0, M10K_X26_Y35_N0, M10K_X26_Y40_N0, M10K_X26_Y32_N0, M10K_X26_Y37_N0, M10K_X26_Y38_N0, M10K_X14_Y40_N0, M10K_X26_Y34_N0, M10K_X14_Y38_N0, M10K_X26_Y36_N0, M10K_X14_Y39_N0, M10K_X14_Y37_N0, M10K_X26_Y33_N0, M10K_X14_Y35_N0, M10K_X14_Y36_N0, M10K_X14_Y33_N0, M10K_X14_Y34_N0, M10K_X14_Y27_N0 ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:wordBlock_rtl_4|shift_taps_miv:auto_generated|altsyncram_nv91:altsyncram5|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Dual Clocks ; 6            ; 146          ; 6            ; 146          ; yes                    ; no                      ; yes                    ; yes                     ; 876   ; 6                           ; 146                         ; 6                           ; 146                         ; 876                 ; 4           ; 0          ; None ; M10K_X26_Y31_N0, M10K_X14_Y30_N0, M10K_X14_Y32_N0, M10K_X14_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:wordBlock_rtl_5|shift_taps_agv:auto_generated|altsyncram_lr91:altsyncram5|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Dual Clocks ; 5            ; 32           ; 5            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 160   ; 5                           ; 32                          ; 5                           ; 32                          ; 160                 ; 1           ; 0          ; None ; M10K_X26_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:wordBlock_rtl_6|shift_taps_0iv:auto_generated|altsyncram_3v91:altsyncram4|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Dual Clocks ; 3            ; 384          ; 3            ; 384          ; yes                    ; no                      ; yes                    ; yes                     ; 1152  ; 3                           ; 384                         ; 3                           ; 384                         ; 1152                ; 10          ; 0          ; None ; M10K_X76_Y10_N0, M10K_X76_Y14_N0, M10K_X76_Y16_N0, M10K_X76_Y17_N0, M10K_X76_Y13_N0, M10K_X76_Y18_N0, M10K_X76_Y20_N0, M10K_X76_Y19_N0, M10K_X76_Y15_N0, M10K_X76_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:wordBlock_rtl_7|shift_taps_9gv:auto_generated|altsyncram_hr91:altsyncram4|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Dual Clocks ; 4            ; 32           ; 4            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 128   ; 4                           ; 32                          ; 4                           ; 32                          ; 128                 ; 1           ; 0          ; None ; M10K_X41_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Yes           ;
; altshift_taps:wordBlock_rtl_8|shift_taps_8gv:auto_generated|altsyncram_fr91:altsyncram4|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Dual Clocks ; 3            ; 50           ; 3            ; 50           ; yes                    ; no                      ; yes                    ; yes                     ; 150   ; 3                           ; 50                          ; 3                           ; 50                          ; 150                 ; 2           ; 0          ; None ; M10K_X26_Y26_N0, M10K_X26_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Yes           ;
+------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18               ; 1           ;
; Independent 18x18 plus 36       ; 1           ;
; Independent 27x27               ; 1           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                    ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Mult0~32                ; Independent 27x27         ; DSP_X32_Y59_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult0~mult_h_mult_hlmac ; Independent 18x18 plus 36 ; DSP_X32_Y53_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult0~818               ; Independent 18x18         ; DSP_X32_Y55_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 85,533 / 289,320 ( 30 % ) ;
; C12 interconnects                           ; 2,415 / 13,420 ( 18 % )   ;
; C2 interconnects                            ; 31,746 / 119,108 ( 27 % ) ;
; C4 interconnects                            ; 19,930 / 56,300 ( 35 % )  ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 9,901 / 289,320 ( 3 % )   ;
; Global clocks                               ; 2 / 16 ( 13 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 1 / 287 ( < 1 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 1 / 165 ( < 1 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 96 / 156 ( 62 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 26,371 / 84,580 ( 31 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 2,171 / 12,676 ( 17 % )   ;
; R14/C12 interconnect drivers                ; 4,123 / 20,720 ( 20 % )   ;
; R3 interconnects                            ; 36,953 / 130,992 ( 28 % ) ;
; R6 interconnects                            ; 59,731 / 266,960 ( 22 % ) ;
; Spine clocks                                ; 13 / 360 ( 4 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 77           ; 0            ; 77           ; 0            ; 32           ; 152       ; 77           ; 0            ; 152       ; 152       ; 25           ; 115          ; 0            ; 0            ; 0            ; 25           ; 115          ; 0            ; 0            ; 0            ; 3            ; 115          ; 140          ; 0            ; 0            ; 0            ; 0            ; 79           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 75           ; 152          ; 75           ; 152          ; 120          ; 0         ; 75           ; 152          ; 0         ; 0         ; 127          ; 37           ; 152          ; 152          ; 152          ; 127          ; 37           ; 152          ; 152          ; 152          ; 149          ; 37           ; 12           ; 152          ; 152          ; 152          ; 152          ; 73           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; hex0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hex5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_addr[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_ba[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_ba[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_ba[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_cas_n      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_cke        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_ck_n       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_ck_p       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_cs_n       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dm[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dm[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dm[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dm[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_odt        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_ras_n      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_reset_n    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_we_n       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_enet_gtx_clk    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_mdc        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_tx_data[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_tx_data[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_tx_data[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_tx_data[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_tx_en      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sd_clk          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_uart_tx         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_stp         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dq[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dqs_n[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dqs_n[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dqs_n[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dqs_n[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dqs_p[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dqs_p[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dqs_p[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dqs_p[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_mdio       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sd_cmd          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sd_data[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sd_data[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sd_data[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sd_data[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_int_n      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_key             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_conv_usb_n      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; clock_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_enet_rx_data[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_enet_rx_data[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_enet_rx_data[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_enet_rx_data[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_enet_rx_clk     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_enet_rx_dv      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_uart_rx         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_usb_clkout      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_usb_dir         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_usb_nxt         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_rzq        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CSEMA5F31C6 for design "pipeSha1"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 75 pins of 152 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin hps_ddr3_rzq not assigned to an exact location on the device
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G10
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clock_50~inputCLKENA0 with 56161 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:08
Info (332104): Reading SDC File: 'c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk]
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*]
Info (332104): Reading SDC File: 'c:/users/nilsi/documents/fpga/pipesha1/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to *
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to *
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to *
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to *
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to *
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to *
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to *
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to *
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to *
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to *
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to *
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to *
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to *
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to *
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to *
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to *
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to *
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to *
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to *
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to *
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to *
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP]
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to *
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to *
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_uart0_inst_RX could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to *
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_uart0_inst_TX could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX]
Warning (332060): Node: clock_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425 is being clocked by clock_50
Warning (332060): Node: hps_usb_clkout was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by hps_usb_clkout
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[0]_IN (Rise) to hps_ddr3_dqs_p[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[0]_IN (Rise) to hps_ddr3_dqs_p[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[1]_IN (Rise) to hps_ddr3_dqs_p[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[1]_IN (Rise) to hps_ddr3_dqs_p[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[2]_IN (Rise) to hps_ddr3_dqs_p[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[2]_IN (Rise) to hps_ddr3_dqs_p[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[3]_IN (Rise) to hps_ddr3_dqs_p[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[3]_IN (Rise) to hps_ddr3_dqs_p[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 17 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    2.500 hps_ddr3_ck_n
    Info (332111):    2.500 hps_ddr3_ck_p
    Info (332111):    2.500 hps_ddr3_dqs_n[0]_OUT
    Info (332111):    2.500 hps_ddr3_dqs_n[1]_OUT
    Info (332111):    2.500 hps_ddr3_dqs_n[2]_OUT
    Info (332111):    2.500 hps_ddr3_dqs_n[3]_OUT
    Info (332111):    2.500 hps_ddr3_dqs_p[0]_IN
    Info (332111):    2.500 hps_ddr3_dqs_p[0]_OUT
    Info (332111):    2.500 hps_ddr3_dqs_p[1]_IN
    Info (332111):    2.500 hps_ddr3_dqs_p[1]_OUT
    Info (332111):    2.500 hps_ddr3_dqs_p[2]_IN
    Info (332111):    2.500 hps_ddr3_dqs_p[2]_OUT
    Info (332111):    2.500 hps_ddr3_dqs_p[3]_IN
    Info (332111):    2.500 hps_ddr3_dqs_p[3]_OUT
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FAN_CTRL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_EMPTY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FULL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:01:48
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:09:26
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:08:16
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 23% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X67_Y23 to location X77_Y34
Info (170194): Fitter routing operations ending: elapsed time is 00:03:53
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 33.15 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:10:00
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin hps_enet_int_n has a permanently disabled output enable
    Info (169065): Pin hps_key has a permanently disabled output enable
    Info (169065): Pin hps_conv_usb_n has a permanently disabled output enable
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[8] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[0] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[1] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[2] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[3] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[4] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[5] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[6] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[7] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[9] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[10] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[11] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[12] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[13] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[14] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[15] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[16] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[17] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[18] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[19] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[20] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[21] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[22] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[23] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[24] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[25] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[26] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[27] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[28] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[29] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[30] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[31] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hps_ddr3_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hps_ddr3_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hps_ddr3_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hps_ddr3_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hps_ddr3_dqs_p[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hps_ddr3_dqs_p[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hps_ddr3_dqs_p[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hps_ddr3_dqs_p[3] uses the Differential 1.5-V SSTL Class I I/O standard
Info (144001): Generated suppressed messages file C:/Users/Nilsi/Documents/FPGA/pipeSha1/output_files/pipeSha1.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 314 warnings
    Info: Peak virtual memory: 3547 megabytes
    Info: Processing ended: Thu Aug 13 09:08:15 2015
    Info: Elapsed time: 00:38:26
    Info: Total CPU time (on all processors): 00:42:41


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Nilsi/Documents/FPGA/pipeSha1/output_files/pipeSha1.fit.smsg.


