{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 14 17:59:31 2021 " "Info: Processing started: Tue Dec 14 17:59:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DENG -c DENG " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DENG -c DENG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.bdf" "" { Schematic "D:/数电/FPGA编程文件/基础部分/control.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m60.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file m60.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M60 " "Info: Found entity 1: M60" {  } { { "M60.bdf" "" { Schematic "D:/数电/FPGA编程文件/基础部分/M60.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file light.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LIGHT " "Info: Found entity 1: LIGHT" {  } { { "LIGHT.bdf" "" { Schematic "D:/数电/FPGA编程文件/基础部分/LIGHT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LIGHT " "Info: Elaborating entity \"LIGHT\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst " "Info: Elaborating entity \"control\" for hierarchy \"control:inst\"" {  } { { "LIGHT.bdf" "inst" { Schematic "D:/数电/FPGA编程文件/基础部分/LIGHT.bdf" { { 96 120 216 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 control:inst\|74139:inst2 " "Info: Elaborating entity \"74139\" for hierarchy \"control:inst\|74139:inst2\"" {  } { { "control.bdf" "inst2" { Schematic "D:/数电/FPGA编程文件/基础部分/control.bdf" { { 152 672 792 312 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control:inst\|74139:inst2 " "Info: Elaborated megafunction instantiation \"control:inst\|74139:inst2\"" {  } { { "control.bdf" "" { Schematic "D:/数电/FPGA编程文件/基础部分/control.bdf" { { 152 672 792 312 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 control:inst\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"control:inst\|74161:inst\"" {  } { { "control.bdf" "inst" { Schematic "D:/数电/FPGA编程文件/基础部分/control.bdf" { { 136 384 504 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control:inst\|74161:inst " "Info: Elaborated megafunction instantiation \"control:inst\|74161:inst\"" {  } { { "control.bdf" "" { Schematic "D:/数电/FPGA编程文件/基础部分/control.bdf" { { 136 384 504 320 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 control:inst\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"control:inst\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/91sp2/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:inst\|74161:inst\|f74161:sub control:inst\|74161:inst " "Info: Elaborated megafunction instantiation \"control:inst\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"control:inst\|74161:inst\"" {  } { { "74161.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "control.bdf" "" { Schematic "D:/数电/FPGA编程文件/基础部分/control.bdf" { { 136 384 504 320 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M60 M60:inst2 " "Info: Elaborating entity \"M60\" for hierarchy \"M60:inst2\"" {  } { { "LIGHT.bdf" "inst2" { Schematic "D:/数电/FPGA编程文件/基础部分/LIGHT.bdf" { { 216 352 448 408 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74168 M60:inst2\|74168:inst1 " "Info: Elaborating entity \"74168\" for hierarchy \"M60:inst2\|74168:inst1\"" {  } { { "M60.bdf" "inst1" { Schematic "D:/数电/FPGA编程文件/基础部分/M60.bdf" { { 296 352 456 472 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "M60:inst2\|74168:inst1 " "Info: Elaborated megafunction instantiation \"M60:inst2\|74168:inst1\"" {  } { { "M60.bdf" "" { Schematic "D:/数电/FPGA编程文件/基础部分/M60.bdf" { { 296 352 456 472 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1 " "Info: Ignored 1 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "1 " "Info: Ignored 1 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "QH\[3\] GND " "Warning (13410): Pin \"QH\[3\]\" is stuck at GND" {  } { { "LIGHT.bdf" "" { Schematic "D:/数电/FPGA编程文件/基础部分/LIGHT.bdf" { { -144 856 1032 -128 "QH\[3..0\]" "" } { 8 448 528 24 "QH\[0\]" "" } { 24 448 528 40 "QH\[1\]" "" } { 40 448 544 56 "QH\[2\]" "" } { 56 448 560 72 "QH\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "QHC\[3\] GND " "Warning (13410): Pin \"QHC\[3\]\" is stuck at GND" {  } { { "LIGHT.bdf" "" { Schematic "D:/数电/FPGA编程文件/基础部分/LIGHT.bdf" { { 520 920 1096 536 "QHC\[3..0\]" "" } { 232 448 739 248 "QHC\[0\]" "" } { 248 448 714 264 "QHC\[1\]" "" } { 264 448 711 280 "QHC\[2\]" "" } { 280 448 717 296 "QHC\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DENG " "Warning: Ignored assignments for entity \"DENG\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DENG -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DENG -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DENG -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DENG -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Info: Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Info: Implemented 11 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 14 17:59:33 2021 " "Info: Processing ended: Tue Dec 14 17:59:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
