Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: KGP_RISC.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "KGP_RISC.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "KGP_RISC"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : KGP_RISC
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\Look_Ahead_Carry_Unit.v" into library work
Parsing module <Look_Ahead_Carry_Unit>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\CLA_4_bit_augmented.v" into library work
Parsing module <CLA_4_bit_augmented>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\CLA_16_bit_LCU.v" into library work
Parsing module <CLA_16_bit_LCU>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\shiftunit.v" into library work
Parsing module <shiftunit>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\mux_32_3X1.v" into library work
Parsing module <mux_32_3X1>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\diffunit.v" into library work
Parsing module <diffunit>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\branch_checker.v" into library work
Parsing module <branch_checker>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\adderunit.v" into library work
Parsing module <adderunit>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\register_file.v" into library work
Parsing module <register_file>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\program_counter.v" into library work
Parsing module <program_counter>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\ipcore_dir\data_memory_bram.v" into library work
Parsing module <data_memory_bram>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\Instruction_decoder.v" into library work
Parsing module <Instruction_decoder>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\dff.v" into library work
Parsing module <dff>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\branch_mechanism.v" into library work
Parsing module <branch_mechanism>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\bit_extend_unit.v" into library work
Parsing module <bit_extend_unit>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\data_path.v" into library work
Parsing module <data_path>.
WARNING:HDLCompiler:751 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\data_path.v" Line 37: Redeclaration of ansi port instruction is not allowed
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\control_unit.v" into library work
Parsing module <control_unit>.
Analyzing Verilog file "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\KGP_RISC.v" into library work
Parsing module <KGP_RISC>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <KGP_RISC>.

Elaborating module <control_unit>.

Elaborating module <data_path>.

Elaborating module <mux_32_3X1>.

Elaborating module <Instruction_decoder>.

Elaborating module <bit_extend_unit>.

Elaborating module <register_file>.
WARNING:HDLCompiler:189 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\register_file.v" Line 34: Size mismatch in connection of port <a0>. Formal port size is 32-bit while actual signal size is 5-bit.

Elaborating module <ALU>.

Elaborating module <adderunit>.

Elaborating module <CLA_16_bit_LCU>.

Elaborating module <Look_Ahead_Carry_Unit>.

Elaborating module <CLA_4_bit_augmented>.
WARNING:HDLCompiler:189 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\ALU.v" Line 37: Size mismatch in connection of port <cin>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <shiftunit>.

Elaborating module <diffunit>.

Elaborating module <dff>.

Elaborating module <program_counter>.
WARNING:HDLCompiler:1127 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\data_path.v" Line 101: Assignment to instr ignored, since the identifier is never used

Elaborating module <branch_mechanism>.

Elaborating module <branch_checker>.

Elaborating module <data_memory_bram>.
WARNING:HDLCompiler:1499 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\ipcore_dir\data_memory_bram.v" Line 39: Empty module <data_memory_bram> remains a black box.
WARNING:HDLCompiler:189 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\data_path.v" Line 118: Size mismatch in connection of port <wea>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:634 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\data_path.v" Line 37: Net <nextPC[31]> does not have a driver.
WARNING:Xst:2972 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\data_path.v" line 91. All outputs of instance <DFF> of block <dff> are unconnected in block <data_path>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\data_path.v" line 97. All outputs of instance <PC> of block <program_counter> are unconnected in block <data_path>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\data_path.v" line 104. All outputs of instance <bm> of block <branch_mechanism> are unconnected in block <data_path>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <KGP_RISC>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\KGP_RISC.v".
    Summary:
	no macro.
Unit <KGP_RISC> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\control_unit.v".
    Summary:
	inferred  33 Multiplexer(s).
Unit <control_unit> synthesized.

Synthesizing Unit <data_path>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\data_path.v".
INFO:Xst:3210 - "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\data_path.v" line 97: Output port <addr> of the instance <PC> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <nextPC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <data_path> synthesized.

Synthesizing Unit <mux_32_3X1>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\mux_32_3X1.v".
    Found 32-bit 4-to-1 multiplexer for signal <out> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_32_3X1> synthesized.

Synthesizing Unit <Instruction_decoder>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\Instruction_decoder.v".
    Summary:
	no macro.
Unit <Instruction_decoder> synthesized.

Synthesizing Unit <bit_extend_unit>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\bit_extend_unit.v".
    Summary:
	no macro.
Unit <bit_extend_unit> synthesized.

Synthesizing Unit <register_file>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\register_file.v".
        ra = 5'b11111
    Found 1024-bit register for signal <n0045[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <rs_out> created at line 46.
    Found 32-bit 32-to-1 multiplexer for signal <rt_out> created at line 47.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <register_file> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\ALU.v".
    Found 32-bit adder for signal <a[31]_GND_8_o_add_3_OUT> created at line 45.
    Found 32-bit 7-to-1 multiplexer for signal <result> created at line 31.
WARNING:Xst:737 - Found 1-bit latch for signal <carry>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Latch(s).
	inferred   1 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <adderunit>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\adderunit.v".
    Summary:
	no macro.
Unit <adderunit> synthesized.

Synthesizing Unit <CLA_16_bit_LCU>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\CLA_16_bit_LCU.v".
    Summary:
	no macro.
Unit <CLA_16_bit_LCU> synthesized.

Synthesizing Unit <Look_Ahead_Carry_Unit>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\Look_Ahead_Carry_Unit.v".
    Summary:
	no macro.
Unit <Look_Ahead_Carry_Unit> synthesized.

Synthesizing Unit <CLA_4_bit_augmented>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\CLA_4_bit_augmented.v".
    Summary:
Unit <CLA_4_bit_augmented> synthesized.

Synthesizing Unit <shiftunit>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\shiftunit.v".
    Found 32-bit shifter logical left for signal <in[31]_shamt[31]_shift_left_1_OUT> created at line 29
    Found 32-bit shifter logical right for signal <in[31]_shamt[31]_shift_right_3_OUT> created at line 32
    Found 32-bit shifter arithmetic right for signal <in[31]_shamt[31]_shift_right_5_OUT> created at line 35
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1491_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1494_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1497_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1500_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1503_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1506_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1509_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1512_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1515_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1518_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1521_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1524_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1527_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1530_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1533_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1536_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1539_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1542_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1545_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1548_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1551_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1554_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1557_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1560_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1563_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1566_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1569_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1572_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1575_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1578_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1581_o> created at line 31.
    Found 1-bit 3-to-1 multiplexer for signal <result[31]_in[31]_MUX_1584_o> created at line 31.
WARNING:Xst:737 - Found 1-bit latch for signal <result<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  32 Latch(s).
	inferred  35 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shiftunit> synthesized.

Synthesizing Unit <diffunit>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\diffunit.v".
    Found 32-bit subtractor for signal <tem2> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <diffunit> synthesized.

Synthesizing Unit <branch_checker>.
    Related source file is "D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\branch_checker.v".
    Summary:
	no macro.
Unit <branch_checker> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Registers                                            : 1
 1024-bit register                                     : 1
# Latches                                              : 33
 1-bit latch                                           : 33
# Multiplexers                                         : 106
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 3-to-1 multiplexer                              : 32
 2-bit 2-to-1 multiplexer                              : 15
 3-bit 2-to-1 multiplexer                              : 10
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 18
 32-bit xor2                                           : 2
 4-bit xor2                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/data_memory_bram.ngc>.
Loading core <data_memory_bram> for timing and area information for instance <data_mem>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Multiplexers                                         : 106
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 3-to-1 multiplexer                              : 32
 2-bit 2-to-1 multiplexer                              : 15
 3-bit 2-to-1 multiplexer                              : 10
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 18
 32-bit xor2                                           : 2
 4-bit xor2                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <KGP_RISC> ...

Optimizing unit <register_file> ...

Optimizing unit <ALU> ...

Optimizing unit <shiftunit> ...
WARNING:Xst:2677 - Node <Data/alu/carry> of sequential type is unconnected in block <KGP_RISC>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block KGP_RISC, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : KGP_RISC.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2674
#      GND                         : 2
#      INV                         : 31
#      LUT1                        : 1
#      LUT2                        : 7
#      LUT3                        : 47
#      LUT4                        : 25
#      LUT5                        : 156
#      LUT6                        : 2161
#      MUXCY                       : 62
#      MUXF7                       : 116
#      VCC                         : 2
#      XORCY                       : 64
# FlipFlops/Latches                : 1056
#      FDCE                        : 1024
#      LD                          : 32
# RAMS                             : 2
#      RAMB36E1                    : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 66
#      IBUF                        : 34
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1056  out of  126800     0%  
 Number of Slice LUTs:                 2428  out of  63400     3%  
    Number used as Logic:              2428  out of  63400     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2428
   Number with an unused Flip Flop:    1372  out of   2428    56%  
   Number with an unused LUT:             0  out of   2428     0%  
   Number of fully used LUT-FF pairs:  1056  out of   2428    43%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          66
 Number of bonded IOBs:                  66  out of    210    31%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    135     1%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------+---------------------------------+-------+
Clock Signal                                                                               | Clock buffer(FF name)           | Load  |
-------------------------------------------------------------------------------------------+---------------------------------+-------+
clk                                                                                        | IBUF+BUFG                       | 1026  |
Data/alu/shift/select[1]_select[1]_OR_110_o(Data/alu/shift/select[1]_select[1]_OR_110_o1:O)| BUFG(*)(Data/alu/shift/result_0)| 32    |
-------------------------------------------------------------------------------------------+---------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                           | Buffer(FF name)                                                                                                                                                       | Load  |
-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Data/data_mem/N1(Data/data_mem/XST_GND:G)| NONE(Data/data_mem/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 4     |
-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 8.063ns (Maximum Frequency: 124.027MHz)
   Minimum input arrival time before clock: 9.284ns
   Maximum output required time after clock: 7.887ns
   Maximum combinational path delay: 7.761ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.063ns (frequency: 124.027MHz)
  Total number of paths / destination ports: 7036928 / 1056
-------------------------------------------------------------------------
Delay:               8.063ns (Levels of Logic = 10)
  Source:            Data/reg_store/registers_0_849 (FF)
  Destination:       Data/reg_store/registers_0_1015 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Data/reg_store/registers_0_849 to Data/reg_store/registers_0_1015
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.478   0.790  Data/reg_store/registers_0_849 (Data/reg_store/registers_0_849)
     LUT6:I2->O            1   0.124   0.776  Data/reg_store/Mmux_rs_out_825 (Data/reg_store/Mmux_rs_out_825)
     LUT6:I2->O            1   0.124   0.000  Data/reg_store/Mmux_rs_out_38 (Data/reg_store/Mmux_rs_out_38)
     MUXF7:I1->O          16   0.368   0.814  Data/reg_store/Mmux_rs_out_2_f7_7 (Data/rsOut<17>)
     LUT5:I2->O            1   0.124   0.716  Data/alu/add/c1/l1/carry_out<3>_SW1_SW1 (N244)
     LUT6:I3->O            5   0.124   0.448  Data/alu/add/c1/l1/carry_out<3>_SW1 (N69)
     LUT6:I5->O            9   0.124   0.452  Data/alu/add/c2/a0/c<2><1>_SW1 (N84)
     MUXF7:S->O            1   0.465   0.919  Data/alu/add/c2/a1/c<2><1>_SW9 (N206)
     LUT6:I1->O            1   0.124   0.000  Data/alu/Mmux_result164_F (N482)
     MUXF7:I0->O          33   0.365   0.574  Data/alu/Mmux_result164 (result_23_OBUF)
     LUT6:I5->O            1   0.124   0.000  Data/reg_store/Mmux_registers[0][31]_writeData[31]_mux_32_OUT161 (Data/reg_store/registers[0][31]_writeData[31]_mux_32_OUT<23>)
     FDCE:D                    0.030          Data/reg_store/registers_0_23
    ----------------------------------------
    Total                      8.063ns (2.574ns logic, 5.489ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5574304 / 3104
-------------------------------------------------------------------------
Offset:              7.937ns (Levels of Logic = 11)
  Source:            instruction<22> (PAD)
  Destination:       Data/reg_store/registers_0_1015 (FF)
  Destination Clock: clk rising

  Data Path: instruction<22> to Data/reg_store/registers_0_1015
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   1.141  instruction_22_IBUF (instruction_22_IBUF)
     LUT6:I0->O            1   0.124   0.776  Data/reg_store/Mmux_rs_out_825 (Data/reg_store/Mmux_rs_out_825)
     LUT6:I2->O            1   0.124   0.000  Data/reg_store/Mmux_rs_out_38 (Data/reg_store/Mmux_rs_out_38)
     MUXF7:I1->O          16   0.368   0.814  Data/reg_store/Mmux_rs_out_2_f7_7 (Data/rsOut<17>)
     LUT5:I2->O            1   0.124   0.716  Data/alu/add/c1/l1/carry_out<3>_SW1_SW1 (N244)
     LUT6:I3->O            5   0.124   0.448  Data/alu/add/c1/l1/carry_out<3>_SW1 (N69)
     LUT6:I5->O            9   0.124   0.452  Data/alu/add/c2/a0/c<2><1>_SW1 (N84)
     MUXF7:S->O            1   0.465   0.919  Data/alu/add/c2/a1/c<2><1>_SW9 (N206)
     LUT6:I1->O            1   0.124   0.000  Data/alu/Mmux_result164_F (N482)
     MUXF7:I0->O          33   0.365   0.574  Data/alu/Mmux_result164 (result_23_OBUF)
     LUT6:I5->O            1   0.124   0.000  Data/reg_store/Mmux_registers[0][31]_writeData[31]_mux_32_OUT161 (Data/reg_store/registers[0][31]_writeData[31]_mux_32_OUT<23>)
     FDCE:D                    0.030          Data/reg_store/registers_0_23
    ----------------------------------------
    Total                      7.937ns (2.097ns logic, 5.840ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Data/alu/shift/select[1]_select[1]_OR_110_o'
  Total number of paths / destination ports: 160317 / 32
-------------------------------------------------------------------------
Offset:              9.284ns (Levels of Logic = 12)
  Source:            instruction<17> (PAD)
  Destination:       Data/alu/shift/result_21 (LATCH)
  Destination Clock: Data/alu/shift/select[1]_select[1]_OR_110_o falling

  Data Path: instruction<17> to Data/alu/shift/result_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   1.141  instruction_17_IBUF (instruction_17_IBUF)
     LUT6:I0->O            1   0.124   0.776  Data/reg_store/Mmux_rt_out_840 (Data/reg_store/Mmux_rt_out_840)
     LUT6:I2->O            1   0.124   0.000  Data/reg_store/Mmux_rt_out_313 (Data/reg_store/Mmux_rt_out_313)
     MUXF7:I1->O           6   0.368   0.809  Data/reg_store/Mmux_rt_out_2_f7_12 (Data/rtOut<21>)
     LUT5:I1->O            1   0.124   0.716  Data/alu/mux/Mmux_out141 (Data/alu/muxOut<21>)
     LUT4:I1->O            1   0.124   0.421  Data/alu/shift/out1_SW0 (N476)
     LUT6:I5->O            1   0.124   0.939  Data/alu/shift/out1 (Data/alu/shift/out)
     LUT6:I0->O           38   0.124   0.930  Data/alu/shift/out6 (Data/alu/shift/_n0144)
     LUT5:I1->O           27   0.124   1.090  Data/alu/shift/Mmux_result[31]_in[31]_MUX_1491_o11121 (Data/alu/shift/Mmux_result[31]_in[31]_MUX_1491_o1112)
     LUT6:I0->O            1   0.124   0.421  Data/alu/shift/Mmux_result[31]_in[31]_MUX_1491_o191 (Data/alu/shift/Mmux_result[31]_in[31]_MUX_1491_o19)
     LUT6:I5->O            1   0.124   0.421  Data/alu/shift/Mmux_result[31]_in[31]_MUX_1491_o192 (Data/alu/shift/Mmux_result[31]_in[31]_MUX_1491_o191)
     LUT5:I4->O            1   0.124   0.000  Data/alu/shift/Mmux_result[31]_in[31]_MUX_1491_o195 (Data/alu/shift/result[31]_in[31]_MUX_1518_o)
     LD:D                      0.011          Data/alu/shift/result_22
    ----------------------------------------
    Total                      9.284ns (1.620ns logic, 7.664ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 219840 / 32
-------------------------------------------------------------------------
Offset:              7.887ns (Levels of Logic = 10)
  Source:            Data/reg_store/registers_0_849 (FF)
  Destination:       result<23> (PAD)
  Source Clock:      clk rising

  Data Path: Data/reg_store/registers_0_849 to result<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.478   0.790  Data/reg_store/registers_0_849 (Data/reg_store/registers_0_849)
     LUT6:I2->O            1   0.124   0.776  Data/reg_store/Mmux_rs_out_825 (Data/reg_store/Mmux_rs_out_825)
     LUT6:I2->O            1   0.124   0.000  Data/reg_store/Mmux_rs_out_38 (Data/reg_store/Mmux_rs_out_38)
     MUXF7:I1->O          16   0.368   0.814  Data/reg_store/Mmux_rs_out_2_f7_7 (Data/rsOut<17>)
     LUT5:I2->O            1   0.124   0.716  Data/alu/add/c1/l1/carry_out<3>_SW1_SW1 (N244)
     LUT6:I3->O            5   0.124   0.448  Data/alu/add/c1/l1/carry_out<3>_SW1 (N69)
     LUT6:I5->O            9   0.124   0.452  Data/alu/add/c2/a0/c<2><1>_SW1 (N84)
     MUXF7:S->O            1   0.465   0.919  Data/alu/add/c2/a1/c<2><1>_SW9 (N206)
     LUT6:I1->O            1   0.124   0.000  Data/alu/Mmux_result164_F (N482)
     MUXF7:I0->O          33   0.365   0.552  Data/alu/Mmux_result164 (result_23_OBUF)
     OBUF:I->O                 0.000          result_23_OBUF (result<23>)
    ----------------------------------------
    Total                      7.887ns (2.420ns logic, 5.467ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data/alu/shift/select[1]_select[1]_OR_110_o'
  Total number of paths / destination ports: 35 / 32
-------------------------------------------------------------------------
Offset:              3.643ns (Levels of Logic = 4)
  Source:            Data/alu/shift/result_17 (LATCH)
  Destination:       result<17> (PAD)
  Source Clock:      Data/alu/shift/select[1]_select[1]_OR_110_o falling

  Data Path: Data/alu/shift/result_17 to result<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.776  Data/alu/shift/result_17 (Data/alu/shift/result_17)
     LUT6:I2->O            2   0.124   0.782  Data/alu/Mmux_result91 (Data/alu/Mmux_result9)
     LUT6:I2->O            1   0.124   0.536  Data/alu/Mmux_result94_SW1 (N325)
     LUT6:I4->O           33   0.124   0.552  Data/alu/Mmux_result94 (result_17_OBUF)
     OBUF:I->O                 0.000          result_17_OBUF (result<17>)
    ----------------------------------------
    Total                      3.643ns (0.997ns logic, 2.646ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 172064 / 32
-------------------------------------------------------------------------
Delay:               7.761ns (Levels of Logic = 11)
  Source:            instruction<22> (PAD)
  Destination:       result<23> (PAD)

  Data Path: instruction<22> to result<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.001   1.141  instruction_22_IBUF (instruction_22_IBUF)
     LUT6:I0->O            1   0.124   0.776  Data/reg_store/Mmux_rs_out_825 (Data/reg_store/Mmux_rs_out_825)
     LUT6:I2->O            1   0.124   0.000  Data/reg_store/Mmux_rs_out_38 (Data/reg_store/Mmux_rs_out_38)
     MUXF7:I1->O          16   0.368   0.814  Data/reg_store/Mmux_rs_out_2_f7_7 (Data/rsOut<17>)
     LUT5:I2->O            1   0.124   0.716  Data/alu/add/c1/l1/carry_out<3>_SW1_SW1 (N244)
     LUT6:I3->O            5   0.124   0.448  Data/alu/add/c1/l1/carry_out<3>_SW1 (N69)
     LUT6:I5->O            9   0.124   0.452  Data/alu/add/c2/a0/c<2><1>_SW1 (N84)
     MUXF7:S->O            1   0.465   0.919  Data/alu/add/c2/a1/c<2><1>_SW9 (N206)
     LUT6:I1->O            1   0.124   0.000  Data/alu/Mmux_result164_F (N482)
     MUXF7:I0->O          33   0.365   0.552  Data/alu/Mmux_result164 (result_23_OBUF)
     OBUF:I->O                 0.000          result_23_OBUF (result<23>)
    ----------------------------------------
    Total                      7.761ns (1.943ns logic, 5.818ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Data/alu/shift/select[1]_select[1]_OR_110_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    9.410|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
Data/alu/shift/select[1]_select[1]_OR_110_o|         |    3.819|         |         |
clk                                        |    8.063|         |         |         |
-------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.39 secs
 
--> 

Total memory usage is 4702712 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   45 (   0 filtered)
Number of infos    :    1 (   0 filtered)

