\doxysubsubsubsection{TIM DMA Burst Length}
\hypertarget{group__TIM__DMA__Burst__Length}{}\label{group__TIM__DMA__Burst__Length}\index{TIM DMA Burst Length@{TIM DMA Burst Length}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__TIM__DMA__Burst__Length_ga74f07b4a10022d71f31ec6e1b2b69276}{TIM\+\_\+\+DMABURSTLENGTH\+\_\+1\+TRANSFER}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__TIM__DMA__Burst__Length_gab114592091a00e0a6b9ae464485bd7bb}{TIM\+\_\+\+DMABURSTLENGTH\+\_\+2\+TRANSFERS}}~0x00000100U
\item 
\#define \mbox{\hyperlink{group__TIM__DMA__Burst__Length_gad91c14f0930803593ecdbd98002fea0a}{TIM\+\_\+\+DMABURSTLENGTH\+\_\+3\+TRANSFERS}}~0x00000200U
\item 
\#define \mbox{\hyperlink{group__TIM__DMA__Burst__Length_ga9ada9605ae6ff6e4ada9701263bef812}{TIM\+\_\+\+DMABURSTLENGTH\+\_\+4\+TRANSFERS}}~0x00000300U
\item 
\#define \mbox{\hyperlink{group__TIM__DMA__Burst__Length_ga740a6446c0a517cc3e235fddee45fef5}{TIM\+\_\+\+DMABURSTLENGTH\+\_\+5\+TRANSFERS}}~0x00000400U
\item 
\#define \mbox{\hyperlink{group__TIM__DMA__Burst__Length_ga905c206d2a028e3fb92bcab8f9f7c869}{TIM\+\_\+\+DMABURSTLENGTH\+\_\+6\+TRANSFERS}}~0x00000500U
\item 
\#define \mbox{\hyperlink{group__TIM__DMA__Burst__Length_gae75055ac13b73baf9326f1d6157853a7}{TIM\+\_\+\+DMABURSTLENGTH\+\_\+7\+TRANSFERS}}~0x00000600U
\item 
\#define \mbox{\hyperlink{group__TIM__DMA__Burst__Length_gac6b24f5b7d9e1968b4bfcaeb24e718fc}{TIM\+\_\+\+DMABURSTLENGTH\+\_\+8\+TRANSFERS}}~0x00000700U
\item 
\#define \mbox{\hyperlink{group__TIM__DMA__Burst__Length_ga73fff75a3f0247c61a84a42e8cb83572}{TIM\+\_\+\+DMABURSTLENGTH\+\_\+9\+TRANSFERS}}~0x00000800U
\item 
\#define \mbox{\hyperlink{group__TIM__DMA__Burst__Length_ga793a89bb8a0669e274de451985186c53}{TIM\+\_\+\+DMABURSTLENGTH\+\_\+10\+TRANSFERS}}~0x00000900U
\item 
\#define \mbox{\hyperlink{group__TIM__DMA__Burst__Length_ga79ab58b6a3b30c54c0758b381df22cb0}{TIM\+\_\+\+DMABURSTLENGTH\+\_\+11\+TRANSFERS}}~0x00000\+A00U
\item 
\#define \mbox{\hyperlink{group__TIM__DMA__Burst__Length_gaf52962b501b3a76d89df6274ed425947}{TIM\+\_\+\+DMABURSTLENGTH\+\_\+12\+TRANSFERS}}~0x00000\+B00U
\item 
\#define \mbox{\hyperlink{group__TIM__DMA__Burst__Length_ga06a81eba628bea6495d86ebcc6021da0}{TIM\+\_\+\+DMABURSTLENGTH\+\_\+13\+TRANSFERS}}~0x00000\+C00U
\item 
\#define \mbox{\hyperlink{group__TIM__DMA__Burst__Length_ga5f430b76c0aeded0a8d8be779f26ae52}{TIM\+\_\+\+DMABURSTLENGTH\+\_\+14\+TRANSFERS}}~0x00000\+D00U
\item 
\#define \mbox{\hyperlink{group__TIM__DMA__Burst__Length_ga98a4d88c533178bc1b4347e4c5ce815a}{TIM\+\_\+\+DMABURSTLENGTH\+\_\+15\+TRANSFERS}}~0x00000\+E00U
\item 
\#define \mbox{\hyperlink{group__TIM__DMA__Burst__Length_gaf4b2a1fe12c52272544c21e17de1ed90}{TIM\+\_\+\+DMABURSTLENGTH\+\_\+16\+TRANSFERS}}~0x00000\+F00U
\item 
\#define \mbox{\hyperlink{group__TIM__DMA__Burst__Length_gad31c1fca7ed436a53efc4f290144584d}{TIM\+\_\+\+DMABURSTLENGTH\+\_\+17\+TRANSFERS}}~0x00001000U
\item 
\#define \mbox{\hyperlink{group__TIM__DMA__Burst__Length_gabb6f72b02ee1c8855de241cb0713e2ca}{TIM\+\_\+\+DMABURSTLENGTH\+\_\+18\+TRANSFERS}}~0x00001100U
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__TIM__DMA__Burst__Length_ga793a89bb8a0669e274de451985186c53}\label{group__TIM__DMA__Burst__Length_ga793a89bb8a0669e274de451985186c53} 
\index{TIM DMA Burst Length@{TIM DMA Burst Length}!TIM\_DMABURSTLENGTH\_10TRANSFERS@{TIM\_DMABURSTLENGTH\_10TRANSFERS}}
\index{TIM\_DMABURSTLENGTH\_10TRANSFERS@{TIM\_DMABURSTLENGTH\_10TRANSFERS}!TIM DMA Burst Length@{TIM DMA Burst Length}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DMABURSTLENGTH\_10TRANSFERS}{TIM\_DMABURSTLENGTH\_10TRANSFERS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABURSTLENGTH\+\_\+10\+TRANSFERS~0x00000900U}

The transfer is done to 10 registers starting from TIMx\+\_\+\+CR1 + TIMx\+\_\+\+DCR.\+DBA 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l01093}{1093}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__DMA__Burst__Length_ga79ab58b6a3b30c54c0758b381df22cb0}\label{group__TIM__DMA__Burst__Length_ga79ab58b6a3b30c54c0758b381df22cb0} 
\index{TIM DMA Burst Length@{TIM DMA Burst Length}!TIM\_DMABURSTLENGTH\_11TRANSFERS@{TIM\_DMABURSTLENGTH\_11TRANSFERS}}
\index{TIM\_DMABURSTLENGTH\_11TRANSFERS@{TIM\_DMABURSTLENGTH\_11TRANSFERS}!TIM DMA Burst Length@{TIM DMA Burst Length}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DMABURSTLENGTH\_11TRANSFERS}{TIM\_DMABURSTLENGTH\_11TRANSFERS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABURSTLENGTH\+\_\+11\+TRANSFERS~0x00000\+A00U}

The transfer is done to 11 registers starting from TIMx\+\_\+\+CR1 + TIMx\+\_\+\+DCR.\+DBA 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l01094}{1094}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__DMA__Burst__Length_gaf52962b501b3a76d89df6274ed425947}\label{group__TIM__DMA__Burst__Length_gaf52962b501b3a76d89df6274ed425947} 
\index{TIM DMA Burst Length@{TIM DMA Burst Length}!TIM\_DMABURSTLENGTH\_12TRANSFERS@{TIM\_DMABURSTLENGTH\_12TRANSFERS}}
\index{TIM\_DMABURSTLENGTH\_12TRANSFERS@{TIM\_DMABURSTLENGTH\_12TRANSFERS}!TIM DMA Burst Length@{TIM DMA Burst Length}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DMABURSTLENGTH\_12TRANSFERS}{TIM\_DMABURSTLENGTH\_12TRANSFERS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABURSTLENGTH\+\_\+12\+TRANSFERS~0x00000\+B00U}

The transfer is done to 12 registers starting from TIMx\+\_\+\+CR1 + TIMx\+\_\+\+DCR.\+DBA 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l01095}{1095}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__DMA__Burst__Length_ga06a81eba628bea6495d86ebcc6021da0}\label{group__TIM__DMA__Burst__Length_ga06a81eba628bea6495d86ebcc6021da0} 
\index{TIM DMA Burst Length@{TIM DMA Burst Length}!TIM\_DMABURSTLENGTH\_13TRANSFERS@{TIM\_DMABURSTLENGTH\_13TRANSFERS}}
\index{TIM\_DMABURSTLENGTH\_13TRANSFERS@{TIM\_DMABURSTLENGTH\_13TRANSFERS}!TIM DMA Burst Length@{TIM DMA Burst Length}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DMABURSTLENGTH\_13TRANSFERS}{TIM\_DMABURSTLENGTH\_13TRANSFERS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABURSTLENGTH\+\_\+13\+TRANSFERS~0x00000\+C00U}

The transfer is done to 13 registers starting from TIMx\+\_\+\+CR1 + TIMx\+\_\+\+DCR.\+DBA 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l01096}{1096}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__DMA__Burst__Length_ga5f430b76c0aeded0a8d8be779f26ae52}\label{group__TIM__DMA__Burst__Length_ga5f430b76c0aeded0a8d8be779f26ae52} 
\index{TIM DMA Burst Length@{TIM DMA Burst Length}!TIM\_DMABURSTLENGTH\_14TRANSFERS@{TIM\_DMABURSTLENGTH\_14TRANSFERS}}
\index{TIM\_DMABURSTLENGTH\_14TRANSFERS@{TIM\_DMABURSTLENGTH\_14TRANSFERS}!TIM DMA Burst Length@{TIM DMA Burst Length}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DMABURSTLENGTH\_14TRANSFERS}{TIM\_DMABURSTLENGTH\_14TRANSFERS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABURSTLENGTH\+\_\+14\+TRANSFERS~0x00000\+D00U}

The transfer is done to 14 registers starting from TIMx\+\_\+\+CR1 + TIMx\+\_\+\+DCR.\+DBA 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l01097}{1097}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__DMA__Burst__Length_ga98a4d88c533178bc1b4347e4c5ce815a}\label{group__TIM__DMA__Burst__Length_ga98a4d88c533178bc1b4347e4c5ce815a} 
\index{TIM DMA Burst Length@{TIM DMA Burst Length}!TIM\_DMABURSTLENGTH\_15TRANSFERS@{TIM\_DMABURSTLENGTH\_15TRANSFERS}}
\index{TIM\_DMABURSTLENGTH\_15TRANSFERS@{TIM\_DMABURSTLENGTH\_15TRANSFERS}!TIM DMA Burst Length@{TIM DMA Burst Length}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DMABURSTLENGTH\_15TRANSFERS}{TIM\_DMABURSTLENGTH\_15TRANSFERS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABURSTLENGTH\+\_\+15\+TRANSFERS~0x00000\+E00U}

The transfer is done to 15 registers starting from TIMx\+\_\+\+CR1 + TIMx\+\_\+\+DCR.\+DBA 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l01098}{1098}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__DMA__Burst__Length_gaf4b2a1fe12c52272544c21e17de1ed90}\label{group__TIM__DMA__Burst__Length_gaf4b2a1fe12c52272544c21e17de1ed90} 
\index{TIM DMA Burst Length@{TIM DMA Burst Length}!TIM\_DMABURSTLENGTH\_16TRANSFERS@{TIM\_DMABURSTLENGTH\_16TRANSFERS}}
\index{TIM\_DMABURSTLENGTH\_16TRANSFERS@{TIM\_DMABURSTLENGTH\_16TRANSFERS}!TIM DMA Burst Length@{TIM DMA Burst Length}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DMABURSTLENGTH\_16TRANSFERS}{TIM\_DMABURSTLENGTH\_16TRANSFERS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABURSTLENGTH\+\_\+16\+TRANSFERS~0x00000\+F00U}

The transfer is done to 16 registers starting from TIMx\+\_\+\+CR1 + TIMx\+\_\+\+DCR.\+DBA 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l01099}{1099}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__DMA__Burst__Length_gad31c1fca7ed436a53efc4f290144584d}\label{group__TIM__DMA__Burst__Length_gad31c1fca7ed436a53efc4f290144584d} 
\index{TIM DMA Burst Length@{TIM DMA Burst Length}!TIM\_DMABURSTLENGTH\_17TRANSFERS@{TIM\_DMABURSTLENGTH\_17TRANSFERS}}
\index{TIM\_DMABURSTLENGTH\_17TRANSFERS@{TIM\_DMABURSTLENGTH\_17TRANSFERS}!TIM DMA Burst Length@{TIM DMA Burst Length}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DMABURSTLENGTH\_17TRANSFERS}{TIM\_DMABURSTLENGTH\_17TRANSFERS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABURSTLENGTH\+\_\+17\+TRANSFERS~0x00001000U}

The transfer is done to 17 registers starting from TIMx\+\_\+\+CR1 + TIMx\+\_\+\+DCR.\+DBA 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l01100}{1100}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__DMA__Burst__Length_gabb6f72b02ee1c8855de241cb0713e2ca}\label{group__TIM__DMA__Burst__Length_gabb6f72b02ee1c8855de241cb0713e2ca} 
\index{TIM DMA Burst Length@{TIM DMA Burst Length}!TIM\_DMABURSTLENGTH\_18TRANSFERS@{TIM\_DMABURSTLENGTH\_18TRANSFERS}}
\index{TIM\_DMABURSTLENGTH\_18TRANSFERS@{TIM\_DMABURSTLENGTH\_18TRANSFERS}!TIM DMA Burst Length@{TIM DMA Burst Length}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DMABURSTLENGTH\_18TRANSFERS}{TIM\_DMABURSTLENGTH\_18TRANSFERS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABURSTLENGTH\+\_\+18\+TRANSFERS~0x00001100U}

The transfer is done to 18 registers starting from TIMx\+\_\+\+CR1 + TIMx\+\_\+\+DCR.\+DBA 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l01101}{1101}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__DMA__Burst__Length_ga74f07b4a10022d71f31ec6e1b2b69276}\label{group__TIM__DMA__Burst__Length_ga74f07b4a10022d71f31ec6e1b2b69276} 
\index{TIM DMA Burst Length@{TIM DMA Burst Length}!TIM\_DMABURSTLENGTH\_1TRANSFER@{TIM\_DMABURSTLENGTH\_1TRANSFER}}
\index{TIM\_DMABURSTLENGTH\_1TRANSFER@{TIM\_DMABURSTLENGTH\_1TRANSFER}!TIM DMA Burst Length@{TIM DMA Burst Length}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DMABURSTLENGTH\_1TRANSFER}{TIM\_DMABURSTLENGTH\_1TRANSFER}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABURSTLENGTH\+\_\+1\+TRANSFER~0x00000000U}

The transfer is done to 1 register starting from TIMx\+\_\+\+CR1 + TIMx\+\_\+\+DCR.\+DBA ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l01084}{1084}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__DMA__Burst__Length_gab114592091a00e0a6b9ae464485bd7bb}\label{group__TIM__DMA__Burst__Length_gab114592091a00e0a6b9ae464485bd7bb} 
\index{TIM DMA Burst Length@{TIM DMA Burst Length}!TIM\_DMABURSTLENGTH\_2TRANSFERS@{TIM\_DMABURSTLENGTH\_2TRANSFERS}}
\index{TIM\_DMABURSTLENGTH\_2TRANSFERS@{TIM\_DMABURSTLENGTH\_2TRANSFERS}!TIM DMA Burst Length@{TIM DMA Burst Length}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DMABURSTLENGTH\_2TRANSFERS}{TIM\_DMABURSTLENGTH\_2TRANSFERS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABURSTLENGTH\+\_\+2\+TRANSFERS~0x00000100U}

The transfer is done to 2 registers starting from TIMx\+\_\+\+CR1 + TIMx\+\_\+\+DCR.\+DBA ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l01085}{1085}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__DMA__Burst__Length_gad91c14f0930803593ecdbd98002fea0a}\label{group__TIM__DMA__Burst__Length_gad91c14f0930803593ecdbd98002fea0a} 
\index{TIM DMA Burst Length@{TIM DMA Burst Length}!TIM\_DMABURSTLENGTH\_3TRANSFERS@{TIM\_DMABURSTLENGTH\_3TRANSFERS}}
\index{TIM\_DMABURSTLENGTH\_3TRANSFERS@{TIM\_DMABURSTLENGTH\_3TRANSFERS}!TIM DMA Burst Length@{TIM DMA Burst Length}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DMABURSTLENGTH\_3TRANSFERS}{TIM\_DMABURSTLENGTH\_3TRANSFERS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABURSTLENGTH\+\_\+3\+TRANSFERS~0x00000200U}

The transfer is done to 3 registers starting from TIMx\+\_\+\+CR1 + TIMx\+\_\+\+DCR.\+DBA ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l01086}{1086}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__DMA__Burst__Length_ga9ada9605ae6ff6e4ada9701263bef812}\label{group__TIM__DMA__Burst__Length_ga9ada9605ae6ff6e4ada9701263bef812} 
\index{TIM DMA Burst Length@{TIM DMA Burst Length}!TIM\_DMABURSTLENGTH\_4TRANSFERS@{TIM\_DMABURSTLENGTH\_4TRANSFERS}}
\index{TIM\_DMABURSTLENGTH\_4TRANSFERS@{TIM\_DMABURSTLENGTH\_4TRANSFERS}!TIM DMA Burst Length@{TIM DMA Burst Length}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DMABURSTLENGTH\_4TRANSFERS}{TIM\_DMABURSTLENGTH\_4TRANSFERS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABURSTLENGTH\+\_\+4\+TRANSFERS~0x00000300U}

The transfer is done to 4 registers starting from TIMx\+\_\+\+CR1 + TIMx\+\_\+\+DCR.\+DBA ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l01087}{1087}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__DMA__Burst__Length_ga740a6446c0a517cc3e235fddee45fef5}\label{group__TIM__DMA__Burst__Length_ga740a6446c0a517cc3e235fddee45fef5} 
\index{TIM DMA Burst Length@{TIM DMA Burst Length}!TIM\_DMABURSTLENGTH\_5TRANSFERS@{TIM\_DMABURSTLENGTH\_5TRANSFERS}}
\index{TIM\_DMABURSTLENGTH\_5TRANSFERS@{TIM\_DMABURSTLENGTH\_5TRANSFERS}!TIM DMA Burst Length@{TIM DMA Burst Length}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DMABURSTLENGTH\_5TRANSFERS}{TIM\_DMABURSTLENGTH\_5TRANSFERS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABURSTLENGTH\+\_\+5\+TRANSFERS~0x00000400U}

The transfer is done to 5 registers starting from TIMx\+\_\+\+CR1 + TIMx\+\_\+\+DCR.\+DBA ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l01088}{1088}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__DMA__Burst__Length_ga905c206d2a028e3fb92bcab8f9f7c869}\label{group__TIM__DMA__Burst__Length_ga905c206d2a028e3fb92bcab8f9f7c869} 
\index{TIM DMA Burst Length@{TIM DMA Burst Length}!TIM\_DMABURSTLENGTH\_6TRANSFERS@{TIM\_DMABURSTLENGTH\_6TRANSFERS}}
\index{TIM\_DMABURSTLENGTH\_6TRANSFERS@{TIM\_DMABURSTLENGTH\_6TRANSFERS}!TIM DMA Burst Length@{TIM DMA Burst Length}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DMABURSTLENGTH\_6TRANSFERS}{TIM\_DMABURSTLENGTH\_6TRANSFERS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABURSTLENGTH\+\_\+6\+TRANSFERS~0x00000500U}

The transfer is done to 6 registers starting from TIMx\+\_\+\+CR1 + TIMx\+\_\+\+DCR.\+DBA ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l01089}{1089}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__DMA__Burst__Length_gae75055ac13b73baf9326f1d6157853a7}\label{group__TIM__DMA__Burst__Length_gae75055ac13b73baf9326f1d6157853a7} 
\index{TIM DMA Burst Length@{TIM DMA Burst Length}!TIM\_DMABURSTLENGTH\_7TRANSFERS@{TIM\_DMABURSTLENGTH\_7TRANSFERS}}
\index{TIM\_DMABURSTLENGTH\_7TRANSFERS@{TIM\_DMABURSTLENGTH\_7TRANSFERS}!TIM DMA Burst Length@{TIM DMA Burst Length}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DMABURSTLENGTH\_7TRANSFERS}{TIM\_DMABURSTLENGTH\_7TRANSFERS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABURSTLENGTH\+\_\+7\+TRANSFERS~0x00000600U}

The transfer is done to 7 registers starting from TIMx\+\_\+\+CR1 + TIMx\+\_\+\+DCR.\+DBA ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l01090}{1090}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__DMA__Burst__Length_gac6b24f5b7d9e1968b4bfcaeb24e718fc}\label{group__TIM__DMA__Burst__Length_gac6b24f5b7d9e1968b4bfcaeb24e718fc} 
\index{TIM DMA Burst Length@{TIM DMA Burst Length}!TIM\_DMABURSTLENGTH\_8TRANSFERS@{TIM\_DMABURSTLENGTH\_8TRANSFERS}}
\index{TIM\_DMABURSTLENGTH\_8TRANSFERS@{TIM\_DMABURSTLENGTH\_8TRANSFERS}!TIM DMA Burst Length@{TIM DMA Burst Length}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DMABURSTLENGTH\_8TRANSFERS}{TIM\_DMABURSTLENGTH\_8TRANSFERS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABURSTLENGTH\+\_\+8\+TRANSFERS~0x00000700U}

The transfer is done to 8 registers starting from TIMx\+\_\+\+CR1 + TIMx\+\_\+\+DCR.\+DBA ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l01091}{1091}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group__TIM__DMA__Burst__Length_ga73fff75a3f0247c61a84a42e8cb83572}\label{group__TIM__DMA__Burst__Length_ga73fff75a3f0247c61a84a42e8cb83572} 
\index{TIM DMA Burst Length@{TIM DMA Burst Length}!TIM\_DMABURSTLENGTH\_9TRANSFERS@{TIM\_DMABURSTLENGTH\_9TRANSFERS}}
\index{TIM\_DMABURSTLENGTH\_9TRANSFERS@{TIM\_DMABURSTLENGTH\_9TRANSFERS}!TIM DMA Burst Length@{TIM DMA Burst Length}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DMABURSTLENGTH\_9TRANSFERS}{TIM\_DMABURSTLENGTH\_9TRANSFERS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABURSTLENGTH\+\_\+9\+TRANSFERS~0x00000800U}

The transfer is done to 9 registers starting from TIMx\+\_\+\+CR1 + TIMx\+\_\+\+DCR.\+DBA ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l01092}{1092}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

