Vivado Simulator 2019.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_common_paged_ram_crw_crw.u_dut_mux.gen_mux.\gen_pages(0)\.u_ram.gen_true_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_common_paged_ram_crw_crw/u_dut_mux/gen_mux/\gen_pages(0)\/u_ram/gen_true_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial290_0  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_common_paged_ram_crw_crw.u_dut_mux.gen_mux.\gen_pages(0)\.u_ram.gen_true_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_common_paged_ram_crw_crw/u_dut_mux/gen_mux/\gen_pages(0)\/u_ram/gen_true_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial290_0  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_common_paged_ram_crw_crw.u_dut_mux.gen_mux.\gen_pages(1)\.u_ram.gen_true_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_common_paged_ram_crw_crw/u_dut_mux/gen_mux/\gen_pages(1)\/u_ram/gen_true_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial290_0  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_common_paged_ram_crw_crw.u_dut_mux.gen_mux.\gen_pages(1)\.u_ram.gen_true_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_common_paged_ram_crw_crw/u_dut_mux/gen_mux/\gen_pages(1)\/u_ram/gen_true_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial290_0  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_common_paged_ram_crw_crw.u_dut_adr.gen_adr.u_mem.gen_true_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_common_paged_ram_crw_crw/u_dut_adr/gen_adr/u_mem/gen_true_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial290_52  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_common_paged_ram_crw_crw.u_dut_adr.gen_adr.u_mem.gen_true_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_common_paged_ram_crw_crw/u_dut_adr/gen_adr/u_mem/gen_true_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial290_52  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_common_paged_ram_crw_crw.u_dut_ofs.gen_ofs.u_buf.gen_true_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_common_paged_ram_crw_crw/u_dut_ofs/gen_ofs/u_buf/gen_true_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial290_52  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_common_paged_ram_crw_crw.u_dut_ofs.gen_ofs.u_buf.gen_true_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_common_paged_ram_crw_crw/u_dut_ofs/gen_ofs/u_buf/gen_true_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial290_52  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
