$date
	Sun Nov 26 18:03:32 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FullAdder_tb $end
$var wire 1 ! x_s $end
$var wire 1 " x_c_out $end
$var reg 1 # x_a $end
$var reg 1 $ x_b $end
$var reg 1 % x_c_in $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 & a1 $end
$var wire 1 ' a2 $end
$var wire 1 $ b $end
$var wire 1 ( b1 $end
$var wire 1 ) b2 $end
$var wire 1 % c_in $end
$var wire 1 " c_out $end
$var wire 1 ! s $end
$var wire 1 * s2 $end
$var wire 1 + s1 $end
$var wire 1 , c2 $end
$var wire 1 - c1 $end
$scope module ha1 $end
$var wire 1 & a $end
$var wire 1 ( b $end
$var wire 1 - c $end
$var wire 1 + s $end
$upscope $end
$scope module ha2 $end
$var wire 1 ' a $end
$var wire 1 ) b $end
$var wire 1 , c $end
$var wire 1 * s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1!
1*
1)
1%
#2
1'
1+
0)
0%
1(
1$
#3
1"
1,
0!
0*
1)
1%
#4
0"
0,
1!
1*
0)
0%
0(
0$
1&
1#
#5
1"
1,
0!
0*
1)
1%
#6
0,
1-
0'
0+
0)
0%
1(
1$
#7
1!
1*
1)
1%
#8
