#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Oct  2 12:58:06 2024
# Process ID: 9668
# Current directory: C:/Users/NEEL/Downloads/verilog/half_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5312 C:\Users\NEEL\Downloads\verilog\half_adder\half_adder.xpr
# Log file: C:/Users/NEEL/Downloads/verilog/half_adder/vivado.log
# Journal file: C:/Users/NEEL/Downloads/verilog/half_adder\vivado.jou
# Running On: LAPTOP-D8D1P33S, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16869 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/NEEL/Downloads/verilog/half_adder/half_adder.xpr
file mkdir C:/Users/NEEL/Downloads/verilog/half_adder/half_adder.srcs/sources_1/new
close [ open C:/Users/NEEL/Downloads/verilog/half_adder/half_adder.srcs/sources_1/new/half_adder.v w ]
add_files C:/Users/NEEL/Downloads/verilog/half_adder/half_adder.srcs/sources_1/new/half_adder.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/NEEL/Downloads/verilog/half_adder/half_adder.srcs/sim_1/new/half_adder.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/NEEL/Downloads/verilog/half_adder/half_adder.srcs/sim_1/new/half_adder.v
launch_simulation
source half_adder.tcl
add_force {/half_adder/a} -radix hex {1 0ns}
add_force {/half_adder/b} -radix hex {0 0ns}
run 10 ns
add_force {/half_adder/b} -radix hex {1 0ns}
run 10 ns
save_wave_config {C:/Users/NEEL/Downloads/verilog/half_adder/half_adder_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/NEEL/Downloads/verilog/half_adder/half_adder_behav.wcfg
set_property xsim.view C:/Users/NEEL/Downloads/verilog/half_adder/half_adder_behav.wcfg [get_filesets sim_1]
close_sim
close_project
open_project C:/Users/NEEL/Downloads/verilog/full_adder/full_adder.xpr
export_ip_user_files -of_objects  [get_files C:/Users/NEEL/Downloads/verilog/full_adder/full_adder.srcs/sim_1/new/full_adder.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/NEEL/Downloads/verilog/full_adder/full_adder.srcs/sim_1/new/full_adder.v
file mkdir C:/Users/NEEL/Downloads/verilog/full_adder/full_adder.srcs/sources_1/new
close [ open C:/Users/NEEL/Downloads/verilog/full_adder/full_adder.srcs/sources_1/new/full_adder.v w ]
add_files C:/Users/NEEL/Downloads/verilog/full_adder/full_adder.srcs/sources_1/new/full_adder.v
update_compile_order -fileset sources_1
launch_simulation
source full_adder.tcl
close_sim
launch_simulation
source full_adder.tcl
add_force {/full_adder/a} -radix hex {1 0ns}
add_force {/full_adder/b} -radix hex {1 0ns}
run 10 ns
add_force {/full_adder/cin} -radix hex {0 0ns}
run 10 ns
add_force {/full_adder/cin} -radix hex {1 0ns}
run 10 ns
add_force {/full_adder/cin} -radix hex {0 0ns}
add_force {/full_adder/b} -radix hex {0 0ns}
run 10 ns
run 10 ns
add_force {/full_adder/b} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
close_sim
launch_simulation
source full_adder.tcl
add_force {/full_adder/a} -radix hex {1 0ns}
add_force {/full_adder/b} -radix hex {0 0ns}
add_force {/full_adder/cin} -radix hex {0 0ns}
run 10 ns
add_force {/full_adder/b} -radix hex {0 0ns}
add_force {/full_adder/b} -radix hex {1 0ns}
run 10 ns
add_force {/full_adder/cin} -radix hex {1 0ns}
run 10 ns
save_wave_config {C:/Users/NEEL/Downloads/verilog/full_adder/full_adder_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/NEEL/Downloads/verilog/full_adder/full_adder_behav.wcfg
set_property xsim.view C:/Users/NEEL/Downloads/verilog/full_adder/full_adder_behav.wcfg [get_filesets sim_1]
close_sim
close_project
