// Seed: 4181538019
module module_0;
  wire  id_1;
  logic id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  tri0 id_3, id_4;
  assign id_4 = 1;
endmodule
module module_2 #(
    parameter id_9 = 32'd82
) (
    input tri1 id_0,
    input wand id_1,
    output tri0 id_2,
    output wand id_3,
    input tri1 id_4[id_9 : 1],
    output wor void id_5,
    output supply0 id_6,
    input supply0 id_7,
    inout logic id_8,
    input supply0 _id_9,
    output wor id_10,
    input wire id_11,
    input tri1 id_12,
    input wand id_13,
    input wire id_14,
    input wor id_15,
    input supply0 id_16,
    input wand id_17,
    input tri1 id_18
    , id_21,
    input wor id_19
);
  if (1) always id_8 = id_11;
  union {
    logic id_22;
    logic id_23;
  } ["" : 1] id_24;
  id_25 :
  assert property (@(1) -1) $signed(71);
  ;
  or primCall (
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_4,
      id_7,
      id_8
  );
  wire [1 : -1 'h0] id_26, id_27;
  wire id_28 = id_28;
  module_0 modCall_1 ();
  wire id_29, id_30;
  logic id_31, id_32;
  wire id_33;
endmodule
