
ECE471_Hw8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000083a8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08008578  08008578  00018578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080085f4  080085f4  00020158  2**0
                  CONTENTS
  4 .ARM          00000008  080085f4  080085f4  000185f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080085fc  080085fc  00020158  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080085fc  080085fc  000185fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008600  08008600  00018600  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08008604  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000018  0800861c  00020018  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200000b8  080086bc  000200b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00004734  20000158  0800875c  00020158  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2000488c  0800875c  0002488c  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00020158  2**0
                  CONTENTS, READONLY
 14 .comment      00000043  00000000  00000000  00020188  2**0
                  CONTENTS, READONLY
 15 .debug_info   0001dc8c  00000000  00000000  000201cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00003ea1  00000000  00000000  0003de57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000018a0  00000000  00000000  00041cf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000132e  00000000  00000000  00043598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  000299d9  00000000  00000000  000448c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0001d4d5  00000000  00000000  0006e29f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    00101571  00000000  00000000  0008b774  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  000068a8  00000000  00000000  0018cce8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000070  00000000  00000000  00193590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000158 	.word	0x20000158
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008560 	.word	0x08008560

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000015c 	.word	0x2000015c
 800020c:	08008560 	.word	0x08008560

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b970 	b.w	8000508 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9e08      	ldr	r6, [sp, #32]
 8000246:	460d      	mov	r5, r1
 8000248:	4604      	mov	r4, r0
 800024a:	460f      	mov	r7, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4694      	mov	ip, r2
 8000254:	d965      	bls.n	8000322 <__udivmoddi4+0xe2>
 8000256:	fab2 f382 	clz	r3, r2
 800025a:	b143      	cbz	r3, 800026e <__udivmoddi4+0x2e>
 800025c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000260:	f1c3 0220 	rsb	r2, r3, #32
 8000264:	409f      	lsls	r7, r3
 8000266:	fa20 f202 	lsr.w	r2, r0, r2
 800026a:	4317      	orrs	r7, r2
 800026c:	409c      	lsls	r4, r3
 800026e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000272:	fa1f f58c 	uxth.w	r5, ip
 8000276:	fbb7 f1fe 	udiv	r1, r7, lr
 800027a:	0c22      	lsrs	r2, r4, #16
 800027c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000280:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000284:	fb01 f005 	mul.w	r0, r1, r5
 8000288:	4290      	cmp	r0, r2
 800028a:	d90a      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028c:	eb1c 0202 	adds.w	r2, ip, r2
 8000290:	f101 37ff 	add.w	r7, r1, #4294967295
 8000294:	f080 811c 	bcs.w	80004d0 <__udivmoddi4+0x290>
 8000298:	4290      	cmp	r0, r2
 800029a:	f240 8119 	bls.w	80004d0 <__udivmoddi4+0x290>
 800029e:	3902      	subs	r1, #2
 80002a0:	4462      	add	r2, ip
 80002a2:	1a12      	subs	r2, r2, r0
 80002a4:	b2a4      	uxth	r4, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002b2:	fb00 f505 	mul.w	r5, r0, r5
 80002b6:	42a5      	cmp	r5, r4
 80002b8:	d90a      	bls.n	80002d0 <__udivmoddi4+0x90>
 80002ba:	eb1c 0404 	adds.w	r4, ip, r4
 80002be:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c2:	f080 8107 	bcs.w	80004d4 <__udivmoddi4+0x294>
 80002c6:	42a5      	cmp	r5, r4
 80002c8:	f240 8104 	bls.w	80004d4 <__udivmoddi4+0x294>
 80002cc:	4464      	add	r4, ip
 80002ce:	3802      	subs	r0, #2
 80002d0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d4:	1b64      	subs	r4, r4, r5
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11e      	cbz	r6, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40dc      	lsrs	r4, r3
 80002dc:	2300      	movs	r3, #0
 80002de:	e9c6 4300 	strd	r4, r3, [r6]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d908      	bls.n	80002fc <__udivmoddi4+0xbc>
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f000 80ed 	beq.w	80004ca <__udivmoddi4+0x28a>
 80002f0:	2100      	movs	r1, #0
 80002f2:	e9c6 0500 	strd	r0, r5, [r6]
 80002f6:	4608      	mov	r0, r1
 80002f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fc:	fab3 f183 	clz	r1, r3
 8000300:	2900      	cmp	r1, #0
 8000302:	d149      	bne.n	8000398 <__udivmoddi4+0x158>
 8000304:	42ab      	cmp	r3, r5
 8000306:	d302      	bcc.n	800030e <__udivmoddi4+0xce>
 8000308:	4282      	cmp	r2, r0
 800030a:	f200 80f8 	bhi.w	80004fe <__udivmoddi4+0x2be>
 800030e:	1a84      	subs	r4, r0, r2
 8000310:	eb65 0203 	sbc.w	r2, r5, r3
 8000314:	2001      	movs	r0, #1
 8000316:	4617      	mov	r7, r2
 8000318:	2e00      	cmp	r6, #0
 800031a:	d0e2      	beq.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	e9c6 4700 	strd	r4, r7, [r6]
 8000320:	e7df      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000322:	b902      	cbnz	r2, 8000326 <__udivmoddi4+0xe6>
 8000324:	deff      	udf	#255	; 0xff
 8000326:	fab2 f382 	clz	r3, r2
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8090 	bne.w	8000450 <__udivmoddi4+0x210>
 8000330:	1a8a      	subs	r2, r1, r2
 8000332:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000336:	fa1f fe8c 	uxth.w	lr, ip
 800033a:	2101      	movs	r1, #1
 800033c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000340:	fb07 2015 	mls	r0, r7, r5, r2
 8000344:	0c22      	lsrs	r2, r4, #16
 8000346:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800034a:	fb0e f005 	mul.w	r0, lr, r5
 800034e:	4290      	cmp	r0, r2
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x124>
 8000352:	eb1c 0202 	adds.w	r2, ip, r2
 8000356:	f105 38ff 	add.w	r8, r5, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x122>
 800035c:	4290      	cmp	r0, r2
 800035e:	f200 80cb 	bhi.w	80004f8 <__udivmoddi4+0x2b8>
 8000362:	4645      	mov	r5, r8
 8000364:	1a12      	subs	r2, r2, r0
 8000366:	b2a4      	uxth	r4, r4
 8000368:	fbb2 f0f7 	udiv	r0, r2, r7
 800036c:	fb07 2210 	mls	r2, r7, r0, r2
 8000370:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000374:	fb0e fe00 	mul.w	lr, lr, r0
 8000378:	45a6      	cmp	lr, r4
 800037a:	d908      	bls.n	800038e <__udivmoddi4+0x14e>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 32ff 	add.w	r2, r0, #4294967295
 8000384:	d202      	bcs.n	800038c <__udivmoddi4+0x14c>
 8000386:	45a6      	cmp	lr, r4
 8000388:	f200 80bb 	bhi.w	8000502 <__udivmoddi4+0x2c2>
 800038c:	4610      	mov	r0, r2
 800038e:	eba4 040e 	sub.w	r4, r4, lr
 8000392:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000396:	e79f      	b.n	80002d8 <__udivmoddi4+0x98>
 8000398:	f1c1 0720 	rsb	r7, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 fc07 	lsr.w	ip, r2, r7
 80003a2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003a6:	fa05 f401 	lsl.w	r4, r5, r1
 80003aa:	fa20 f307 	lsr.w	r3, r0, r7
 80003ae:	40fd      	lsrs	r5, r7
 80003b0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003b4:	4323      	orrs	r3, r4
 80003b6:	fbb5 f8f9 	udiv	r8, r5, r9
 80003ba:	fa1f fe8c 	uxth.w	lr, ip
 80003be:	fb09 5518 	mls	r5, r9, r8, r5
 80003c2:	0c1c      	lsrs	r4, r3, #16
 80003c4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003c8:	fb08 f50e 	mul.w	r5, r8, lr
 80003cc:	42a5      	cmp	r5, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	fa00 f001 	lsl.w	r0, r0, r1
 80003d6:	d90b      	bls.n	80003f0 <__udivmoddi4+0x1b0>
 80003d8:	eb1c 0404 	adds.w	r4, ip, r4
 80003dc:	f108 3aff 	add.w	sl, r8, #4294967295
 80003e0:	f080 8088 	bcs.w	80004f4 <__udivmoddi4+0x2b4>
 80003e4:	42a5      	cmp	r5, r4
 80003e6:	f240 8085 	bls.w	80004f4 <__udivmoddi4+0x2b4>
 80003ea:	f1a8 0802 	sub.w	r8, r8, #2
 80003ee:	4464      	add	r4, ip
 80003f0:	1b64      	subs	r4, r4, r5
 80003f2:	b29d      	uxth	r5, r3
 80003f4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f8:	fb09 4413 	mls	r4, r9, r3, r4
 80003fc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000400:	fb03 fe0e 	mul.w	lr, r3, lr
 8000404:	45a6      	cmp	lr, r4
 8000406:	d908      	bls.n	800041a <__udivmoddi4+0x1da>
 8000408:	eb1c 0404 	adds.w	r4, ip, r4
 800040c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000410:	d26c      	bcs.n	80004ec <__udivmoddi4+0x2ac>
 8000412:	45a6      	cmp	lr, r4
 8000414:	d96a      	bls.n	80004ec <__udivmoddi4+0x2ac>
 8000416:	3b02      	subs	r3, #2
 8000418:	4464      	add	r4, ip
 800041a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800041e:	fba3 9502 	umull	r9, r5, r3, r2
 8000422:	eba4 040e 	sub.w	r4, r4, lr
 8000426:	42ac      	cmp	r4, r5
 8000428:	46c8      	mov	r8, r9
 800042a:	46ae      	mov	lr, r5
 800042c:	d356      	bcc.n	80004dc <__udivmoddi4+0x29c>
 800042e:	d053      	beq.n	80004d8 <__udivmoddi4+0x298>
 8000430:	b156      	cbz	r6, 8000448 <__udivmoddi4+0x208>
 8000432:	ebb0 0208 	subs.w	r2, r0, r8
 8000436:	eb64 040e 	sbc.w	r4, r4, lr
 800043a:	fa04 f707 	lsl.w	r7, r4, r7
 800043e:	40ca      	lsrs	r2, r1
 8000440:	40cc      	lsrs	r4, r1
 8000442:	4317      	orrs	r7, r2
 8000444:	e9c6 7400 	strd	r7, r4, [r6]
 8000448:	4618      	mov	r0, r3
 800044a:	2100      	movs	r1, #0
 800044c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000450:	f1c3 0120 	rsb	r1, r3, #32
 8000454:	fa02 fc03 	lsl.w	ip, r2, r3
 8000458:	fa20 f201 	lsr.w	r2, r0, r1
 800045c:	fa25 f101 	lsr.w	r1, r5, r1
 8000460:	409d      	lsls	r5, r3
 8000462:	432a      	orrs	r2, r5
 8000464:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000470:	fb07 1510 	mls	r5, r7, r0, r1
 8000474:	0c11      	lsrs	r1, r2, #16
 8000476:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800047a:	fb00 f50e 	mul.w	r5, r0, lr
 800047e:	428d      	cmp	r5, r1
 8000480:	fa04 f403 	lsl.w	r4, r4, r3
 8000484:	d908      	bls.n	8000498 <__udivmoddi4+0x258>
 8000486:	eb1c 0101 	adds.w	r1, ip, r1
 800048a:	f100 38ff 	add.w	r8, r0, #4294967295
 800048e:	d22f      	bcs.n	80004f0 <__udivmoddi4+0x2b0>
 8000490:	428d      	cmp	r5, r1
 8000492:	d92d      	bls.n	80004f0 <__udivmoddi4+0x2b0>
 8000494:	3802      	subs	r0, #2
 8000496:	4461      	add	r1, ip
 8000498:	1b49      	subs	r1, r1, r5
 800049a:	b292      	uxth	r2, r2
 800049c:	fbb1 f5f7 	udiv	r5, r1, r7
 80004a0:	fb07 1115 	mls	r1, r7, r5, r1
 80004a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004a8:	fb05 f10e 	mul.w	r1, r5, lr
 80004ac:	4291      	cmp	r1, r2
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x282>
 80004b0:	eb1c 0202 	adds.w	r2, ip, r2
 80004b4:	f105 38ff 	add.w	r8, r5, #4294967295
 80004b8:	d216      	bcs.n	80004e8 <__udivmoddi4+0x2a8>
 80004ba:	4291      	cmp	r1, r2
 80004bc:	d914      	bls.n	80004e8 <__udivmoddi4+0x2a8>
 80004be:	3d02      	subs	r5, #2
 80004c0:	4462      	add	r2, ip
 80004c2:	1a52      	subs	r2, r2, r1
 80004c4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004c8:	e738      	b.n	800033c <__udivmoddi4+0xfc>
 80004ca:	4631      	mov	r1, r6
 80004cc:	4630      	mov	r0, r6
 80004ce:	e708      	b.n	80002e2 <__udivmoddi4+0xa2>
 80004d0:	4639      	mov	r1, r7
 80004d2:	e6e6      	b.n	80002a2 <__udivmoddi4+0x62>
 80004d4:	4610      	mov	r0, r2
 80004d6:	e6fb      	b.n	80002d0 <__udivmoddi4+0x90>
 80004d8:	4548      	cmp	r0, r9
 80004da:	d2a9      	bcs.n	8000430 <__udivmoddi4+0x1f0>
 80004dc:	ebb9 0802 	subs.w	r8, r9, r2
 80004e0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004e4:	3b01      	subs	r3, #1
 80004e6:	e7a3      	b.n	8000430 <__udivmoddi4+0x1f0>
 80004e8:	4645      	mov	r5, r8
 80004ea:	e7ea      	b.n	80004c2 <__udivmoddi4+0x282>
 80004ec:	462b      	mov	r3, r5
 80004ee:	e794      	b.n	800041a <__udivmoddi4+0x1da>
 80004f0:	4640      	mov	r0, r8
 80004f2:	e7d1      	b.n	8000498 <__udivmoddi4+0x258>
 80004f4:	46d0      	mov	r8, sl
 80004f6:	e77b      	b.n	80003f0 <__udivmoddi4+0x1b0>
 80004f8:	3d02      	subs	r5, #2
 80004fa:	4462      	add	r2, ip
 80004fc:	e732      	b.n	8000364 <__udivmoddi4+0x124>
 80004fe:	4608      	mov	r0, r1
 8000500:	e70a      	b.n	8000318 <__udivmoddi4+0xd8>
 8000502:	4464      	add	r4, ip
 8000504:	3802      	subs	r0, #2
 8000506:	e742      	b.n	800038e <__udivmoddi4+0x14e>

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800050c:	b480      	push	{r7}
 800050e:	b085      	sub	sp, #20
 8000510:	af00      	add	r7, sp, #0
 8000512:	60f8      	str	r0, [r7, #12]
 8000514:	60b9      	str	r1, [r7, #8]
 8000516:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	4a07      	ldr	r2, [pc, #28]	; (8000538 <vApplicationGetIdleTaskMemory+0x2c>)
 800051c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800051e:	68bb      	ldr	r3, [r7, #8]
 8000520:	4a06      	ldr	r2, [pc, #24]	; (800053c <vApplicationGetIdleTaskMemory+0x30>)
 8000522:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	2280      	movs	r2, #128	; 0x80
 8000528:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800052a:	bf00      	nop
 800052c:	3714      	adds	r7, #20
 800052e:	46bd      	mov	sp, r7
 8000530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop
 8000538:	20000174 	.word	0x20000174
 800053c:	200001c8 	.word	0x200001c8

08000540 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000540:	b5b0      	push	{r4, r5, r7, lr}
 8000542:	b092      	sub	sp, #72	; 0x48
 8000544:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000546:	f001 f8ac 	bl	80016a2 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800054a:	f000 f865 	bl	8000618 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800054e:	f000 fa51 	bl	80009f4 <MX_GPIO_Init>
  MX_ETH_Init();
 8000552:	f000 f8c9 	bl	80006e8 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000556:	f000 f9ef 	bl	8000938 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800055a:	f000 fa1d 	bl	8000998 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM3_Init();
 800055e:	f000 f911 	bl	8000784 <MX_TIM3_Init>
  MX_TIM12_Init();
 8000562:	f000 f987 	bl	8000874 <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */
__HAL_UART_ENABLE_IT(&huart3, UART_IT_RXNE);
 8000566:	4b23      	ldr	r3, [pc, #140]	; (80005f4 <main+0xb4>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	681a      	ldr	r2, [r3, #0]
 800056c:	4b21      	ldr	r3, [pc, #132]	; (80005f4 <main+0xb4>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	f042 0220 	orr.w	r2, r2, #32
 8000574:	601a      	str	r2, [r3, #0]
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000576:	2108      	movs	r1, #8
 8000578:	481f      	ldr	r0, [pc, #124]	; (80005f8 <main+0xb8>)
 800057a:	f003 fad1 	bl	8003b20 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 800057e:	2100      	movs	r1, #0
 8000580:	481e      	ldr	r0, [pc, #120]	; (80005fc <main+0xbc>)
 8000582:	f003 facd 	bl	8003b20 <HAL_TIM_PWM_Start>
/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of PwmDataBuffer */
  osMessageQDef(PwmDataBuffer, 16, uint16_t);
 8000586:	4b1e      	ldr	r3, [pc, #120]	; (8000600 <main+0xc0>)
 8000588:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800058c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800058e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  PwmDataBufferHandle = osMessageCreate(osMessageQ(PwmDataBuffer), NULL);
 8000592:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000596:	2100      	movs	r1, #0
 8000598:	4618      	mov	r0, r3
 800059a:	f005 ffee 	bl	800657a <osMessageCreate>
 800059e:	4603      	mov	r3, r0
 80005a0:	4a18      	ldr	r2, [pc, #96]	; (8000604 <main+0xc4>)
 80005a2:	6013      	str	r3, [r2, #0]
/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005a4:	4b18      	ldr	r3, [pc, #96]	; (8000608 <main+0xc8>)
 80005a6:	f107 041c 	add.w	r4, r7, #28
 80005aa:	461d      	mov	r5, r3
 80005ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005b8:	f107 031c 	add.w	r3, r7, #28
 80005bc:	2100      	movs	r1, #0
 80005be:	4618      	mov	r0, r3
 80005c0:	f005 ff7b 	bl	80064ba <osThreadCreate>
 80005c4:	4603      	mov	r3, r0
 80005c6:	4a11      	ldr	r2, [pc, #68]	; (800060c <main+0xcc>)
 80005c8:	6013      	str	r3, [r2, #0]

  /* definition and creation of SetPwm */
  osThreadDef(SetPwm, SetPwmTask, osPriorityHigh, 0, 128);
 80005ca:	4b11      	ldr	r3, [pc, #68]	; (8000610 <main+0xd0>)
 80005cc:	463c      	mov	r4, r7
 80005ce:	461d      	mov	r5, r3
 80005d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005d4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SetPwmHandle = osThreadCreate(osThread(SetPwm), NULL);
 80005dc:	463b      	mov	r3, r7
 80005de:	2100      	movs	r1, #0
 80005e0:	4618      	mov	r0, r3
 80005e2:	f005 ff6a 	bl	80064ba <osThreadCreate>
 80005e6:	4603      	mov	r3, r0
 80005e8:	4a0a      	ldr	r2, [pc, #40]	; (8000614 <main+0xd4>)
 80005ea:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80005ec:	f005 ff5e 	bl	80064ac <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
while (1)
 80005f0:	e7fe      	b.n	80005f0 <main+0xb0>
 80005f2:	bf00      	nop
 80005f4:	20000548 	.word	0x20000548
 80005f8:	200004b0 	.word	0x200004b0
 80005fc:	200004fc 	.word	0x200004fc
 8000600:	08008578 	.word	0x08008578
 8000604:	20000ae0 	.word	0x20000ae0
 8000608:	08008594 	.word	0x08008594
 800060c:	20000ad8 	.word	0x20000ad8
 8000610:	080085b8 	.word	0x080085b8
 8000614:	20000adc 	.word	0x20000adc

08000618 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b094      	sub	sp, #80	; 0x50
 800061c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800061e:	f107 0320 	add.w	r3, r7, #32
 8000622:	2230      	movs	r2, #48	; 0x30
 8000624:	2100      	movs	r1, #0
 8000626:	4618      	mov	r0, r3
 8000628:	f007 ff60 	bl	80084ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800062c:	f107 030c 	add.w	r3, r7, #12
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	605a      	str	r2, [r3, #4]
 8000636:	609a      	str	r2, [r3, #8]
 8000638:	60da      	str	r2, [r3, #12]
 800063a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800063c:	f002 f842 	bl	80026c4 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000640:	4b27      	ldr	r3, [pc, #156]	; (80006e0 <SystemClock_Config+0xc8>)
 8000642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000644:	4a26      	ldr	r2, [pc, #152]	; (80006e0 <SystemClock_Config+0xc8>)
 8000646:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800064a:	6413      	str	r3, [r2, #64]	; 0x40
 800064c:	4b24      	ldr	r3, [pc, #144]	; (80006e0 <SystemClock_Config+0xc8>)
 800064e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000650:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000654:	60bb      	str	r3, [r7, #8]
 8000656:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000658:	4b22      	ldr	r3, [pc, #136]	; (80006e4 <SystemClock_Config+0xcc>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000660:	4a20      	ldr	r2, [pc, #128]	; (80006e4 <SystemClock_Config+0xcc>)
 8000662:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000666:	6013      	str	r3, [r2, #0]
 8000668:	4b1e      	ldr	r3, [pc, #120]	; (80006e4 <SystemClock_Config+0xcc>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000670:	607b      	str	r3, [r7, #4]
 8000672:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000674:	2301      	movs	r3, #1
 8000676:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000678:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800067c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800067e:	2302      	movs	r3, #2
 8000680:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000682:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000686:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000688:	2304      	movs	r3, #4
 800068a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 800068c:	2348      	movs	r3, #72	; 0x48
 800068e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000690:	2302      	movs	r3, #2
 8000692:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000694:	2303      	movs	r3, #3
 8000696:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000698:	f107 0320 	add.w	r3, r7, #32
 800069c:	4618      	mov	r0, r3
 800069e:	f002 f821 	bl	80026e4 <HAL_RCC_OscConfig>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d001      	beq.n	80006ac <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006a8:	f000 fc97 	bl	8000fda <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ac:	230f      	movs	r3, #15
 80006ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006b0:	2302      	movs	r3, #2
 80006b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006b4:	2300      	movs	r3, #0
 80006b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006be:	2300      	movs	r3, #0
 80006c0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006c2:	f107 030c 	add.w	r3, r7, #12
 80006c6:	2102      	movs	r1, #2
 80006c8:	4618      	mov	r0, r3
 80006ca:	f002 faaf 	bl	8002c2c <HAL_RCC_ClockConfig>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80006d4:	f000 fc81 	bl	8000fda <Error_Handler>
  }
}
 80006d8:	bf00      	nop
 80006da:	3750      	adds	r7, #80	; 0x50
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	40023800 	.word	0x40023800
 80006e4:	40007000 	.word	0x40007000

080006e8 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0

   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */
  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80006ec:	4b1f      	ldr	r3, [pc, #124]	; (800076c <MX_ETH_Init+0x84>)
 80006ee:	4a20      	ldr	r2, [pc, #128]	; (8000770 <MX_ETH_Init+0x88>)
 80006f0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80006f2:	4b20      	ldr	r3, [pc, #128]	; (8000774 <MX_ETH_Init+0x8c>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80006f8:	4b1e      	ldr	r3, [pc, #120]	; (8000774 <MX_ETH_Init+0x8c>)
 80006fa:	2280      	movs	r2, #128	; 0x80
 80006fc:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80006fe:	4b1d      	ldr	r3, [pc, #116]	; (8000774 <MX_ETH_Init+0x8c>)
 8000700:	22e1      	movs	r2, #225	; 0xe1
 8000702:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000704:	4b1b      	ldr	r3, [pc, #108]	; (8000774 <MX_ETH_Init+0x8c>)
 8000706:	2200      	movs	r2, #0
 8000708:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800070a:	4b1a      	ldr	r3, [pc, #104]	; (8000774 <MX_ETH_Init+0x8c>)
 800070c:	2200      	movs	r2, #0
 800070e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000710:	4b18      	ldr	r3, [pc, #96]	; (8000774 <MX_ETH_Init+0x8c>)
 8000712:	2200      	movs	r2, #0
 8000714:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000716:	4b15      	ldr	r3, [pc, #84]	; (800076c <MX_ETH_Init+0x84>)
 8000718:	4a16      	ldr	r2, [pc, #88]	; (8000774 <MX_ETH_Init+0x8c>)
 800071a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800071c:	4b13      	ldr	r3, [pc, #76]	; (800076c <MX_ETH_Init+0x84>)
 800071e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000722:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000724:	4b11      	ldr	r3, [pc, #68]	; (800076c <MX_ETH_Init+0x84>)
 8000726:	4a14      	ldr	r2, [pc, #80]	; (8000778 <MX_ETH_Init+0x90>)
 8000728:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800072a:	4b10      	ldr	r3, [pc, #64]	; (800076c <MX_ETH_Init+0x84>)
 800072c:	4a13      	ldr	r2, [pc, #76]	; (800077c <MX_ETH_Init+0x94>)
 800072e:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000730:	4b0e      	ldr	r3, [pc, #56]	; (800076c <MX_ETH_Init+0x84>)
 8000732:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000736:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */
  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000738:	480c      	ldr	r0, [pc, #48]	; (800076c <MX_ETH_Init+0x84>)
 800073a:	f001 f977 	bl	8001a2c <HAL_ETH_Init>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000744:	f000 fc49 	bl	8000fda <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000748:	2238      	movs	r2, #56	; 0x38
 800074a:	2100      	movs	r1, #0
 800074c:	480c      	ldr	r0, [pc, #48]	; (8000780 <MX_ETH_Init+0x98>)
 800074e:	f007 fecd 	bl	80084ec <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000752:	4b0b      	ldr	r3, [pc, #44]	; (8000780 <MX_ETH_Init+0x98>)
 8000754:	2221      	movs	r2, #33	; 0x21
 8000756:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000758:	4b09      	ldr	r3, [pc, #36]	; (8000780 <MX_ETH_Init+0x98>)
 800075a:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800075e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000760:	4b07      	ldr	r3, [pc, #28]	; (8000780 <MX_ETH_Init+0x98>)
 8000762:	2200      	movs	r2, #0
 8000764:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */
  /* USER CODE END ETH_Init 2 */

}
 8000766:	bf00      	nop
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	20000400 	.word	0x20000400
 8000770:	40028000 	.word	0x40028000
 8000774:	20000ae8 	.word	0x20000ae8
 8000778:	200000b8 	.word	0x200000b8
 800077c:	20000018 	.word	0x20000018
 8000780:	200003c8 	.word	0x200003c8

08000784 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b08e      	sub	sp, #56	; 0x38
 8000788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800078a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800078e:	2200      	movs	r2, #0
 8000790:	601a      	str	r2, [r3, #0]
 8000792:	605a      	str	r2, [r3, #4]
 8000794:	609a      	str	r2, [r3, #8]
 8000796:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000798:	f107 031c 	add.w	r3, r7, #28
 800079c:	2200      	movs	r2, #0
 800079e:	601a      	str	r2, [r3, #0]
 80007a0:	605a      	str	r2, [r3, #4]
 80007a2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007a4:	463b      	mov	r3, r7
 80007a6:	2200      	movs	r2, #0
 80007a8:	601a      	str	r2, [r3, #0]
 80007aa:	605a      	str	r2, [r3, #4]
 80007ac:	609a      	str	r2, [r3, #8]
 80007ae:	60da      	str	r2, [r3, #12]
 80007b0:	611a      	str	r2, [r3, #16]
 80007b2:	615a      	str	r2, [r3, #20]
 80007b4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80007b6:	4b2d      	ldr	r3, [pc, #180]	; (800086c <MX_TIM3_Init+0xe8>)
 80007b8:	4a2d      	ldr	r2, [pc, #180]	; (8000870 <MX_TIM3_Init+0xec>)
 80007ba:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80007bc:	4b2b      	ldr	r3, [pc, #172]	; (800086c <MX_TIM3_Init+0xe8>)
 80007be:	2200      	movs	r2, #0
 80007c0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007c2:	4b2a      	ldr	r3, [pc, #168]	; (800086c <MX_TIM3_Init+0xe8>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80007c8:	4b28      	ldr	r3, [pc, #160]	; (800086c <MX_TIM3_Init+0xe8>)
 80007ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007ce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007d0:	4b26      	ldr	r3, [pc, #152]	; (800086c <MX_TIM3_Init+0xe8>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007d6:	4b25      	ldr	r3, [pc, #148]	; (800086c <MX_TIM3_Init+0xe8>)
 80007d8:	2200      	movs	r2, #0
 80007da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80007dc:	4823      	ldr	r0, [pc, #140]	; (800086c <MX_TIM3_Init+0xe8>)
 80007de:	f003 f86d 	bl	80038bc <HAL_TIM_Base_Init>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80007e8:	f000 fbf7 	bl	8000fda <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007f0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80007f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007f6:	4619      	mov	r1, r3
 80007f8:	481c      	ldr	r0, [pc, #112]	; (800086c <MX_TIM3_Init+0xe8>)
 80007fa:	f003 fcbf 	bl	800417c <HAL_TIM_ConfigClockSource>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000804:	f000 fbe9 	bl	8000fda <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000808:	4818      	ldr	r0, [pc, #96]	; (800086c <MX_TIM3_Init+0xe8>)
 800080a:	f003 f927 	bl	8003a5c <HAL_TIM_PWM_Init>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000814:	f000 fbe1 	bl	8000fda <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000818:	2300      	movs	r3, #0
 800081a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800081c:	2300      	movs	r3, #0
 800081e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000820:	f107 031c 	add.w	r3, r7, #28
 8000824:	4619      	mov	r1, r3
 8000826:	4811      	ldr	r0, [pc, #68]	; (800086c <MX_TIM3_Init+0xe8>)
 8000828:	f004 f958 	bl	8004adc <HAL_TIMEx_MasterConfigSynchronization>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000832:	f000 fbd2 	bl	8000fda <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000836:	2360      	movs	r3, #96	; 0x60
 8000838:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800083a:	2300      	movs	r3, #0
 800083c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800083e:	2300      	movs	r3, #0
 8000840:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000842:	2300      	movs	r3, #0
 8000844:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000846:	463b      	mov	r3, r7
 8000848:	2208      	movs	r2, #8
 800084a:	4619      	mov	r1, r3
 800084c:	4807      	ldr	r0, [pc, #28]	; (800086c <MX_TIM3_Init+0xe8>)
 800084e:	f003 fb81 	bl	8003f54 <HAL_TIM_PWM_ConfigChannel>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000858:	f000 fbbf 	bl	8000fda <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800085c:	4803      	ldr	r0, [pc, #12]	; (800086c <MX_TIM3_Init+0xe8>)
 800085e:	f000 fcd5 	bl	800120c <HAL_TIM_MspPostInit>

}
 8000862:	bf00      	nop
 8000864:	3738      	adds	r7, #56	; 0x38
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	200004b0 	.word	0x200004b0
 8000870:	40000400 	.word	0x40000400

08000874 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b08c      	sub	sp, #48	; 0x30
 8000878:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800087a:	f107 0320 	add.w	r3, r7, #32
 800087e:	2200      	movs	r2, #0
 8000880:	601a      	str	r2, [r3, #0]
 8000882:	605a      	str	r2, [r3, #4]
 8000884:	609a      	str	r2, [r3, #8]
 8000886:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000888:	1d3b      	adds	r3, r7, #4
 800088a:	2200      	movs	r2, #0
 800088c:	601a      	str	r2, [r3, #0]
 800088e:	605a      	str	r2, [r3, #4]
 8000890:	609a      	str	r2, [r3, #8]
 8000892:	60da      	str	r2, [r3, #12]
 8000894:	611a      	str	r2, [r3, #16]
 8000896:	615a      	str	r2, [r3, #20]
 8000898:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800089a:	4b25      	ldr	r3, [pc, #148]	; (8000930 <MX_TIM12_Init+0xbc>)
 800089c:	4a25      	ldr	r2, [pc, #148]	; (8000934 <MX_TIM12_Init+0xc0>)
 800089e:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 80008a0:	4b23      	ldr	r3, [pc, #140]	; (8000930 <MX_TIM12_Init+0xbc>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008a6:	4b22      	ldr	r3, [pc, #136]	; (8000930 <MX_TIM12_Init+0xbc>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 80008ac:	4b20      	ldr	r3, [pc, #128]	; (8000930 <MX_TIM12_Init+0xbc>)
 80008ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80008b2:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008b4:	4b1e      	ldr	r3, [pc, #120]	; (8000930 <MX_TIM12_Init+0xbc>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008ba:	4b1d      	ldr	r3, [pc, #116]	; (8000930 <MX_TIM12_Init+0xbc>)
 80008bc:	2200      	movs	r2, #0
 80008be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 80008c0:	481b      	ldr	r0, [pc, #108]	; (8000930 <MX_TIM12_Init+0xbc>)
 80008c2:	f002 fffb 	bl	80038bc <HAL_TIM_Base_Init>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 80008cc:	f000 fb85 	bl	8000fda <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008d4:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 80008d6:	f107 0320 	add.w	r3, r7, #32
 80008da:	4619      	mov	r1, r3
 80008dc:	4814      	ldr	r0, [pc, #80]	; (8000930 <MX_TIM12_Init+0xbc>)
 80008de:	f003 fc4d 	bl	800417c <HAL_TIM_ConfigClockSource>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 80008e8:	f000 fb77 	bl	8000fda <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80008ec:	4810      	ldr	r0, [pc, #64]	; (8000930 <MX_TIM12_Init+0xbc>)
 80008ee:	f003 f8b5 	bl	8003a5c <HAL_TIM_PWM_Init>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 80008f8:	f000 fb6f 	bl	8000fda <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008fc:	2360      	movs	r3, #96	; 0x60
 80008fe:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000900:	2300      	movs	r3, #0
 8000902:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000904:	2300      	movs	r3, #0
 8000906:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000908:	2300      	movs	r3, #0
 800090a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800090c:	1d3b      	adds	r3, r7, #4
 800090e:	2200      	movs	r2, #0
 8000910:	4619      	mov	r1, r3
 8000912:	4807      	ldr	r0, [pc, #28]	; (8000930 <MX_TIM12_Init+0xbc>)
 8000914:	f003 fb1e 	bl	8003f54 <HAL_TIM_PWM_ConfigChannel>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 800091e:	f000 fb5c 	bl	8000fda <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8000922:	4803      	ldr	r0, [pc, #12]	; (8000930 <MX_TIM12_Init+0xbc>)
 8000924:	f000 fc72 	bl	800120c <HAL_TIM_MspPostInit>

}
 8000928:	bf00      	nop
 800092a:	3730      	adds	r7, #48	; 0x30
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	200004fc 	.word	0x200004fc
 8000934:	40001800 	.word	0x40001800

08000938 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_Init 0 */
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */
  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800093c:	4b14      	ldr	r3, [pc, #80]	; (8000990 <MX_USART3_UART_Init+0x58>)
 800093e:	4a15      	ldr	r2, [pc, #84]	; (8000994 <MX_USART3_UART_Init+0x5c>)
 8000940:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8000942:	4b13      	ldr	r3, [pc, #76]	; (8000990 <MX_USART3_UART_Init+0x58>)
 8000944:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000948:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800094a:	4b11      	ldr	r3, [pc, #68]	; (8000990 <MX_USART3_UART_Init+0x58>)
 800094c:	2200      	movs	r2, #0
 800094e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000950:	4b0f      	ldr	r3, [pc, #60]	; (8000990 <MX_USART3_UART_Init+0x58>)
 8000952:	2200      	movs	r2, #0
 8000954:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000956:	4b0e      	ldr	r3, [pc, #56]	; (8000990 <MX_USART3_UART_Init+0x58>)
 8000958:	2200      	movs	r2, #0
 800095a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800095c:	4b0c      	ldr	r3, [pc, #48]	; (8000990 <MX_USART3_UART_Init+0x58>)
 800095e:	220c      	movs	r2, #12
 8000960:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000962:	4b0b      	ldr	r3, [pc, #44]	; (8000990 <MX_USART3_UART_Init+0x58>)
 8000964:	2200      	movs	r2, #0
 8000966:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000968:	4b09      	ldr	r3, [pc, #36]	; (8000990 <MX_USART3_UART_Init+0x58>)
 800096a:	2200      	movs	r2, #0
 800096c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800096e:	4b08      	ldr	r3, [pc, #32]	; (8000990 <MX_USART3_UART_Init+0x58>)
 8000970:	2200      	movs	r2, #0
 8000972:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000974:	4b06      	ldr	r3, [pc, #24]	; (8000990 <MX_USART3_UART_Init+0x58>)
 8000976:	2200      	movs	r2, #0
 8000978:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800097a:	4805      	ldr	r0, [pc, #20]	; (8000990 <MX_USART3_UART_Init+0x58>)
 800097c:	f004 f95a 	bl	8004c34 <HAL_UART_Init>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000986:	f000 fb28 	bl	8000fda <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  /* USER CODE END USART3_Init 2 */

}
 800098a:	bf00      	nop
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	20000548 	.word	0x20000548
 8000994:	40004800 	.word	0x40004800

08000998 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_OTG_FS_Init 0 */
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */
  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800099c:	4b14      	ldr	r3, [pc, #80]	; (80009f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800099e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80009a2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80009a4:	4b12      	ldr	r3, [pc, #72]	; (80009f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009a6:	2206      	movs	r2, #6
 80009a8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80009aa:	4b11      	ldr	r3, [pc, #68]	; (80009f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009ac:	2202      	movs	r2, #2
 80009ae:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80009b0:	4b0f      	ldr	r3, [pc, #60]	; (80009f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009b6:	4b0e      	ldr	r3, [pc, #56]	; (80009f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009b8:	2202      	movs	r2, #2
 80009ba:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80009bc:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009be:	2201      	movs	r2, #1
 80009c0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80009c2:	4b0b      	ldr	r3, [pc, #44]	; (80009f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80009c8:	4b09      	ldr	r3, [pc, #36]	; (80009f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80009ce:	4b08      	ldr	r3, [pc, #32]	; (80009f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009d0:	2201      	movs	r2, #1
 80009d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80009d4:	4b06      	ldr	r3, [pc, #24]	; (80009f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80009da:	4805      	ldr	r0, [pc, #20]	; (80009f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009dc:	f001 fd29 	bl	8002432 <HAL_PCD_Init>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80009e6:	f000 faf8 	bl	8000fda <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */
  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80009ea:	bf00      	nop
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	200005d0 	.word	0x200005d0

080009f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b08c      	sub	sp, #48	; 0x30
 80009f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009fa:	f107 031c 	add.w	r3, r7, #28
 80009fe:	2200      	movs	r2, #0
 8000a00:	601a      	str	r2, [r3, #0]
 8000a02:	605a      	str	r2, [r3, #4]
 8000a04:	609a      	str	r2, [r3, #8]
 8000a06:	60da      	str	r2, [r3, #12]
 8000a08:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a0a:	4b46      	ldr	r3, [pc, #280]	; (8000b24 <MX_GPIO_Init+0x130>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	4a45      	ldr	r2, [pc, #276]	; (8000b24 <MX_GPIO_Init+0x130>)
 8000a10:	f043 0304 	orr.w	r3, r3, #4
 8000a14:	6313      	str	r3, [r2, #48]	; 0x30
 8000a16:	4b43      	ldr	r3, [pc, #268]	; (8000b24 <MX_GPIO_Init+0x130>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1a:	f003 0304 	and.w	r3, r3, #4
 8000a1e:	61bb      	str	r3, [r7, #24]
 8000a20:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a22:	4b40      	ldr	r3, [pc, #256]	; (8000b24 <MX_GPIO_Init+0x130>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a26:	4a3f      	ldr	r2, [pc, #252]	; (8000b24 <MX_GPIO_Init+0x130>)
 8000a28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a2e:	4b3d      	ldr	r3, [pc, #244]	; (8000b24 <MX_GPIO_Init+0x130>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a36:	617b      	str	r3, [r7, #20]
 8000a38:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3a:	4b3a      	ldr	r3, [pc, #232]	; (8000b24 <MX_GPIO_Init+0x130>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3e:	4a39      	ldr	r2, [pc, #228]	; (8000b24 <MX_GPIO_Init+0x130>)
 8000a40:	f043 0301 	orr.w	r3, r3, #1
 8000a44:	6313      	str	r3, [r2, #48]	; 0x30
 8000a46:	4b37      	ldr	r3, [pc, #220]	; (8000b24 <MX_GPIO_Init+0x130>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4a:	f003 0301 	and.w	r3, r3, #1
 8000a4e:	613b      	str	r3, [r7, #16]
 8000a50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a52:	4b34      	ldr	r3, [pc, #208]	; (8000b24 <MX_GPIO_Init+0x130>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a56:	4a33      	ldr	r2, [pc, #204]	; (8000b24 <MX_GPIO_Init+0x130>)
 8000a58:	f043 0302 	orr.w	r3, r3, #2
 8000a5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a5e:	4b31      	ldr	r3, [pc, #196]	; (8000b24 <MX_GPIO_Init+0x130>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a62:	f003 0302 	and.w	r3, r3, #2
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a6a:	4b2e      	ldr	r3, [pc, #184]	; (8000b24 <MX_GPIO_Init+0x130>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6e:	4a2d      	ldr	r2, [pc, #180]	; (8000b24 <MX_GPIO_Init+0x130>)
 8000a70:	f043 0308 	orr.w	r3, r3, #8
 8000a74:	6313      	str	r3, [r2, #48]	; 0x30
 8000a76:	4b2b      	ldr	r3, [pc, #172]	; (8000b24 <MX_GPIO_Init+0x130>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7a:	f003 0308 	and.w	r3, r3, #8
 8000a7e:	60bb      	str	r3, [r7, #8]
 8000a80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a82:	4b28      	ldr	r3, [pc, #160]	; (8000b24 <MX_GPIO_Init+0x130>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a86:	4a27      	ldr	r2, [pc, #156]	; (8000b24 <MX_GPIO_Init+0x130>)
 8000a88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a8e:	4b25      	ldr	r3, [pc, #148]	; (8000b24 <MX_GPIO_Init+0x130>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a96:	607b      	str	r3, [r7, #4]
 8000a98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2140      	movs	r1, #64	; 0x40
 8000a9e:	4822      	ldr	r0, [pc, #136]	; (8000b28 <MX_GPIO_Init+0x134>)
 8000aa0:	f001 fcae 	bl	8002400 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	2180      	movs	r1, #128	; 0x80
 8000aa8:	4820      	ldr	r0, [pc, #128]	; (8000b2c <MX_GPIO_Init+0x138>)
 8000aaa:	f001 fca9 	bl	8002400 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000aae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ab2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ab4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ab8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aba:	2300      	movs	r3, #0
 8000abc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000abe:	f107 031c 	add.w	r3, r7, #28
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	481a      	ldr	r0, [pc, #104]	; (8000b30 <MX_GPIO_Init+0x13c>)
 8000ac6:	f001 fad7 	bl	8002078 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000aca:	2340      	movs	r3, #64	; 0x40
 8000acc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000ada:	f107 031c 	add.w	r3, r7, #28
 8000ade:	4619      	mov	r1, r3
 8000ae0:	4811      	ldr	r0, [pc, #68]	; (8000b28 <MX_GPIO_Init+0x134>)
 8000ae2:	f001 fac9 	bl	8002078 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000ae6:	2380      	movs	r3, #128	; 0x80
 8000ae8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aea:	2300      	movs	r3, #0
 8000aec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aee:	2300      	movs	r3, #0
 8000af0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000af2:	f107 031c 	add.w	r3, r7, #28
 8000af6:	4619      	mov	r1, r3
 8000af8:	480b      	ldr	r0, [pc, #44]	; (8000b28 <MX_GPIO_Init+0x134>)
 8000afa:	f001 fabd 	bl	8002078 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000afe:	2380      	movs	r3, #128	; 0x80
 8000b00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b02:	2301      	movs	r3, #1
 8000b04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b06:	2300      	movs	r3, #0
 8000b08:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b0e:	f107 031c 	add.w	r3, r7, #28
 8000b12:	4619      	mov	r1, r3
 8000b14:	4805      	ldr	r0, [pc, #20]	; (8000b2c <MX_GPIO_Init+0x138>)
 8000b16:	f001 faaf 	bl	8002078 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b1a:	bf00      	nop
 8000b1c:	3730      	adds	r7, #48	; 0x30
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40023800 	.word	0x40023800
 8000b28:	40021800 	.word	0x40021800
 8000b2c:	40020400 	.word	0x40020400
 8000b30:	40020800 	.word	0x40020800

08000b34 <setPWM>:
	}
}


//function sets PWM to a desired value from 0 - 11
void setPWM(enum led led, int value){
 8000b34:	b480      	push	{r7}
 8000b36:	b085      	sub	sp, #20
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	6039      	str	r1, [r7, #0]
 8000b3e:	71fb      	strb	r3, [r7, #7]

	int dutyCycle = 0;
 8000b40:	2300      	movs	r3, #0
 8000b42:	60fb      	str	r3, [r7, #12]

		switch(value){	//set the duty cycle
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	2b0a      	cmp	r3, #10
 8000b48:	f200 808e 	bhi.w	8000c68 <setPWM+0x134>
 8000b4c:	a201      	add	r2, pc, #4	; (adr r2, 8000b54 <setPWM+0x20>)
 8000b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b52:	bf00      	nop
 8000b54:	08000b81 	.word	0x08000b81
 8000b58:	08000b87 	.word	0x08000b87
 8000b5c:	08000b9b 	.word	0x08000b9b
 8000b60:	08000bb1 	.word	0x08000bb1
 8000b64:	08000bcb 	.word	0x08000bcb
 8000b68:	08000be1 	.word	0x08000be1
 8000b6c:	08000bfb 	.word	0x08000bfb
 8000b70:	08000c17 	.word	0x08000c17
 8000b74:	08000c31 	.word	0x08000c31
 8000b78:	08000c47 	.word	0x08000c47
 8000b7c:	08000c61 	.word	0x08000c61
			case 0:
				dutyCycle =0;
 8000b80:	2300      	movs	r3, #0
 8000b82:	60fb      	str	r3, [r7, #12]
				break;
 8000b84:	e072      	b.n	8000c6c <setPWM+0x138>
			case 1:
				dutyCycle =(max/10);
 8000b86:	4b43      	ldr	r3, [pc, #268]	; (8000c94 <setPWM+0x160>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4a43      	ldr	r2, [pc, #268]	; (8000c98 <setPWM+0x164>)
 8000b8c:	fb82 1203 	smull	r1, r2, r2, r3
 8000b90:	1092      	asrs	r2, r2, #2
 8000b92:	17db      	asrs	r3, r3, #31
 8000b94:	1ad3      	subs	r3, r2, r3
 8000b96:	60fb      	str	r3, [r7, #12]
				break;
 8000b98:	e068      	b.n	8000c6c <setPWM+0x138>
			case 2:
				dutyCycle =2*(max/10);
 8000b9a:	4b3e      	ldr	r3, [pc, #248]	; (8000c94 <setPWM+0x160>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a3e      	ldr	r2, [pc, #248]	; (8000c98 <setPWM+0x164>)
 8000ba0:	fb82 1203 	smull	r1, r2, r2, r3
 8000ba4:	1092      	asrs	r2, r2, #2
 8000ba6:	17db      	asrs	r3, r3, #31
 8000ba8:	1ad3      	subs	r3, r2, r3
 8000baa:	005b      	lsls	r3, r3, #1
 8000bac:	60fb      	str	r3, [r7, #12]
				break;
 8000bae:	e05d      	b.n	8000c6c <setPWM+0x138>
			case 3:
				dutyCycle =3*(max/10);
 8000bb0:	4b38      	ldr	r3, [pc, #224]	; (8000c94 <setPWM+0x160>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a38      	ldr	r2, [pc, #224]	; (8000c98 <setPWM+0x164>)
 8000bb6:	fb82 1203 	smull	r1, r2, r2, r3
 8000bba:	1092      	asrs	r2, r2, #2
 8000bbc:	17db      	asrs	r3, r3, #31
 8000bbe:	1ad2      	subs	r2, r2, r3
 8000bc0:	4613      	mov	r3, r2
 8000bc2:	005b      	lsls	r3, r3, #1
 8000bc4:	4413      	add	r3, r2
 8000bc6:	60fb      	str	r3, [r7, #12]
				break;
 8000bc8:	e050      	b.n	8000c6c <setPWM+0x138>
			case 4:
				dutyCycle =4*(max/10);
 8000bca:	4b32      	ldr	r3, [pc, #200]	; (8000c94 <setPWM+0x160>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	4a32      	ldr	r2, [pc, #200]	; (8000c98 <setPWM+0x164>)
 8000bd0:	fb82 1203 	smull	r1, r2, r2, r3
 8000bd4:	1092      	asrs	r2, r2, #2
 8000bd6:	17db      	asrs	r3, r3, #31
 8000bd8:	1ad3      	subs	r3, r2, r3
 8000bda:	009b      	lsls	r3, r3, #2
 8000bdc:	60fb      	str	r3, [r7, #12]
				break;
 8000bde:	e045      	b.n	8000c6c <setPWM+0x138>
			case 5:
				dutyCycle =5*(max/10);
 8000be0:	4b2c      	ldr	r3, [pc, #176]	; (8000c94 <setPWM+0x160>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a2c      	ldr	r2, [pc, #176]	; (8000c98 <setPWM+0x164>)
 8000be6:	fb82 1203 	smull	r1, r2, r2, r3
 8000bea:	1092      	asrs	r2, r2, #2
 8000bec:	17db      	asrs	r3, r3, #31
 8000bee:	1ad2      	subs	r2, r2, r3
 8000bf0:	4613      	mov	r3, r2
 8000bf2:	009b      	lsls	r3, r3, #2
 8000bf4:	4413      	add	r3, r2
 8000bf6:	60fb      	str	r3, [r7, #12]
				break;
 8000bf8:	e038      	b.n	8000c6c <setPWM+0x138>
			case 6:
				dutyCycle =6*(max/10);
 8000bfa:	4b26      	ldr	r3, [pc, #152]	; (8000c94 <setPWM+0x160>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4a26      	ldr	r2, [pc, #152]	; (8000c98 <setPWM+0x164>)
 8000c00:	fb82 1203 	smull	r1, r2, r2, r3
 8000c04:	1092      	asrs	r2, r2, #2
 8000c06:	17db      	asrs	r3, r3, #31
 8000c08:	1ad2      	subs	r2, r2, r3
 8000c0a:	4613      	mov	r3, r2
 8000c0c:	005b      	lsls	r3, r3, #1
 8000c0e:	4413      	add	r3, r2
 8000c10:	005b      	lsls	r3, r3, #1
 8000c12:	60fb      	str	r3, [r7, #12]
				break;
 8000c14:	e02a      	b.n	8000c6c <setPWM+0x138>
			case 7:
				dutyCycle =7*(max/10);
 8000c16:	4b1f      	ldr	r3, [pc, #124]	; (8000c94 <setPWM+0x160>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	4a1f      	ldr	r2, [pc, #124]	; (8000c98 <setPWM+0x164>)
 8000c1c:	fb82 1203 	smull	r1, r2, r2, r3
 8000c20:	1092      	asrs	r2, r2, #2
 8000c22:	17db      	asrs	r3, r3, #31
 8000c24:	1ad2      	subs	r2, r2, r3
 8000c26:	4613      	mov	r3, r2
 8000c28:	00db      	lsls	r3, r3, #3
 8000c2a:	1a9b      	subs	r3, r3, r2
 8000c2c:	60fb      	str	r3, [r7, #12]
				break;
 8000c2e:	e01d      	b.n	8000c6c <setPWM+0x138>
			case 8:
				dutyCycle =8*(max/10);
 8000c30:	4b18      	ldr	r3, [pc, #96]	; (8000c94 <setPWM+0x160>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a18      	ldr	r2, [pc, #96]	; (8000c98 <setPWM+0x164>)
 8000c36:	fb82 1203 	smull	r1, r2, r2, r3
 8000c3a:	1092      	asrs	r2, r2, #2
 8000c3c:	17db      	asrs	r3, r3, #31
 8000c3e:	1ad3      	subs	r3, r2, r3
 8000c40:	00db      	lsls	r3, r3, #3
 8000c42:	60fb      	str	r3, [r7, #12]
				break;
 8000c44:	e012      	b.n	8000c6c <setPWM+0x138>
			case 9:
				dutyCycle =9*(max/10);
 8000c46:	4b13      	ldr	r3, [pc, #76]	; (8000c94 <setPWM+0x160>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4a13      	ldr	r2, [pc, #76]	; (8000c98 <setPWM+0x164>)
 8000c4c:	fb82 1203 	smull	r1, r2, r2, r3
 8000c50:	1092      	asrs	r2, r2, #2
 8000c52:	17db      	asrs	r3, r3, #31
 8000c54:	1ad2      	subs	r2, r2, r3
 8000c56:	4613      	mov	r3, r2
 8000c58:	00db      	lsls	r3, r3, #3
 8000c5a:	4413      	add	r3, r2
 8000c5c:	60fb      	str	r3, [r7, #12]
				break;
 8000c5e:	e005      	b.n	8000c6c <setPWM+0x138>
			case 10:
				dutyCycle = max;
 8000c60:	4b0c      	ldr	r3, [pc, #48]	; (8000c94 <setPWM+0x160>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	60fb      	str	r3, [r7, #12]
				break;
 8000c66:	e001      	b.n	8000c6c <setPWM+0x138>
			default:
				dutyCycle = 0;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	60fb      	str	r3, [r7, #12]
		}

		if(led == green){
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	d103      	bne.n	8000c7a <setPWM+0x146>
			TIM3->CCR3 = dutyCycle;
 8000c72:	4a0a      	ldr	r2, [pc, #40]	; (8000c9c <setPWM+0x168>)
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	63d3      	str	r3, [r2, #60]	; 0x3c
		}

		else if (led == red){
			TIM12->CCR1 = dutyCycle;
		}
}
 8000c78:	e005      	b.n	8000c86 <setPWM+0x152>
		else if (led == red){
 8000c7a:	79fb      	ldrb	r3, [r7, #7]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d102      	bne.n	8000c86 <setPWM+0x152>
			TIM12->CCR1 = dutyCycle;
 8000c80:	4a07      	ldr	r2, [pc, #28]	; (8000ca0 <setPWM+0x16c>)
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	6353      	str	r3, [r2, #52]	; 0x34
}
 8000c86:	bf00      	nop
 8000c88:	3714      	adds	r7, #20
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	20000004 	.word	0x20000004
 8000c98:	66666667 	.word	0x66666667
 8000c9c:	40000400 	.word	0x40000400
 8000ca0:	40001800 	.word	0x40001800

08000ca4 <killSwitch>:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
		}

}

void killSwitch(){	//implement killSwitch functionality
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0

	 if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET) {
 8000ca8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cac:	4808      	ldr	r0, [pc, #32]	; (8000cd0 <killSwitch+0x2c>)
 8000cae:	f001 fb8f 	bl	80023d0 <HAL_GPIO_ReadPin>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d108      	bne.n	8000cca <killSwitch+0x26>

		 TIM3->CCR3 = 0;
 8000cb8:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <killSwitch+0x30>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	63da      	str	r2, [r3, #60]	; 0x3c
		 TIM12->CCR1 = 0;
 8000cbe:	4b06      	ldr	r3, [pc, #24]	; (8000cd8 <killSwitch+0x34>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	635a      	str	r2, [r3, #52]	; 0x34
		 osDelay(200);	//debouncing delay
 8000cc4:	20c8      	movs	r0, #200	; 0xc8
 8000cc6:	f005 fc44 	bl	8006552 <osDelay>

	 }
}
 8000cca:	bf00      	nop
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	40020800 	.word	0x40020800
 8000cd4:	40000400 	.word	0x40000400
 8000cd8:	40001800 	.word	0x40001800

08000cdc <StartDefaultTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

/* Infinite loop */
	for(;;)
	{
		killSwitch();
 8000ce4:	f7ff ffde 	bl	8000ca4 <killSwitch>
 8000ce8:	e7fc      	b.n	8000ce4 <StartDefaultTask+0x8>
	...

08000cec <SetPwmTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SetPwmTask */
void SetPwmTask(void const * argument)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b086      	sub	sp, #24
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
	for(;;)
	{

		 BaseType_t status;
		 uint8_t a,c,d;
		 uint8_t b =0x00;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	73bb      	strb	r3, [r7, #14]
		 status = xQueueReceive(PwmDataBufferHandle, &a, portMAX_DELAY);
 8000cf8:	4b9e      	ldr	r3, [pc, #632]	; (8000f74 <SetPwmTask+0x288>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f107 0111 	add.w	r1, r7, #17
 8000d00:	f04f 32ff 	mov.w	r2, #4294967295
 8000d04:	4618      	mov	r0, r3
 8000d06:	f005 ff03 	bl	8006b10 <xQueueReceive>
 8000d0a:	6178      	str	r0, [r7, #20]

			 if(status == pdPASS){	//if the queue is recieved succesfully
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	2b01      	cmp	r3, #1
 8000d10:	f040 8146 	bne.w	8000fa0 <SetPwmTask+0x2b4>

					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8000d14:	2201      	movs	r2, #1
 8000d16:	2180      	movs	r1, #128	; 0x80
 8000d18:	4897      	ldr	r0, [pc, #604]	; (8000f78 <SetPwmTask+0x28c>)
 8000d1a:	f001 fb71 	bl	8002400 <HAL_GPIO_WritePin>


				 if(!active){
 8000d1e:	4b97      	ldr	r3, [pc, #604]	; (8000f7c <SetPwmTask+0x290>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	f083 0301 	eor.w	r3, r3, #1
 8000d26:	b2db      	uxtb	r3, r3
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d00b      	beq.n	8000d44 <SetPwmTask+0x58>

					 setPWM(redLed, 0);
 8000d2c:	4b94      	ldr	r3, [pc, #592]	; (8000f80 <SetPwmTask+0x294>)
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	2100      	movs	r1, #0
 8000d32:	4618      	mov	r0, r3
 8000d34:	f7ff fefe 	bl	8000b34 <setPWM>
					 setPWM(greenLed, 0);
 8000d38:	4b92      	ldr	r3, [pc, #584]	; (8000f84 <SetPwmTask+0x298>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f7ff fef8 	bl	8000b34 <setPWM>
				 }

				 if(a==255){	//if the data is 255 start the readin
 8000d44:	7c7b      	ldrb	r3, [r7, #17]
 8000d46:	2bff      	cmp	r3, #255	; 0xff
 8000d48:	f040 812a 	bne.w	8000fa0 <SetPwmTask+0x2b4>



					xQueueReceive(PwmDataBufferHandle, &b, portMAX_DELAY);
 8000d4c:	4b89      	ldr	r3, [pc, #548]	; (8000f74 <SetPwmTask+0x288>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f107 010e 	add.w	r1, r7, #14
 8000d54:	f04f 32ff 	mov.w	r2, #4294967295
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f005 fed9 	bl	8006b10 <xQueueReceive>
					xQueueReceive(PwmDataBufferHandle, &c, portMAX_DELAY);
 8000d5e:	4b85      	ldr	r3, [pc, #532]	; (8000f74 <SetPwmTask+0x288>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	f107 0110 	add.w	r1, r7, #16
 8000d66:	f04f 32ff 	mov.w	r2, #4294967295
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f005 fed0 	bl	8006b10 <xQueueReceive>
					xQueueReceive(PwmDataBufferHandle, &d, portMAX_DELAY);
 8000d70:	4b80      	ldr	r3, [pc, #512]	; (8000f74 <SetPwmTask+0x288>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f107 010f 	add.w	r1, r7, #15
 8000d78:	f04f 32ff 	mov.w	r2, #4294967295
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f005 fec7 	bl	8006b10 <xQueueReceive>

					b = (uint8_t)b;
 8000d82:	7bbb      	ldrb	r3, [r7, #14]
 8000d84:	73bb      	strb	r3, [r7, #14]
					c = (uint8_t)c;
 8000d86:	7c3b      	ldrb	r3, [r7, #16]
 8000d88:	743b      	strb	r3, [r7, #16]
					d = (uint8_t)d;
 8000d8a:	7bfb      	ldrb	r3, [r7, #15]
 8000d8c:	73fb      	strb	r3, [r7, #15]

					uint8_t green_pwm = (b >> 4) & 0x0F; // Extract the upper 4 bits
 8000d8e:	7bbb      	ldrb	r3, [r7, #14]
 8000d90:	091b      	lsrs	r3, r3, #4
 8000d92:	74fb      	strb	r3, [r7, #19]
					uint8_t red_pwm = b & 0x0F;
 8000d94:	7bbb      	ldrb	r3, [r7, #14]
 8000d96:	f003 030f 	and.w	r3, r3, #15
 8000d9a:	74bb      	strb	r3, [r7, #18]

					if((255^b^c^d) == 0){
 8000d9c:	7bba      	ldrb	r2, [r7, #14]
 8000d9e:	7c3b      	ldrb	r3, [r7, #16]
 8000da0:	4053      	eors	r3, r2
 8000da2:	b2da      	uxtb	r2, r3
 8000da4:	7bfb      	ldrb	r3, [r7, #15]
 8000da6:	4053      	eors	r3, r2
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	2bff      	cmp	r3, #255	; 0xff
 8000dac:	f040 80f8 	bne.w	8000fa0 <SetPwmTask+0x2b4>

						if (c == 0b0010) {
 8000db0:	7c3b      	ldrb	r3, [r7, #16]
 8000db2:	2b02      	cmp	r3, #2
 8000db4:	d103      	bne.n	8000dbe <SetPwmTask+0xd2>
						    active = true;
 8000db6:	4b71      	ldr	r3, [pc, #452]	; (8000f7c <SetPwmTask+0x290>)
 8000db8:	2201      	movs	r2, #1
 8000dba:	701a      	strb	r2, [r3, #0]
 8000dbc:	e005      	b.n	8000dca <SetPwmTask+0xde>
						} else if (c == 0b0001) {
 8000dbe:	7c3b      	ldrb	r3, [r7, #16]
 8000dc0:	2b01      	cmp	r3, #1
 8000dc2:	d102      	bne.n	8000dca <SetPwmTask+0xde>
						    active = false;
 8000dc4:	4b6d      	ldr	r3, [pc, #436]	; (8000f7c <SetPwmTask+0x290>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	701a      	strb	r2, [r3, #0]
						}

						if (green_pwm == 0b0000) {
 8000dca:	7cfb      	ldrb	r3, [r7, #19]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d106      	bne.n	8000dde <SetPwmTask+0xf2>
							setPWM(greenLed, 0);  // Green PWM = 0%
 8000dd0:	4b6c      	ldr	r3, [pc, #432]	; (8000f84 <SetPwmTask+0x298>)
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f7ff feac 	bl	8000b34 <setPWM>
 8000ddc:	e065      	b.n	8000eaa <SetPwmTask+0x1be>
						} else if (green_pwm == 0b0001) {
 8000dde:	7cfb      	ldrb	r3, [r7, #19]
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d106      	bne.n	8000df2 <SetPwmTask+0x106>
							setPWM(greenLed, 1); // Green PWM = 10%
 8000de4:	4b67      	ldr	r3, [pc, #412]	; (8000f84 <SetPwmTask+0x298>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	2101      	movs	r1, #1
 8000dea:	4618      	mov	r0, r3
 8000dec:	f7ff fea2 	bl	8000b34 <setPWM>
 8000df0:	e05b      	b.n	8000eaa <SetPwmTask+0x1be>
						} else if (green_pwm == 0b0010) {
 8000df2:	7cfb      	ldrb	r3, [r7, #19]
 8000df4:	2b02      	cmp	r3, #2
 8000df6:	d106      	bne.n	8000e06 <SetPwmTask+0x11a>
							setPWM(greenLed, 2); // Green PWM = 20%
 8000df8:	4b62      	ldr	r3, [pc, #392]	; (8000f84 <SetPwmTask+0x298>)
 8000dfa:	781b      	ldrb	r3, [r3, #0]
 8000dfc:	2102      	movs	r1, #2
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f7ff fe98 	bl	8000b34 <setPWM>
 8000e04:	e051      	b.n	8000eaa <SetPwmTask+0x1be>
						} else if (green_pwm == 0b0011) {
 8000e06:	7cfb      	ldrb	r3, [r7, #19]
 8000e08:	2b03      	cmp	r3, #3
 8000e0a:	d106      	bne.n	8000e1a <SetPwmTask+0x12e>
							setPWM(greenLed, 3); // Green PWM = 30%
 8000e0c:	4b5d      	ldr	r3, [pc, #372]	; (8000f84 <SetPwmTask+0x298>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	2103      	movs	r1, #3
 8000e12:	4618      	mov	r0, r3
 8000e14:	f7ff fe8e 	bl	8000b34 <setPWM>
 8000e18:	e047      	b.n	8000eaa <SetPwmTask+0x1be>
						} else if (green_pwm == 0b0100) {
 8000e1a:	7cfb      	ldrb	r3, [r7, #19]
 8000e1c:	2b04      	cmp	r3, #4
 8000e1e:	d106      	bne.n	8000e2e <SetPwmTask+0x142>
							setPWM(greenLed, 4); // Green PWM = 40%
 8000e20:	4b58      	ldr	r3, [pc, #352]	; (8000f84 <SetPwmTask+0x298>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	2104      	movs	r1, #4
 8000e26:	4618      	mov	r0, r3
 8000e28:	f7ff fe84 	bl	8000b34 <setPWM>
 8000e2c:	e03d      	b.n	8000eaa <SetPwmTask+0x1be>
						} else if (green_pwm == 0b0101) {
 8000e2e:	7cfb      	ldrb	r3, [r7, #19]
 8000e30:	2b05      	cmp	r3, #5
 8000e32:	d106      	bne.n	8000e42 <SetPwmTask+0x156>
							setPWM(greenLed, 5); // Green PWM = 50%
 8000e34:	4b53      	ldr	r3, [pc, #332]	; (8000f84 <SetPwmTask+0x298>)
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	2105      	movs	r1, #5
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f7ff fe7a 	bl	8000b34 <setPWM>
 8000e40:	e033      	b.n	8000eaa <SetPwmTask+0x1be>
						} else if (green_pwm == 0b0110) {
 8000e42:	7cfb      	ldrb	r3, [r7, #19]
 8000e44:	2b06      	cmp	r3, #6
 8000e46:	d106      	bne.n	8000e56 <SetPwmTask+0x16a>
							setPWM(greenLed, 6); // Green PWM = 60%
 8000e48:	4b4e      	ldr	r3, [pc, #312]	; (8000f84 <SetPwmTask+0x298>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	2106      	movs	r1, #6
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f7ff fe70 	bl	8000b34 <setPWM>
 8000e54:	e029      	b.n	8000eaa <SetPwmTask+0x1be>
						} else if (green_pwm == 0b0111) {
 8000e56:	7cfb      	ldrb	r3, [r7, #19]
 8000e58:	2b07      	cmp	r3, #7
 8000e5a:	d106      	bne.n	8000e6a <SetPwmTask+0x17e>
							setPWM(greenLed, 7); // Green PWM = 70%
 8000e5c:	4b49      	ldr	r3, [pc, #292]	; (8000f84 <SetPwmTask+0x298>)
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	2107      	movs	r1, #7
 8000e62:	4618      	mov	r0, r3
 8000e64:	f7ff fe66 	bl	8000b34 <setPWM>
 8000e68:	e01f      	b.n	8000eaa <SetPwmTask+0x1be>
						} else if (green_pwm == 0b1000) {
 8000e6a:	7cfb      	ldrb	r3, [r7, #19]
 8000e6c:	2b08      	cmp	r3, #8
 8000e6e:	d106      	bne.n	8000e7e <SetPwmTask+0x192>
							setPWM(greenLed, 8); // Green PWM = 80%
 8000e70:	4b44      	ldr	r3, [pc, #272]	; (8000f84 <SetPwmTask+0x298>)
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	2108      	movs	r1, #8
 8000e76:	4618      	mov	r0, r3
 8000e78:	f7ff fe5c 	bl	8000b34 <setPWM>
 8000e7c:	e015      	b.n	8000eaa <SetPwmTask+0x1be>
						} else if (green_pwm == 0b1001) {
 8000e7e:	7cfb      	ldrb	r3, [r7, #19]
 8000e80:	2b09      	cmp	r3, #9
 8000e82:	d106      	bne.n	8000e92 <SetPwmTask+0x1a6>
							setPWM(greenLed, 9); // Green PWM = 90%
 8000e84:	4b3f      	ldr	r3, [pc, #252]	; (8000f84 <SetPwmTask+0x298>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	2109      	movs	r1, #9
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff fe52 	bl	8000b34 <setPWM>
 8000e90:	e00b      	b.n	8000eaa <SetPwmTask+0x1be>
						} else if (green_pwm >= 0b1010 && green_pwm <= 0b1111) {
 8000e92:	7cfb      	ldrb	r3, [r7, #19]
 8000e94:	2b09      	cmp	r3, #9
 8000e96:	d908      	bls.n	8000eaa <SetPwmTask+0x1be>
 8000e98:	7cfb      	ldrb	r3, [r7, #19]
 8000e9a:	2b0f      	cmp	r3, #15
 8000e9c:	d805      	bhi.n	8000eaa <SetPwmTask+0x1be>
							setPWM(greenLed, 10); // Green PWM = 100%
 8000e9e:	4b39      	ldr	r3, [pc, #228]	; (8000f84 <SetPwmTask+0x298>)
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	210a      	movs	r1, #10
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff fe45 	bl	8000b34 <setPWM>
						}

						if (red_pwm == 0b0000) {
 8000eaa:	7cbb      	ldrb	r3, [r7, #18]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d106      	bne.n	8000ebe <SetPwmTask+0x1d2>
							setPWM(redLed, 0);  // Green PWM = 0%
 8000eb0:	4b33      	ldr	r3, [pc, #204]	; (8000f80 <SetPwmTask+0x294>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f7ff fe3c 	bl	8000b34 <setPWM>
 8000ebc:	e070      	b.n	8000fa0 <SetPwmTask+0x2b4>
						} else if (red_pwm == 0b0001) {
 8000ebe:	7cbb      	ldrb	r3, [r7, #18]
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d106      	bne.n	8000ed2 <SetPwmTask+0x1e6>
							setPWM(redLed, 1); // Green PWM = 10%
 8000ec4:	4b2e      	ldr	r3, [pc, #184]	; (8000f80 <SetPwmTask+0x294>)
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	2101      	movs	r1, #1
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f7ff fe32 	bl	8000b34 <setPWM>
 8000ed0:	e066      	b.n	8000fa0 <SetPwmTask+0x2b4>
						} else if (red_pwm == 0b0010) {
 8000ed2:	7cbb      	ldrb	r3, [r7, #18]
 8000ed4:	2b02      	cmp	r3, #2
 8000ed6:	d106      	bne.n	8000ee6 <SetPwmTask+0x1fa>
							setPWM(redLed, 2); // Green PWM = 20%
 8000ed8:	4b29      	ldr	r3, [pc, #164]	; (8000f80 <SetPwmTask+0x294>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	2102      	movs	r1, #2
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f7ff fe28 	bl	8000b34 <setPWM>
 8000ee4:	e05c      	b.n	8000fa0 <SetPwmTask+0x2b4>
						} else if (red_pwm == 0b0011) {
 8000ee6:	7cbb      	ldrb	r3, [r7, #18]
 8000ee8:	2b03      	cmp	r3, #3
 8000eea:	d106      	bne.n	8000efa <SetPwmTask+0x20e>
							setPWM(redLed, 3); // Green PWM = 30%
 8000eec:	4b24      	ldr	r3, [pc, #144]	; (8000f80 <SetPwmTask+0x294>)
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	2103      	movs	r1, #3
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff fe1e 	bl	8000b34 <setPWM>
 8000ef8:	e052      	b.n	8000fa0 <SetPwmTask+0x2b4>
						} else if (red_pwm == 0b0100) {
 8000efa:	7cbb      	ldrb	r3, [r7, #18]
 8000efc:	2b04      	cmp	r3, #4
 8000efe:	d106      	bne.n	8000f0e <SetPwmTask+0x222>
							setPWM(redLed, 4); // Green PWM = 40%
 8000f00:	4b1f      	ldr	r3, [pc, #124]	; (8000f80 <SetPwmTask+0x294>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	2104      	movs	r1, #4
 8000f06:	4618      	mov	r0, r3
 8000f08:	f7ff fe14 	bl	8000b34 <setPWM>
 8000f0c:	e048      	b.n	8000fa0 <SetPwmTask+0x2b4>
						} else if (red_pwm == 0b0101) {
 8000f0e:	7cbb      	ldrb	r3, [r7, #18]
 8000f10:	2b05      	cmp	r3, #5
 8000f12:	d106      	bne.n	8000f22 <SetPwmTask+0x236>
							setPWM(redLed, 5); // Green PWM = 50%
 8000f14:	4b1a      	ldr	r3, [pc, #104]	; (8000f80 <SetPwmTask+0x294>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	2105      	movs	r1, #5
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff fe0a 	bl	8000b34 <setPWM>
 8000f20:	e03e      	b.n	8000fa0 <SetPwmTask+0x2b4>
						} else if (red_pwm == 0b0110) {
 8000f22:	7cbb      	ldrb	r3, [r7, #18]
 8000f24:	2b06      	cmp	r3, #6
 8000f26:	d106      	bne.n	8000f36 <SetPwmTask+0x24a>
							setPWM(redLed, 6); // Green PWM = 60%
 8000f28:	4b15      	ldr	r3, [pc, #84]	; (8000f80 <SetPwmTask+0x294>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	2106      	movs	r1, #6
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f7ff fe00 	bl	8000b34 <setPWM>
 8000f34:	e034      	b.n	8000fa0 <SetPwmTask+0x2b4>
						} else if (red_pwm == 0b0111) {
 8000f36:	7cbb      	ldrb	r3, [r7, #18]
 8000f38:	2b07      	cmp	r3, #7
 8000f3a:	d106      	bne.n	8000f4a <SetPwmTask+0x25e>
							setPWM(redLed, 7); // Green PWM = 70%
 8000f3c:	4b10      	ldr	r3, [pc, #64]	; (8000f80 <SetPwmTask+0x294>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	2107      	movs	r1, #7
 8000f42:	4618      	mov	r0, r3
 8000f44:	f7ff fdf6 	bl	8000b34 <setPWM>
 8000f48:	e02a      	b.n	8000fa0 <SetPwmTask+0x2b4>
						} else if (red_pwm == 0b1000) {
 8000f4a:	7cbb      	ldrb	r3, [r7, #18]
 8000f4c:	2b08      	cmp	r3, #8
 8000f4e:	d106      	bne.n	8000f5e <SetPwmTask+0x272>
							setPWM(redLed, 8); // Green PWM = 80%
 8000f50:	4b0b      	ldr	r3, [pc, #44]	; (8000f80 <SetPwmTask+0x294>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	2108      	movs	r1, #8
 8000f56:	4618      	mov	r0, r3
 8000f58:	f7ff fdec 	bl	8000b34 <setPWM>
 8000f5c:	e020      	b.n	8000fa0 <SetPwmTask+0x2b4>
						} else if (red_pwm == 0b1001) {
 8000f5e:	7cbb      	ldrb	r3, [r7, #18]
 8000f60:	2b09      	cmp	r3, #9
 8000f62:	d111      	bne.n	8000f88 <SetPwmTask+0x29c>
							setPWM(redLed, 9); // Green PWM = 90%
 8000f64:	4b06      	ldr	r3, [pc, #24]	; (8000f80 <SetPwmTask+0x294>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	2109      	movs	r1, #9
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f7ff fde2 	bl	8000b34 <setPWM>
 8000f70:	e016      	b.n	8000fa0 <SetPwmTask+0x2b4>
 8000f72:	bf00      	nop
 8000f74:	20000ae0 	.word	0x20000ae0
 8000f78:	40020400 	.word	0x40020400
 8000f7c:	20000ae5 	.word	0x20000ae5
 8000f80:	20000ae4 	.word	0x20000ae4
 8000f84:	20000000 	.word	0x20000000
						} else if (red_pwm >= 0b1010 && red_pwm <= 0b1111) {
 8000f88:	7cbb      	ldrb	r3, [r7, #18]
 8000f8a:	2b09      	cmp	r3, #9
 8000f8c:	d908      	bls.n	8000fa0 <SetPwmTask+0x2b4>
 8000f8e:	7cbb      	ldrb	r3, [r7, #18]
 8000f90:	2b0f      	cmp	r3, #15
 8000f92:	d805      	bhi.n	8000fa0 <SetPwmTask+0x2b4>
							setPWM(redLed, 10); // Green PWM = 100%
 8000f94:	4b07      	ldr	r3, [pc, #28]	; (8000fb4 <SetPwmTask+0x2c8>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	210a      	movs	r1, #10
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f7ff fdca 	bl	8000b34 <setPWM>


			// }
		 }
	 }
			 osDelay(200);	//debouncing delay
 8000fa0:	20c8      	movs	r0, #200	; 0xc8
 8000fa2:	f005 fad6 	bl	8006552 <osDelay>

HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	2180      	movs	r1, #128	; 0x80
 8000faa:	4803      	ldr	r0, [pc, #12]	; (8000fb8 <SetPwmTask+0x2cc>)
 8000fac:	f001 fa28 	bl	8002400 <HAL_GPIO_WritePin>
	{
 8000fb0:	e6a0      	b.n	8000cf4 <SetPwmTask+0x8>
 8000fb2:	bf00      	nop
 8000fb4:	20000ae4 	.word	0x20000ae4
 8000fb8:	40020400 	.word	0x40020400

08000fbc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000fcc:	d101      	bne.n	8000fd2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000fce:	f000 fb75 	bl	80016bc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  /* USER CODE END Callback 1 */
}
 8000fd2:	bf00      	nop
 8000fd4:	3708      	adds	r7, #8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}

08000fda <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fde:	b672      	cpsid	i
}
 8000fe0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
/* User can add his own implementation to report the HAL error return state */
__disable_irq();
while (1)
 8000fe2:	e7fe      	b.n	8000fe2 <Error_Handler+0x8>

08000fe4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000fea:	4b11      	ldr	r3, [pc, #68]	; (8001030 <HAL_MspInit+0x4c>)
 8000fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fee:	4a10      	ldr	r2, [pc, #64]	; (8001030 <HAL_MspInit+0x4c>)
 8000ff0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ff4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ff6:	4b0e      	ldr	r3, [pc, #56]	; (8001030 <HAL_MspInit+0x4c>)
 8000ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ffa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ffe:	607b      	str	r3, [r7, #4]
 8001000:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001002:	4b0b      	ldr	r3, [pc, #44]	; (8001030 <HAL_MspInit+0x4c>)
 8001004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001006:	4a0a      	ldr	r2, [pc, #40]	; (8001030 <HAL_MspInit+0x4c>)
 8001008:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800100c:	6453      	str	r3, [r2, #68]	; 0x44
 800100e:	4b08      	ldr	r3, [pc, #32]	; (8001030 <HAL_MspInit+0x4c>)
 8001010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001012:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001016:	603b      	str	r3, [r7, #0]
 8001018:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800101a:	2200      	movs	r2, #0
 800101c:	210f      	movs	r1, #15
 800101e:	f06f 0001 	mvn.w	r0, #1
 8001022:	f000 fc47 	bl	80018b4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001026:	bf00      	nop
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	40023800 	.word	0x40023800

08001034 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b08e      	sub	sp, #56	; 0x38
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800103c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	605a      	str	r2, [r3, #4]
 8001046:	609a      	str	r2, [r3, #8]
 8001048:	60da      	str	r2, [r3, #12]
 800104a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a4e      	ldr	r2, [pc, #312]	; (800118c <HAL_ETH_MspInit+0x158>)
 8001052:	4293      	cmp	r3, r2
 8001054:	f040 8096 	bne.w	8001184 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001058:	4b4d      	ldr	r3, [pc, #308]	; (8001190 <HAL_ETH_MspInit+0x15c>)
 800105a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105c:	4a4c      	ldr	r2, [pc, #304]	; (8001190 <HAL_ETH_MspInit+0x15c>)
 800105e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001062:	6313      	str	r3, [r2, #48]	; 0x30
 8001064:	4b4a      	ldr	r3, [pc, #296]	; (8001190 <HAL_ETH_MspInit+0x15c>)
 8001066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001068:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800106c:	623b      	str	r3, [r7, #32]
 800106e:	6a3b      	ldr	r3, [r7, #32]
 8001070:	4b47      	ldr	r3, [pc, #284]	; (8001190 <HAL_ETH_MspInit+0x15c>)
 8001072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001074:	4a46      	ldr	r2, [pc, #280]	; (8001190 <HAL_ETH_MspInit+0x15c>)
 8001076:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800107a:	6313      	str	r3, [r2, #48]	; 0x30
 800107c:	4b44      	ldr	r3, [pc, #272]	; (8001190 <HAL_ETH_MspInit+0x15c>)
 800107e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001080:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001084:	61fb      	str	r3, [r7, #28]
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	4b41      	ldr	r3, [pc, #260]	; (8001190 <HAL_ETH_MspInit+0x15c>)
 800108a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108c:	4a40      	ldr	r2, [pc, #256]	; (8001190 <HAL_ETH_MspInit+0x15c>)
 800108e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001092:	6313      	str	r3, [r2, #48]	; 0x30
 8001094:	4b3e      	ldr	r3, [pc, #248]	; (8001190 <HAL_ETH_MspInit+0x15c>)
 8001096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001098:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800109c:	61bb      	str	r3, [r7, #24]
 800109e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010a0:	4b3b      	ldr	r3, [pc, #236]	; (8001190 <HAL_ETH_MspInit+0x15c>)
 80010a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a4:	4a3a      	ldr	r2, [pc, #232]	; (8001190 <HAL_ETH_MspInit+0x15c>)
 80010a6:	f043 0304 	orr.w	r3, r3, #4
 80010aa:	6313      	str	r3, [r2, #48]	; 0x30
 80010ac:	4b38      	ldr	r3, [pc, #224]	; (8001190 <HAL_ETH_MspInit+0x15c>)
 80010ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b0:	f003 0304 	and.w	r3, r3, #4
 80010b4:	617b      	str	r3, [r7, #20]
 80010b6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b8:	4b35      	ldr	r3, [pc, #212]	; (8001190 <HAL_ETH_MspInit+0x15c>)
 80010ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010bc:	4a34      	ldr	r2, [pc, #208]	; (8001190 <HAL_ETH_MspInit+0x15c>)
 80010be:	f043 0301 	orr.w	r3, r3, #1
 80010c2:	6313      	str	r3, [r2, #48]	; 0x30
 80010c4:	4b32      	ldr	r3, [pc, #200]	; (8001190 <HAL_ETH_MspInit+0x15c>)
 80010c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c8:	f003 0301 	and.w	r3, r3, #1
 80010cc:	613b      	str	r3, [r7, #16]
 80010ce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010d0:	4b2f      	ldr	r3, [pc, #188]	; (8001190 <HAL_ETH_MspInit+0x15c>)
 80010d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d4:	4a2e      	ldr	r2, [pc, #184]	; (8001190 <HAL_ETH_MspInit+0x15c>)
 80010d6:	f043 0302 	orr.w	r3, r3, #2
 80010da:	6313      	str	r3, [r2, #48]	; 0x30
 80010dc:	4b2c      	ldr	r3, [pc, #176]	; (8001190 <HAL_ETH_MspInit+0x15c>)
 80010de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e0:	f003 0302 	and.w	r3, r3, #2
 80010e4:	60fb      	str	r3, [r7, #12]
 80010e6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80010e8:	4b29      	ldr	r3, [pc, #164]	; (8001190 <HAL_ETH_MspInit+0x15c>)
 80010ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ec:	4a28      	ldr	r2, [pc, #160]	; (8001190 <HAL_ETH_MspInit+0x15c>)
 80010ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010f2:	6313      	str	r3, [r2, #48]	; 0x30
 80010f4:	4b26      	ldr	r3, [pc, #152]	; (8001190 <HAL_ETH_MspInit+0x15c>)
 80010f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010fc:	60bb      	str	r3, [r7, #8]
 80010fe:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001100:	2332      	movs	r3, #50	; 0x32
 8001102:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001104:	2302      	movs	r3, #2
 8001106:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001108:	2300      	movs	r3, #0
 800110a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800110c:	2303      	movs	r3, #3
 800110e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001110:	230b      	movs	r3, #11
 8001112:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001114:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001118:	4619      	mov	r1, r3
 800111a:	481e      	ldr	r0, [pc, #120]	; (8001194 <HAL_ETH_MspInit+0x160>)
 800111c:	f000 ffac 	bl	8002078 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001120:	2386      	movs	r3, #134	; 0x86
 8001122:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001124:	2302      	movs	r3, #2
 8001126:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001128:	2300      	movs	r3, #0
 800112a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800112c:	2303      	movs	r3, #3
 800112e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001130:	230b      	movs	r3, #11
 8001132:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001134:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001138:	4619      	mov	r1, r3
 800113a:	4817      	ldr	r0, [pc, #92]	; (8001198 <HAL_ETH_MspInit+0x164>)
 800113c:	f000 ff9c 	bl	8002078 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001140:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001144:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001146:	2302      	movs	r3, #2
 8001148:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114a:	2300      	movs	r3, #0
 800114c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800114e:	2303      	movs	r3, #3
 8001150:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001152:	230b      	movs	r3, #11
 8001154:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001156:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800115a:	4619      	mov	r1, r3
 800115c:	480f      	ldr	r0, [pc, #60]	; (800119c <HAL_ETH_MspInit+0x168>)
 800115e:	f000 ff8b 	bl	8002078 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001162:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001166:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001168:	2302      	movs	r3, #2
 800116a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	2300      	movs	r3, #0
 800116e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001170:	2303      	movs	r3, #3
 8001172:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001174:	230b      	movs	r3, #11
 8001176:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001178:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800117c:	4619      	mov	r1, r3
 800117e:	4808      	ldr	r0, [pc, #32]	; (80011a0 <HAL_ETH_MspInit+0x16c>)
 8001180:	f000 ff7a 	bl	8002078 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001184:	bf00      	nop
 8001186:	3738      	adds	r7, #56	; 0x38
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	40028000 	.word	0x40028000
 8001190:	40023800 	.word	0x40023800
 8001194:	40020800 	.word	0x40020800
 8001198:	40020000 	.word	0x40020000
 800119c:	40020400 	.word	0x40020400
 80011a0:	40021800 	.word	0x40021800

080011a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b085      	sub	sp, #20
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a13      	ldr	r2, [pc, #76]	; (8001200 <HAL_TIM_Base_MspInit+0x5c>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d10c      	bne.n	80011d0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80011b6:	4b13      	ldr	r3, [pc, #76]	; (8001204 <HAL_TIM_Base_MspInit+0x60>)
 80011b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ba:	4a12      	ldr	r2, [pc, #72]	; (8001204 <HAL_TIM_Base_MspInit+0x60>)
 80011bc:	f043 0302 	orr.w	r3, r3, #2
 80011c0:	6413      	str	r3, [r2, #64]	; 0x40
 80011c2:	4b10      	ldr	r3, [pc, #64]	; (8001204 <HAL_TIM_Base_MspInit+0x60>)
 80011c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c6:	f003 0302 	and.w	r3, r3, #2
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 80011ce:	e010      	b.n	80011f2 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM12)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a0c      	ldr	r2, [pc, #48]	; (8001208 <HAL_TIM_Base_MspInit+0x64>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d10b      	bne.n	80011f2 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 80011da:	4b0a      	ldr	r3, [pc, #40]	; (8001204 <HAL_TIM_Base_MspInit+0x60>)
 80011dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011de:	4a09      	ldr	r2, [pc, #36]	; (8001204 <HAL_TIM_Base_MspInit+0x60>)
 80011e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011e4:	6413      	str	r3, [r2, #64]	; 0x40
 80011e6:	4b07      	ldr	r3, [pc, #28]	; (8001204 <HAL_TIM_Base_MspInit+0x60>)
 80011e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011ee:	60bb      	str	r3, [r7, #8]
 80011f0:	68bb      	ldr	r3, [r7, #8]
}
 80011f2:	bf00      	nop
 80011f4:	3714      	adds	r7, #20
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	40000400 	.word	0x40000400
 8001204:	40023800 	.word	0x40023800
 8001208:	40001800 	.word	0x40001800

0800120c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b08a      	sub	sp, #40	; 0x28
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001214:	f107 0314 	add.w	r3, r7, #20
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
 800121e:	609a      	str	r2, [r3, #8]
 8001220:	60da      	str	r2, [r3, #12]
 8001222:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a22      	ldr	r2, [pc, #136]	; (80012b4 <HAL_TIM_MspPostInit+0xa8>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d11c      	bne.n	8001268 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800122e:	4b22      	ldr	r3, [pc, #136]	; (80012b8 <HAL_TIM_MspPostInit+0xac>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001232:	4a21      	ldr	r2, [pc, #132]	; (80012b8 <HAL_TIM_MspPostInit+0xac>)
 8001234:	f043 0302 	orr.w	r3, r3, #2
 8001238:	6313      	str	r3, [r2, #48]	; 0x30
 800123a:	4b1f      	ldr	r3, [pc, #124]	; (80012b8 <HAL_TIM_MspPostInit+0xac>)
 800123c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123e:	f003 0302 	and.w	r3, r3, #2
 8001242:	613b      	str	r3, [r7, #16]
 8001244:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001246:	2301      	movs	r3, #1
 8001248:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124a:	2302      	movs	r3, #2
 800124c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124e:	2300      	movs	r3, #0
 8001250:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001252:	2300      	movs	r3, #0
 8001254:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001256:	2302      	movs	r3, #2
 8001258:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800125a:	f107 0314 	add.w	r3, r7, #20
 800125e:	4619      	mov	r1, r3
 8001260:	4816      	ldr	r0, [pc, #88]	; (80012bc <HAL_TIM_MspPostInit+0xb0>)
 8001262:	f000 ff09 	bl	8002078 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8001266:	e021      	b.n	80012ac <HAL_TIM_MspPostInit+0xa0>
  else if(htim->Instance==TIM12)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a14      	ldr	r2, [pc, #80]	; (80012c0 <HAL_TIM_MspPostInit+0xb4>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d11c      	bne.n	80012ac <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001272:	4b11      	ldr	r3, [pc, #68]	; (80012b8 <HAL_TIM_MspPostInit+0xac>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001276:	4a10      	ldr	r2, [pc, #64]	; (80012b8 <HAL_TIM_MspPostInit+0xac>)
 8001278:	f043 0302 	orr.w	r3, r3, #2
 800127c:	6313      	str	r3, [r2, #48]	; 0x30
 800127e:	4b0e      	ldr	r3, [pc, #56]	; (80012b8 <HAL_TIM_MspPostInit+0xac>)
 8001280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001282:	f003 0302 	and.w	r3, r3, #2
 8001286:	60fb      	str	r3, [r7, #12]
 8001288:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800128a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800128e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001290:	2302      	movs	r3, #2
 8001292:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001294:	2300      	movs	r3, #0
 8001296:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001298:	2300      	movs	r3, #0
 800129a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800129c:	2309      	movs	r3, #9
 800129e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012a0:	f107 0314 	add.w	r3, r7, #20
 80012a4:	4619      	mov	r1, r3
 80012a6:	4805      	ldr	r0, [pc, #20]	; (80012bc <HAL_TIM_MspPostInit+0xb0>)
 80012a8:	f000 fee6 	bl	8002078 <HAL_GPIO_Init>
}
 80012ac:	bf00      	nop
 80012ae:	3728      	adds	r7, #40	; 0x28
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	40000400 	.word	0x40000400
 80012b8:	40023800 	.word	0x40023800
 80012bc:	40020400 	.word	0x40020400
 80012c0:	40001800 	.word	0x40001800

080012c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b0aa      	sub	sp, #168	; 0xa8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012cc:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	605a      	str	r2, [r3, #4]
 80012d6:	609a      	str	r2, [r3, #8]
 80012d8:	60da      	str	r2, [r3, #12]
 80012da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012dc:	f107 0310 	add.w	r3, r7, #16
 80012e0:	2284      	movs	r2, #132	; 0x84
 80012e2:	2100      	movs	r1, #0
 80012e4:	4618      	mov	r0, r3
 80012e6:	f007 f901 	bl	80084ec <memset>
  if(huart->Instance==USART3)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a26      	ldr	r2, [pc, #152]	; (8001388 <HAL_UART_MspInit+0xc4>)
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d144      	bne.n	800137e <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80012f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012f8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80012fa:	2300      	movs	r3, #0
 80012fc:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012fe:	f107 0310 	add.w	r3, r7, #16
 8001302:	4618      	mov	r0, r3
 8001304:	f001 feea 	bl	80030dc <HAL_RCCEx_PeriphCLKConfig>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800130e:	f7ff fe64 	bl	8000fda <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001312:	4b1e      	ldr	r3, [pc, #120]	; (800138c <HAL_UART_MspInit+0xc8>)
 8001314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001316:	4a1d      	ldr	r2, [pc, #116]	; (800138c <HAL_UART_MspInit+0xc8>)
 8001318:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800131c:	6413      	str	r3, [r2, #64]	; 0x40
 800131e:	4b1b      	ldr	r3, [pc, #108]	; (800138c <HAL_UART_MspInit+0xc8>)
 8001320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001322:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001326:	60fb      	str	r3, [r7, #12]
 8001328:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800132a:	4b18      	ldr	r3, [pc, #96]	; (800138c <HAL_UART_MspInit+0xc8>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132e:	4a17      	ldr	r2, [pc, #92]	; (800138c <HAL_UART_MspInit+0xc8>)
 8001330:	f043 0308 	orr.w	r3, r3, #8
 8001334:	6313      	str	r3, [r2, #48]	; 0x30
 8001336:	4b15      	ldr	r3, [pc, #84]	; (800138c <HAL_UART_MspInit+0xc8>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133a:	f003 0308 	and.w	r3, r3, #8
 800133e:	60bb      	str	r3, [r7, #8]
 8001340:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001342:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001346:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800134a:	2302      	movs	r3, #2
 800134c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001350:	2301      	movs	r3, #1
 8001352:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001356:	2303      	movs	r3, #3
 8001358:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800135c:	2307      	movs	r3, #7
 800135e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001362:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001366:	4619      	mov	r1, r3
 8001368:	4809      	ldr	r0, [pc, #36]	; (8001390 <HAL_UART_MspInit+0xcc>)
 800136a:	f000 fe85 	bl	8002078 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800136e:	2200      	movs	r2, #0
 8001370:	2105      	movs	r1, #5
 8001372:	2027      	movs	r0, #39	; 0x27
 8001374:	f000 fa9e 	bl	80018b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001378:	2027      	movs	r0, #39	; 0x27
 800137a:	f000 fab7 	bl	80018ec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800137e:	bf00      	nop
 8001380:	37a8      	adds	r7, #168	; 0xa8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40004800 	.word	0x40004800
 800138c:	40023800 	.word	0x40023800
 8001390:	40020c00 	.word	0x40020c00

08001394 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b0ac      	sub	sp, #176	; 0xb0
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800139c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80013a0:	2200      	movs	r2, #0
 80013a2:	601a      	str	r2, [r3, #0]
 80013a4:	605a      	str	r2, [r3, #4]
 80013a6:	609a      	str	r2, [r3, #8]
 80013a8:	60da      	str	r2, [r3, #12]
 80013aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013ac:	f107 0318 	add.w	r3, r7, #24
 80013b0:	2284      	movs	r2, #132	; 0x84
 80013b2:	2100      	movs	r1, #0
 80013b4:	4618      	mov	r0, r3
 80013b6:	f007 f899 	bl	80084ec <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80013c2:	d159      	bne.n	8001478 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80013c4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80013c8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013d0:	f107 0318 	add.w	r3, r7, #24
 80013d4:	4618      	mov	r0, r3
 80013d6:	f001 fe81 	bl	80030dc <HAL_RCCEx_PeriphCLKConfig>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80013e0:	f7ff fdfb 	bl	8000fda <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e4:	4b26      	ldr	r3, [pc, #152]	; (8001480 <HAL_PCD_MspInit+0xec>)
 80013e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e8:	4a25      	ldr	r2, [pc, #148]	; (8001480 <HAL_PCD_MspInit+0xec>)
 80013ea:	f043 0301 	orr.w	r3, r3, #1
 80013ee:	6313      	str	r3, [r2, #48]	; 0x30
 80013f0:	4b23      	ldr	r3, [pc, #140]	; (8001480 <HAL_PCD_MspInit+0xec>)
 80013f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f4:	f003 0301 	and.w	r3, r3, #1
 80013f8:	617b      	str	r3, [r7, #20]
 80013fa:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80013fc:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001400:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001404:	2302      	movs	r3, #2
 8001406:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140a:	2300      	movs	r3, #0
 800140c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001410:	2303      	movs	r3, #3
 8001412:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001416:	230a      	movs	r3, #10
 8001418:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800141c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001420:	4619      	mov	r1, r3
 8001422:	4818      	ldr	r0, [pc, #96]	; (8001484 <HAL_PCD_MspInit+0xf0>)
 8001424:	f000 fe28 	bl	8002078 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001428:	f44f 7300 	mov.w	r3, #512	; 0x200
 800142c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001430:	2300      	movs	r3, #0
 8001432:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001436:	2300      	movs	r3, #0
 8001438:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800143c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001440:	4619      	mov	r1, r3
 8001442:	4810      	ldr	r0, [pc, #64]	; (8001484 <HAL_PCD_MspInit+0xf0>)
 8001444:	f000 fe18 	bl	8002078 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001448:	4b0d      	ldr	r3, [pc, #52]	; (8001480 <HAL_PCD_MspInit+0xec>)
 800144a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800144c:	4a0c      	ldr	r2, [pc, #48]	; (8001480 <HAL_PCD_MspInit+0xec>)
 800144e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001452:	6353      	str	r3, [r2, #52]	; 0x34
 8001454:	4b0a      	ldr	r3, [pc, #40]	; (8001480 <HAL_PCD_MspInit+0xec>)
 8001456:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001458:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800145c:	613b      	str	r3, [r7, #16]
 800145e:	693b      	ldr	r3, [r7, #16]
 8001460:	4b07      	ldr	r3, [pc, #28]	; (8001480 <HAL_PCD_MspInit+0xec>)
 8001462:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001464:	4a06      	ldr	r2, [pc, #24]	; (8001480 <HAL_PCD_MspInit+0xec>)
 8001466:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800146a:	6453      	str	r3, [r2, #68]	; 0x44
 800146c:	4b04      	ldr	r3, [pc, #16]	; (8001480 <HAL_PCD_MspInit+0xec>)
 800146e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001470:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001474:	60fb      	str	r3, [r7, #12]
 8001476:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001478:	bf00      	nop
 800147a:	37b0      	adds	r7, #176	; 0xb0
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	40023800 	.word	0x40023800
 8001484:	40020000 	.word	0x40020000

08001488 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b08e      	sub	sp, #56	; 0x38
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001490:	2300      	movs	r3, #0
 8001492:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001494:	2300      	movs	r3, #0
 8001496:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001498:	4b34      	ldr	r3, [pc, #208]	; (800156c <HAL_InitTick+0xe4>)
 800149a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800149c:	4a33      	ldr	r2, [pc, #204]	; (800156c <HAL_InitTick+0xe4>)
 800149e:	f043 0301 	orr.w	r3, r3, #1
 80014a2:	6413      	str	r3, [r2, #64]	; 0x40
 80014a4:	4b31      	ldr	r3, [pc, #196]	; (800156c <HAL_InitTick+0xe4>)
 80014a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a8:	f003 0301 	and.w	r3, r3, #1
 80014ac:	60fb      	str	r3, [r7, #12]
 80014ae:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80014b0:	f107 0210 	add.w	r2, r7, #16
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	4611      	mov	r1, r2
 80014ba:	4618      	mov	r0, r3
 80014bc:	f001 fddc 	bl	8003078 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80014c0:	6a3b      	ldr	r3, [r7, #32]
 80014c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80014c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d103      	bne.n	80014d2 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80014ca:	f001 fdad 	bl	8003028 <HAL_RCC_GetPCLK1Freq>
 80014ce:	6378      	str	r0, [r7, #52]	; 0x34
 80014d0:	e004      	b.n	80014dc <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80014d2:	f001 fda9 	bl	8003028 <HAL_RCC_GetPCLK1Freq>
 80014d6:	4603      	mov	r3, r0
 80014d8:	005b      	lsls	r3, r3, #1
 80014da:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80014dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014de:	4a24      	ldr	r2, [pc, #144]	; (8001570 <HAL_InitTick+0xe8>)
 80014e0:	fba2 2303 	umull	r2, r3, r2, r3
 80014e4:	0c9b      	lsrs	r3, r3, #18
 80014e6:	3b01      	subs	r3, #1
 80014e8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80014ea:	4b22      	ldr	r3, [pc, #136]	; (8001574 <HAL_InitTick+0xec>)
 80014ec:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014f0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80014f2:	4b20      	ldr	r3, [pc, #128]	; (8001574 <HAL_InitTick+0xec>)
 80014f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80014f8:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80014fa:	4a1e      	ldr	r2, [pc, #120]	; (8001574 <HAL_InitTick+0xec>)
 80014fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014fe:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001500:	4b1c      	ldr	r3, [pc, #112]	; (8001574 <HAL_InitTick+0xec>)
 8001502:	2200      	movs	r2, #0
 8001504:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001506:	4b1b      	ldr	r3, [pc, #108]	; (8001574 <HAL_InitTick+0xec>)
 8001508:	2200      	movs	r2, #0
 800150a:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800150c:	4b19      	ldr	r3, [pc, #100]	; (8001574 <HAL_InitTick+0xec>)
 800150e:	2200      	movs	r2, #0
 8001510:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8001512:	4818      	ldr	r0, [pc, #96]	; (8001574 <HAL_InitTick+0xec>)
 8001514:	f002 f9d2 	bl	80038bc <HAL_TIM_Base_Init>
 8001518:	4603      	mov	r3, r0
 800151a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800151e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001522:	2b00      	cmp	r3, #0
 8001524:	d11b      	bne.n	800155e <HAL_InitTick+0xd6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8001526:	4813      	ldr	r0, [pc, #76]	; (8001574 <HAL_InitTick+0xec>)
 8001528:	f002 fa20 	bl	800396c <HAL_TIM_Base_Start_IT>
 800152c:	4603      	mov	r3, r0
 800152e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001532:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001536:	2b00      	cmp	r3, #0
 8001538:	d111      	bne.n	800155e <HAL_InitTick+0xd6>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800153a:	201c      	movs	r0, #28
 800153c:	f000 f9d6 	bl	80018ec <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2b0f      	cmp	r3, #15
 8001544:	d808      	bhi.n	8001558 <HAL_InitTick+0xd0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8001546:	2200      	movs	r2, #0
 8001548:	6879      	ldr	r1, [r7, #4]
 800154a:	201c      	movs	r0, #28
 800154c:	f000 f9b2 	bl	80018b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001550:	4a09      	ldr	r2, [pc, #36]	; (8001578 <HAL_InitTick+0xf0>)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6013      	str	r3, [r2, #0]
 8001556:	e002      	b.n	800155e <HAL_InitTick+0xd6>
      }
      else
      {
        status = HAL_ERROR;
 8001558:	2301      	movs	r3, #1
 800155a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800155e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001562:	4618      	mov	r0, r3
 8001564:	3738      	adds	r7, #56	; 0x38
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	40023800 	.word	0x40023800
 8001570:	431bde83 	.word	0x431bde83
 8001574:	20000af0 	.word	0x20000af0
 8001578:	2000000c 	.word	0x2000000c

0800157c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001580:	e7fe      	b.n	8001580 <NMI_Handler+0x4>

08001582 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001582:	b480      	push	{r7}
 8001584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001586:	e7fe      	b.n	8001586 <HardFault_Handler+0x4>

08001588 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800158c:	e7fe      	b.n	800158c <MemManage_Handler+0x4>

0800158e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800158e:	b480      	push	{r7}
 8001590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001592:	e7fe      	b.n	8001592 <BusFault_Handler+0x4>

08001594 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001598:	e7fe      	b.n	8001598 <UsageFault_Handler+0x4>

0800159a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800159a:	b480      	push	{r7}
 800159c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800159e:	bf00      	nop
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr

080015a8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80015ac:	4802      	ldr	r0, [pc, #8]	; (80015b8 <TIM2_IRQHandler+0x10>)
 80015ae:	f002 fbb1 	bl	8003d14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80015b2:	bf00      	nop
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	20000af0 	.word	0x20000af0

080015bc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
		BaseType_t xSchedulerChanged = pdFALSE;
 80015c2:	2300      	movs	r3, #0
 80015c4:	60bb      	str	r3, [r7, #8]
		uint8_t buffer;
		HAL_StatusTypeDef status = HAL_UART_Receive(&huart3, &buffer, 1, 0);
 80015c6:	1df9      	adds	r1, r7, #7
 80015c8:	2300      	movs	r3, #0
 80015ca:	2201      	movs	r2, #1
 80015cc:	4814      	ldr	r0, [pc, #80]	; (8001620 <USART3_IRQHandler+0x64>)
 80015ce:	f003 fc02 	bl	8004dd6 <HAL_UART_Receive>
 80015d2:	4603      	mov	r3, r0
 80015d4:	73fb      	strb	r3, [r7, #15]

		if (HAL_OK == status) {	//if uart has been recieved
 80015d6:	7bfb      	ldrb	r3, [r7, #15]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d10e      	bne.n	80015fa <USART3_IRQHandler+0x3e>

		    xQueueSendFromISR(PwmDataBufferHandle, &buffer, &xSchedulerChanged);
 80015dc:	4b11      	ldr	r3, [pc, #68]	; (8001624 <USART3_IRQHandler+0x68>)
 80015de:	6818      	ldr	r0, [r3, #0]
 80015e0:	f107 0208 	add.w	r2, r7, #8
 80015e4:	1df9      	adds	r1, r7, #7
 80015e6:	2300      	movs	r3, #0
 80015e8:	f005 f9f1 	bl	80069ce <xQueueGenericSendFromISR>
		    HAL_UART_Transmit(&huart3, &buffer, 1, HAL_MAX_DELAY);
 80015ec:	1df9      	adds	r1, r7, #7
 80015ee:	f04f 33ff 	mov.w	r3, #4294967295
 80015f2:	2201      	movs	r2, #1
 80015f4:	480a      	ldr	r0, [pc, #40]	; (8001620 <USART3_IRQHandler+0x64>)
 80015f6:	f003 fb6b 	bl	8004cd0 <HAL_UART_Transmit>
			//for debugging purposes
		}



		portYIELD_FROM_ISR(xSchedulerChanged);
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d007      	beq.n	8001610 <USART3_IRQHandler+0x54>
 8001600:	4b09      	ldr	r3, [pc, #36]	; (8001628 <USART3_IRQHandler+0x6c>)
 8001602:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	f3bf 8f4f 	dsb	sy
 800160c:	f3bf 8f6f 	isb	sy
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001610:	4803      	ldr	r0, [pc, #12]	; (8001620 <USART3_IRQHandler+0x64>)
 8001612:	f003 fca5 	bl	8004f60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001616:	bf00      	nop
 8001618:	3710      	adds	r7, #16
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	20000548 	.word	0x20000548
 8001624:	20000ae0 	.word	0x20000ae0
 8001628:	e000ed04 	.word	0xe000ed04

0800162c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001630:	4b06      	ldr	r3, [pc, #24]	; (800164c <SystemInit+0x20>)
 8001632:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001636:	4a05      	ldr	r2, [pc, #20]	; (800164c <SystemInit+0x20>)
 8001638:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800163c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001640:	bf00      	nop
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	e000ed00 	.word	0xe000ed00

08001650 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001650:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001688 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001654:	480d      	ldr	r0, [pc, #52]	; (800168c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001656:	490e      	ldr	r1, [pc, #56]	; (8001690 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001658:	4a0e      	ldr	r2, [pc, #56]	; (8001694 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800165a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800165c:	e002      	b.n	8001664 <LoopCopyDataInit>

0800165e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800165e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001660:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001662:	3304      	adds	r3, #4

08001664 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001664:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001666:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001668:	d3f9      	bcc.n	800165e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800166a:	4a0b      	ldr	r2, [pc, #44]	; (8001698 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800166c:	4c0b      	ldr	r4, [pc, #44]	; (800169c <LoopFillZerobss+0x26>)
  movs r3, #0
 800166e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001670:	e001      	b.n	8001676 <LoopFillZerobss>

08001672 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001672:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001674:	3204      	adds	r2, #4

08001676 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001676:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001678:	d3fb      	bcc.n	8001672 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800167a:	f7ff ffd7 	bl	800162c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800167e:	f006 ff3d 	bl	80084fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001682:	f7fe ff5d 	bl	8000540 <main>
  bx  lr    
 8001686:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001688:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800168c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001690:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8001694:	08008604 	.word	0x08008604
  ldr r2, =_sbss
 8001698:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 800169c:	2000488c 	.word	0x2000488c

080016a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016a0:	e7fe      	b.n	80016a0 <ADC_IRQHandler>

080016a2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016a2:	b580      	push	{r7, lr}
 80016a4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016a6:	2003      	movs	r0, #3
 80016a8:	f000 f8f9 	bl	800189e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016ac:	200f      	movs	r0, #15
 80016ae:	f7ff feeb 	bl	8001488 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016b2:	f7ff fc97 	bl	8000fe4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016b6:	2300      	movs	r3, #0
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	bd80      	pop	{r7, pc}

080016bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016c0:	4b06      	ldr	r3, [pc, #24]	; (80016dc <HAL_IncTick+0x20>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	461a      	mov	r2, r3
 80016c6:	4b06      	ldr	r3, [pc, #24]	; (80016e0 <HAL_IncTick+0x24>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4413      	add	r3, r2
 80016cc:	4a04      	ldr	r2, [pc, #16]	; (80016e0 <HAL_IncTick+0x24>)
 80016ce:	6013      	str	r3, [r2, #0]
}
 80016d0:	bf00      	nop
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr
 80016da:	bf00      	nop
 80016dc:	20000010 	.word	0x20000010
 80016e0:	20000b3c 	.word	0x20000b3c

080016e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  return uwTick;
 80016e8:	4b03      	ldr	r3, [pc, #12]	; (80016f8 <HAL_GetTick+0x14>)
 80016ea:	681b      	ldr	r3, [r3, #0]
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	20000b3c 	.word	0x20000b3c

080016fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001704:	f7ff ffee 	bl	80016e4 <HAL_GetTick>
 8001708:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001714:	d005      	beq.n	8001722 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001716:	4b0a      	ldr	r3, [pc, #40]	; (8001740 <HAL_Delay+0x44>)
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	461a      	mov	r2, r3
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	4413      	add	r3, r2
 8001720:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001722:	bf00      	nop
 8001724:	f7ff ffde 	bl	80016e4 <HAL_GetTick>
 8001728:	4602      	mov	r2, r0
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	68fa      	ldr	r2, [r7, #12]
 8001730:	429a      	cmp	r2, r3
 8001732:	d8f7      	bhi.n	8001724 <HAL_Delay+0x28>
  {
  }
}
 8001734:	bf00      	nop
 8001736:	bf00      	nop
 8001738:	3710      	adds	r7, #16
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	20000010 	.word	0x20000010

08001744 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f003 0307 	and.w	r3, r3, #7
 8001752:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001754:	4b0b      	ldr	r3, [pc, #44]	; (8001784 <__NVIC_SetPriorityGrouping+0x40>)
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800175a:	68ba      	ldr	r2, [r7, #8]
 800175c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001760:	4013      	ands	r3, r2
 8001762:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800176c:	4b06      	ldr	r3, [pc, #24]	; (8001788 <__NVIC_SetPriorityGrouping+0x44>)
 800176e:	4313      	orrs	r3, r2
 8001770:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001772:	4a04      	ldr	r2, [pc, #16]	; (8001784 <__NVIC_SetPriorityGrouping+0x40>)
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	60d3      	str	r3, [r2, #12]
}
 8001778:	bf00      	nop
 800177a:	3714      	adds	r7, #20
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr
 8001784:	e000ed00 	.word	0xe000ed00
 8001788:	05fa0000 	.word	0x05fa0000

0800178c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001790:	4b04      	ldr	r3, [pc, #16]	; (80017a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	0a1b      	lsrs	r3, r3, #8
 8001796:	f003 0307 	and.w	r3, r3, #7
}
 800179a:	4618      	mov	r0, r3
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr
 80017a4:	e000ed00 	.word	0xe000ed00

080017a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	4603      	mov	r3, r0
 80017b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	db0b      	blt.n	80017d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017ba:	79fb      	ldrb	r3, [r7, #7]
 80017bc:	f003 021f 	and.w	r2, r3, #31
 80017c0:	4907      	ldr	r1, [pc, #28]	; (80017e0 <__NVIC_EnableIRQ+0x38>)
 80017c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c6:	095b      	lsrs	r3, r3, #5
 80017c8:	2001      	movs	r0, #1
 80017ca:	fa00 f202 	lsl.w	r2, r0, r2
 80017ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017d2:	bf00      	nop
 80017d4:	370c      	adds	r7, #12
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	e000e100 	.word	0xe000e100

080017e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	6039      	str	r1, [r7, #0]
 80017ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	db0a      	blt.n	800180e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	b2da      	uxtb	r2, r3
 80017fc:	490c      	ldr	r1, [pc, #48]	; (8001830 <__NVIC_SetPriority+0x4c>)
 80017fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001802:	0112      	lsls	r2, r2, #4
 8001804:	b2d2      	uxtb	r2, r2
 8001806:	440b      	add	r3, r1
 8001808:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800180c:	e00a      	b.n	8001824 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	b2da      	uxtb	r2, r3
 8001812:	4908      	ldr	r1, [pc, #32]	; (8001834 <__NVIC_SetPriority+0x50>)
 8001814:	79fb      	ldrb	r3, [r7, #7]
 8001816:	f003 030f 	and.w	r3, r3, #15
 800181a:	3b04      	subs	r3, #4
 800181c:	0112      	lsls	r2, r2, #4
 800181e:	b2d2      	uxtb	r2, r2
 8001820:	440b      	add	r3, r1
 8001822:	761a      	strb	r2, [r3, #24]
}
 8001824:	bf00      	nop
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr
 8001830:	e000e100 	.word	0xe000e100
 8001834:	e000ed00 	.word	0xe000ed00

08001838 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001838:	b480      	push	{r7}
 800183a:	b089      	sub	sp, #36	; 0x24
 800183c:	af00      	add	r7, sp, #0
 800183e:	60f8      	str	r0, [r7, #12]
 8001840:	60b9      	str	r1, [r7, #8]
 8001842:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	f003 0307 	and.w	r3, r3, #7
 800184a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800184c:	69fb      	ldr	r3, [r7, #28]
 800184e:	f1c3 0307 	rsb	r3, r3, #7
 8001852:	2b04      	cmp	r3, #4
 8001854:	bf28      	it	cs
 8001856:	2304      	movcs	r3, #4
 8001858:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	3304      	adds	r3, #4
 800185e:	2b06      	cmp	r3, #6
 8001860:	d902      	bls.n	8001868 <NVIC_EncodePriority+0x30>
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	3b03      	subs	r3, #3
 8001866:	e000      	b.n	800186a <NVIC_EncodePriority+0x32>
 8001868:	2300      	movs	r3, #0
 800186a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800186c:	f04f 32ff 	mov.w	r2, #4294967295
 8001870:	69bb      	ldr	r3, [r7, #24]
 8001872:	fa02 f303 	lsl.w	r3, r2, r3
 8001876:	43da      	mvns	r2, r3
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	401a      	ands	r2, r3
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001880:	f04f 31ff 	mov.w	r1, #4294967295
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	fa01 f303 	lsl.w	r3, r1, r3
 800188a:	43d9      	mvns	r1, r3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001890:	4313      	orrs	r3, r2
         );
}
 8001892:	4618      	mov	r0, r3
 8001894:	3724      	adds	r7, #36	; 0x24
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr

0800189e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	b082      	sub	sp, #8
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018a6:	6878      	ldr	r0, [r7, #4]
 80018a8:	f7ff ff4c 	bl	8001744 <__NVIC_SetPriorityGrouping>
}
 80018ac:	bf00      	nop
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b086      	sub	sp, #24
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	60b9      	str	r1, [r7, #8]
 80018be:	607a      	str	r2, [r7, #4]
 80018c0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80018c2:	2300      	movs	r3, #0
 80018c4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018c6:	f7ff ff61 	bl	800178c <__NVIC_GetPriorityGrouping>
 80018ca:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018cc:	687a      	ldr	r2, [r7, #4]
 80018ce:	68b9      	ldr	r1, [r7, #8]
 80018d0:	6978      	ldr	r0, [r7, #20]
 80018d2:	f7ff ffb1 	bl	8001838 <NVIC_EncodePriority>
 80018d6:	4602      	mov	r2, r0
 80018d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018dc:	4611      	mov	r1, r2
 80018de:	4618      	mov	r0, r3
 80018e0:	f7ff ff80 	bl	80017e4 <__NVIC_SetPriority>
}
 80018e4:	bf00      	nop
 80018e6:	3718      	adds	r7, #24
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}

080018ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	4603      	mov	r3, r0
 80018f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7ff ff54 	bl	80017a8 <__NVIC_EnableIRQ>
}
 8001900:	bf00      	nop
 8001902:	3708      	adds	r7, #8
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}

08001908 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001914:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001916:	f7ff fee5 	bl	80016e4 <HAL_GetTick>
 800191a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001922:	b2db      	uxtb	r3, r3
 8001924:	2b02      	cmp	r3, #2
 8001926:	d008      	beq.n	800193a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2280      	movs	r2, #128	; 0x80
 800192c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2200      	movs	r2, #0
 8001932:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e052      	b.n	80019e0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f022 0216 	bic.w	r2, r2, #22
 8001948:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	695a      	ldr	r2, [r3, #20]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001958:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195e:	2b00      	cmp	r3, #0
 8001960:	d103      	bne.n	800196a <HAL_DMA_Abort+0x62>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001966:	2b00      	cmp	r3, #0
 8001968:	d007      	beq.n	800197a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f022 0208 	bic.w	r2, r2, #8
 8001978:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f022 0201 	bic.w	r2, r2, #1
 8001988:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800198a:	e013      	b.n	80019b4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800198c:	f7ff feaa 	bl	80016e4 <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	2b05      	cmp	r3, #5
 8001998:	d90c      	bls.n	80019b4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2220      	movs	r2, #32
 800199e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2203      	movs	r2, #3
 80019a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2200      	movs	r2, #0
 80019ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e015      	b.n	80019e0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d1e4      	bne.n	800198c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019c6:	223f      	movs	r2, #63	; 0x3f
 80019c8:	409a      	lsls	r2, r3
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2201      	movs	r2, #1
 80019d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2200      	movs	r2, #0
 80019da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 80019de:	2300      	movs	r3, #0
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3710      	adds	r7, #16
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	2b02      	cmp	r3, #2
 80019fa:	d004      	beq.n	8001a06 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2280      	movs	r2, #128	; 0x80
 8001a00:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e00c      	b.n	8001a20 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2205      	movs	r2, #5
 8001a0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f022 0201 	bic.w	r2, r2, #1
 8001a1c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001a1e:	2300      	movs	r3, #0
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d101      	bne.n	8001a3e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e06a      	b.n	8001b14 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d106      	bne.n	8001a56 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2223      	movs	r2, #35	; 0x23
 8001a4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	f7ff faef 	bl	8001034 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a56:	4b31      	ldr	r3, [pc, #196]	; (8001b1c <HAL_ETH_Init+0xf0>)
 8001a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5a:	4a30      	ldr	r2, [pc, #192]	; (8001b1c <HAL_ETH_Init+0xf0>)
 8001a5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a60:	6453      	str	r3, [r2, #68]	; 0x44
 8001a62:	4b2e      	ldr	r3, [pc, #184]	; (8001b1c <HAL_ETH_Init+0xf0>)
 8001a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a6a:	60bb      	str	r3, [r7, #8]
 8001a6c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001a6e:	4b2c      	ldr	r3, [pc, #176]	; (8001b20 <HAL_ETH_Init+0xf4>)
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	4a2b      	ldr	r2, [pc, #172]	; (8001b20 <HAL_ETH_Init+0xf4>)
 8001a74:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001a78:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001a7a:	4b29      	ldr	r3, [pc, #164]	; (8001b20 <HAL_ETH_Init+0xf4>)
 8001a7c:	685a      	ldr	r2, [r3, #4]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	4927      	ldr	r1, [pc, #156]	; (8001b20 <HAL_ETH_Init+0xf4>)
 8001a84:	4313      	orrs	r3, r2
 8001a86:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001a88:	4b25      	ldr	r3, [pc, #148]	; (8001b20 <HAL_ETH_Init+0xf4>)
 8001a8a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	6812      	ldr	r2, [r2, #0]
 8001a9a:	f043 0301 	orr.w	r3, r3, #1
 8001a9e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001aa2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001aa4:	f7ff fe1e 	bl	80016e4 <HAL_GetTick>
 8001aa8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001aaa:	e011      	b.n	8001ad0 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001aac:	f7ff fe1a 	bl	80016e4 <HAL_GetTick>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001aba:	d909      	bls.n	8001ad0 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2204      	movs	r2, #4
 8001ac0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	22e0      	movs	r2, #224	; 0xe0
 8001ac8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001acc:	2301      	movs	r3, #1
 8001ace:	e021      	b.n	8001b14 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0301 	and.w	r3, r3, #1
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d1e4      	bne.n	8001aac <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f000 f958 	bl	8001d98 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f000 f9ff 	bl	8001eec <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	f000 fa55 	bl	8001f9e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	461a      	mov	r2, r3
 8001afa:	2100      	movs	r1, #0
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	f000 f9bd 	bl	8001e7c <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2200      	movs	r2, #0
 8001b06:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2210      	movs	r2, #16
 8001b0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8001b12:	2300      	movs	r3, #0
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3710      	adds	r7, #16
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	40023800 	.word	0x40023800
 8001b20:	40013800 	.word	0x40013800

08001b24 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001b36:	68fa      	ldr	r2, [r7, #12]
 8001b38:	4b51      	ldr	r3, [pc, #324]	; (8001c80 <ETH_SetMACConfig+0x15c>)
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	7c1b      	ldrb	r3, [r3, #16]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d102      	bne.n	8001b4c <ETH_SetMACConfig+0x28>
 8001b46:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001b4a:	e000      	b.n	8001b4e <ETH_SetMACConfig+0x2a>
 8001b4c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	7c5b      	ldrb	r3, [r3, #17]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d102      	bne.n	8001b5c <ETH_SetMACConfig+0x38>
 8001b56:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b5a:	e000      	b.n	8001b5e <ETH_SetMACConfig+0x3a>
 8001b5c:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001b5e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001b64:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	7fdb      	ldrb	r3, [r3, #31]
 8001b6a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001b6c:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001b72:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001b74:	683a      	ldr	r2, [r7, #0]
 8001b76:	7f92      	ldrb	r2, [r2, #30]
 8001b78:	2a00      	cmp	r2, #0
 8001b7a:	d102      	bne.n	8001b82 <ETH_SetMACConfig+0x5e>
 8001b7c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b80:	e000      	b.n	8001b84 <ETH_SetMACConfig+0x60>
 8001b82:	2200      	movs	r2, #0
                        macconf->Speed |
 8001b84:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	7f1b      	ldrb	r3, [r3, #28]
 8001b8a:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001b8c:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001b92:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	791b      	ldrb	r3, [r3, #4]
 8001b98:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001b9a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001b9c:	683a      	ldr	r2, [r7, #0]
 8001b9e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001ba2:	2a00      	cmp	r2, #0
 8001ba4:	d102      	bne.n	8001bac <ETH_SetMACConfig+0x88>
 8001ba6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001baa:	e000      	b.n	8001bae <ETH_SetMACConfig+0x8a>
 8001bac:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001bae:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	7bdb      	ldrb	r3, [r3, #15]
 8001bb4:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001bb6:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001bbc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001bc4:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	68fa      	ldr	r2, [r7, #12]
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	68fa      	ldr	r2, [r7, #12]
 8001bd4:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001bde:	2001      	movs	r0, #1
 8001be0:	f7ff fd8c 	bl	80016fc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	68fa      	ldr	r2, [r7, #12]
 8001bea:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	699b      	ldr	r3, [r3, #24]
 8001bf2:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001bf4:	68fa      	ldr	r2, [r7, #12]
 8001bf6:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c02:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001c04:	683a      	ldr	r2, [r7, #0]
 8001c06:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001c0a:	2a00      	cmp	r2, #0
 8001c0c:	d101      	bne.n	8001c12 <ETH_SetMACConfig+0xee>
 8001c0e:	2280      	movs	r2, #128	; 0x80
 8001c10:	e000      	b.n	8001c14 <ETH_SetMACConfig+0xf0>
 8001c12:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001c14:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001c1a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001c1c:	683a      	ldr	r2, [r7, #0]
 8001c1e:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8001c22:	2a01      	cmp	r2, #1
 8001c24:	d101      	bne.n	8001c2a <ETH_SetMACConfig+0x106>
 8001c26:	2208      	movs	r2, #8
 8001c28:	e000      	b.n	8001c2c <ETH_SetMACConfig+0x108>
 8001c2a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001c2c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001c2e:	683a      	ldr	r2, [r7, #0]
 8001c30:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8001c34:	2a01      	cmp	r2, #1
 8001c36:	d101      	bne.n	8001c3c <ETH_SetMACConfig+0x118>
 8001c38:	2204      	movs	r2, #4
 8001c3a:	e000      	b.n	8001c3e <ETH_SetMACConfig+0x11a>
 8001c3c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001c3e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001c40:	683a      	ldr	r2, [r7, #0]
 8001c42:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8001c46:	2a01      	cmp	r2, #1
 8001c48:	d101      	bne.n	8001c4e <ETH_SetMACConfig+0x12a>
 8001c4a:	2202      	movs	r2, #2
 8001c4c:	e000      	b.n	8001c50 <ETH_SetMACConfig+0x12c>
 8001c4e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001c50:	4313      	orrs	r3, r2
 8001c52:	68fa      	ldr	r2, [r7, #12]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	68fa      	ldr	r2, [r7, #12]
 8001c5e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001c68:	2001      	movs	r0, #1
 8001c6a:	f7ff fd47 	bl	80016fc <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	68fa      	ldr	r2, [r7, #12]
 8001c74:	619a      	str	r2, [r3, #24]
}
 8001c76:	bf00      	nop
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	ff20810f 	.word	0xff20810f

08001c84 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c96:	699b      	ldr	r3, [r3, #24]
 8001c98:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001c9a:	68fa      	ldr	r2, [r7, #12]
 8001c9c:	4b3d      	ldr	r3, [pc, #244]	; (8001d94 <ETH_SetDMAConfig+0x110>)
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	7b1b      	ldrb	r3, [r3, #12]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d102      	bne.n	8001cb0 <ETH_SetDMAConfig+0x2c>
 8001caa:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001cae:	e000      	b.n	8001cb2 <ETH_SetDMAConfig+0x2e>
 8001cb0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	7b5b      	ldrb	r3, [r3, #13]
 8001cb6:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001cb8:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001cba:	683a      	ldr	r2, [r7, #0]
 8001cbc:	7f52      	ldrb	r2, [r2, #29]
 8001cbe:	2a00      	cmp	r2, #0
 8001cc0:	d102      	bne.n	8001cc8 <ETH_SetDMAConfig+0x44>
 8001cc2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001cc6:	e000      	b.n	8001cca <ETH_SetDMAConfig+0x46>
 8001cc8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001cca:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	7b9b      	ldrb	r3, [r3, #14]
 8001cd0:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001cd2:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001cd8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	7f1b      	ldrb	r3, [r3, #28]
 8001cde:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001ce0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	7f9b      	ldrb	r3, [r3, #30]
 8001ce6:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001ce8:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001cee:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001cf6:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	68fa      	ldr	r2, [r7, #12]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d08:	461a      	mov	r2, r3
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d16:	699b      	ldr	r3, [r3, #24]
 8001d18:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001d1a:	2001      	movs	r0, #1
 8001d1c:	f7ff fcee 	bl	80016fc <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d28:	461a      	mov	r2, r3
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	791b      	ldrb	r3, [r3, #4]
 8001d32:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001d38:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001d3e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001d44:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001d4c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001d4e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d54:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001d56:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001d5c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001d5e:	687a      	ldr	r2, [r7, #4]
 8001d60:	6812      	ldr	r2, [r2, #0]
 8001d62:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001d66:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001d6a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001d78:	2001      	movs	r0, #1
 8001d7a:	f7ff fcbf 	bl	80016fc <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d86:	461a      	mov	r2, r3
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	6013      	str	r3, [r2, #0]
}
 8001d8c:	bf00      	nop
 8001d8e:	3710      	adds	r7, #16
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	f8de3f23 	.word	0xf8de3f23

08001d98 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b0a6      	sub	sp, #152	; 0x98
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001da0:	2301      	movs	r3, #1
 8001da2:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8001da6:	2301      	movs	r3, #1
 8001da8:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001dac:	2300      	movs	r3, #0
 8001dae:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001db0:	2300      	movs	r3, #0
 8001db2:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001db6:	2301      	movs	r3, #1
 8001db8:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001dde:	2300      	movs	r3, #0
 8001de0:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001de2:	2300      	movs	r3, #0
 8001de4:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001de8:	2300      	movs	r3, #0
 8001dea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001dee:	2300      	movs	r3, #0
 8001df0:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001df4:	2300      	movs	r3, #0
 8001df6:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001dfa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001dfe:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001e00:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001e04:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001e06:	2300      	movs	r3, #0
 8001e08:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001e0c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001e10:	4619      	mov	r1, r3
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f7ff fe86 	bl	8001b24 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001e20:	2301      	movs	r3, #1
 8001e22:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001e26:	2301      	movs	r3, #1
 8001e28:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001e34:	2300      	movs	r3, #0
 8001e36:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001e44:	2301      	movs	r3, #1
 8001e46:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001e48:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e4c:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001e4e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001e52:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001e54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e58:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8001e60:	2300      	movs	r3, #0
 8001e62:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001e64:	2300      	movs	r3, #0
 8001e66:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001e68:	f107 0308 	add.w	r3, r7, #8
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f7ff ff08 	bl	8001c84 <ETH_SetDMAConfig>
}
 8001e74:	bf00      	nop
 8001e76:	3798      	adds	r7, #152	; 0x98
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b087      	sub	sp, #28
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	60b9      	str	r1, [r7, #8]
 8001e86:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	3305      	adds	r3, #5
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	021b      	lsls	r3, r3, #8
 8001e90:	687a      	ldr	r2, [r7, #4]
 8001e92:	3204      	adds	r2, #4
 8001e94:	7812      	ldrb	r2, [r2, #0]
 8001e96:	4313      	orrs	r3, r2
 8001e98:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001e9a:	68ba      	ldr	r2, [r7, #8]
 8001e9c:	4b11      	ldr	r3, [pc, #68]	; (8001ee4 <ETH_MACAddressConfig+0x68>)
 8001e9e:	4413      	add	r3, r2
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	3303      	adds	r3, #3
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	061a      	lsls	r2, r3, #24
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	3302      	adds	r3, #2
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	041b      	lsls	r3, r3, #16
 8001eb6:	431a      	orrs	r2, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	3301      	adds	r3, #1
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	021b      	lsls	r3, r3, #8
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	7812      	ldrb	r2, [r2, #0]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001eca:	68ba      	ldr	r2, [r7, #8]
 8001ecc:	4b06      	ldr	r3, [pc, #24]	; (8001ee8 <ETH_MACAddressConfig+0x6c>)
 8001ece:	4413      	add	r3, r2
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	6013      	str	r3, [r2, #0]
}
 8001ed6:	bf00      	nop
 8001ed8:	371c      	adds	r7, #28
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	40028040 	.word	0x40028040
 8001ee8:	40028044 	.word	0x40028044

08001eec <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b085      	sub	sp, #20
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	60fb      	str	r3, [r7, #12]
 8001ef8:	e03e      	b.n	8001f78 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	68d9      	ldr	r1, [r3, #12]
 8001efe:	68fa      	ldr	r2, [r7, #12]
 8001f00:	4613      	mov	r3, r2
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	4413      	add	r3, r2
 8001f06:	00db      	lsls	r3, r3, #3
 8001f08:	440b      	add	r3, r1
 8001f0a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	2200      	movs	r2, #0
 8001f16:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	2200      	movs	r2, #0
 8001f22:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001f24:	68b9      	ldr	r1, [r7, #8]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	68fa      	ldr	r2, [r7, #12]
 8001f2a:	3206      	adds	r2, #6
 8001f2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d80c      	bhi.n	8001f5c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	68d9      	ldr	r1, [r3, #12]
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	1c5a      	adds	r2, r3, #1
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	4413      	add	r3, r2
 8001f50:	00db      	lsls	r3, r3, #3
 8001f52:	440b      	add	r3, r1
 8001f54:	461a      	mov	r2, r3
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	60da      	str	r2, [r3, #12]
 8001f5a:	e004      	b.n	8001f66 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	461a      	mov	r2, r3
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	3301      	adds	r3, #1
 8001f76:	60fb      	str	r3, [r7, #12]
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	2b03      	cmp	r3, #3
 8001f7c:	d9bd      	bls.n	8001efa <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2200      	movs	r2, #0
 8001f82:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	68da      	ldr	r2, [r3, #12]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f90:	611a      	str	r2, [r3, #16]
}
 8001f92:	bf00      	nop
 8001f94:	3714      	adds	r7, #20
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr

08001f9e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001f9e:	b480      	push	{r7}
 8001fa0:	b085      	sub	sp, #20
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	60fb      	str	r3, [r7, #12]
 8001faa:	e046      	b.n	800203a <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6919      	ldr	r1, [r3, #16]
 8001fb0:	68fa      	ldr	r2, [r7, #12]
 8001fb2:	4613      	mov	r3, r2
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	4413      	add	r3, r2
 8001fb8:	00db      	lsls	r3, r3, #3
 8001fba:	440b      	add	r3, r1
 8001fbc:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001fe8:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8001ff0:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001ffe:	68b9      	ldr	r1, [r7, #8]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	68fa      	ldr	r2, [r7, #12]
 8002004:	3212      	adds	r2, #18
 8002006:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2b02      	cmp	r3, #2
 800200e:	d80c      	bhi.n	800202a <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6919      	ldr	r1, [r3, #16]
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	1c5a      	adds	r2, r3, #1
 8002018:	4613      	mov	r3, r2
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	4413      	add	r3, r2
 800201e:	00db      	lsls	r3, r3, #3
 8002020:	440b      	add	r3, r1
 8002022:	461a      	mov	r2, r3
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	60da      	str	r2, [r3, #12]
 8002028:	e004      	b.n	8002034 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	691b      	ldr	r3, [r3, #16]
 800202e:	461a      	mov	r2, r3
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	3301      	adds	r3, #1
 8002038:	60fb      	str	r3, [r7, #12]
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	2b03      	cmp	r3, #3
 800203e:	d9b5      	bls.n	8001fac <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2200      	movs	r2, #0
 8002044:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2200      	movs	r2, #0
 800204a:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2200      	movs	r2, #0
 8002050:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	691a      	ldr	r2, [r3, #16]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800206a:	60da      	str	r2, [r3, #12]
}
 800206c:	bf00      	nop
 800206e:	3714      	adds	r7, #20
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr

08002078 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002078:	b480      	push	{r7}
 800207a:	b089      	sub	sp, #36	; 0x24
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002082:	2300      	movs	r3, #0
 8002084:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002086:	2300      	movs	r3, #0
 8002088:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800208a:	2300      	movs	r3, #0
 800208c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800208e:	2300      	movs	r3, #0
 8002090:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002092:	2300      	movs	r3, #0
 8002094:	61fb      	str	r3, [r7, #28]
 8002096:	e175      	b.n	8002384 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002098:	2201      	movs	r2, #1
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	fa02 f303 	lsl.w	r3, r2, r3
 80020a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	697a      	ldr	r2, [r7, #20]
 80020a8:	4013      	ands	r3, r2
 80020aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020ac:	693a      	ldr	r2, [r7, #16]
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	f040 8164 	bne.w	800237e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f003 0303 	and.w	r3, r3, #3
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d005      	beq.n	80020ce <HAL_GPIO_Init+0x56>
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f003 0303 	and.w	r3, r3, #3
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	d130      	bne.n	8002130 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	005b      	lsls	r3, r3, #1
 80020d8:	2203      	movs	r2, #3
 80020da:	fa02 f303 	lsl.w	r3, r2, r3
 80020de:	43db      	mvns	r3, r3
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	4013      	ands	r3, r2
 80020e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	68da      	ldr	r2, [r3, #12]
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	fa02 f303 	lsl.w	r3, r2, r3
 80020f2:	69ba      	ldr	r2, [r7, #24]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	69ba      	ldr	r2, [r7, #24]
 80020fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002104:	2201      	movs	r2, #1
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	43db      	mvns	r3, r3
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	4013      	ands	r3, r2
 8002112:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	091b      	lsrs	r3, r3, #4
 800211a:	f003 0201 	and.w	r2, r3, #1
 800211e:	69fb      	ldr	r3, [r7, #28]
 8002120:	fa02 f303 	lsl.w	r3, r2, r3
 8002124:	69ba      	ldr	r2, [r7, #24]
 8002126:	4313      	orrs	r3, r2
 8002128:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	69ba      	ldr	r2, [r7, #24]
 800212e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f003 0303 	and.w	r3, r3, #3
 8002138:	2b03      	cmp	r3, #3
 800213a:	d017      	beq.n	800216c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	005b      	lsls	r3, r3, #1
 8002146:	2203      	movs	r2, #3
 8002148:	fa02 f303 	lsl.w	r3, r2, r3
 800214c:	43db      	mvns	r3, r3
 800214e:	69ba      	ldr	r2, [r7, #24]
 8002150:	4013      	ands	r3, r2
 8002152:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	689a      	ldr	r2, [r3, #8]
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	69ba      	ldr	r2, [r7, #24]
 8002162:	4313      	orrs	r3, r2
 8002164:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	69ba      	ldr	r2, [r7, #24]
 800216a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f003 0303 	and.w	r3, r3, #3
 8002174:	2b02      	cmp	r3, #2
 8002176:	d123      	bne.n	80021c0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002178:	69fb      	ldr	r3, [r7, #28]
 800217a:	08da      	lsrs	r2, r3, #3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	3208      	adds	r2, #8
 8002180:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002184:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	f003 0307 	and.w	r3, r3, #7
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	220f      	movs	r2, #15
 8002190:	fa02 f303 	lsl.w	r3, r2, r3
 8002194:	43db      	mvns	r3, r3
 8002196:	69ba      	ldr	r2, [r7, #24]
 8002198:	4013      	ands	r3, r2
 800219a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	691a      	ldr	r2, [r3, #16]
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	f003 0307 	and.w	r3, r3, #7
 80021a6:	009b      	lsls	r3, r3, #2
 80021a8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ac:	69ba      	ldr	r2, [r7, #24]
 80021ae:	4313      	orrs	r3, r2
 80021b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	08da      	lsrs	r2, r3, #3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	3208      	adds	r2, #8
 80021ba:	69b9      	ldr	r1, [r7, #24]
 80021bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	005b      	lsls	r3, r3, #1
 80021ca:	2203      	movs	r2, #3
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	43db      	mvns	r3, r3
 80021d2:	69ba      	ldr	r2, [r7, #24]
 80021d4:	4013      	ands	r3, r2
 80021d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f003 0203 	and.w	r2, r3, #3
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	fa02 f303 	lsl.w	r3, r2, r3
 80021e8:	69ba      	ldr	r2, [r7, #24]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	69ba      	ldr	r2, [r7, #24]
 80021f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	f000 80be 	beq.w	800237e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002202:	4b66      	ldr	r3, [pc, #408]	; (800239c <HAL_GPIO_Init+0x324>)
 8002204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002206:	4a65      	ldr	r2, [pc, #404]	; (800239c <HAL_GPIO_Init+0x324>)
 8002208:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800220c:	6453      	str	r3, [r2, #68]	; 0x44
 800220e:	4b63      	ldr	r3, [pc, #396]	; (800239c <HAL_GPIO_Init+0x324>)
 8002210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002212:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800221a:	4a61      	ldr	r2, [pc, #388]	; (80023a0 <HAL_GPIO_Init+0x328>)
 800221c:	69fb      	ldr	r3, [r7, #28]
 800221e:	089b      	lsrs	r3, r3, #2
 8002220:	3302      	adds	r3, #2
 8002222:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002226:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	f003 0303 	and.w	r3, r3, #3
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	220f      	movs	r2, #15
 8002232:	fa02 f303 	lsl.w	r3, r2, r3
 8002236:	43db      	mvns	r3, r3
 8002238:	69ba      	ldr	r2, [r7, #24]
 800223a:	4013      	ands	r3, r2
 800223c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a58      	ldr	r2, [pc, #352]	; (80023a4 <HAL_GPIO_Init+0x32c>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d037      	beq.n	80022b6 <HAL_GPIO_Init+0x23e>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a57      	ldr	r2, [pc, #348]	; (80023a8 <HAL_GPIO_Init+0x330>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d031      	beq.n	80022b2 <HAL_GPIO_Init+0x23a>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a56      	ldr	r2, [pc, #344]	; (80023ac <HAL_GPIO_Init+0x334>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d02b      	beq.n	80022ae <HAL_GPIO_Init+0x236>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a55      	ldr	r2, [pc, #340]	; (80023b0 <HAL_GPIO_Init+0x338>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d025      	beq.n	80022aa <HAL_GPIO_Init+0x232>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4a54      	ldr	r2, [pc, #336]	; (80023b4 <HAL_GPIO_Init+0x33c>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d01f      	beq.n	80022a6 <HAL_GPIO_Init+0x22e>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a53      	ldr	r2, [pc, #332]	; (80023b8 <HAL_GPIO_Init+0x340>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d019      	beq.n	80022a2 <HAL_GPIO_Init+0x22a>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a52      	ldr	r2, [pc, #328]	; (80023bc <HAL_GPIO_Init+0x344>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d013      	beq.n	800229e <HAL_GPIO_Init+0x226>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a51      	ldr	r2, [pc, #324]	; (80023c0 <HAL_GPIO_Init+0x348>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d00d      	beq.n	800229a <HAL_GPIO_Init+0x222>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a50      	ldr	r2, [pc, #320]	; (80023c4 <HAL_GPIO_Init+0x34c>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d007      	beq.n	8002296 <HAL_GPIO_Init+0x21e>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4a4f      	ldr	r2, [pc, #316]	; (80023c8 <HAL_GPIO_Init+0x350>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d101      	bne.n	8002292 <HAL_GPIO_Init+0x21a>
 800228e:	2309      	movs	r3, #9
 8002290:	e012      	b.n	80022b8 <HAL_GPIO_Init+0x240>
 8002292:	230a      	movs	r3, #10
 8002294:	e010      	b.n	80022b8 <HAL_GPIO_Init+0x240>
 8002296:	2308      	movs	r3, #8
 8002298:	e00e      	b.n	80022b8 <HAL_GPIO_Init+0x240>
 800229a:	2307      	movs	r3, #7
 800229c:	e00c      	b.n	80022b8 <HAL_GPIO_Init+0x240>
 800229e:	2306      	movs	r3, #6
 80022a0:	e00a      	b.n	80022b8 <HAL_GPIO_Init+0x240>
 80022a2:	2305      	movs	r3, #5
 80022a4:	e008      	b.n	80022b8 <HAL_GPIO_Init+0x240>
 80022a6:	2304      	movs	r3, #4
 80022a8:	e006      	b.n	80022b8 <HAL_GPIO_Init+0x240>
 80022aa:	2303      	movs	r3, #3
 80022ac:	e004      	b.n	80022b8 <HAL_GPIO_Init+0x240>
 80022ae:	2302      	movs	r3, #2
 80022b0:	e002      	b.n	80022b8 <HAL_GPIO_Init+0x240>
 80022b2:	2301      	movs	r3, #1
 80022b4:	e000      	b.n	80022b8 <HAL_GPIO_Init+0x240>
 80022b6:	2300      	movs	r3, #0
 80022b8:	69fa      	ldr	r2, [r7, #28]
 80022ba:	f002 0203 	and.w	r2, r2, #3
 80022be:	0092      	lsls	r2, r2, #2
 80022c0:	4093      	lsls	r3, r2
 80022c2:	69ba      	ldr	r2, [r7, #24]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80022c8:	4935      	ldr	r1, [pc, #212]	; (80023a0 <HAL_GPIO_Init+0x328>)
 80022ca:	69fb      	ldr	r3, [r7, #28]
 80022cc:	089b      	lsrs	r3, r3, #2
 80022ce:	3302      	adds	r3, #2
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022d6:	4b3d      	ldr	r3, [pc, #244]	; (80023cc <HAL_GPIO_Init+0x354>)
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	43db      	mvns	r3, r3
 80022e0:	69ba      	ldr	r2, [r7, #24]
 80022e2:	4013      	ands	r3, r2
 80022e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d003      	beq.n	80022fa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022fa:	4a34      	ldr	r2, [pc, #208]	; (80023cc <HAL_GPIO_Init+0x354>)
 80022fc:	69bb      	ldr	r3, [r7, #24]
 80022fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002300:	4b32      	ldr	r3, [pc, #200]	; (80023cc <HAL_GPIO_Init+0x354>)
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	43db      	mvns	r3, r3
 800230a:	69ba      	ldr	r2, [r7, #24]
 800230c:	4013      	ands	r3, r2
 800230e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002318:	2b00      	cmp	r3, #0
 800231a:	d003      	beq.n	8002324 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800231c:	69ba      	ldr	r2, [r7, #24]
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	4313      	orrs	r3, r2
 8002322:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002324:	4a29      	ldr	r2, [pc, #164]	; (80023cc <HAL_GPIO_Init+0x354>)
 8002326:	69bb      	ldr	r3, [r7, #24]
 8002328:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800232a:	4b28      	ldr	r3, [pc, #160]	; (80023cc <HAL_GPIO_Init+0x354>)
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	43db      	mvns	r3, r3
 8002334:	69ba      	ldr	r2, [r7, #24]
 8002336:	4013      	ands	r3, r2
 8002338:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d003      	beq.n	800234e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	4313      	orrs	r3, r2
 800234c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800234e:	4a1f      	ldr	r2, [pc, #124]	; (80023cc <HAL_GPIO_Init+0x354>)
 8002350:	69bb      	ldr	r3, [r7, #24]
 8002352:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002354:	4b1d      	ldr	r3, [pc, #116]	; (80023cc <HAL_GPIO_Init+0x354>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	43db      	mvns	r3, r3
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	4013      	ands	r3, r2
 8002362:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d003      	beq.n	8002378 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002370:	69ba      	ldr	r2, [r7, #24]
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	4313      	orrs	r3, r2
 8002376:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002378:	4a14      	ldr	r2, [pc, #80]	; (80023cc <HAL_GPIO_Init+0x354>)
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	3301      	adds	r3, #1
 8002382:	61fb      	str	r3, [r7, #28]
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	2b0f      	cmp	r3, #15
 8002388:	f67f ae86 	bls.w	8002098 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800238c:	bf00      	nop
 800238e:	bf00      	nop
 8002390:	3724      	adds	r7, #36	; 0x24
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
 800239a:	bf00      	nop
 800239c:	40023800 	.word	0x40023800
 80023a0:	40013800 	.word	0x40013800
 80023a4:	40020000 	.word	0x40020000
 80023a8:	40020400 	.word	0x40020400
 80023ac:	40020800 	.word	0x40020800
 80023b0:	40020c00 	.word	0x40020c00
 80023b4:	40021000 	.word	0x40021000
 80023b8:	40021400 	.word	0x40021400
 80023bc:	40021800 	.word	0x40021800
 80023c0:	40021c00 	.word	0x40021c00
 80023c4:	40022000 	.word	0x40022000
 80023c8:	40022400 	.word	0x40022400
 80023cc:	40013c00 	.word	0x40013c00

080023d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b085      	sub	sp, #20
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	460b      	mov	r3, r1
 80023da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	691a      	ldr	r2, [r3, #16]
 80023e0:	887b      	ldrh	r3, [r7, #2]
 80023e2:	4013      	ands	r3, r2
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d002      	beq.n	80023ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80023e8:	2301      	movs	r3, #1
 80023ea:	73fb      	strb	r3, [r7, #15]
 80023ec:	e001      	b.n	80023f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80023ee:	2300      	movs	r3, #0
 80023f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80023f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3714      	adds	r7, #20
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	460b      	mov	r3, r1
 800240a:	807b      	strh	r3, [r7, #2]
 800240c:	4613      	mov	r3, r2
 800240e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002410:	787b      	ldrb	r3, [r7, #1]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d003      	beq.n	800241e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002416:	887a      	ldrh	r2, [r7, #2]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800241c:	e003      	b.n	8002426 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800241e:	887b      	ldrh	r3, [r7, #2]
 8002420:	041a      	lsls	r2, r3, #16
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	619a      	str	r2, [r3, #24]
}
 8002426:	bf00      	nop
 8002428:	370c      	adds	r7, #12
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr

08002432 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002432:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002434:	b08f      	sub	sp, #60	; 0x3c
 8002436:	af0a      	add	r7, sp, #40	; 0x28
 8002438:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d101      	bne.n	8002444 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e116      	b.n	8002672 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002450:	b2db      	uxtb	r3, r3
 8002452:	2b00      	cmp	r3, #0
 8002454:	d106      	bne.n	8002464 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f7fe ff98 	bl	8001394 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2203      	movs	r2, #3
 8002468:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002470:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002474:	2b00      	cmp	r3, #0
 8002476:	d102      	bne.n	800247e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2200      	movs	r2, #0
 800247c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4618      	mov	r0, r3
 8002484:	f003 fd5e 	bl	8005f44 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	603b      	str	r3, [r7, #0]
 800248e:	687e      	ldr	r6, [r7, #4]
 8002490:	466d      	mov	r5, sp
 8002492:	f106 0410 	add.w	r4, r6, #16
 8002496:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002498:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800249a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800249c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800249e:	e894 0003 	ldmia.w	r4, {r0, r1}
 80024a2:	e885 0003 	stmia.w	r5, {r0, r1}
 80024a6:	1d33      	adds	r3, r6, #4
 80024a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80024aa:	6838      	ldr	r0, [r7, #0]
 80024ac:	f003 fcf2 	bl	8005e94 <USB_CoreInit>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d005      	beq.n	80024c2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2202      	movs	r2, #2
 80024ba:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e0d7      	b.n	8002672 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	2100      	movs	r1, #0
 80024c8:	4618      	mov	r0, r3
 80024ca:	f003 fd4c 	bl	8005f66 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024ce:	2300      	movs	r3, #0
 80024d0:	73fb      	strb	r3, [r7, #15]
 80024d2:	e04a      	b.n	800256a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80024d4:	7bfa      	ldrb	r2, [r7, #15]
 80024d6:	6879      	ldr	r1, [r7, #4]
 80024d8:	4613      	mov	r3, r2
 80024da:	00db      	lsls	r3, r3, #3
 80024dc:	4413      	add	r3, r2
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	440b      	add	r3, r1
 80024e2:	333d      	adds	r3, #61	; 0x3d
 80024e4:	2201      	movs	r2, #1
 80024e6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80024e8:	7bfa      	ldrb	r2, [r7, #15]
 80024ea:	6879      	ldr	r1, [r7, #4]
 80024ec:	4613      	mov	r3, r2
 80024ee:	00db      	lsls	r3, r3, #3
 80024f0:	4413      	add	r3, r2
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	440b      	add	r3, r1
 80024f6:	333c      	adds	r3, #60	; 0x3c
 80024f8:	7bfa      	ldrb	r2, [r7, #15]
 80024fa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80024fc:	7bfa      	ldrb	r2, [r7, #15]
 80024fe:	7bfb      	ldrb	r3, [r7, #15]
 8002500:	b298      	uxth	r0, r3
 8002502:	6879      	ldr	r1, [r7, #4]
 8002504:	4613      	mov	r3, r2
 8002506:	00db      	lsls	r3, r3, #3
 8002508:	4413      	add	r3, r2
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	440b      	add	r3, r1
 800250e:	3344      	adds	r3, #68	; 0x44
 8002510:	4602      	mov	r2, r0
 8002512:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002514:	7bfa      	ldrb	r2, [r7, #15]
 8002516:	6879      	ldr	r1, [r7, #4]
 8002518:	4613      	mov	r3, r2
 800251a:	00db      	lsls	r3, r3, #3
 800251c:	4413      	add	r3, r2
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	440b      	add	r3, r1
 8002522:	3340      	adds	r3, #64	; 0x40
 8002524:	2200      	movs	r2, #0
 8002526:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002528:	7bfa      	ldrb	r2, [r7, #15]
 800252a:	6879      	ldr	r1, [r7, #4]
 800252c:	4613      	mov	r3, r2
 800252e:	00db      	lsls	r3, r3, #3
 8002530:	4413      	add	r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	440b      	add	r3, r1
 8002536:	3348      	adds	r3, #72	; 0x48
 8002538:	2200      	movs	r2, #0
 800253a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800253c:	7bfa      	ldrb	r2, [r7, #15]
 800253e:	6879      	ldr	r1, [r7, #4]
 8002540:	4613      	mov	r3, r2
 8002542:	00db      	lsls	r3, r3, #3
 8002544:	4413      	add	r3, r2
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	440b      	add	r3, r1
 800254a:	334c      	adds	r3, #76	; 0x4c
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002550:	7bfa      	ldrb	r2, [r7, #15]
 8002552:	6879      	ldr	r1, [r7, #4]
 8002554:	4613      	mov	r3, r2
 8002556:	00db      	lsls	r3, r3, #3
 8002558:	4413      	add	r3, r2
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	440b      	add	r3, r1
 800255e:	3354      	adds	r3, #84	; 0x54
 8002560:	2200      	movs	r2, #0
 8002562:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002564:	7bfb      	ldrb	r3, [r7, #15]
 8002566:	3301      	adds	r3, #1
 8002568:	73fb      	strb	r3, [r7, #15]
 800256a:	7bfa      	ldrb	r2, [r7, #15]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	429a      	cmp	r2, r3
 8002572:	d3af      	bcc.n	80024d4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002574:	2300      	movs	r3, #0
 8002576:	73fb      	strb	r3, [r7, #15]
 8002578:	e044      	b.n	8002604 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800257a:	7bfa      	ldrb	r2, [r7, #15]
 800257c:	6879      	ldr	r1, [r7, #4]
 800257e:	4613      	mov	r3, r2
 8002580:	00db      	lsls	r3, r3, #3
 8002582:	4413      	add	r3, r2
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	440b      	add	r3, r1
 8002588:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800258c:	2200      	movs	r2, #0
 800258e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002590:	7bfa      	ldrb	r2, [r7, #15]
 8002592:	6879      	ldr	r1, [r7, #4]
 8002594:	4613      	mov	r3, r2
 8002596:	00db      	lsls	r3, r3, #3
 8002598:	4413      	add	r3, r2
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	440b      	add	r3, r1
 800259e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80025a2:	7bfa      	ldrb	r2, [r7, #15]
 80025a4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80025a6:	7bfa      	ldrb	r2, [r7, #15]
 80025a8:	6879      	ldr	r1, [r7, #4]
 80025aa:	4613      	mov	r3, r2
 80025ac:	00db      	lsls	r3, r3, #3
 80025ae:	4413      	add	r3, r2
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	440b      	add	r3, r1
 80025b4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80025b8:	2200      	movs	r2, #0
 80025ba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80025bc:	7bfa      	ldrb	r2, [r7, #15]
 80025be:	6879      	ldr	r1, [r7, #4]
 80025c0:	4613      	mov	r3, r2
 80025c2:	00db      	lsls	r3, r3, #3
 80025c4:	4413      	add	r3, r2
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	440b      	add	r3, r1
 80025ca:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80025ce:	2200      	movs	r2, #0
 80025d0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80025d2:	7bfa      	ldrb	r2, [r7, #15]
 80025d4:	6879      	ldr	r1, [r7, #4]
 80025d6:	4613      	mov	r3, r2
 80025d8:	00db      	lsls	r3, r3, #3
 80025da:	4413      	add	r3, r2
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	440b      	add	r3, r1
 80025e0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80025e8:	7bfa      	ldrb	r2, [r7, #15]
 80025ea:	6879      	ldr	r1, [r7, #4]
 80025ec:	4613      	mov	r3, r2
 80025ee:	00db      	lsls	r3, r3, #3
 80025f0:	4413      	add	r3, r2
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	440b      	add	r3, r1
 80025f6:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80025fa:	2200      	movs	r2, #0
 80025fc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025fe:	7bfb      	ldrb	r3, [r7, #15]
 8002600:	3301      	adds	r3, #1
 8002602:	73fb      	strb	r3, [r7, #15]
 8002604:	7bfa      	ldrb	r2, [r7, #15]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	429a      	cmp	r2, r3
 800260c:	d3b5      	bcc.n	800257a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	603b      	str	r3, [r7, #0]
 8002614:	687e      	ldr	r6, [r7, #4]
 8002616:	466d      	mov	r5, sp
 8002618:	f106 0410 	add.w	r4, r6, #16
 800261c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800261e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002620:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002622:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002624:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002628:	e885 0003 	stmia.w	r5, {r0, r1}
 800262c:	1d33      	adds	r3, r6, #4
 800262e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002630:	6838      	ldr	r0, [r7, #0]
 8002632:	f003 fce5 	bl	8006000 <USB_DevInit>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	d005      	beq.n	8002648 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2202      	movs	r2, #2
 8002640:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e014      	b.n	8002672 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2200      	movs	r2, #0
 800264c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2201      	movs	r2, #1
 8002654:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800265c:	2b01      	cmp	r3, #1
 800265e:	d102      	bne.n	8002666 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	f000 f80b 	bl	800267c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4618      	mov	r0, r3
 800266c:	f003 fea3 	bl	80063b6 <USB_DevDisconnect>

  return HAL_OK;
 8002670:	2300      	movs	r3, #0
}
 8002672:	4618      	mov	r0, r3
 8002674:	3714      	adds	r7, #20
 8002676:	46bd      	mov	sp, r7
 8002678:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800267c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800267c:	b480      	push	{r7}
 800267e:	b085      	sub	sp, #20
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2201      	movs	r2, #1
 800268e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	699b      	ldr	r3, [r3, #24]
 800269e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80026aa:	4b05      	ldr	r3, [pc, #20]	; (80026c0 <HAL_PCDEx_ActivateLPM+0x44>)
 80026ac:	4313      	orrs	r3, r2
 80026ae:	68fa      	ldr	r2, [r7, #12]
 80026b0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80026b2:	2300      	movs	r3, #0
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3714      	adds	r7, #20
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr
 80026c0:	10000003 	.word	0x10000003

080026c4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026c8:	4b05      	ldr	r3, [pc, #20]	; (80026e0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a04      	ldr	r2, [pc, #16]	; (80026e0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80026ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026d2:	6013      	str	r3, [r2, #0]
}
 80026d4:	bf00      	nop
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	40007000 	.word	0x40007000

080026e4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b086      	sub	sp, #24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80026ec:	2300      	movs	r3, #0
 80026ee:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d101      	bne.n	80026fa <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e291      	b.n	8002c1e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 0301 	and.w	r3, r3, #1
 8002702:	2b00      	cmp	r3, #0
 8002704:	f000 8087 	beq.w	8002816 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002708:	4b96      	ldr	r3, [pc, #600]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	f003 030c 	and.w	r3, r3, #12
 8002710:	2b04      	cmp	r3, #4
 8002712:	d00c      	beq.n	800272e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002714:	4b93      	ldr	r3, [pc, #588]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	f003 030c 	and.w	r3, r3, #12
 800271c:	2b08      	cmp	r3, #8
 800271e:	d112      	bne.n	8002746 <HAL_RCC_OscConfig+0x62>
 8002720:	4b90      	ldr	r3, [pc, #576]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002728:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800272c:	d10b      	bne.n	8002746 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800272e:	4b8d      	ldr	r3, [pc, #564]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d06c      	beq.n	8002814 <HAL_RCC_OscConfig+0x130>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d168      	bne.n	8002814 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e26b      	b.n	8002c1e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800274e:	d106      	bne.n	800275e <HAL_RCC_OscConfig+0x7a>
 8002750:	4b84      	ldr	r3, [pc, #528]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a83      	ldr	r2, [pc, #524]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002756:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800275a:	6013      	str	r3, [r2, #0]
 800275c:	e02e      	b.n	80027bc <HAL_RCC_OscConfig+0xd8>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d10c      	bne.n	8002780 <HAL_RCC_OscConfig+0x9c>
 8002766:	4b7f      	ldr	r3, [pc, #508]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a7e      	ldr	r2, [pc, #504]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 800276c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002770:	6013      	str	r3, [r2, #0]
 8002772:	4b7c      	ldr	r3, [pc, #496]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a7b      	ldr	r2, [pc, #492]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002778:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800277c:	6013      	str	r3, [r2, #0]
 800277e:	e01d      	b.n	80027bc <HAL_RCC_OscConfig+0xd8>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002788:	d10c      	bne.n	80027a4 <HAL_RCC_OscConfig+0xc0>
 800278a:	4b76      	ldr	r3, [pc, #472]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a75      	ldr	r2, [pc, #468]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002790:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002794:	6013      	str	r3, [r2, #0]
 8002796:	4b73      	ldr	r3, [pc, #460]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a72      	ldr	r2, [pc, #456]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 800279c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027a0:	6013      	str	r3, [r2, #0]
 80027a2:	e00b      	b.n	80027bc <HAL_RCC_OscConfig+0xd8>
 80027a4:	4b6f      	ldr	r3, [pc, #444]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a6e      	ldr	r2, [pc, #440]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80027aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027ae:	6013      	str	r3, [r2, #0]
 80027b0:	4b6c      	ldr	r3, [pc, #432]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a6b      	ldr	r2, [pc, #428]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80027b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d013      	beq.n	80027ec <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c4:	f7fe ff8e 	bl	80016e4 <HAL_GetTick>
 80027c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ca:	e008      	b.n	80027de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027cc:	f7fe ff8a 	bl	80016e4 <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b64      	cmp	r3, #100	; 0x64
 80027d8:	d901      	bls.n	80027de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e21f      	b.n	8002c1e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027de:	4b61      	ldr	r3, [pc, #388]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d0f0      	beq.n	80027cc <HAL_RCC_OscConfig+0xe8>
 80027ea:	e014      	b.n	8002816 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ec:	f7fe ff7a 	bl	80016e4 <HAL_GetTick>
 80027f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027f2:	e008      	b.n	8002806 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027f4:	f7fe ff76 	bl	80016e4 <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	2b64      	cmp	r3, #100	; 0x64
 8002800:	d901      	bls.n	8002806 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002802:	2303      	movs	r3, #3
 8002804:	e20b      	b.n	8002c1e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002806:	4b57      	ldr	r3, [pc, #348]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d1f0      	bne.n	80027f4 <HAL_RCC_OscConfig+0x110>
 8002812:	e000      	b.n	8002816 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002814:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0302 	and.w	r3, r3, #2
 800281e:	2b00      	cmp	r3, #0
 8002820:	d069      	beq.n	80028f6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002822:	4b50      	ldr	r3, [pc, #320]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f003 030c 	and.w	r3, r3, #12
 800282a:	2b00      	cmp	r3, #0
 800282c:	d00b      	beq.n	8002846 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800282e:	4b4d      	ldr	r3, [pc, #308]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	f003 030c 	and.w	r3, r3, #12
 8002836:	2b08      	cmp	r3, #8
 8002838:	d11c      	bne.n	8002874 <HAL_RCC_OscConfig+0x190>
 800283a:	4b4a      	ldr	r3, [pc, #296]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d116      	bne.n	8002874 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002846:	4b47      	ldr	r3, [pc, #284]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0302 	and.w	r3, r3, #2
 800284e:	2b00      	cmp	r3, #0
 8002850:	d005      	beq.n	800285e <HAL_RCC_OscConfig+0x17a>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	2b01      	cmp	r3, #1
 8002858:	d001      	beq.n	800285e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e1df      	b.n	8002c1e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800285e:	4b41      	ldr	r3, [pc, #260]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	691b      	ldr	r3, [r3, #16]
 800286a:	00db      	lsls	r3, r3, #3
 800286c:	493d      	ldr	r1, [pc, #244]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 800286e:	4313      	orrs	r3, r2
 8002870:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002872:	e040      	b.n	80028f6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d023      	beq.n	80028c4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800287c:	4b39      	ldr	r3, [pc, #228]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a38      	ldr	r2, [pc, #224]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002882:	f043 0301 	orr.w	r3, r3, #1
 8002886:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002888:	f7fe ff2c 	bl	80016e4 <HAL_GetTick>
 800288c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800288e:	e008      	b.n	80028a2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002890:	f7fe ff28 	bl	80016e4 <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	2b02      	cmp	r3, #2
 800289c:	d901      	bls.n	80028a2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e1bd      	b.n	8002c1e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028a2:	4b30      	ldr	r3, [pc, #192]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0302 	and.w	r3, r3, #2
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d0f0      	beq.n	8002890 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028ae:	4b2d      	ldr	r3, [pc, #180]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	691b      	ldr	r3, [r3, #16]
 80028ba:	00db      	lsls	r3, r3, #3
 80028bc:	4929      	ldr	r1, [pc, #164]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80028be:	4313      	orrs	r3, r2
 80028c0:	600b      	str	r3, [r1, #0]
 80028c2:	e018      	b.n	80028f6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028c4:	4b27      	ldr	r3, [pc, #156]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a26      	ldr	r2, [pc, #152]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80028ca:	f023 0301 	bic.w	r3, r3, #1
 80028ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d0:	f7fe ff08 	bl	80016e4 <HAL_GetTick>
 80028d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028d6:	e008      	b.n	80028ea <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028d8:	f7fe ff04 	bl	80016e4 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d901      	bls.n	80028ea <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e199      	b.n	8002c1e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028ea:	4b1e      	ldr	r3, [pc, #120]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d1f0      	bne.n	80028d8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0308 	and.w	r3, r3, #8
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d038      	beq.n	8002974 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	695b      	ldr	r3, [r3, #20]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d019      	beq.n	800293e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800290a:	4b16      	ldr	r3, [pc, #88]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 800290c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800290e:	4a15      	ldr	r2, [pc, #84]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002910:	f043 0301 	orr.w	r3, r3, #1
 8002914:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002916:	f7fe fee5 	bl	80016e4 <HAL_GetTick>
 800291a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800291c:	e008      	b.n	8002930 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800291e:	f7fe fee1 	bl	80016e4 <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d901      	bls.n	8002930 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800292c:	2303      	movs	r3, #3
 800292e:	e176      	b.n	8002c1e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002930:	4b0c      	ldr	r3, [pc, #48]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002932:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002934:	f003 0302 	and.w	r3, r3, #2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d0f0      	beq.n	800291e <HAL_RCC_OscConfig+0x23a>
 800293c:	e01a      	b.n	8002974 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800293e:	4b09      	ldr	r3, [pc, #36]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002940:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002942:	4a08      	ldr	r2, [pc, #32]	; (8002964 <HAL_RCC_OscConfig+0x280>)
 8002944:	f023 0301 	bic.w	r3, r3, #1
 8002948:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800294a:	f7fe fecb 	bl	80016e4 <HAL_GetTick>
 800294e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002950:	e00a      	b.n	8002968 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002952:	f7fe fec7 	bl	80016e4 <HAL_GetTick>
 8002956:	4602      	mov	r2, r0
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	2b02      	cmp	r3, #2
 800295e:	d903      	bls.n	8002968 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002960:	2303      	movs	r3, #3
 8002962:	e15c      	b.n	8002c1e <HAL_RCC_OscConfig+0x53a>
 8002964:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002968:	4b91      	ldr	r3, [pc, #580]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 800296a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800296c:	f003 0302 	and.w	r3, r3, #2
 8002970:	2b00      	cmp	r3, #0
 8002972:	d1ee      	bne.n	8002952 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0304 	and.w	r3, r3, #4
 800297c:	2b00      	cmp	r3, #0
 800297e:	f000 80a4 	beq.w	8002aca <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002982:	4b8b      	ldr	r3, [pc, #556]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002986:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d10d      	bne.n	80029aa <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800298e:	4b88      	ldr	r3, [pc, #544]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002992:	4a87      	ldr	r2, [pc, #540]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002994:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002998:	6413      	str	r3, [r2, #64]	; 0x40
 800299a:	4b85      	ldr	r3, [pc, #532]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 800299c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029a2:	60bb      	str	r3, [r7, #8]
 80029a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029a6:	2301      	movs	r3, #1
 80029a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029aa:	4b82      	ldr	r3, [pc, #520]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d118      	bne.n	80029e8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80029b6:	4b7f      	ldr	r3, [pc, #508]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a7e      	ldr	r2, [pc, #504]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 80029bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029c2:	f7fe fe8f 	bl	80016e4 <HAL_GetTick>
 80029c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029c8:	e008      	b.n	80029dc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029ca:	f7fe fe8b 	bl	80016e4 <HAL_GetTick>
 80029ce:	4602      	mov	r2, r0
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	2b64      	cmp	r3, #100	; 0x64
 80029d6:	d901      	bls.n	80029dc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e120      	b.n	8002c1e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029dc:	4b75      	ldr	r3, [pc, #468]	; (8002bb4 <HAL_RCC_OscConfig+0x4d0>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d0f0      	beq.n	80029ca <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d106      	bne.n	80029fe <HAL_RCC_OscConfig+0x31a>
 80029f0:	4b6f      	ldr	r3, [pc, #444]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 80029f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029f4:	4a6e      	ldr	r2, [pc, #440]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 80029f6:	f043 0301 	orr.w	r3, r3, #1
 80029fa:	6713      	str	r3, [r2, #112]	; 0x70
 80029fc:	e02d      	b.n	8002a5a <HAL_RCC_OscConfig+0x376>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d10c      	bne.n	8002a20 <HAL_RCC_OscConfig+0x33c>
 8002a06:	4b6a      	ldr	r3, [pc, #424]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002a08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a0a:	4a69      	ldr	r2, [pc, #420]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002a0c:	f023 0301 	bic.w	r3, r3, #1
 8002a10:	6713      	str	r3, [r2, #112]	; 0x70
 8002a12:	4b67      	ldr	r3, [pc, #412]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002a14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a16:	4a66      	ldr	r2, [pc, #408]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002a18:	f023 0304 	bic.w	r3, r3, #4
 8002a1c:	6713      	str	r3, [r2, #112]	; 0x70
 8002a1e:	e01c      	b.n	8002a5a <HAL_RCC_OscConfig+0x376>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	2b05      	cmp	r3, #5
 8002a26:	d10c      	bne.n	8002a42 <HAL_RCC_OscConfig+0x35e>
 8002a28:	4b61      	ldr	r3, [pc, #388]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002a2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a2c:	4a60      	ldr	r2, [pc, #384]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002a2e:	f043 0304 	orr.w	r3, r3, #4
 8002a32:	6713      	str	r3, [r2, #112]	; 0x70
 8002a34:	4b5e      	ldr	r3, [pc, #376]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002a36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a38:	4a5d      	ldr	r2, [pc, #372]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002a3a:	f043 0301 	orr.w	r3, r3, #1
 8002a3e:	6713      	str	r3, [r2, #112]	; 0x70
 8002a40:	e00b      	b.n	8002a5a <HAL_RCC_OscConfig+0x376>
 8002a42:	4b5b      	ldr	r3, [pc, #364]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002a44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a46:	4a5a      	ldr	r2, [pc, #360]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002a48:	f023 0301 	bic.w	r3, r3, #1
 8002a4c:	6713      	str	r3, [r2, #112]	; 0x70
 8002a4e:	4b58      	ldr	r3, [pc, #352]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002a50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a52:	4a57      	ldr	r2, [pc, #348]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002a54:	f023 0304 	bic.w	r3, r3, #4
 8002a58:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d015      	beq.n	8002a8e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a62:	f7fe fe3f 	bl	80016e4 <HAL_GetTick>
 8002a66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a68:	e00a      	b.n	8002a80 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a6a:	f7fe fe3b 	bl	80016e4 <HAL_GetTick>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	1ad3      	subs	r3, r2, r3
 8002a74:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d901      	bls.n	8002a80 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	e0ce      	b.n	8002c1e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a80:	4b4b      	ldr	r3, [pc, #300]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002a82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a84:	f003 0302 	and.w	r3, r3, #2
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d0ee      	beq.n	8002a6a <HAL_RCC_OscConfig+0x386>
 8002a8c:	e014      	b.n	8002ab8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a8e:	f7fe fe29 	bl	80016e4 <HAL_GetTick>
 8002a92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a94:	e00a      	b.n	8002aac <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a96:	f7fe fe25 	bl	80016e4 <HAL_GetTick>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	1ad3      	subs	r3, r2, r3
 8002aa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d901      	bls.n	8002aac <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e0b8      	b.n	8002c1e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002aac:	4b40      	ldr	r3, [pc, #256]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002aae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ab0:	f003 0302 	and.w	r3, r3, #2
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d1ee      	bne.n	8002a96 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ab8:	7dfb      	ldrb	r3, [r7, #23]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d105      	bne.n	8002aca <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002abe:	4b3c      	ldr	r3, [pc, #240]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac2:	4a3b      	ldr	r2, [pc, #236]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002ac4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ac8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	699b      	ldr	r3, [r3, #24]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	f000 80a4 	beq.w	8002c1c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ad4:	4b36      	ldr	r3, [pc, #216]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	f003 030c 	and.w	r3, r3, #12
 8002adc:	2b08      	cmp	r3, #8
 8002ade:	d06b      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	699b      	ldr	r3, [r3, #24]
 8002ae4:	2b02      	cmp	r3, #2
 8002ae6:	d149      	bne.n	8002b7c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ae8:	4b31      	ldr	r3, [pc, #196]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a30      	ldr	r2, [pc, #192]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002aee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002af2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af4:	f7fe fdf6 	bl	80016e4 <HAL_GetTick>
 8002af8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002afa:	e008      	b.n	8002b0e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002afc:	f7fe fdf2 	bl	80016e4 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d901      	bls.n	8002b0e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e087      	b.n	8002c1e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b0e:	4b28      	ldr	r3, [pc, #160]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d1f0      	bne.n	8002afc <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	69da      	ldr	r2, [r3, #28]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6a1b      	ldr	r3, [r3, #32]
 8002b22:	431a      	orrs	r2, r3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b28:	019b      	lsls	r3, r3, #6
 8002b2a:	431a      	orrs	r2, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b30:	085b      	lsrs	r3, r3, #1
 8002b32:	3b01      	subs	r3, #1
 8002b34:	041b      	lsls	r3, r3, #16
 8002b36:	431a      	orrs	r2, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b3c:	061b      	lsls	r3, r3, #24
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	4a1b      	ldr	r2, [pc, #108]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002b42:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002b46:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b48:	4b19      	ldr	r3, [pc, #100]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a18      	ldr	r2, [pc, #96]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002b4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b54:	f7fe fdc6 	bl	80016e4 <HAL_GetTick>
 8002b58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b5a:	e008      	b.n	8002b6e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b5c:	f7fe fdc2 	bl	80016e4 <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	2b02      	cmp	r3, #2
 8002b68:	d901      	bls.n	8002b6e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	e057      	b.n	8002c1e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b6e:	4b10      	ldr	r3, [pc, #64]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d0f0      	beq.n	8002b5c <HAL_RCC_OscConfig+0x478>
 8002b7a:	e04f      	b.n	8002c1c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b7c:	4b0c      	ldr	r3, [pc, #48]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a0b      	ldr	r2, [pc, #44]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002b82:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b88:	f7fe fdac 	bl	80016e4 <HAL_GetTick>
 8002b8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b8e:	e008      	b.n	8002ba2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b90:	f7fe fda8 	bl	80016e4 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e03d      	b.n	8002c1e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ba2:	4b03      	ldr	r3, [pc, #12]	; (8002bb0 <HAL_RCC_OscConfig+0x4cc>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d1f0      	bne.n	8002b90 <HAL_RCC_OscConfig+0x4ac>
 8002bae:	e035      	b.n	8002c1c <HAL_RCC_OscConfig+0x538>
 8002bb0:	40023800 	.word	0x40023800
 8002bb4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002bb8:	4b1b      	ldr	r3, [pc, #108]	; (8002c28 <HAL_RCC_OscConfig+0x544>)
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	699b      	ldr	r3, [r3, #24]
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d028      	beq.n	8002c18 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d121      	bne.n	8002c18 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d11a      	bne.n	8002c18 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002be2:	68fa      	ldr	r2, [r7, #12]
 8002be4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002be8:	4013      	ands	r3, r2
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002bee:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d111      	bne.n	8002c18 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bfe:	085b      	lsrs	r3, r3, #1
 8002c00:	3b01      	subs	r3, #1
 8002c02:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d107      	bne.n	8002c18 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c12:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d001      	beq.n	8002c1c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e000      	b.n	8002c1e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3718      	adds	r7, #24
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	40023800 	.word	0x40023800

08002c2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b084      	sub	sp, #16
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
 8002c34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002c36:	2300      	movs	r3, #0
 8002c38:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d101      	bne.n	8002c44 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e0d0      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c44:	4b6a      	ldr	r3, [pc, #424]	; (8002df0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 030f 	and.w	r3, r3, #15
 8002c4c:	683a      	ldr	r2, [r7, #0]
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	d910      	bls.n	8002c74 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c52:	4b67      	ldr	r3, [pc, #412]	; (8002df0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f023 020f 	bic.w	r2, r3, #15
 8002c5a:	4965      	ldr	r1, [pc, #404]	; (8002df0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c62:	4b63      	ldr	r3, [pc, #396]	; (8002df0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 030f 	and.w	r3, r3, #15
 8002c6a:	683a      	ldr	r2, [r7, #0]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d001      	beq.n	8002c74 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e0b8      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 0302 	and.w	r3, r3, #2
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d020      	beq.n	8002cc2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0304 	and.w	r3, r3, #4
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d005      	beq.n	8002c98 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c8c:	4b59      	ldr	r3, [pc, #356]	; (8002df4 <HAL_RCC_ClockConfig+0x1c8>)
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	4a58      	ldr	r2, [pc, #352]	; (8002df4 <HAL_RCC_ClockConfig+0x1c8>)
 8002c92:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002c96:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0308 	and.w	r3, r3, #8
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d005      	beq.n	8002cb0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ca4:	4b53      	ldr	r3, [pc, #332]	; (8002df4 <HAL_RCC_ClockConfig+0x1c8>)
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	4a52      	ldr	r2, [pc, #328]	; (8002df4 <HAL_RCC_ClockConfig+0x1c8>)
 8002caa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002cae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cb0:	4b50      	ldr	r3, [pc, #320]	; (8002df4 <HAL_RCC_ClockConfig+0x1c8>)
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	494d      	ldr	r1, [pc, #308]	; (8002df4 <HAL_RCC_ClockConfig+0x1c8>)
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0301 	and.w	r3, r3, #1
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d040      	beq.n	8002d50 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d107      	bne.n	8002ce6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cd6:	4b47      	ldr	r3, [pc, #284]	; (8002df4 <HAL_RCC_ClockConfig+0x1c8>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d115      	bne.n	8002d0e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e07f      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d107      	bne.n	8002cfe <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cee:	4b41      	ldr	r3, [pc, #260]	; (8002df4 <HAL_RCC_ClockConfig+0x1c8>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d109      	bne.n	8002d0e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e073      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cfe:	4b3d      	ldr	r3, [pc, #244]	; (8002df4 <HAL_RCC_ClockConfig+0x1c8>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0302 	and.w	r3, r3, #2
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d101      	bne.n	8002d0e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e06b      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d0e:	4b39      	ldr	r3, [pc, #228]	; (8002df4 <HAL_RCC_ClockConfig+0x1c8>)
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	f023 0203 	bic.w	r2, r3, #3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	4936      	ldr	r1, [pc, #216]	; (8002df4 <HAL_RCC_ClockConfig+0x1c8>)
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d20:	f7fe fce0 	bl	80016e4 <HAL_GetTick>
 8002d24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d26:	e00a      	b.n	8002d3e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d28:	f7fe fcdc 	bl	80016e4 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d901      	bls.n	8002d3e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	e053      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d3e:	4b2d      	ldr	r3, [pc, #180]	; (8002df4 <HAL_RCC_ClockConfig+0x1c8>)
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f003 020c 	and.w	r2, r3, #12
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d1eb      	bne.n	8002d28 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d50:	4b27      	ldr	r3, [pc, #156]	; (8002df0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 030f 	and.w	r3, r3, #15
 8002d58:	683a      	ldr	r2, [r7, #0]
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d210      	bcs.n	8002d80 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d5e:	4b24      	ldr	r3, [pc, #144]	; (8002df0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f023 020f 	bic.w	r2, r3, #15
 8002d66:	4922      	ldr	r1, [pc, #136]	; (8002df0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d6e:	4b20      	ldr	r3, [pc, #128]	; (8002df0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 030f 	and.w	r3, r3, #15
 8002d76:	683a      	ldr	r2, [r7, #0]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d001      	beq.n	8002d80 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e032      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0304 	and.w	r3, r3, #4
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d008      	beq.n	8002d9e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d8c:	4b19      	ldr	r3, [pc, #100]	; (8002df4 <HAL_RCC_ClockConfig+0x1c8>)
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	4916      	ldr	r1, [pc, #88]	; (8002df4 <HAL_RCC_ClockConfig+0x1c8>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 0308 	and.w	r3, r3, #8
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d009      	beq.n	8002dbe <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002daa:	4b12      	ldr	r3, [pc, #72]	; (8002df4 <HAL_RCC_ClockConfig+0x1c8>)
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	691b      	ldr	r3, [r3, #16]
 8002db6:	00db      	lsls	r3, r3, #3
 8002db8:	490e      	ldr	r1, [pc, #56]	; (8002df4 <HAL_RCC_ClockConfig+0x1c8>)
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002dbe:	f000 f821 	bl	8002e04 <HAL_RCC_GetSysClockFreq>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	4b0b      	ldr	r3, [pc, #44]	; (8002df4 <HAL_RCC_ClockConfig+0x1c8>)
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	091b      	lsrs	r3, r3, #4
 8002dca:	f003 030f 	and.w	r3, r3, #15
 8002dce:	490a      	ldr	r1, [pc, #40]	; (8002df8 <HAL_RCC_ClockConfig+0x1cc>)
 8002dd0:	5ccb      	ldrb	r3, [r1, r3]
 8002dd2:	fa22 f303 	lsr.w	r3, r2, r3
 8002dd6:	4a09      	ldr	r2, [pc, #36]	; (8002dfc <HAL_RCC_ClockConfig+0x1d0>)
 8002dd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002dda:	4b09      	ldr	r3, [pc, #36]	; (8002e00 <HAL_RCC_ClockConfig+0x1d4>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7fe fb52 	bl	8001488 <HAL_InitTick>

  return HAL_OK;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3710      	adds	r7, #16
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	40023c00 	.word	0x40023c00
 8002df4:	40023800 	.word	0x40023800
 8002df8:	080085dc 	.word	0x080085dc
 8002dfc:	20000008 	.word	0x20000008
 8002e00:	2000000c 	.word	0x2000000c

08002e04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e08:	b094      	sub	sp, #80	; 0x50
 8002e0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	647b      	str	r3, [r7, #68]	; 0x44
 8002e10:	2300      	movs	r3, #0
 8002e12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e14:	2300      	movs	r3, #0
 8002e16:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e1c:	4b79      	ldr	r3, [pc, #484]	; (8003004 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	f003 030c 	and.w	r3, r3, #12
 8002e24:	2b08      	cmp	r3, #8
 8002e26:	d00d      	beq.n	8002e44 <HAL_RCC_GetSysClockFreq+0x40>
 8002e28:	2b08      	cmp	r3, #8
 8002e2a:	f200 80e1 	bhi.w	8002ff0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d002      	beq.n	8002e38 <HAL_RCC_GetSysClockFreq+0x34>
 8002e32:	2b04      	cmp	r3, #4
 8002e34:	d003      	beq.n	8002e3e <HAL_RCC_GetSysClockFreq+0x3a>
 8002e36:	e0db      	b.n	8002ff0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e38:	4b73      	ldr	r3, [pc, #460]	; (8003008 <HAL_RCC_GetSysClockFreq+0x204>)
 8002e3a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002e3c:	e0db      	b.n	8002ff6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e3e:	4b73      	ldr	r3, [pc, #460]	; (800300c <HAL_RCC_GetSysClockFreq+0x208>)
 8002e40:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002e42:	e0d8      	b.n	8002ff6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e44:	4b6f      	ldr	r3, [pc, #444]	; (8003004 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002e4c:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002e4e:	4b6d      	ldr	r3, [pc, #436]	; (8003004 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d063      	beq.n	8002f22 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e5a:	4b6a      	ldr	r3, [pc, #424]	; (8003004 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	099b      	lsrs	r3, r3, #6
 8002e60:	2200      	movs	r2, #0
 8002e62:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e64:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002e66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e6c:	633b      	str	r3, [r7, #48]	; 0x30
 8002e6e:	2300      	movs	r3, #0
 8002e70:	637b      	str	r3, [r7, #52]	; 0x34
 8002e72:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002e76:	4622      	mov	r2, r4
 8002e78:	462b      	mov	r3, r5
 8002e7a:	f04f 0000 	mov.w	r0, #0
 8002e7e:	f04f 0100 	mov.w	r1, #0
 8002e82:	0159      	lsls	r1, r3, #5
 8002e84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e88:	0150      	lsls	r0, r2, #5
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	4621      	mov	r1, r4
 8002e90:	1a51      	subs	r1, r2, r1
 8002e92:	6139      	str	r1, [r7, #16]
 8002e94:	4629      	mov	r1, r5
 8002e96:	eb63 0301 	sbc.w	r3, r3, r1
 8002e9a:	617b      	str	r3, [r7, #20]
 8002e9c:	f04f 0200 	mov.w	r2, #0
 8002ea0:	f04f 0300 	mov.w	r3, #0
 8002ea4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ea8:	4659      	mov	r1, fp
 8002eaa:	018b      	lsls	r3, r1, #6
 8002eac:	4651      	mov	r1, sl
 8002eae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002eb2:	4651      	mov	r1, sl
 8002eb4:	018a      	lsls	r2, r1, #6
 8002eb6:	4651      	mov	r1, sl
 8002eb8:	ebb2 0801 	subs.w	r8, r2, r1
 8002ebc:	4659      	mov	r1, fp
 8002ebe:	eb63 0901 	sbc.w	r9, r3, r1
 8002ec2:	f04f 0200 	mov.w	r2, #0
 8002ec6:	f04f 0300 	mov.w	r3, #0
 8002eca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ece:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ed2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ed6:	4690      	mov	r8, r2
 8002ed8:	4699      	mov	r9, r3
 8002eda:	4623      	mov	r3, r4
 8002edc:	eb18 0303 	adds.w	r3, r8, r3
 8002ee0:	60bb      	str	r3, [r7, #8]
 8002ee2:	462b      	mov	r3, r5
 8002ee4:	eb49 0303 	adc.w	r3, r9, r3
 8002ee8:	60fb      	str	r3, [r7, #12]
 8002eea:	f04f 0200 	mov.w	r2, #0
 8002eee:	f04f 0300 	mov.w	r3, #0
 8002ef2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002ef6:	4629      	mov	r1, r5
 8002ef8:	024b      	lsls	r3, r1, #9
 8002efa:	4621      	mov	r1, r4
 8002efc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f00:	4621      	mov	r1, r4
 8002f02:	024a      	lsls	r2, r1, #9
 8002f04:	4610      	mov	r0, r2
 8002f06:	4619      	mov	r1, r3
 8002f08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f0e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002f10:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002f14:	f7fd f97c 	bl	8000210 <__aeabi_uldivmod>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	460b      	mov	r3, r1
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f20:	e058      	b.n	8002fd4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f22:	4b38      	ldr	r3, [pc, #224]	; (8003004 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	099b      	lsrs	r3, r3, #6
 8002f28:	2200      	movs	r2, #0
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	4611      	mov	r1, r2
 8002f2e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002f32:	623b      	str	r3, [r7, #32]
 8002f34:	2300      	movs	r3, #0
 8002f36:	627b      	str	r3, [r7, #36]	; 0x24
 8002f38:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002f3c:	4642      	mov	r2, r8
 8002f3e:	464b      	mov	r3, r9
 8002f40:	f04f 0000 	mov.w	r0, #0
 8002f44:	f04f 0100 	mov.w	r1, #0
 8002f48:	0159      	lsls	r1, r3, #5
 8002f4a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f4e:	0150      	lsls	r0, r2, #5
 8002f50:	4602      	mov	r2, r0
 8002f52:	460b      	mov	r3, r1
 8002f54:	4641      	mov	r1, r8
 8002f56:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f5a:	4649      	mov	r1, r9
 8002f5c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f60:	f04f 0200 	mov.w	r2, #0
 8002f64:	f04f 0300 	mov.w	r3, #0
 8002f68:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002f6c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002f70:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002f74:	ebb2 040a 	subs.w	r4, r2, sl
 8002f78:	eb63 050b 	sbc.w	r5, r3, fp
 8002f7c:	f04f 0200 	mov.w	r2, #0
 8002f80:	f04f 0300 	mov.w	r3, #0
 8002f84:	00eb      	lsls	r3, r5, #3
 8002f86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f8a:	00e2      	lsls	r2, r4, #3
 8002f8c:	4614      	mov	r4, r2
 8002f8e:	461d      	mov	r5, r3
 8002f90:	4643      	mov	r3, r8
 8002f92:	18e3      	adds	r3, r4, r3
 8002f94:	603b      	str	r3, [r7, #0]
 8002f96:	464b      	mov	r3, r9
 8002f98:	eb45 0303 	adc.w	r3, r5, r3
 8002f9c:	607b      	str	r3, [r7, #4]
 8002f9e:	f04f 0200 	mov.w	r2, #0
 8002fa2:	f04f 0300 	mov.w	r3, #0
 8002fa6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002faa:	4629      	mov	r1, r5
 8002fac:	028b      	lsls	r3, r1, #10
 8002fae:	4621      	mov	r1, r4
 8002fb0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002fb4:	4621      	mov	r1, r4
 8002fb6:	028a      	lsls	r2, r1, #10
 8002fb8:	4610      	mov	r0, r2
 8002fba:	4619      	mov	r1, r3
 8002fbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	61bb      	str	r3, [r7, #24]
 8002fc2:	61fa      	str	r2, [r7, #28]
 8002fc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002fc8:	f7fd f922 	bl	8000210 <__aeabi_uldivmod>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	460b      	mov	r3, r1
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002fd4:	4b0b      	ldr	r3, [pc, #44]	; (8003004 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	0c1b      	lsrs	r3, r3, #16
 8002fda:	f003 0303 	and.w	r3, r3, #3
 8002fde:	3301      	adds	r3, #1
 8002fe0:	005b      	lsls	r3, r3, #1
 8002fe2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8002fe4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002fe6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fe8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fec:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002fee:	e002      	b.n	8002ff6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ff0:	4b05      	ldr	r3, [pc, #20]	; (8003008 <HAL_RCC_GetSysClockFreq+0x204>)
 8002ff2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002ff4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ff6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3750      	adds	r7, #80	; 0x50
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003002:	bf00      	nop
 8003004:	40023800 	.word	0x40023800
 8003008:	00f42400 	.word	0x00f42400
 800300c:	007a1200 	.word	0x007a1200

08003010 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003010:	b480      	push	{r7}
 8003012:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003014:	4b03      	ldr	r3, [pc, #12]	; (8003024 <HAL_RCC_GetHCLKFreq+0x14>)
 8003016:	681b      	ldr	r3, [r3, #0]
}
 8003018:	4618      	mov	r0, r3
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	20000008 	.word	0x20000008

08003028 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800302c:	f7ff fff0 	bl	8003010 <HAL_RCC_GetHCLKFreq>
 8003030:	4602      	mov	r2, r0
 8003032:	4b05      	ldr	r3, [pc, #20]	; (8003048 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	0a9b      	lsrs	r3, r3, #10
 8003038:	f003 0307 	and.w	r3, r3, #7
 800303c:	4903      	ldr	r1, [pc, #12]	; (800304c <HAL_RCC_GetPCLK1Freq+0x24>)
 800303e:	5ccb      	ldrb	r3, [r1, r3]
 8003040:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003044:	4618      	mov	r0, r3
 8003046:	bd80      	pop	{r7, pc}
 8003048:	40023800 	.word	0x40023800
 800304c:	080085ec 	.word	0x080085ec

08003050 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003054:	f7ff ffdc 	bl	8003010 <HAL_RCC_GetHCLKFreq>
 8003058:	4602      	mov	r2, r0
 800305a:	4b05      	ldr	r3, [pc, #20]	; (8003070 <HAL_RCC_GetPCLK2Freq+0x20>)
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	0b5b      	lsrs	r3, r3, #13
 8003060:	f003 0307 	and.w	r3, r3, #7
 8003064:	4903      	ldr	r1, [pc, #12]	; (8003074 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003066:	5ccb      	ldrb	r3, [r1, r3]
 8003068:	fa22 f303 	lsr.w	r3, r2, r3
}
 800306c:	4618      	mov	r0, r3
 800306e:	bd80      	pop	{r7, pc}
 8003070:	40023800 	.word	0x40023800
 8003074:	080085ec 	.word	0x080085ec

08003078 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	220f      	movs	r2, #15
 8003086:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003088:	4b12      	ldr	r3, [pc, #72]	; (80030d4 <HAL_RCC_GetClockConfig+0x5c>)
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f003 0203 	and.w	r2, r3, #3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003094:	4b0f      	ldr	r3, [pc, #60]	; (80030d4 <HAL_RCC_GetClockConfig+0x5c>)
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80030a0:	4b0c      	ldr	r3, [pc, #48]	; (80030d4 <HAL_RCC_GetClockConfig+0x5c>)
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80030ac:	4b09      	ldr	r3, [pc, #36]	; (80030d4 <HAL_RCC_GetClockConfig+0x5c>)
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	08db      	lsrs	r3, r3, #3
 80030b2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80030ba:	4b07      	ldr	r3, [pc, #28]	; (80030d8 <HAL_RCC_GetClockConfig+0x60>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 020f 	and.w	r2, r3, #15
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	601a      	str	r2, [r3, #0]
}
 80030c6:	bf00      	nop
 80030c8:	370c      	adds	r7, #12
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop
 80030d4:	40023800 	.word	0x40023800
 80030d8:	40023c00 	.word	0x40023c00

080030dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b088      	sub	sp, #32
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80030e4:	2300      	movs	r3, #0
 80030e6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80030e8:	2300      	movs	r3, #0
 80030ea:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80030ec:	2300      	movs	r3, #0
 80030ee:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80030f0:	2300      	movs	r3, #0
 80030f2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80030f4:	2300      	movs	r3, #0
 80030f6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 0301 	and.w	r3, r3, #1
 8003100:	2b00      	cmp	r3, #0
 8003102:	d012      	beq.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003104:	4b69      	ldr	r3, [pc, #420]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	4a68      	ldr	r2, [pc, #416]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800310a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800310e:	6093      	str	r3, [r2, #8]
 8003110:	4b66      	ldr	r3, [pc, #408]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003112:	689a      	ldr	r2, [r3, #8]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003118:	4964      	ldr	r1, [pc, #400]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800311a:	4313      	orrs	r3, r2
 800311c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003122:	2b00      	cmp	r3, #0
 8003124:	d101      	bne.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003126:	2301      	movs	r3, #1
 8003128:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d017      	beq.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003136:	4b5d      	ldr	r3, [pc, #372]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003138:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800313c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003144:	4959      	ldr	r1, [pc, #356]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003146:	4313      	orrs	r3, r2
 8003148:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003150:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003154:	d101      	bne.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003156:	2301      	movs	r3, #1
 8003158:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800315e:	2b00      	cmp	r3, #0
 8003160:	d101      	bne.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003162:	2301      	movs	r3, #1
 8003164:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d017      	beq.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003172:	4b4e      	ldr	r3, [pc, #312]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003174:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003178:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003180:	494a      	ldr	r1, [pc, #296]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003182:	4313      	orrs	r3, r2
 8003184:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003190:	d101      	bne.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003192:	2301      	movs	r3, #1
 8003194:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319a:	2b00      	cmp	r3, #0
 800319c:	d101      	bne.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800319e:	2301      	movs	r3, #1
 80031a0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d001      	beq.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80031ae:	2301      	movs	r3, #1
 80031b0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0320 	and.w	r3, r3, #32
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	f000 808b 	beq.w	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80031c0:	4b3a      	ldr	r3, [pc, #232]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c4:	4a39      	ldr	r2, [pc, #228]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031ca:	6413      	str	r3, [r2, #64]	; 0x40
 80031cc:	4b37      	ldr	r3, [pc, #220]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031d4:	60bb      	str	r3, [r7, #8]
 80031d6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80031d8:	4b35      	ldr	r3, [pc, #212]	; (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a34      	ldr	r2, [pc, #208]	; (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80031de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031e4:	f7fe fa7e 	bl	80016e4 <HAL_GetTick>
 80031e8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80031ea:	e008      	b.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031ec:	f7fe fa7a 	bl	80016e4 <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	2b64      	cmp	r3, #100	; 0x64
 80031f8:	d901      	bls.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80031fa:	2303      	movs	r3, #3
 80031fc:	e357      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80031fe:	4b2c      	ldr	r3, [pc, #176]	; (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003206:	2b00      	cmp	r3, #0
 8003208:	d0f0      	beq.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800320a:	4b28      	ldr	r3, [pc, #160]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800320c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800320e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003212:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d035      	beq.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800321e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	429a      	cmp	r2, r3
 8003226:	d02e      	beq.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003228:	4b20      	ldr	r3, [pc, #128]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800322a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800322c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003230:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003232:	4b1e      	ldr	r3, [pc, #120]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003234:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003236:	4a1d      	ldr	r2, [pc, #116]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003238:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800323c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800323e:	4b1b      	ldr	r3, [pc, #108]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003240:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003242:	4a1a      	ldr	r2, [pc, #104]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003244:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003248:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800324a:	4a18      	ldr	r2, [pc, #96]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003250:	4b16      	ldr	r3, [pc, #88]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003252:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003254:	f003 0301 	and.w	r3, r3, #1
 8003258:	2b01      	cmp	r3, #1
 800325a:	d114      	bne.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800325c:	f7fe fa42 	bl	80016e4 <HAL_GetTick>
 8003260:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003262:	e00a      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003264:	f7fe fa3e 	bl	80016e4 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003272:	4293      	cmp	r3, r2
 8003274:	d901      	bls.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e319      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800327a:	4b0c      	ldr	r3, [pc, #48]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800327c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800327e:	f003 0302 	and.w	r3, r3, #2
 8003282:	2b00      	cmp	r3, #0
 8003284:	d0ee      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800328a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800328e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003292:	d111      	bne.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003294:	4b05      	ldr	r3, [pc, #20]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80032a0:	4b04      	ldr	r3, [pc, #16]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80032a2:	400b      	ands	r3, r1
 80032a4:	4901      	ldr	r1, [pc, #4]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032a6:	4313      	orrs	r3, r2
 80032a8:	608b      	str	r3, [r1, #8]
 80032aa:	e00b      	b.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80032ac:	40023800 	.word	0x40023800
 80032b0:	40007000 	.word	0x40007000
 80032b4:	0ffffcff 	.word	0x0ffffcff
 80032b8:	4baa      	ldr	r3, [pc, #680]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	4aa9      	ldr	r2, [pc, #676]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032be:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80032c2:	6093      	str	r3, [r2, #8]
 80032c4:	4ba7      	ldr	r3, [pc, #668]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032c6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032d0:	49a4      	ldr	r1, [pc, #656]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032d2:	4313      	orrs	r3, r2
 80032d4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 0310 	and.w	r3, r3, #16
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d010      	beq.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80032e2:	4ba0      	ldr	r3, [pc, #640]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80032e8:	4a9e      	ldr	r2, [pc, #632]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032ee:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80032f2:	4b9c      	ldr	r3, [pc, #624]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032f4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032fc:	4999      	ldr	r1, [pc, #612]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032fe:	4313      	orrs	r3, r2
 8003300:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d00a      	beq.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003310:	4b94      	ldr	r3, [pc, #592]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003312:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003316:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800331e:	4991      	ldr	r1, [pc, #580]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003320:	4313      	orrs	r3, r2
 8003322:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d00a      	beq.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003332:	4b8c      	ldr	r3, [pc, #560]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003334:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003338:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003340:	4988      	ldr	r1, [pc, #544]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003342:	4313      	orrs	r3, r2
 8003344:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d00a      	beq.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003354:	4b83      	ldr	r3, [pc, #524]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003356:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800335a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003362:	4980      	ldr	r1, [pc, #512]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003364:	4313      	orrs	r3, r2
 8003366:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00a      	beq.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003376:	4b7b      	ldr	r3, [pc, #492]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003378:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800337c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003384:	4977      	ldr	r1, [pc, #476]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003386:	4313      	orrs	r3, r2
 8003388:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003394:	2b00      	cmp	r3, #0
 8003396:	d00a      	beq.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003398:	4b72      	ldr	r3, [pc, #456]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800339a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800339e:	f023 0203 	bic.w	r2, r3, #3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033a6:	496f      	ldr	r1, [pc, #444]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033a8:	4313      	orrs	r3, r2
 80033aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d00a      	beq.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80033ba:	4b6a      	ldr	r3, [pc, #424]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033c0:	f023 020c 	bic.w	r2, r3, #12
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033c8:	4966      	ldr	r1, [pc, #408]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d00a      	beq.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80033dc:	4b61      	ldr	r3, [pc, #388]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033e2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033ea:	495e      	ldr	r1, [pc, #376]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033ec:	4313      	orrs	r3, r2
 80033ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d00a      	beq.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80033fe:	4b59      	ldr	r3, [pc, #356]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003400:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003404:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800340c:	4955      	ldr	r1, [pc, #340]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800340e:	4313      	orrs	r3, r2
 8003410:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800341c:	2b00      	cmp	r3, #0
 800341e:	d00a      	beq.n	8003436 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003420:	4b50      	ldr	r3, [pc, #320]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003422:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003426:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800342e:	494d      	ldr	r1, [pc, #308]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003430:	4313      	orrs	r3, r2
 8003432:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00a      	beq.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003442:	4b48      	ldr	r3, [pc, #288]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003444:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003448:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003450:	4944      	ldr	r1, [pc, #272]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003452:	4313      	orrs	r3, r2
 8003454:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d00a      	beq.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003464:	4b3f      	ldr	r3, [pc, #252]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003466:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800346a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003472:	493c      	ldr	r1, [pc, #240]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003474:	4313      	orrs	r3, r2
 8003476:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d00a      	beq.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003486:	4b37      	ldr	r3, [pc, #220]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003488:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800348c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003494:	4933      	ldr	r1, [pc, #204]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003496:	4313      	orrs	r3, r2
 8003498:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d00a      	beq.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80034a8:	4b2e      	ldr	r3, [pc, #184]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034ae:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80034b6:	492b      	ldr	r1, [pc, #172]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034b8:	4313      	orrs	r3, r2
 80034ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d011      	beq.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80034ca:	4b26      	ldr	r3, [pc, #152]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034d0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80034d8:	4922      	ldr	r1, [pc, #136]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80034e4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80034e8:	d101      	bne.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80034ea:	2301      	movs	r3, #1
 80034ec:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0308 	and.w	r3, r3, #8
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80034fa:	2301      	movs	r3, #1
 80034fc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d00a      	beq.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800350a:	4b16      	ldr	r3, [pc, #88]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800350c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003510:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003518:	4912      	ldr	r1, [pc, #72]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800351a:	4313      	orrs	r3, r2
 800351c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003528:	2b00      	cmp	r3, #0
 800352a:	d00b      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800352c:	4b0d      	ldr	r3, [pc, #52]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800352e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003532:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800353c:	4909      	ldr	r1, [pc, #36]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800353e:	4313      	orrs	r3, r2
 8003540:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	2b01      	cmp	r3, #1
 8003548:	d006      	beq.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003552:	2b00      	cmp	r3, #0
 8003554:	f000 80d9 	beq.w	800370a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003558:	4b02      	ldr	r3, [pc, #8]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a01      	ldr	r2, [pc, #4]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800355e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003562:	e001      	b.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8003564:	40023800 	.word	0x40023800
 8003568:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800356a:	f7fe f8bb 	bl	80016e4 <HAL_GetTick>
 800356e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003570:	e008      	b.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003572:	f7fe f8b7 	bl	80016e4 <HAL_GetTick>
 8003576:	4602      	mov	r2, r0
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	2b64      	cmp	r3, #100	; 0x64
 800357e:	d901      	bls.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003580:	2303      	movs	r3, #3
 8003582:	e194      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003584:	4b6c      	ldr	r3, [pc, #432]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d1f0      	bne.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0301 	and.w	r3, r3, #1
 8003598:	2b00      	cmp	r3, #0
 800359a:	d021      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d11d      	bne.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80035a4:	4b64      	ldr	r3, [pc, #400]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80035aa:	0c1b      	lsrs	r3, r3, #16
 80035ac:	f003 0303 	and.w	r3, r3, #3
 80035b0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80035b2:	4b61      	ldr	r3, [pc, #388]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80035b8:	0e1b      	lsrs	r3, r3, #24
 80035ba:	f003 030f 	and.w	r3, r3, #15
 80035be:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	019a      	lsls	r2, r3, #6
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	041b      	lsls	r3, r3, #16
 80035ca:	431a      	orrs	r2, r3
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	061b      	lsls	r3, r3, #24
 80035d0:	431a      	orrs	r2, r3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	071b      	lsls	r3, r3, #28
 80035d8:	4957      	ldr	r1, [pc, #348]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035da:	4313      	orrs	r3, r2
 80035dc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d004      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80035f4:	d00a      	beq.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d02e      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003606:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800360a:	d129      	bne.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800360c:	4b4a      	ldr	r3, [pc, #296]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800360e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003612:	0c1b      	lsrs	r3, r3, #16
 8003614:	f003 0303 	and.w	r3, r3, #3
 8003618:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800361a:	4b47      	ldr	r3, [pc, #284]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800361c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003620:	0f1b      	lsrs	r3, r3, #28
 8003622:	f003 0307 	and.w	r3, r3, #7
 8003626:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	019a      	lsls	r2, r3, #6
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	041b      	lsls	r3, r3, #16
 8003632:	431a      	orrs	r2, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	061b      	lsls	r3, r3, #24
 800363a:	431a      	orrs	r2, r3
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	071b      	lsls	r3, r3, #28
 8003640:	493d      	ldr	r1, [pc, #244]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003642:	4313      	orrs	r3, r2
 8003644:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003648:	4b3b      	ldr	r3, [pc, #236]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800364a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800364e:	f023 021f 	bic.w	r2, r3, #31
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003656:	3b01      	subs	r3, #1
 8003658:	4937      	ldr	r1, [pc, #220]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800365a:	4313      	orrs	r3, r2
 800365c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003668:	2b00      	cmp	r3, #0
 800366a:	d01d      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800366c:	4b32      	ldr	r3, [pc, #200]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800366e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003672:	0e1b      	lsrs	r3, r3, #24
 8003674:	f003 030f 	and.w	r3, r3, #15
 8003678:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800367a:	4b2f      	ldr	r3, [pc, #188]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800367c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003680:	0f1b      	lsrs	r3, r3, #28
 8003682:	f003 0307 	and.w	r3, r3, #7
 8003686:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	019a      	lsls	r2, r3, #6
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	691b      	ldr	r3, [r3, #16]
 8003692:	041b      	lsls	r3, r3, #16
 8003694:	431a      	orrs	r2, r3
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	061b      	lsls	r3, r3, #24
 800369a:	431a      	orrs	r2, r3
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	071b      	lsls	r3, r3, #28
 80036a0:	4925      	ldr	r1, [pc, #148]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d011      	beq.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	019a      	lsls	r2, r3, #6
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	691b      	ldr	r3, [r3, #16]
 80036be:	041b      	lsls	r3, r3, #16
 80036c0:	431a      	orrs	r2, r3
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	061b      	lsls	r3, r3, #24
 80036c8:	431a      	orrs	r2, r3
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	071b      	lsls	r3, r3, #28
 80036d0:	4919      	ldr	r1, [pc, #100]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036d2:	4313      	orrs	r3, r2
 80036d4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80036d8:	4b17      	ldr	r3, [pc, #92]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a16      	ldr	r2, [pc, #88]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036de:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80036e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036e4:	f7fd fffe 	bl	80016e4 <HAL_GetTick>
 80036e8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80036ea:	e008      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80036ec:	f7fd fffa 	bl	80016e4 <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	2b64      	cmp	r3, #100	; 0x64
 80036f8:	d901      	bls.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e0d7      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80036fe:	4b0e      	ldr	r3, [pc, #56]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d0f0      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800370a:	69bb      	ldr	r3, [r7, #24]
 800370c:	2b01      	cmp	r3, #1
 800370e:	f040 80cd 	bne.w	80038ac <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003712:	4b09      	ldr	r3, [pc, #36]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a08      	ldr	r2, [pc, #32]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003718:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800371c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800371e:	f7fd ffe1 	bl	80016e4 <HAL_GetTick>
 8003722:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003724:	e00a      	b.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003726:	f7fd ffdd 	bl	80016e4 <HAL_GetTick>
 800372a:	4602      	mov	r2, r0
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	1ad3      	subs	r3, r2, r3
 8003730:	2b64      	cmp	r3, #100	; 0x64
 8003732:	d903      	bls.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003734:	2303      	movs	r3, #3
 8003736:	e0ba      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003738:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800373c:	4b5e      	ldr	r3, [pc, #376]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003744:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003748:	d0ed      	beq.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d003      	beq.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800375a:	2b00      	cmp	r3, #0
 800375c:	d009      	beq.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003766:	2b00      	cmp	r3, #0
 8003768:	d02e      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376e:	2b00      	cmp	r3, #0
 8003770:	d12a      	bne.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003772:	4b51      	ldr	r3, [pc, #324]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003774:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003778:	0c1b      	lsrs	r3, r3, #16
 800377a:	f003 0303 	and.w	r3, r3, #3
 800377e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003780:	4b4d      	ldr	r3, [pc, #308]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003782:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003786:	0f1b      	lsrs	r3, r3, #28
 8003788:	f003 0307 	and.w	r3, r3, #7
 800378c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	695b      	ldr	r3, [r3, #20]
 8003792:	019a      	lsls	r2, r3, #6
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	041b      	lsls	r3, r3, #16
 8003798:	431a      	orrs	r2, r3
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	699b      	ldr	r3, [r3, #24]
 800379e:	061b      	lsls	r3, r3, #24
 80037a0:	431a      	orrs	r2, r3
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	071b      	lsls	r3, r3, #28
 80037a6:	4944      	ldr	r1, [pc, #272]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037a8:	4313      	orrs	r3, r2
 80037aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80037ae:	4b42      	ldr	r3, [pc, #264]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80037b4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037bc:	3b01      	subs	r3, #1
 80037be:	021b      	lsls	r3, r3, #8
 80037c0:	493d      	ldr	r1, [pc, #244]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037c2:	4313      	orrs	r3, r2
 80037c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d022      	beq.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80037d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80037dc:	d11d      	bne.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80037de:	4b36      	ldr	r3, [pc, #216]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037e4:	0e1b      	lsrs	r3, r3, #24
 80037e6:	f003 030f 	and.w	r3, r3, #15
 80037ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80037ec:	4b32      	ldr	r3, [pc, #200]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037f2:	0f1b      	lsrs	r3, r3, #28
 80037f4:	f003 0307 	and.w	r3, r3, #7
 80037f8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	695b      	ldr	r3, [r3, #20]
 80037fe:	019a      	lsls	r2, r3, #6
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6a1b      	ldr	r3, [r3, #32]
 8003804:	041b      	lsls	r3, r3, #16
 8003806:	431a      	orrs	r2, r3
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	061b      	lsls	r3, r3, #24
 800380c:	431a      	orrs	r2, r3
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	071b      	lsls	r3, r3, #28
 8003812:	4929      	ldr	r1, [pc, #164]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003814:	4313      	orrs	r3, r2
 8003816:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0308 	and.w	r3, r3, #8
 8003822:	2b00      	cmp	r3, #0
 8003824:	d028      	beq.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003826:	4b24      	ldr	r3, [pc, #144]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003828:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800382c:	0e1b      	lsrs	r3, r3, #24
 800382e:	f003 030f 	and.w	r3, r3, #15
 8003832:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003834:	4b20      	ldr	r3, [pc, #128]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003836:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800383a:	0c1b      	lsrs	r3, r3, #16
 800383c:	f003 0303 	and.w	r3, r3, #3
 8003840:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	695b      	ldr	r3, [r3, #20]
 8003846:	019a      	lsls	r2, r3, #6
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	041b      	lsls	r3, r3, #16
 800384c:	431a      	orrs	r2, r3
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	061b      	lsls	r3, r3, #24
 8003852:	431a      	orrs	r2, r3
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	69db      	ldr	r3, [r3, #28]
 8003858:	071b      	lsls	r3, r3, #28
 800385a:	4917      	ldr	r1, [pc, #92]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800385c:	4313      	orrs	r3, r2
 800385e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003862:	4b15      	ldr	r3, [pc, #84]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003864:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003868:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003870:	4911      	ldr	r1, [pc, #68]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003872:	4313      	orrs	r3, r2
 8003874:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003878:	4b0f      	ldr	r3, [pc, #60]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a0e      	ldr	r2, [pc, #56]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800387e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003882:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003884:	f7fd ff2e 	bl	80016e4 <HAL_GetTick>
 8003888:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800388a:	e008      	b.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800388c:	f7fd ff2a 	bl	80016e4 <HAL_GetTick>
 8003890:	4602      	mov	r2, r0
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	2b64      	cmp	r3, #100	; 0x64
 8003898:	d901      	bls.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800389a:	2303      	movs	r3, #3
 800389c:	e007      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800389e:	4b06      	ldr	r3, [pc, #24]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80038a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80038aa:	d1ef      	bne.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3720      	adds	r7, #32
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	40023800 	.word	0x40023800

080038bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d101      	bne.n	80038ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e049      	b.n	8003962 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d106      	bne.n	80038e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f7fd fc5e 	bl	80011a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2202      	movs	r2, #2
 80038ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	3304      	adds	r3, #4
 80038f8:	4619      	mov	r1, r3
 80038fa:	4610      	mov	r0, r2
 80038fc:	f000 fd30 	bl	8004360 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2201      	movs	r2, #1
 8003944:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2201      	movs	r2, #1
 800395c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003960:	2300      	movs	r3, #0
}
 8003962:	4618      	mov	r0, r3
 8003964:	3708      	adds	r7, #8
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
	...

0800396c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800396c:	b480      	push	{r7}
 800396e:	b085      	sub	sp, #20
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800397a:	b2db      	uxtb	r3, r3
 800397c:	2b01      	cmp	r3, #1
 800397e:	d001      	beq.n	8003984 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e054      	b.n	8003a2e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2202      	movs	r2, #2
 8003988:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	68da      	ldr	r2, [r3, #12]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f042 0201 	orr.w	r2, r2, #1
 800399a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a26      	ldr	r2, [pc, #152]	; (8003a3c <HAL_TIM_Base_Start_IT+0xd0>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d022      	beq.n	80039ec <HAL_TIM_Base_Start_IT+0x80>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039ae:	d01d      	beq.n	80039ec <HAL_TIM_Base_Start_IT+0x80>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a22      	ldr	r2, [pc, #136]	; (8003a40 <HAL_TIM_Base_Start_IT+0xd4>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d018      	beq.n	80039ec <HAL_TIM_Base_Start_IT+0x80>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a21      	ldr	r2, [pc, #132]	; (8003a44 <HAL_TIM_Base_Start_IT+0xd8>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d013      	beq.n	80039ec <HAL_TIM_Base_Start_IT+0x80>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a1f      	ldr	r2, [pc, #124]	; (8003a48 <HAL_TIM_Base_Start_IT+0xdc>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d00e      	beq.n	80039ec <HAL_TIM_Base_Start_IT+0x80>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a1e      	ldr	r2, [pc, #120]	; (8003a4c <HAL_TIM_Base_Start_IT+0xe0>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d009      	beq.n	80039ec <HAL_TIM_Base_Start_IT+0x80>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a1c      	ldr	r2, [pc, #112]	; (8003a50 <HAL_TIM_Base_Start_IT+0xe4>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d004      	beq.n	80039ec <HAL_TIM_Base_Start_IT+0x80>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a1b      	ldr	r2, [pc, #108]	; (8003a54 <HAL_TIM_Base_Start_IT+0xe8>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d115      	bne.n	8003a18 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	689a      	ldr	r2, [r3, #8]
 80039f2:	4b19      	ldr	r3, [pc, #100]	; (8003a58 <HAL_TIM_Base_Start_IT+0xec>)
 80039f4:	4013      	ands	r3, r2
 80039f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2b06      	cmp	r3, #6
 80039fc:	d015      	beq.n	8003a2a <HAL_TIM_Base_Start_IT+0xbe>
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a04:	d011      	beq.n	8003a2a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f042 0201 	orr.w	r2, r2, #1
 8003a14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a16:	e008      	b.n	8003a2a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f042 0201 	orr.w	r2, r2, #1
 8003a26:	601a      	str	r2, [r3, #0]
 8003a28:	e000      	b.n	8003a2c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a2a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003a2c:	2300      	movs	r3, #0
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3714      	adds	r7, #20
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	40010000 	.word	0x40010000
 8003a40:	40000400 	.word	0x40000400
 8003a44:	40000800 	.word	0x40000800
 8003a48:	40000c00 	.word	0x40000c00
 8003a4c:	40010400 	.word	0x40010400
 8003a50:	40014000 	.word	0x40014000
 8003a54:	40001800 	.word	0x40001800
 8003a58:	00010007 	.word	0x00010007

08003a5c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b082      	sub	sp, #8
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d101      	bne.n	8003a6e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e049      	b.n	8003b02 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d106      	bne.n	8003a88 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f000 f841 	bl	8003b0a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2202      	movs	r2, #2
 8003a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	3304      	adds	r3, #4
 8003a98:	4619      	mov	r1, r3
 8003a9a:	4610      	mov	r0, r2
 8003a9c:	f000 fc60 	bl	8004360 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2201      	movs	r2, #1
 8003aec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2201      	movs	r2, #1
 8003af4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2201      	movs	r2, #1
 8003afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b00:	2300      	movs	r3, #0
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3708      	adds	r7, #8
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}

08003b0a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003b0a:	b480      	push	{r7}
 8003b0c:	b083      	sub	sp, #12
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003b12:	bf00      	nop
 8003b14:	370c      	adds	r7, #12
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr
	...

08003b20 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
 8003b28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d109      	bne.n	8003b44 <HAL_TIM_PWM_Start+0x24>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b36:	b2db      	uxtb	r3, r3
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	bf14      	ite	ne
 8003b3c:	2301      	movne	r3, #1
 8003b3e:	2300      	moveq	r3, #0
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	e03c      	b.n	8003bbe <HAL_TIM_PWM_Start+0x9e>
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	2b04      	cmp	r3, #4
 8003b48:	d109      	bne.n	8003b5e <HAL_TIM_PWM_Start+0x3e>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	bf14      	ite	ne
 8003b56:	2301      	movne	r3, #1
 8003b58:	2300      	moveq	r3, #0
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	e02f      	b.n	8003bbe <HAL_TIM_PWM_Start+0x9e>
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	2b08      	cmp	r3, #8
 8003b62:	d109      	bne.n	8003b78 <HAL_TIM_PWM_Start+0x58>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	bf14      	ite	ne
 8003b70:	2301      	movne	r3, #1
 8003b72:	2300      	moveq	r3, #0
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	e022      	b.n	8003bbe <HAL_TIM_PWM_Start+0x9e>
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	2b0c      	cmp	r3, #12
 8003b7c:	d109      	bne.n	8003b92 <HAL_TIM_PWM_Start+0x72>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	bf14      	ite	ne
 8003b8a:	2301      	movne	r3, #1
 8003b8c:	2300      	moveq	r3, #0
 8003b8e:	b2db      	uxtb	r3, r3
 8003b90:	e015      	b.n	8003bbe <HAL_TIM_PWM_Start+0x9e>
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	2b10      	cmp	r3, #16
 8003b96:	d109      	bne.n	8003bac <HAL_TIM_PWM_Start+0x8c>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	bf14      	ite	ne
 8003ba4:	2301      	movne	r3, #1
 8003ba6:	2300      	moveq	r3, #0
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	e008      	b.n	8003bbe <HAL_TIM_PWM_Start+0x9e>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	bf14      	ite	ne
 8003bb8:	2301      	movne	r3, #1
 8003bba:	2300      	moveq	r3, #0
 8003bbc:	b2db      	uxtb	r3, r3
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d001      	beq.n	8003bc6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e092      	b.n	8003cec <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d104      	bne.n	8003bd6 <HAL_TIM_PWM_Start+0xb6>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2202      	movs	r2, #2
 8003bd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003bd4:	e023      	b.n	8003c1e <HAL_TIM_PWM_Start+0xfe>
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	2b04      	cmp	r3, #4
 8003bda:	d104      	bne.n	8003be6 <HAL_TIM_PWM_Start+0xc6>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2202      	movs	r2, #2
 8003be0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003be4:	e01b      	b.n	8003c1e <HAL_TIM_PWM_Start+0xfe>
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	2b08      	cmp	r3, #8
 8003bea:	d104      	bne.n	8003bf6 <HAL_TIM_PWM_Start+0xd6>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2202      	movs	r2, #2
 8003bf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bf4:	e013      	b.n	8003c1e <HAL_TIM_PWM_Start+0xfe>
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	2b0c      	cmp	r3, #12
 8003bfa:	d104      	bne.n	8003c06 <HAL_TIM_PWM_Start+0xe6>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2202      	movs	r2, #2
 8003c00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003c04:	e00b      	b.n	8003c1e <HAL_TIM_PWM_Start+0xfe>
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	2b10      	cmp	r3, #16
 8003c0a:	d104      	bne.n	8003c16 <HAL_TIM_PWM_Start+0xf6>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2202      	movs	r2, #2
 8003c10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c14:	e003      	b.n	8003c1e <HAL_TIM_PWM_Start+0xfe>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2202      	movs	r2, #2
 8003c1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	2201      	movs	r2, #1
 8003c24:	6839      	ldr	r1, [r7, #0]
 8003c26:	4618      	mov	r0, r3
 8003c28:	f000 ff32 	bl	8004a90 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a30      	ldr	r2, [pc, #192]	; (8003cf4 <HAL_TIM_PWM_Start+0x1d4>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d004      	beq.n	8003c40 <HAL_TIM_PWM_Start+0x120>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a2f      	ldr	r2, [pc, #188]	; (8003cf8 <HAL_TIM_PWM_Start+0x1d8>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d101      	bne.n	8003c44 <HAL_TIM_PWM_Start+0x124>
 8003c40:	2301      	movs	r3, #1
 8003c42:	e000      	b.n	8003c46 <HAL_TIM_PWM_Start+0x126>
 8003c44:	2300      	movs	r3, #0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d007      	beq.n	8003c5a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c58:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a25      	ldr	r2, [pc, #148]	; (8003cf4 <HAL_TIM_PWM_Start+0x1d4>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d022      	beq.n	8003caa <HAL_TIM_PWM_Start+0x18a>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c6c:	d01d      	beq.n	8003caa <HAL_TIM_PWM_Start+0x18a>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a22      	ldr	r2, [pc, #136]	; (8003cfc <HAL_TIM_PWM_Start+0x1dc>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d018      	beq.n	8003caa <HAL_TIM_PWM_Start+0x18a>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a20      	ldr	r2, [pc, #128]	; (8003d00 <HAL_TIM_PWM_Start+0x1e0>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d013      	beq.n	8003caa <HAL_TIM_PWM_Start+0x18a>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a1f      	ldr	r2, [pc, #124]	; (8003d04 <HAL_TIM_PWM_Start+0x1e4>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d00e      	beq.n	8003caa <HAL_TIM_PWM_Start+0x18a>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a19      	ldr	r2, [pc, #100]	; (8003cf8 <HAL_TIM_PWM_Start+0x1d8>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d009      	beq.n	8003caa <HAL_TIM_PWM_Start+0x18a>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a1b      	ldr	r2, [pc, #108]	; (8003d08 <HAL_TIM_PWM_Start+0x1e8>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d004      	beq.n	8003caa <HAL_TIM_PWM_Start+0x18a>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a19      	ldr	r2, [pc, #100]	; (8003d0c <HAL_TIM_PWM_Start+0x1ec>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d115      	bne.n	8003cd6 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	689a      	ldr	r2, [r3, #8]
 8003cb0:	4b17      	ldr	r3, [pc, #92]	; (8003d10 <HAL_TIM_PWM_Start+0x1f0>)
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2b06      	cmp	r3, #6
 8003cba:	d015      	beq.n	8003ce8 <HAL_TIM_PWM_Start+0x1c8>
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cc2:	d011      	beq.n	8003ce8 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f042 0201 	orr.w	r2, r2, #1
 8003cd2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cd4:	e008      	b.n	8003ce8 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f042 0201 	orr.w	r2, r2, #1
 8003ce4:	601a      	str	r2, [r3, #0]
 8003ce6:	e000      	b.n	8003cea <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ce8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003cea:	2300      	movs	r3, #0
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3710      	adds	r7, #16
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	40010000 	.word	0x40010000
 8003cf8:	40010400 	.word	0x40010400
 8003cfc:	40000400 	.word	0x40000400
 8003d00:	40000800 	.word	0x40000800
 8003d04:	40000c00 	.word	0x40000c00
 8003d08:	40014000 	.word	0x40014000
 8003d0c:	40001800 	.word	0x40001800
 8003d10:	00010007 	.word	0x00010007

08003d14 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b082      	sub	sp, #8
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	691b      	ldr	r3, [r3, #16]
 8003d22:	f003 0302 	and.w	r3, r3, #2
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d122      	bne.n	8003d70 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	f003 0302 	and.w	r3, r3, #2
 8003d34:	2b02      	cmp	r3, #2
 8003d36:	d11b      	bne.n	8003d70 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f06f 0202 	mvn.w	r2, #2
 8003d40:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2201      	movs	r2, #1
 8003d46:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	699b      	ldr	r3, [r3, #24]
 8003d4e:	f003 0303 	and.w	r3, r3, #3
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d003      	beq.n	8003d5e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f000 fae4 	bl	8004324 <HAL_TIM_IC_CaptureCallback>
 8003d5c:	e005      	b.n	8003d6a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f000 fad6 	bl	8004310 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d64:	6878      	ldr	r0, [r7, #4]
 8003d66:	f000 fae7 	bl	8004338 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	691b      	ldr	r3, [r3, #16]
 8003d76:	f003 0304 	and.w	r3, r3, #4
 8003d7a:	2b04      	cmp	r3, #4
 8003d7c:	d122      	bne.n	8003dc4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	f003 0304 	and.w	r3, r3, #4
 8003d88:	2b04      	cmp	r3, #4
 8003d8a:	d11b      	bne.n	8003dc4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f06f 0204 	mvn.w	r2, #4
 8003d94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2202      	movs	r2, #2
 8003d9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	699b      	ldr	r3, [r3, #24]
 8003da2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d003      	beq.n	8003db2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f000 faba 	bl	8004324 <HAL_TIM_IC_CaptureCallback>
 8003db0:	e005      	b.n	8003dbe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f000 faac 	bl	8004310 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003db8:	6878      	ldr	r0, [r7, #4]
 8003dba:	f000 fabd 	bl	8004338 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	691b      	ldr	r3, [r3, #16]
 8003dca:	f003 0308 	and.w	r3, r3, #8
 8003dce:	2b08      	cmp	r3, #8
 8003dd0:	d122      	bne.n	8003e18 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	f003 0308 	and.w	r3, r3, #8
 8003ddc:	2b08      	cmp	r3, #8
 8003dde:	d11b      	bne.n	8003e18 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f06f 0208 	mvn.w	r2, #8
 8003de8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2204      	movs	r2, #4
 8003dee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	69db      	ldr	r3, [r3, #28]
 8003df6:	f003 0303 	and.w	r3, r3, #3
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d003      	beq.n	8003e06 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f000 fa90 	bl	8004324 <HAL_TIM_IC_CaptureCallback>
 8003e04:	e005      	b.n	8003e12 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f000 fa82 	bl	8004310 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	f000 fa93 	bl	8004338 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2200      	movs	r2, #0
 8003e16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	691b      	ldr	r3, [r3, #16]
 8003e1e:	f003 0310 	and.w	r3, r3, #16
 8003e22:	2b10      	cmp	r3, #16
 8003e24:	d122      	bne.n	8003e6c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	f003 0310 	and.w	r3, r3, #16
 8003e30:	2b10      	cmp	r3, #16
 8003e32:	d11b      	bne.n	8003e6c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f06f 0210 	mvn.w	r2, #16
 8003e3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2208      	movs	r2, #8
 8003e42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	69db      	ldr	r3, [r3, #28]
 8003e4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d003      	beq.n	8003e5a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	f000 fa66 	bl	8004324 <HAL_TIM_IC_CaptureCallback>
 8003e58:	e005      	b.n	8003e66 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e5a:	6878      	ldr	r0, [r7, #4]
 8003e5c:	f000 fa58 	bl	8004310 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	f000 fa69 	bl	8004338 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	691b      	ldr	r3, [r3, #16]
 8003e72:	f003 0301 	and.w	r3, r3, #1
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	d10e      	bne.n	8003e98 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	f003 0301 	and.w	r3, r3, #1
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d107      	bne.n	8003e98 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f06f 0201 	mvn.w	r2, #1
 8003e90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	f7fd f892 	bl	8000fbc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	691b      	ldr	r3, [r3, #16]
 8003e9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ea2:	2b80      	cmp	r3, #128	; 0x80
 8003ea4:	d10e      	bne.n	8003ec4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003eb0:	2b80      	cmp	r3, #128	; 0x80
 8003eb2:	d107      	bne.n	8003ec4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ebc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f000 fea4 	bl	8004c0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	691b      	ldr	r3, [r3, #16]
 8003eca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ece:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ed2:	d10e      	bne.n	8003ef2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ede:	2b80      	cmp	r3, #128	; 0x80
 8003ee0:	d107      	bne.n	8003ef2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003eea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	f000 fe97 	bl	8004c20 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	691b      	ldr	r3, [r3, #16]
 8003ef8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003efc:	2b40      	cmp	r3, #64	; 0x40
 8003efe:	d10e      	bne.n	8003f1e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f0a:	2b40      	cmp	r3, #64	; 0x40
 8003f0c:	d107      	bne.n	8003f1e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003f16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f000 fa17 	bl	800434c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	691b      	ldr	r3, [r3, #16]
 8003f24:	f003 0320 	and.w	r3, r3, #32
 8003f28:	2b20      	cmp	r3, #32
 8003f2a:	d10e      	bne.n	8003f4a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	f003 0320 	and.w	r3, r3, #32
 8003f36:	2b20      	cmp	r3, #32
 8003f38:	d107      	bne.n	8003f4a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f06f 0220 	mvn.w	r2, #32
 8003f42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f000 fe57 	bl	8004bf8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003f4a:	bf00      	nop
 8003f4c:	3708      	adds	r7, #8
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
	...

08003f54 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b086      	sub	sp, #24
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f60:	2300      	movs	r3, #0
 8003f62:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d101      	bne.n	8003f72 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003f6e:	2302      	movs	r3, #2
 8003f70:	e0ff      	b.n	8004172 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2201      	movs	r2, #1
 8003f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2b14      	cmp	r3, #20
 8003f7e:	f200 80f0 	bhi.w	8004162 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003f82:	a201      	add	r2, pc, #4	; (adr r2, 8003f88 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003f84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f88:	08003fdd 	.word	0x08003fdd
 8003f8c:	08004163 	.word	0x08004163
 8003f90:	08004163 	.word	0x08004163
 8003f94:	08004163 	.word	0x08004163
 8003f98:	0800401d 	.word	0x0800401d
 8003f9c:	08004163 	.word	0x08004163
 8003fa0:	08004163 	.word	0x08004163
 8003fa4:	08004163 	.word	0x08004163
 8003fa8:	0800405f 	.word	0x0800405f
 8003fac:	08004163 	.word	0x08004163
 8003fb0:	08004163 	.word	0x08004163
 8003fb4:	08004163 	.word	0x08004163
 8003fb8:	0800409f 	.word	0x0800409f
 8003fbc:	08004163 	.word	0x08004163
 8003fc0:	08004163 	.word	0x08004163
 8003fc4:	08004163 	.word	0x08004163
 8003fc8:	080040e1 	.word	0x080040e1
 8003fcc:	08004163 	.word	0x08004163
 8003fd0:	08004163 	.word	0x08004163
 8003fd4:	08004163 	.word	0x08004163
 8003fd8:	08004121 	.word	0x08004121
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	68b9      	ldr	r1, [r7, #8]
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f000 fa5c 	bl	80044a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	699a      	ldr	r2, [r3, #24]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f042 0208 	orr.w	r2, r2, #8
 8003ff6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	699a      	ldr	r2, [r3, #24]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f022 0204 	bic.w	r2, r2, #4
 8004006:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	6999      	ldr	r1, [r3, #24]
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	691a      	ldr	r2, [r3, #16]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	430a      	orrs	r2, r1
 8004018:	619a      	str	r2, [r3, #24]
      break;
 800401a:	e0a5      	b.n	8004168 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	68b9      	ldr	r1, [r7, #8]
 8004022:	4618      	mov	r0, r3
 8004024:	f000 faae 	bl	8004584 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	699a      	ldr	r2, [r3, #24]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004036:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	699a      	ldr	r2, [r3, #24]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004046:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	6999      	ldr	r1, [r3, #24]
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	021a      	lsls	r2, r3, #8
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	430a      	orrs	r2, r1
 800405a:	619a      	str	r2, [r3, #24]
      break;
 800405c:	e084      	b.n	8004168 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	68b9      	ldr	r1, [r7, #8]
 8004064:	4618      	mov	r0, r3
 8004066:	f000 fb05 	bl	8004674 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	69da      	ldr	r2, [r3, #28]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f042 0208 	orr.w	r2, r2, #8
 8004078:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	69da      	ldr	r2, [r3, #28]
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f022 0204 	bic.w	r2, r2, #4
 8004088:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	69d9      	ldr	r1, [r3, #28]
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	691a      	ldr	r2, [r3, #16]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	430a      	orrs	r2, r1
 800409a:	61da      	str	r2, [r3, #28]
      break;
 800409c:	e064      	b.n	8004168 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	68b9      	ldr	r1, [r7, #8]
 80040a4:	4618      	mov	r0, r3
 80040a6:	f000 fb5b 	bl	8004760 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	69da      	ldr	r2, [r3, #28]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	69da      	ldr	r2, [r3, #28]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	69d9      	ldr	r1, [r3, #28]
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	691b      	ldr	r3, [r3, #16]
 80040d4:	021a      	lsls	r2, r3, #8
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	430a      	orrs	r2, r1
 80040dc:	61da      	str	r2, [r3, #28]
      break;
 80040de:	e043      	b.n	8004168 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	68b9      	ldr	r1, [r7, #8]
 80040e6:	4618      	mov	r0, r3
 80040e8:	f000 fb92 	bl	8004810 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f042 0208 	orr.w	r2, r2, #8
 80040fa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f022 0204 	bic.w	r2, r2, #4
 800410a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	691a      	ldr	r2, [r3, #16]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	430a      	orrs	r2, r1
 800411c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800411e:	e023      	b.n	8004168 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	68b9      	ldr	r1, [r7, #8]
 8004126:	4618      	mov	r0, r3
 8004128:	f000 fbc4 	bl	80048b4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800413a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800414a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	021a      	lsls	r2, r3, #8
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	430a      	orrs	r2, r1
 800415e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004160:	e002      	b.n	8004168 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	75fb      	strb	r3, [r7, #23]
      break;
 8004166:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2200      	movs	r2, #0
 800416c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004170:	7dfb      	ldrb	r3, [r7, #23]
}
 8004172:	4618      	mov	r0, r3
 8004174:	3718      	adds	r7, #24
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop

0800417c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b084      	sub	sp, #16
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
 8004184:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004186:	2300      	movs	r3, #0
 8004188:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004190:	2b01      	cmp	r3, #1
 8004192:	d101      	bne.n	8004198 <HAL_TIM_ConfigClockSource+0x1c>
 8004194:	2302      	movs	r3, #2
 8004196:	e0b4      	b.n	8004302 <HAL_TIM_ConfigClockSource+0x186>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2202      	movs	r2, #2
 80041a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80041b0:	68ba      	ldr	r2, [r7, #8]
 80041b2:	4b56      	ldr	r3, [pc, #344]	; (800430c <HAL_TIM_ConfigClockSource+0x190>)
 80041b4:	4013      	ands	r3, r2
 80041b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80041be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	68ba      	ldr	r2, [r7, #8]
 80041c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041d0:	d03e      	beq.n	8004250 <HAL_TIM_ConfigClockSource+0xd4>
 80041d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041d6:	f200 8087 	bhi.w	80042e8 <HAL_TIM_ConfigClockSource+0x16c>
 80041da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041de:	f000 8086 	beq.w	80042ee <HAL_TIM_ConfigClockSource+0x172>
 80041e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041e6:	d87f      	bhi.n	80042e8 <HAL_TIM_ConfigClockSource+0x16c>
 80041e8:	2b70      	cmp	r3, #112	; 0x70
 80041ea:	d01a      	beq.n	8004222 <HAL_TIM_ConfigClockSource+0xa6>
 80041ec:	2b70      	cmp	r3, #112	; 0x70
 80041ee:	d87b      	bhi.n	80042e8 <HAL_TIM_ConfigClockSource+0x16c>
 80041f0:	2b60      	cmp	r3, #96	; 0x60
 80041f2:	d050      	beq.n	8004296 <HAL_TIM_ConfigClockSource+0x11a>
 80041f4:	2b60      	cmp	r3, #96	; 0x60
 80041f6:	d877      	bhi.n	80042e8 <HAL_TIM_ConfigClockSource+0x16c>
 80041f8:	2b50      	cmp	r3, #80	; 0x50
 80041fa:	d03c      	beq.n	8004276 <HAL_TIM_ConfigClockSource+0xfa>
 80041fc:	2b50      	cmp	r3, #80	; 0x50
 80041fe:	d873      	bhi.n	80042e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004200:	2b40      	cmp	r3, #64	; 0x40
 8004202:	d058      	beq.n	80042b6 <HAL_TIM_ConfigClockSource+0x13a>
 8004204:	2b40      	cmp	r3, #64	; 0x40
 8004206:	d86f      	bhi.n	80042e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004208:	2b30      	cmp	r3, #48	; 0x30
 800420a:	d064      	beq.n	80042d6 <HAL_TIM_ConfigClockSource+0x15a>
 800420c:	2b30      	cmp	r3, #48	; 0x30
 800420e:	d86b      	bhi.n	80042e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004210:	2b20      	cmp	r3, #32
 8004212:	d060      	beq.n	80042d6 <HAL_TIM_ConfigClockSource+0x15a>
 8004214:	2b20      	cmp	r3, #32
 8004216:	d867      	bhi.n	80042e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004218:	2b00      	cmp	r3, #0
 800421a:	d05c      	beq.n	80042d6 <HAL_TIM_ConfigClockSource+0x15a>
 800421c:	2b10      	cmp	r3, #16
 800421e:	d05a      	beq.n	80042d6 <HAL_TIM_ConfigClockSource+0x15a>
 8004220:	e062      	b.n	80042e8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004232:	f000 fc0d 	bl	8004a50 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004244:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	68ba      	ldr	r2, [r7, #8]
 800424c:	609a      	str	r2, [r3, #8]
      break;
 800424e:	e04f      	b.n	80042f0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004260:	f000 fbf6 	bl	8004a50 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	689a      	ldr	r2, [r3, #8]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004272:	609a      	str	r2, [r3, #8]
      break;
 8004274:	e03c      	b.n	80042f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004282:	461a      	mov	r2, r3
 8004284:	f000 fb6a 	bl	800495c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	2150      	movs	r1, #80	; 0x50
 800428e:	4618      	mov	r0, r3
 8004290:	f000 fbc3 	bl	8004a1a <TIM_ITRx_SetConfig>
      break;
 8004294:	e02c      	b.n	80042f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80042a2:	461a      	mov	r2, r3
 80042a4:	f000 fb89 	bl	80049ba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	2160      	movs	r1, #96	; 0x60
 80042ae:	4618      	mov	r0, r3
 80042b0:	f000 fbb3 	bl	8004a1a <TIM_ITRx_SetConfig>
      break;
 80042b4:	e01c      	b.n	80042f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042c2:	461a      	mov	r2, r3
 80042c4:	f000 fb4a 	bl	800495c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	2140      	movs	r1, #64	; 0x40
 80042ce:	4618      	mov	r0, r3
 80042d0:	f000 fba3 	bl	8004a1a <TIM_ITRx_SetConfig>
      break;
 80042d4:	e00c      	b.n	80042f0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4619      	mov	r1, r3
 80042e0:	4610      	mov	r0, r2
 80042e2:	f000 fb9a 	bl	8004a1a <TIM_ITRx_SetConfig>
      break;
 80042e6:	e003      	b.n	80042f0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	73fb      	strb	r3, [r7, #15]
      break;
 80042ec:	e000      	b.n	80042f0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80042ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2201      	movs	r2, #1
 80042f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2200      	movs	r2, #0
 80042fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004300:	7bfb      	ldrb	r3, [r7, #15]
}
 8004302:	4618      	mov	r0, r3
 8004304:	3710      	adds	r7, #16
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}
 800430a:	bf00      	nop
 800430c:	fffeff88 	.word	0xfffeff88

08004310 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004318:	bf00      	nop
 800431a:	370c      	adds	r7, #12
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr

08004324 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004324:	b480      	push	{r7}
 8004326:	b083      	sub	sp, #12
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800432c:	bf00      	nop
 800432e:	370c      	adds	r7, #12
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr

08004338 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004338:	b480      	push	{r7}
 800433a:	b083      	sub	sp, #12
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004340:	bf00      	nop
 8004342:	370c      	adds	r7, #12
 8004344:	46bd      	mov	sp, r7
 8004346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434a:	4770      	bx	lr

0800434c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800434c:	b480      	push	{r7}
 800434e:	b083      	sub	sp, #12
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004354:	bf00      	nop
 8004356:	370c      	adds	r7, #12
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr

08004360 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004360:	b480      	push	{r7}
 8004362:	b085      	sub	sp, #20
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	4a40      	ldr	r2, [pc, #256]	; (8004474 <TIM_Base_SetConfig+0x114>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d013      	beq.n	80043a0 <TIM_Base_SetConfig+0x40>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800437e:	d00f      	beq.n	80043a0 <TIM_Base_SetConfig+0x40>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	4a3d      	ldr	r2, [pc, #244]	; (8004478 <TIM_Base_SetConfig+0x118>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d00b      	beq.n	80043a0 <TIM_Base_SetConfig+0x40>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	4a3c      	ldr	r2, [pc, #240]	; (800447c <TIM_Base_SetConfig+0x11c>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d007      	beq.n	80043a0 <TIM_Base_SetConfig+0x40>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	4a3b      	ldr	r2, [pc, #236]	; (8004480 <TIM_Base_SetConfig+0x120>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d003      	beq.n	80043a0 <TIM_Base_SetConfig+0x40>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	4a3a      	ldr	r2, [pc, #232]	; (8004484 <TIM_Base_SetConfig+0x124>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d108      	bne.n	80043b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	68fa      	ldr	r2, [r7, #12]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4a2f      	ldr	r2, [pc, #188]	; (8004474 <TIM_Base_SetConfig+0x114>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d02b      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043c0:	d027      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	4a2c      	ldr	r2, [pc, #176]	; (8004478 <TIM_Base_SetConfig+0x118>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d023      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4a2b      	ldr	r2, [pc, #172]	; (800447c <TIM_Base_SetConfig+0x11c>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d01f      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	4a2a      	ldr	r2, [pc, #168]	; (8004480 <TIM_Base_SetConfig+0x120>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d01b      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	4a29      	ldr	r2, [pc, #164]	; (8004484 <TIM_Base_SetConfig+0x124>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d017      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	4a28      	ldr	r2, [pc, #160]	; (8004488 <TIM_Base_SetConfig+0x128>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d013      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	4a27      	ldr	r2, [pc, #156]	; (800448c <TIM_Base_SetConfig+0x12c>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d00f      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4a26      	ldr	r2, [pc, #152]	; (8004490 <TIM_Base_SetConfig+0x130>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d00b      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	4a25      	ldr	r2, [pc, #148]	; (8004494 <TIM_Base_SetConfig+0x134>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d007      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	4a24      	ldr	r2, [pc, #144]	; (8004498 <TIM_Base_SetConfig+0x138>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d003      	beq.n	8004412 <TIM_Base_SetConfig+0xb2>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	4a23      	ldr	r2, [pc, #140]	; (800449c <TIM_Base_SetConfig+0x13c>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d108      	bne.n	8004424 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004418:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	68fa      	ldr	r2, [r7, #12]
 8004420:	4313      	orrs	r3, r2
 8004422:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	695b      	ldr	r3, [r3, #20]
 800442e:	4313      	orrs	r3, r2
 8004430:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	68fa      	ldr	r2, [r7, #12]
 8004436:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	689a      	ldr	r2, [r3, #8]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	4a0a      	ldr	r2, [pc, #40]	; (8004474 <TIM_Base_SetConfig+0x114>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d003      	beq.n	8004458 <TIM_Base_SetConfig+0xf8>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	4a0c      	ldr	r2, [pc, #48]	; (8004484 <TIM_Base_SetConfig+0x124>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d103      	bne.n	8004460 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	691a      	ldr	r2, [r3, #16]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	615a      	str	r2, [r3, #20]
}
 8004466:	bf00      	nop
 8004468:	3714      	adds	r7, #20
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	40010000 	.word	0x40010000
 8004478:	40000400 	.word	0x40000400
 800447c:	40000800 	.word	0x40000800
 8004480:	40000c00 	.word	0x40000c00
 8004484:	40010400 	.word	0x40010400
 8004488:	40014000 	.word	0x40014000
 800448c:	40014400 	.word	0x40014400
 8004490:	40014800 	.word	0x40014800
 8004494:	40001800 	.word	0x40001800
 8004498:	40001c00 	.word	0x40001c00
 800449c:	40002000 	.word	0x40002000

080044a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b087      	sub	sp, #28
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a1b      	ldr	r3, [r3, #32]
 80044ae:	f023 0201 	bic.w	r2, r3, #1
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a1b      	ldr	r3, [r3, #32]
 80044ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	699b      	ldr	r3, [r3, #24]
 80044c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80044c8:	68fa      	ldr	r2, [r7, #12]
 80044ca:	4b2b      	ldr	r3, [pc, #172]	; (8004578 <TIM_OC1_SetConfig+0xd8>)
 80044cc:	4013      	ands	r3, r2
 80044ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f023 0303 	bic.w	r3, r3, #3
 80044d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68fa      	ldr	r2, [r7, #12]
 80044de:	4313      	orrs	r3, r2
 80044e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	f023 0302 	bic.w	r3, r3, #2
 80044e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	697a      	ldr	r2, [r7, #20]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a21      	ldr	r2, [pc, #132]	; (800457c <TIM_OC1_SetConfig+0xdc>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d003      	beq.n	8004504 <TIM_OC1_SetConfig+0x64>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4a20      	ldr	r2, [pc, #128]	; (8004580 <TIM_OC1_SetConfig+0xe0>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d10c      	bne.n	800451e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	f023 0308 	bic.w	r3, r3, #8
 800450a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	697a      	ldr	r2, [r7, #20]
 8004512:	4313      	orrs	r3, r2
 8004514:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	f023 0304 	bic.w	r3, r3, #4
 800451c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a16      	ldr	r2, [pc, #88]	; (800457c <TIM_OC1_SetConfig+0xdc>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d003      	beq.n	800452e <TIM_OC1_SetConfig+0x8e>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	4a15      	ldr	r2, [pc, #84]	; (8004580 <TIM_OC1_SetConfig+0xe0>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d111      	bne.n	8004552 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004534:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800453c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	695b      	ldr	r3, [r3, #20]
 8004542:	693a      	ldr	r2, [r7, #16]
 8004544:	4313      	orrs	r3, r2
 8004546:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	699b      	ldr	r3, [r3, #24]
 800454c:	693a      	ldr	r2, [r7, #16]
 800454e:	4313      	orrs	r3, r2
 8004550:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	693a      	ldr	r2, [r7, #16]
 8004556:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	68fa      	ldr	r2, [r7, #12]
 800455c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	685a      	ldr	r2, [r3, #4]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	697a      	ldr	r2, [r7, #20]
 800456a:	621a      	str	r2, [r3, #32]
}
 800456c:	bf00      	nop
 800456e:	371c      	adds	r7, #28
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr
 8004578:	fffeff8f 	.word	0xfffeff8f
 800457c:	40010000 	.word	0x40010000
 8004580:	40010400 	.word	0x40010400

08004584 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004584:	b480      	push	{r7}
 8004586:	b087      	sub	sp, #28
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6a1b      	ldr	r3, [r3, #32]
 8004592:	f023 0210 	bic.w	r2, r3, #16
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6a1b      	ldr	r3, [r3, #32]
 800459e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	699b      	ldr	r3, [r3, #24]
 80045aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80045ac:	68fa      	ldr	r2, [r7, #12]
 80045ae:	4b2e      	ldr	r3, [pc, #184]	; (8004668 <TIM_OC2_SetConfig+0xe4>)
 80045b0:	4013      	ands	r3, r2
 80045b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	021b      	lsls	r3, r3, #8
 80045c2:	68fa      	ldr	r2, [r7, #12]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	f023 0320 	bic.w	r3, r3, #32
 80045ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	011b      	lsls	r3, r3, #4
 80045d6:	697a      	ldr	r2, [r7, #20]
 80045d8:	4313      	orrs	r3, r2
 80045da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	4a23      	ldr	r2, [pc, #140]	; (800466c <TIM_OC2_SetConfig+0xe8>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d003      	beq.n	80045ec <TIM_OC2_SetConfig+0x68>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	4a22      	ldr	r2, [pc, #136]	; (8004670 <TIM_OC2_SetConfig+0xec>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d10d      	bne.n	8004608 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80045f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	68db      	ldr	r3, [r3, #12]
 80045f8:	011b      	lsls	r3, r3, #4
 80045fa:	697a      	ldr	r2, [r7, #20]
 80045fc:	4313      	orrs	r3, r2
 80045fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004606:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	4a18      	ldr	r2, [pc, #96]	; (800466c <TIM_OC2_SetConfig+0xe8>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d003      	beq.n	8004618 <TIM_OC2_SetConfig+0x94>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	4a17      	ldr	r2, [pc, #92]	; (8004670 <TIM_OC2_SetConfig+0xec>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d113      	bne.n	8004640 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800461e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004626:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	695b      	ldr	r3, [r3, #20]
 800462c:	009b      	lsls	r3, r3, #2
 800462e:	693a      	ldr	r2, [r7, #16]
 8004630:	4313      	orrs	r3, r2
 8004632:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	699b      	ldr	r3, [r3, #24]
 8004638:	009b      	lsls	r3, r3, #2
 800463a:	693a      	ldr	r2, [r7, #16]
 800463c:	4313      	orrs	r3, r2
 800463e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	693a      	ldr	r2, [r7, #16]
 8004644:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	68fa      	ldr	r2, [r7, #12]
 800464a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	685a      	ldr	r2, [r3, #4]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	697a      	ldr	r2, [r7, #20]
 8004658:	621a      	str	r2, [r3, #32]
}
 800465a:	bf00      	nop
 800465c:	371c      	adds	r7, #28
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr
 8004666:	bf00      	nop
 8004668:	feff8fff 	.word	0xfeff8fff
 800466c:	40010000 	.word	0x40010000
 8004670:	40010400 	.word	0x40010400

08004674 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004674:	b480      	push	{r7}
 8004676:	b087      	sub	sp, #28
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
 800467c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a1b      	ldr	r3, [r3, #32]
 8004682:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a1b      	ldr	r3, [r3, #32]
 800468e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	69db      	ldr	r3, [r3, #28]
 800469a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800469c:	68fa      	ldr	r2, [r7, #12]
 800469e:	4b2d      	ldr	r3, [pc, #180]	; (8004754 <TIM_OC3_SetConfig+0xe0>)
 80046a0:	4013      	ands	r3, r2
 80046a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f023 0303 	bic.w	r3, r3, #3
 80046aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	68fa      	ldr	r2, [r7, #12]
 80046b2:	4313      	orrs	r3, r2
 80046b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80046bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	021b      	lsls	r3, r3, #8
 80046c4:	697a      	ldr	r2, [r7, #20]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a22      	ldr	r2, [pc, #136]	; (8004758 <TIM_OC3_SetConfig+0xe4>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d003      	beq.n	80046da <TIM_OC3_SetConfig+0x66>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a21      	ldr	r2, [pc, #132]	; (800475c <TIM_OC3_SetConfig+0xe8>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d10d      	bne.n	80046f6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80046e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	021b      	lsls	r3, r3, #8
 80046e8:	697a      	ldr	r2, [r7, #20]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80046f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	4a17      	ldr	r2, [pc, #92]	; (8004758 <TIM_OC3_SetConfig+0xe4>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d003      	beq.n	8004706 <TIM_OC3_SetConfig+0x92>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	4a16      	ldr	r2, [pc, #88]	; (800475c <TIM_OC3_SetConfig+0xe8>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d113      	bne.n	800472e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800470c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004714:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	695b      	ldr	r3, [r3, #20]
 800471a:	011b      	lsls	r3, r3, #4
 800471c:	693a      	ldr	r2, [r7, #16]
 800471e:	4313      	orrs	r3, r2
 8004720:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	699b      	ldr	r3, [r3, #24]
 8004726:	011b      	lsls	r3, r3, #4
 8004728:	693a      	ldr	r2, [r7, #16]
 800472a:	4313      	orrs	r3, r2
 800472c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	693a      	ldr	r2, [r7, #16]
 8004732:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	68fa      	ldr	r2, [r7, #12]
 8004738:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	685a      	ldr	r2, [r3, #4]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	697a      	ldr	r2, [r7, #20]
 8004746:	621a      	str	r2, [r3, #32]
}
 8004748:	bf00      	nop
 800474a:	371c      	adds	r7, #28
 800474c:	46bd      	mov	sp, r7
 800474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004752:	4770      	bx	lr
 8004754:	fffeff8f 	.word	0xfffeff8f
 8004758:	40010000 	.word	0x40010000
 800475c:	40010400 	.word	0x40010400

08004760 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004760:	b480      	push	{r7}
 8004762:	b087      	sub	sp, #28
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a1b      	ldr	r3, [r3, #32]
 800476e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a1b      	ldr	r3, [r3, #32]
 800477a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	69db      	ldr	r3, [r3, #28]
 8004786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004788:	68fa      	ldr	r2, [r7, #12]
 800478a:	4b1e      	ldr	r3, [pc, #120]	; (8004804 <TIM_OC4_SetConfig+0xa4>)
 800478c:	4013      	ands	r3, r2
 800478e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004796:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	021b      	lsls	r3, r3, #8
 800479e:	68fa      	ldr	r2, [r7, #12]
 80047a0:	4313      	orrs	r3, r2
 80047a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80047aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	031b      	lsls	r3, r3, #12
 80047b2:	693a      	ldr	r2, [r7, #16]
 80047b4:	4313      	orrs	r3, r2
 80047b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	4a13      	ldr	r2, [pc, #76]	; (8004808 <TIM_OC4_SetConfig+0xa8>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d003      	beq.n	80047c8 <TIM_OC4_SetConfig+0x68>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	4a12      	ldr	r2, [pc, #72]	; (800480c <TIM_OC4_SetConfig+0xac>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d109      	bne.n	80047dc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80047ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	695b      	ldr	r3, [r3, #20]
 80047d4:	019b      	lsls	r3, r3, #6
 80047d6:	697a      	ldr	r2, [r7, #20]
 80047d8:	4313      	orrs	r3, r2
 80047da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	697a      	ldr	r2, [r7, #20]
 80047e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	68fa      	ldr	r2, [r7, #12]
 80047e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	685a      	ldr	r2, [r3, #4]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	693a      	ldr	r2, [r7, #16]
 80047f4:	621a      	str	r2, [r3, #32]
}
 80047f6:	bf00      	nop
 80047f8:	371c      	adds	r7, #28
 80047fa:	46bd      	mov	sp, r7
 80047fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004800:	4770      	bx	lr
 8004802:	bf00      	nop
 8004804:	feff8fff 	.word	0xfeff8fff
 8004808:	40010000 	.word	0x40010000
 800480c:	40010400 	.word	0x40010400

08004810 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004810:	b480      	push	{r7}
 8004812:	b087      	sub	sp, #28
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
 8004818:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6a1b      	ldr	r3, [r3, #32]
 800481e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a1b      	ldr	r3, [r3, #32]
 800482a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004836:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004838:	68fa      	ldr	r2, [r7, #12]
 800483a:	4b1b      	ldr	r3, [pc, #108]	; (80048a8 <TIM_OC5_SetConfig+0x98>)
 800483c:	4013      	ands	r3, r2
 800483e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	68fa      	ldr	r2, [r7, #12]
 8004846:	4313      	orrs	r3, r2
 8004848:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004850:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	041b      	lsls	r3, r3, #16
 8004858:	693a      	ldr	r2, [r7, #16]
 800485a:	4313      	orrs	r3, r2
 800485c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	4a12      	ldr	r2, [pc, #72]	; (80048ac <TIM_OC5_SetConfig+0x9c>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d003      	beq.n	800486e <TIM_OC5_SetConfig+0x5e>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	4a11      	ldr	r2, [pc, #68]	; (80048b0 <TIM_OC5_SetConfig+0xa0>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d109      	bne.n	8004882 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004874:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	695b      	ldr	r3, [r3, #20]
 800487a:	021b      	lsls	r3, r3, #8
 800487c:	697a      	ldr	r2, [r7, #20]
 800487e:	4313      	orrs	r3, r2
 8004880:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	697a      	ldr	r2, [r7, #20]
 8004886:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	68fa      	ldr	r2, [r7, #12]
 800488c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	685a      	ldr	r2, [r3, #4]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	693a      	ldr	r2, [r7, #16]
 800489a:	621a      	str	r2, [r3, #32]
}
 800489c:	bf00      	nop
 800489e:	371c      	adds	r7, #28
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr
 80048a8:	fffeff8f 	.word	0xfffeff8f
 80048ac:	40010000 	.word	0x40010000
 80048b0:	40010400 	.word	0x40010400

080048b4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b087      	sub	sp, #28
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
 80048bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6a1b      	ldr	r3, [r3, #32]
 80048c2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6a1b      	ldr	r3, [r3, #32]
 80048ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80048dc:	68fa      	ldr	r2, [r7, #12]
 80048de:	4b1c      	ldr	r3, [pc, #112]	; (8004950 <TIM_OC6_SetConfig+0x9c>)
 80048e0:	4013      	ands	r3, r2
 80048e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	021b      	lsls	r3, r3, #8
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80048f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	051b      	lsls	r3, r3, #20
 80048fe:	693a      	ldr	r2, [r7, #16]
 8004900:	4313      	orrs	r3, r2
 8004902:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4a13      	ldr	r2, [pc, #76]	; (8004954 <TIM_OC6_SetConfig+0xa0>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d003      	beq.n	8004914 <TIM_OC6_SetConfig+0x60>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	4a12      	ldr	r2, [pc, #72]	; (8004958 <TIM_OC6_SetConfig+0xa4>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d109      	bne.n	8004928 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800491a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	695b      	ldr	r3, [r3, #20]
 8004920:	029b      	lsls	r3, r3, #10
 8004922:	697a      	ldr	r2, [r7, #20]
 8004924:	4313      	orrs	r3, r2
 8004926:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	697a      	ldr	r2, [r7, #20]
 800492c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	68fa      	ldr	r2, [r7, #12]
 8004932:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	685a      	ldr	r2, [r3, #4]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	693a      	ldr	r2, [r7, #16]
 8004940:	621a      	str	r2, [r3, #32]
}
 8004942:	bf00      	nop
 8004944:	371c      	adds	r7, #28
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop
 8004950:	feff8fff 	.word	0xfeff8fff
 8004954:	40010000 	.word	0x40010000
 8004958:	40010400 	.word	0x40010400

0800495c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800495c:	b480      	push	{r7}
 800495e:	b087      	sub	sp, #28
 8004960:	af00      	add	r7, sp, #0
 8004962:	60f8      	str	r0, [r7, #12]
 8004964:	60b9      	str	r1, [r7, #8]
 8004966:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6a1b      	ldr	r3, [r3, #32]
 800496c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	6a1b      	ldr	r3, [r3, #32]
 8004972:	f023 0201 	bic.w	r2, r3, #1
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	699b      	ldr	r3, [r3, #24]
 800497e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004986:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	011b      	lsls	r3, r3, #4
 800498c:	693a      	ldr	r2, [r7, #16]
 800498e:	4313      	orrs	r3, r2
 8004990:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	f023 030a 	bic.w	r3, r3, #10
 8004998:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800499a:	697a      	ldr	r2, [r7, #20]
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	4313      	orrs	r3, r2
 80049a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	693a      	ldr	r2, [r7, #16]
 80049a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	697a      	ldr	r2, [r7, #20]
 80049ac:	621a      	str	r2, [r3, #32]
}
 80049ae:	bf00      	nop
 80049b0:	371c      	adds	r7, #28
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr

080049ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049ba:	b480      	push	{r7}
 80049bc:	b087      	sub	sp, #28
 80049be:	af00      	add	r7, sp, #0
 80049c0:	60f8      	str	r0, [r7, #12]
 80049c2:	60b9      	str	r1, [r7, #8]
 80049c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	6a1b      	ldr	r3, [r3, #32]
 80049ca:	f023 0210 	bic.w	r2, r3, #16
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	699b      	ldr	r3, [r3, #24]
 80049d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	6a1b      	ldr	r3, [r3, #32]
 80049dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80049e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	031b      	lsls	r3, r3, #12
 80049ea:	697a      	ldr	r2, [r7, #20]
 80049ec:	4313      	orrs	r3, r2
 80049ee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80049f6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	011b      	lsls	r3, r3, #4
 80049fc:	693a      	ldr	r2, [r7, #16]
 80049fe:	4313      	orrs	r3, r2
 8004a00:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	697a      	ldr	r2, [r7, #20]
 8004a06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	693a      	ldr	r2, [r7, #16]
 8004a0c:	621a      	str	r2, [r3, #32]
}
 8004a0e:	bf00      	nop
 8004a10:	371c      	adds	r7, #28
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr

08004a1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004a1a:	b480      	push	{r7}
 8004a1c:	b085      	sub	sp, #20
 8004a1e:	af00      	add	r7, sp, #0
 8004a20:	6078      	str	r0, [r7, #4]
 8004a22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a32:	683a      	ldr	r2, [r7, #0]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	4313      	orrs	r3, r2
 8004a38:	f043 0307 	orr.w	r3, r3, #7
 8004a3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	68fa      	ldr	r2, [r7, #12]
 8004a42:	609a      	str	r2, [r3, #8]
}
 8004a44:	bf00      	nop
 8004a46:	3714      	adds	r7, #20
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr

08004a50 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b087      	sub	sp, #28
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	60f8      	str	r0, [r7, #12]
 8004a58:	60b9      	str	r1, [r7, #8]
 8004a5a:	607a      	str	r2, [r7, #4]
 8004a5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a6a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	021a      	lsls	r2, r3, #8
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	431a      	orrs	r2, r3
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	4313      	orrs	r3, r2
 8004a78:	697a      	ldr	r2, [r7, #20]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	697a      	ldr	r2, [r7, #20]
 8004a82:	609a      	str	r2, [r3, #8]
}
 8004a84:	bf00      	nop
 8004a86:	371c      	adds	r7, #28
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr

08004a90 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b087      	sub	sp, #28
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	f003 031f 	and.w	r3, r3, #31
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6a1a      	ldr	r2, [r3, #32]
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	43db      	mvns	r3, r3
 8004ab2:	401a      	ands	r2, r3
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	6a1a      	ldr	r2, [r3, #32]
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	f003 031f 	and.w	r3, r3, #31
 8004ac2:	6879      	ldr	r1, [r7, #4]
 8004ac4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ac8:	431a      	orrs	r2, r3
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	621a      	str	r2, [r3, #32]
}
 8004ace:	bf00      	nop
 8004ad0:	371c      	adds	r7, #28
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad8:	4770      	bx	lr
	...

08004adc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b085      	sub	sp, #20
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d101      	bne.n	8004af4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004af0:	2302      	movs	r3, #2
 8004af2:	e06d      	b.n	8004bd0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2201      	movs	r2, #1
 8004af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2202      	movs	r2, #2
 8004b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a30      	ldr	r2, [pc, #192]	; (8004bdc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d004      	beq.n	8004b28 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a2f      	ldr	r2, [pc, #188]	; (8004be0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d108      	bne.n	8004b3a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004b2e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	68fa      	ldr	r2, [r7, #12]
 8004b36:	4313      	orrs	r3, r2
 8004b38:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b40:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	68fa      	ldr	r2, [r7, #12]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	68fa      	ldr	r2, [r7, #12]
 8004b52:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a20      	ldr	r2, [pc, #128]	; (8004bdc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d022      	beq.n	8004ba4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b66:	d01d      	beq.n	8004ba4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a1d      	ldr	r2, [pc, #116]	; (8004be4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d018      	beq.n	8004ba4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a1c      	ldr	r2, [pc, #112]	; (8004be8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d013      	beq.n	8004ba4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a1a      	ldr	r2, [pc, #104]	; (8004bec <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d00e      	beq.n	8004ba4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a15      	ldr	r2, [pc, #84]	; (8004be0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d009      	beq.n	8004ba4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a16      	ldr	r2, [pc, #88]	; (8004bf0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d004      	beq.n	8004ba4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a15      	ldr	r2, [pc, #84]	; (8004bf4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d10c      	bne.n	8004bbe <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004baa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	68ba      	ldr	r2, [r7, #8]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68ba      	ldr	r2, [r7, #8]
 8004bbc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004bce:	2300      	movs	r3, #0
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3714      	adds	r7, #20
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr
 8004bdc:	40010000 	.word	0x40010000
 8004be0:	40010400 	.word	0x40010400
 8004be4:	40000400 	.word	0x40000400
 8004be8:	40000800 	.word	0x40000800
 8004bec:	40000c00 	.word	0x40000c00
 8004bf0:	40014000 	.word	0x40014000
 8004bf4:	40001800 	.word	0x40001800

08004bf8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b083      	sub	sp, #12
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c00:	bf00      	nop
 8004c02:	370c      	adds	r7, #12
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr

08004c0c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b083      	sub	sp, #12
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c14:	bf00      	nop
 8004c16:	370c      	adds	r7, #12
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr

08004c20 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b083      	sub	sp, #12
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004c28:	bf00      	nop
 8004c2a:	370c      	adds	r7, #12
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b082      	sub	sp, #8
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d101      	bne.n	8004c46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e040      	b.n	8004cc8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d106      	bne.n	8004c5c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f7fc fb34 	bl	80012c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2224      	movs	r2, #36	; 0x24
 8004c60:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f022 0201 	bic.w	r2, r2, #1
 8004c70:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f000 fc66 	bl	8005544 <UART_SetConfig>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	d101      	bne.n	8004c82 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e022      	b.n	8004cc8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d002      	beq.n	8004c90 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f000 febe 	bl	8005a0c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	685a      	ldr	r2, [r3, #4]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004c9e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	689a      	ldr	r2, [r3, #8]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004cae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f042 0201 	orr.w	r2, r2, #1
 8004cbe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f000 ff45 	bl	8005b50 <UART_CheckIdleState>
 8004cc6:	4603      	mov	r3, r0
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3708      	adds	r7, #8
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}

08004cd0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b08a      	sub	sp, #40	; 0x28
 8004cd4:	af02      	add	r7, sp, #8
 8004cd6:	60f8      	str	r0, [r7, #12]
 8004cd8:	60b9      	str	r1, [r7, #8]
 8004cda:	603b      	str	r3, [r7, #0]
 8004cdc:	4613      	mov	r3, r2
 8004cde:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004ce4:	2b20      	cmp	r3, #32
 8004ce6:	d171      	bne.n	8004dcc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d002      	beq.n	8004cf4 <HAL_UART_Transmit+0x24>
 8004cee:	88fb      	ldrh	r3, [r7, #6]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d101      	bne.n	8004cf8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	e06a      	b.n	8004dce <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2221      	movs	r2, #33	; 0x21
 8004d04:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d06:	f7fc fced 	bl	80016e4 <HAL_GetTick>
 8004d0a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	88fa      	ldrh	r2, [r7, #6]
 8004d10:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	88fa      	ldrh	r2, [r7, #6]
 8004d18:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d24:	d108      	bne.n	8004d38 <HAL_UART_Transmit+0x68>
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	691b      	ldr	r3, [r3, #16]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d104      	bne.n	8004d38 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	61bb      	str	r3, [r7, #24]
 8004d36:	e003      	b.n	8004d40 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004d40:	e02c      	b.n	8004d9c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	9300      	str	r3, [sp, #0]
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	2180      	movs	r1, #128	; 0x80
 8004d4c:	68f8      	ldr	r0, [r7, #12]
 8004d4e:	f000 ff36 	bl	8005bbe <UART_WaitOnFlagUntilTimeout>
 8004d52:	4603      	mov	r3, r0
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d001      	beq.n	8004d5c <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8004d58:	2303      	movs	r3, #3
 8004d5a:	e038      	b.n	8004dce <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004d5c:	69fb      	ldr	r3, [r7, #28]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d10b      	bne.n	8004d7a <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d62:	69bb      	ldr	r3, [r7, #24]
 8004d64:	881b      	ldrh	r3, [r3, #0]
 8004d66:	461a      	mov	r2, r3
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d70:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004d72:	69bb      	ldr	r3, [r7, #24]
 8004d74:	3302      	adds	r3, #2
 8004d76:	61bb      	str	r3, [r7, #24]
 8004d78:	e007      	b.n	8004d8a <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d7a:	69fb      	ldr	r3, [r7, #28]
 8004d7c:	781a      	ldrb	r2, [r3, #0]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004d84:	69fb      	ldr	r3, [r7, #28]
 8004d86:	3301      	adds	r3, #1
 8004d88:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	3b01      	subs	r3, #1
 8004d94:	b29a      	uxth	r2, r3
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004da2:	b29b      	uxth	r3, r3
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d1cc      	bne.n	8004d42 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	9300      	str	r3, [sp, #0]
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	2200      	movs	r2, #0
 8004db0:	2140      	movs	r1, #64	; 0x40
 8004db2:	68f8      	ldr	r0, [r7, #12]
 8004db4:	f000 ff03 	bl	8005bbe <UART_WaitOnFlagUntilTimeout>
 8004db8:	4603      	mov	r3, r0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d001      	beq.n	8004dc2 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8004dbe:	2303      	movs	r3, #3
 8004dc0:	e005      	b.n	8004dce <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2220      	movs	r2, #32
 8004dc6:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	e000      	b.n	8004dce <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004dcc:	2302      	movs	r3, #2
  }
}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	3720      	adds	r7, #32
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}

08004dd6 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dd6:	b580      	push	{r7, lr}
 8004dd8:	b08a      	sub	sp, #40	; 0x28
 8004dda:	af02      	add	r7, sp, #8
 8004ddc:	60f8      	str	r0, [r7, #12]
 8004dde:	60b9      	str	r1, [r7, #8]
 8004de0:	603b      	str	r3, [r7, #0]
 8004de2:	4613      	mov	r3, r2
 8004de4:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004dec:	2b20      	cmp	r3, #32
 8004dee:	f040 80b1 	bne.w	8004f54 <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d002      	beq.n	8004dfe <HAL_UART_Receive+0x28>
 8004df8:	88fb      	ldrh	r3, [r7, #6]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d101      	bne.n	8004e02 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e0a9      	b.n	8004f56 <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2200      	movs	r2, #0
 8004e06:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2222      	movs	r2, #34	; 0x22
 8004e0e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2200      	movs	r2, #0
 8004e16:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e18:	f7fc fc64 	bl	80016e4 <HAL_GetTick>
 8004e1c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	88fa      	ldrh	r2, [r7, #6]
 8004e22:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	88fa      	ldrh	r2, [r7, #6]
 8004e2a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e36:	d10e      	bne.n	8004e56 <HAL_UART_Receive+0x80>
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	691b      	ldr	r3, [r3, #16]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d105      	bne.n	8004e4c <HAL_UART_Receive+0x76>
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004e46:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004e4a:	e02d      	b.n	8004ea8 <HAL_UART_Receive+0xd2>
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	22ff      	movs	r2, #255	; 0xff
 8004e50:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004e54:	e028      	b.n	8004ea8 <HAL_UART_Receive+0xd2>
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d10d      	bne.n	8004e7a <HAL_UART_Receive+0xa4>
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d104      	bne.n	8004e70 <HAL_UART_Receive+0x9a>
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	22ff      	movs	r2, #255	; 0xff
 8004e6a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004e6e:	e01b      	b.n	8004ea8 <HAL_UART_Receive+0xd2>
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	227f      	movs	r2, #127	; 0x7f
 8004e74:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004e78:	e016      	b.n	8004ea8 <HAL_UART_Receive+0xd2>
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004e82:	d10d      	bne.n	8004ea0 <HAL_UART_Receive+0xca>
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	691b      	ldr	r3, [r3, #16]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d104      	bne.n	8004e96 <HAL_UART_Receive+0xc0>
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	227f      	movs	r2, #127	; 0x7f
 8004e90:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004e94:	e008      	b.n	8004ea8 <HAL_UART_Receive+0xd2>
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	223f      	movs	r2, #63	; 0x3f
 8004e9a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004e9e:	e003      	b.n	8004ea8 <HAL_UART_Receive+0xd2>
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004eae:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004eb8:	d108      	bne.n	8004ecc <HAL_UART_Receive+0xf6>
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d104      	bne.n	8004ecc <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	61bb      	str	r3, [r7, #24]
 8004eca:	e003      	b.n	8004ed4 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004ed4:	e032      	b.n	8004f3c <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	9300      	str	r3, [sp, #0]
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	2200      	movs	r2, #0
 8004ede:	2120      	movs	r1, #32
 8004ee0:	68f8      	ldr	r0, [r7, #12]
 8004ee2:	f000 fe6c 	bl	8005bbe <UART_WaitOnFlagUntilTimeout>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d001      	beq.n	8004ef0 <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 8004eec:	2303      	movs	r3, #3
 8004eee:	e032      	b.n	8004f56 <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 8004ef0:	69fb      	ldr	r3, [r7, #28]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d10c      	bne.n	8004f10 <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004efc:	b29a      	uxth	r2, r3
 8004efe:	8a7b      	ldrh	r3, [r7, #18]
 8004f00:	4013      	ands	r3, r2
 8004f02:	b29a      	uxth	r2, r3
 8004f04:	69bb      	ldr	r3, [r7, #24]
 8004f06:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004f08:	69bb      	ldr	r3, [r7, #24]
 8004f0a:	3302      	adds	r3, #2
 8004f0c:	61bb      	str	r3, [r7, #24]
 8004f0e:	e00c      	b.n	8004f2a <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f16:	b2da      	uxtb	r2, r3
 8004f18:	8a7b      	ldrh	r3, [r7, #18]
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	b2da      	uxtb	r2, r3
 8004f20:	69fb      	ldr	r3, [r7, #28]
 8004f22:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	3301      	adds	r3, #1
 8004f28:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	3b01      	subs	r3, #1
 8004f34:	b29a      	uxth	r2, r3
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d1c6      	bne.n	8004ed6 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2220      	movs	r2, #32
 8004f4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8004f50:	2300      	movs	r3, #0
 8004f52:	e000      	b.n	8004f56 <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 8004f54:	2302      	movs	r3, #2
  }
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3720      	adds	r7, #32
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
	...

08004f60 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b0ba      	sub	sp, #232	; 0xe8
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	69db      	ldr	r3, [r3, #28]
 8004f6e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004f86:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8004f8a:	f640 030f 	movw	r3, #2063	; 0x80f
 8004f8e:	4013      	ands	r3, r2
 8004f90:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8004f94:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d115      	bne.n	8004fc8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004f9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004fa0:	f003 0320 	and.w	r3, r3, #32
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d00f      	beq.n	8004fc8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004fa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004fac:	f003 0320 	and.w	r3, r3, #32
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d009      	beq.n	8004fc8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	f000 8297 	beq.w	80054ec <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	4798      	blx	r3
      }
      return;
 8004fc6:	e291      	b.n	80054ec <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004fc8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	f000 8117 	beq.w	8005200 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004fd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004fd6:	f003 0301 	and.w	r3, r3, #1
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d106      	bne.n	8004fec <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004fde:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004fe2:	4b85      	ldr	r3, [pc, #532]	; (80051f8 <HAL_UART_IRQHandler+0x298>)
 8004fe4:	4013      	ands	r3, r2
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	f000 810a 	beq.w	8005200 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004fec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ff0:	f003 0301 	and.w	r3, r3, #1
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d011      	beq.n	800501c <HAL_UART_IRQHandler+0xbc>
 8004ff8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ffc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005000:	2b00      	cmp	r3, #0
 8005002:	d00b      	beq.n	800501c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2201      	movs	r2, #1
 800500a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005012:	f043 0201 	orr.w	r2, r3, #1
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800501c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005020:	f003 0302 	and.w	r3, r3, #2
 8005024:	2b00      	cmp	r3, #0
 8005026:	d011      	beq.n	800504c <HAL_UART_IRQHandler+0xec>
 8005028:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800502c:	f003 0301 	and.w	r3, r3, #1
 8005030:	2b00      	cmp	r3, #0
 8005032:	d00b      	beq.n	800504c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	2202      	movs	r2, #2
 800503a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005042:	f043 0204 	orr.w	r2, r3, #4
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800504c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005050:	f003 0304 	and.w	r3, r3, #4
 8005054:	2b00      	cmp	r3, #0
 8005056:	d011      	beq.n	800507c <HAL_UART_IRQHandler+0x11c>
 8005058:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800505c:	f003 0301 	and.w	r3, r3, #1
 8005060:	2b00      	cmp	r3, #0
 8005062:	d00b      	beq.n	800507c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2204      	movs	r2, #4
 800506a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005072:	f043 0202 	orr.w	r2, r3, #2
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800507c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005080:	f003 0308 	and.w	r3, r3, #8
 8005084:	2b00      	cmp	r3, #0
 8005086:	d017      	beq.n	80050b8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005088:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800508c:	f003 0320 	and.w	r3, r3, #32
 8005090:	2b00      	cmp	r3, #0
 8005092:	d105      	bne.n	80050a0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005094:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005098:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800509c:	2b00      	cmp	r3, #0
 800509e:	d00b      	beq.n	80050b8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	2208      	movs	r2, #8
 80050a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050ae:	f043 0208 	orr.w	r2, r3, #8
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80050b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d012      	beq.n	80050ea <HAL_UART_IRQHandler+0x18a>
 80050c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d00c      	beq.n	80050ea <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80050d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050e0:	f043 0220 	orr.w	r2, r3, #32
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	f000 81fd 	beq.w	80054f0 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80050f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050fa:	f003 0320 	and.w	r3, r3, #32
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d00d      	beq.n	800511e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005102:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005106:	f003 0320 	and.w	r3, r3, #32
 800510a:	2b00      	cmp	r3, #0
 800510c:	d007      	beq.n	800511e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005112:	2b00      	cmp	r3, #0
 8005114:	d003      	beq.n	800511e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005124:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005132:	2b40      	cmp	r3, #64	; 0x40
 8005134:	d005      	beq.n	8005142 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005136:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800513a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800513e:	2b00      	cmp	r3, #0
 8005140:	d04f      	beq.n	80051e2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f000 fe01 	bl	8005d4a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005152:	2b40      	cmp	r3, #64	; 0x40
 8005154:	d141      	bne.n	80051da <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	3308      	adds	r3, #8
 800515c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005160:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005164:	e853 3f00 	ldrex	r3, [r3]
 8005168:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800516c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005170:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005174:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	3308      	adds	r3, #8
 800517e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005182:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005186:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800518a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800518e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005192:	e841 2300 	strex	r3, r2, [r1]
 8005196:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800519a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d1d9      	bne.n	8005156 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d013      	beq.n	80051d2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051ae:	4a13      	ldr	r2, [pc, #76]	; (80051fc <HAL_UART_IRQHandler+0x29c>)
 80051b0:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051b6:	4618      	mov	r0, r3
 80051b8:	f7fc fc16 	bl	80019e8 <HAL_DMA_Abort_IT>
 80051bc:	4603      	mov	r3, r0
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d017      	beq.n	80051f2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051c8:	687a      	ldr	r2, [r7, #4]
 80051ca:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80051cc:	4610      	mov	r0, r2
 80051ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051d0:	e00f      	b.n	80051f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 f9a0 	bl	8005518 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051d8:	e00b      	b.n	80051f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 f99c 	bl	8005518 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051e0:	e007      	b.n	80051f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f000 f998 	bl	8005518 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80051f0:	e17e      	b.n	80054f0 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051f2:	bf00      	nop
    return;
 80051f4:	e17c      	b.n	80054f0 <HAL_UART_IRQHandler+0x590>
 80051f6:	bf00      	nop
 80051f8:	04000120 	.word	0x04000120
 80051fc:	08005e13 	.word	0x08005e13

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005204:	2b01      	cmp	r3, #1
 8005206:	f040 814c 	bne.w	80054a2 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800520a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800520e:	f003 0310 	and.w	r3, r3, #16
 8005212:	2b00      	cmp	r3, #0
 8005214:	f000 8145 	beq.w	80054a2 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005218:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800521c:	f003 0310 	and.w	r3, r3, #16
 8005220:	2b00      	cmp	r3, #0
 8005222:	f000 813e 	beq.w	80054a2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	2210      	movs	r2, #16
 800522c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005238:	2b40      	cmp	r3, #64	; 0x40
 800523a:	f040 80b6 	bne.w	80053aa <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800524a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800524e:	2b00      	cmp	r3, #0
 8005250:	f000 8150 	beq.w	80054f4 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800525a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800525e:	429a      	cmp	r2, r3
 8005260:	f080 8148 	bcs.w	80054f4 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800526a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005272:	69db      	ldr	r3, [r3, #28]
 8005274:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005278:	f000 8086 	beq.w	8005388 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005284:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005288:	e853 3f00 	ldrex	r3, [r3]
 800528c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005290:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005294:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005298:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	461a      	mov	r2, r3
 80052a2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80052a6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80052aa:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ae:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80052b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80052b6:	e841 2300 	strex	r3, r2, [r1]
 80052ba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80052be:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d1da      	bne.n	800527c <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	3308      	adds	r3, #8
 80052cc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80052d0:	e853 3f00 	ldrex	r3, [r3]
 80052d4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80052d6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80052d8:	f023 0301 	bic.w	r3, r3, #1
 80052dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	3308      	adds	r3, #8
 80052e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80052ea:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80052ee:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80052f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80052f6:	e841 2300 	strex	r3, r2, [r1]
 80052fa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80052fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d1e1      	bne.n	80052c6 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	3308      	adds	r3, #8
 8005308:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800530a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800530c:	e853 3f00 	ldrex	r3, [r3]
 8005310:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005312:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005314:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005318:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	3308      	adds	r3, #8
 8005322:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005326:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005328:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800532a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800532c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800532e:	e841 2300 	strex	r3, r2, [r1]
 8005332:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005334:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005336:	2b00      	cmp	r3, #0
 8005338:	d1e3      	bne.n	8005302 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2220      	movs	r2, #32
 800533e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2200      	movs	r2, #0
 8005346:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800534e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005350:	e853 3f00 	ldrex	r3, [r3]
 8005354:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005356:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005358:	f023 0310 	bic.w	r3, r3, #16
 800535c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	461a      	mov	r2, r3
 8005366:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800536a:	65bb      	str	r3, [r7, #88]	; 0x58
 800536c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800536e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005370:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005372:	e841 2300 	strex	r3, r2, [r1]
 8005376:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005378:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800537a:	2b00      	cmp	r3, #0
 800537c:	d1e4      	bne.n	8005348 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005382:	4618      	mov	r0, r3
 8005384:	f7fc fac0 	bl	8001908 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2202      	movs	r2, #2
 800538c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800539a:	b29b      	uxth	r3, r3
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	b29b      	uxth	r3, r3
 80053a0:	4619      	mov	r1, r3
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f000 f8c2 	bl	800552c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80053a8:	e0a4      	b.n	80054f4 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80053b6:	b29b      	uxth	r3, r3
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80053c4:	b29b      	uxth	r3, r3
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	f000 8096 	beq.w	80054f8 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 80053cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	f000 8091 	beq.w	80054f8 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053de:	e853 3f00 	ldrex	r3, [r3]
 80053e2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80053e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053e6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80053ea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	461a      	mov	r2, r3
 80053f4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80053f8:	647b      	str	r3, [r7, #68]	; 0x44
 80053fa:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053fc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80053fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005400:	e841 2300 	strex	r3, r2, [r1]
 8005404:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005406:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005408:	2b00      	cmp	r3, #0
 800540a:	d1e4      	bne.n	80053d6 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	3308      	adds	r3, #8
 8005412:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005416:	e853 3f00 	ldrex	r3, [r3]
 800541a:	623b      	str	r3, [r7, #32]
   return(result);
 800541c:	6a3b      	ldr	r3, [r7, #32]
 800541e:	f023 0301 	bic.w	r3, r3, #1
 8005422:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	3308      	adds	r3, #8
 800542c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005430:	633a      	str	r2, [r7, #48]	; 0x30
 8005432:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005434:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005436:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005438:	e841 2300 	strex	r3, r2, [r1]
 800543c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800543e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005440:	2b00      	cmp	r3, #0
 8005442:	d1e3      	bne.n	800540c <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2220      	movs	r2, #32
 8005448:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	e853 3f00 	ldrex	r3, [r3]
 8005464:	60fb      	str	r3, [r7, #12]
   return(result);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f023 0310 	bic.w	r3, r3, #16
 800546c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	461a      	mov	r2, r3
 8005476:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800547a:	61fb      	str	r3, [r7, #28]
 800547c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800547e:	69b9      	ldr	r1, [r7, #24]
 8005480:	69fa      	ldr	r2, [r7, #28]
 8005482:	e841 2300 	strex	r3, r2, [r1]
 8005486:	617b      	str	r3, [r7, #20]
   return(result);
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d1e4      	bne.n	8005458 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2202      	movs	r2, #2
 8005492:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005494:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005498:	4619      	mov	r1, r3
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f000 f846 	bl	800552c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80054a0:	e02a      	b.n	80054f8 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80054a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00e      	beq.n	80054cc <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80054ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d008      	beq.n	80054cc <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d01c      	beq.n	80054fc <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	4798      	blx	r3
    }
    return;
 80054ca:	e017      	b.n	80054fc <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80054cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d012      	beq.n	80054fe <HAL_UART_IRQHandler+0x59e>
 80054d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d00c      	beq.n	80054fe <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 80054e4:	6878      	ldr	r0, [r7, #4]
 80054e6:	f000 fcaa 	bl	8005e3e <UART_EndTransmit_IT>
    return;
 80054ea:	e008      	b.n	80054fe <HAL_UART_IRQHandler+0x59e>
      return;
 80054ec:	bf00      	nop
 80054ee:	e006      	b.n	80054fe <HAL_UART_IRQHandler+0x59e>
    return;
 80054f0:	bf00      	nop
 80054f2:	e004      	b.n	80054fe <HAL_UART_IRQHandler+0x59e>
      return;
 80054f4:	bf00      	nop
 80054f6:	e002      	b.n	80054fe <HAL_UART_IRQHandler+0x59e>
      return;
 80054f8:	bf00      	nop
 80054fa:	e000      	b.n	80054fe <HAL_UART_IRQHandler+0x59e>
    return;
 80054fc:	bf00      	nop
  }

}
 80054fe:	37e8      	adds	r7, #232	; 0xe8
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}

08005504 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800550c:	bf00      	nop
 800550e:	370c      	adds	r7, #12
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005518:	b480      	push	{r7}
 800551a:	b083      	sub	sp, #12
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005520:	bf00      	nop
 8005522:	370c      	adds	r7, #12
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr

0800552c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800552c:	b480      	push	{r7}
 800552e:	b083      	sub	sp, #12
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
 8005534:	460b      	mov	r3, r1
 8005536:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005538:	bf00      	nop
 800553a:	370c      	adds	r7, #12
 800553c:	46bd      	mov	sp, r7
 800553e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005542:	4770      	bx	lr

08005544 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b088      	sub	sp, #32
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800554c:	2300      	movs	r3, #0
 800554e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	689a      	ldr	r2, [r3, #8]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	691b      	ldr	r3, [r3, #16]
 8005558:	431a      	orrs	r2, r3
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	695b      	ldr	r3, [r3, #20]
 800555e:	431a      	orrs	r2, r3
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	69db      	ldr	r3, [r3, #28]
 8005564:	4313      	orrs	r3, r2
 8005566:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	4ba6      	ldr	r3, [pc, #664]	; (8005808 <UART_SetConfig+0x2c4>)
 8005570:	4013      	ands	r3, r2
 8005572:	687a      	ldr	r2, [r7, #4]
 8005574:	6812      	ldr	r2, [r2, #0]
 8005576:	6979      	ldr	r1, [r7, #20]
 8005578:	430b      	orrs	r3, r1
 800557a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	68da      	ldr	r2, [r3, #12]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	430a      	orrs	r2, r1
 8005590:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	699b      	ldr	r3, [r3, #24]
 8005596:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6a1b      	ldr	r3, [r3, #32]
 800559c:	697a      	ldr	r2, [r7, #20]
 800559e:	4313      	orrs	r3, r2
 80055a0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	689b      	ldr	r3, [r3, #8]
 80055a8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	697a      	ldr	r2, [r7, #20]
 80055b2:	430a      	orrs	r2, r1
 80055b4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a94      	ldr	r2, [pc, #592]	; (800580c <UART_SetConfig+0x2c8>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d120      	bne.n	8005602 <UART_SetConfig+0xbe>
 80055c0:	4b93      	ldr	r3, [pc, #588]	; (8005810 <UART_SetConfig+0x2cc>)
 80055c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055c6:	f003 0303 	and.w	r3, r3, #3
 80055ca:	2b03      	cmp	r3, #3
 80055cc:	d816      	bhi.n	80055fc <UART_SetConfig+0xb8>
 80055ce:	a201      	add	r2, pc, #4	; (adr r2, 80055d4 <UART_SetConfig+0x90>)
 80055d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055d4:	080055e5 	.word	0x080055e5
 80055d8:	080055f1 	.word	0x080055f1
 80055dc:	080055eb 	.word	0x080055eb
 80055e0:	080055f7 	.word	0x080055f7
 80055e4:	2301      	movs	r3, #1
 80055e6:	77fb      	strb	r3, [r7, #31]
 80055e8:	e150      	b.n	800588c <UART_SetConfig+0x348>
 80055ea:	2302      	movs	r3, #2
 80055ec:	77fb      	strb	r3, [r7, #31]
 80055ee:	e14d      	b.n	800588c <UART_SetConfig+0x348>
 80055f0:	2304      	movs	r3, #4
 80055f2:	77fb      	strb	r3, [r7, #31]
 80055f4:	e14a      	b.n	800588c <UART_SetConfig+0x348>
 80055f6:	2308      	movs	r3, #8
 80055f8:	77fb      	strb	r3, [r7, #31]
 80055fa:	e147      	b.n	800588c <UART_SetConfig+0x348>
 80055fc:	2310      	movs	r3, #16
 80055fe:	77fb      	strb	r3, [r7, #31]
 8005600:	e144      	b.n	800588c <UART_SetConfig+0x348>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4a83      	ldr	r2, [pc, #524]	; (8005814 <UART_SetConfig+0x2d0>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d132      	bne.n	8005672 <UART_SetConfig+0x12e>
 800560c:	4b80      	ldr	r3, [pc, #512]	; (8005810 <UART_SetConfig+0x2cc>)
 800560e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005612:	f003 030c 	and.w	r3, r3, #12
 8005616:	2b0c      	cmp	r3, #12
 8005618:	d828      	bhi.n	800566c <UART_SetConfig+0x128>
 800561a:	a201      	add	r2, pc, #4	; (adr r2, 8005620 <UART_SetConfig+0xdc>)
 800561c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005620:	08005655 	.word	0x08005655
 8005624:	0800566d 	.word	0x0800566d
 8005628:	0800566d 	.word	0x0800566d
 800562c:	0800566d 	.word	0x0800566d
 8005630:	08005661 	.word	0x08005661
 8005634:	0800566d 	.word	0x0800566d
 8005638:	0800566d 	.word	0x0800566d
 800563c:	0800566d 	.word	0x0800566d
 8005640:	0800565b 	.word	0x0800565b
 8005644:	0800566d 	.word	0x0800566d
 8005648:	0800566d 	.word	0x0800566d
 800564c:	0800566d 	.word	0x0800566d
 8005650:	08005667 	.word	0x08005667
 8005654:	2300      	movs	r3, #0
 8005656:	77fb      	strb	r3, [r7, #31]
 8005658:	e118      	b.n	800588c <UART_SetConfig+0x348>
 800565a:	2302      	movs	r3, #2
 800565c:	77fb      	strb	r3, [r7, #31]
 800565e:	e115      	b.n	800588c <UART_SetConfig+0x348>
 8005660:	2304      	movs	r3, #4
 8005662:	77fb      	strb	r3, [r7, #31]
 8005664:	e112      	b.n	800588c <UART_SetConfig+0x348>
 8005666:	2308      	movs	r3, #8
 8005668:	77fb      	strb	r3, [r7, #31]
 800566a:	e10f      	b.n	800588c <UART_SetConfig+0x348>
 800566c:	2310      	movs	r3, #16
 800566e:	77fb      	strb	r3, [r7, #31]
 8005670:	e10c      	b.n	800588c <UART_SetConfig+0x348>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a68      	ldr	r2, [pc, #416]	; (8005818 <UART_SetConfig+0x2d4>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d120      	bne.n	80056be <UART_SetConfig+0x17a>
 800567c:	4b64      	ldr	r3, [pc, #400]	; (8005810 <UART_SetConfig+0x2cc>)
 800567e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005682:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005686:	2b30      	cmp	r3, #48	; 0x30
 8005688:	d013      	beq.n	80056b2 <UART_SetConfig+0x16e>
 800568a:	2b30      	cmp	r3, #48	; 0x30
 800568c:	d814      	bhi.n	80056b8 <UART_SetConfig+0x174>
 800568e:	2b20      	cmp	r3, #32
 8005690:	d009      	beq.n	80056a6 <UART_SetConfig+0x162>
 8005692:	2b20      	cmp	r3, #32
 8005694:	d810      	bhi.n	80056b8 <UART_SetConfig+0x174>
 8005696:	2b00      	cmp	r3, #0
 8005698:	d002      	beq.n	80056a0 <UART_SetConfig+0x15c>
 800569a:	2b10      	cmp	r3, #16
 800569c:	d006      	beq.n	80056ac <UART_SetConfig+0x168>
 800569e:	e00b      	b.n	80056b8 <UART_SetConfig+0x174>
 80056a0:	2300      	movs	r3, #0
 80056a2:	77fb      	strb	r3, [r7, #31]
 80056a4:	e0f2      	b.n	800588c <UART_SetConfig+0x348>
 80056a6:	2302      	movs	r3, #2
 80056a8:	77fb      	strb	r3, [r7, #31]
 80056aa:	e0ef      	b.n	800588c <UART_SetConfig+0x348>
 80056ac:	2304      	movs	r3, #4
 80056ae:	77fb      	strb	r3, [r7, #31]
 80056b0:	e0ec      	b.n	800588c <UART_SetConfig+0x348>
 80056b2:	2308      	movs	r3, #8
 80056b4:	77fb      	strb	r3, [r7, #31]
 80056b6:	e0e9      	b.n	800588c <UART_SetConfig+0x348>
 80056b8:	2310      	movs	r3, #16
 80056ba:	77fb      	strb	r3, [r7, #31]
 80056bc:	e0e6      	b.n	800588c <UART_SetConfig+0x348>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a56      	ldr	r2, [pc, #344]	; (800581c <UART_SetConfig+0x2d8>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d120      	bne.n	800570a <UART_SetConfig+0x1c6>
 80056c8:	4b51      	ldr	r3, [pc, #324]	; (8005810 <UART_SetConfig+0x2cc>)
 80056ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056ce:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80056d2:	2bc0      	cmp	r3, #192	; 0xc0
 80056d4:	d013      	beq.n	80056fe <UART_SetConfig+0x1ba>
 80056d6:	2bc0      	cmp	r3, #192	; 0xc0
 80056d8:	d814      	bhi.n	8005704 <UART_SetConfig+0x1c0>
 80056da:	2b80      	cmp	r3, #128	; 0x80
 80056dc:	d009      	beq.n	80056f2 <UART_SetConfig+0x1ae>
 80056de:	2b80      	cmp	r3, #128	; 0x80
 80056e0:	d810      	bhi.n	8005704 <UART_SetConfig+0x1c0>
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d002      	beq.n	80056ec <UART_SetConfig+0x1a8>
 80056e6:	2b40      	cmp	r3, #64	; 0x40
 80056e8:	d006      	beq.n	80056f8 <UART_SetConfig+0x1b4>
 80056ea:	e00b      	b.n	8005704 <UART_SetConfig+0x1c0>
 80056ec:	2300      	movs	r3, #0
 80056ee:	77fb      	strb	r3, [r7, #31]
 80056f0:	e0cc      	b.n	800588c <UART_SetConfig+0x348>
 80056f2:	2302      	movs	r3, #2
 80056f4:	77fb      	strb	r3, [r7, #31]
 80056f6:	e0c9      	b.n	800588c <UART_SetConfig+0x348>
 80056f8:	2304      	movs	r3, #4
 80056fa:	77fb      	strb	r3, [r7, #31]
 80056fc:	e0c6      	b.n	800588c <UART_SetConfig+0x348>
 80056fe:	2308      	movs	r3, #8
 8005700:	77fb      	strb	r3, [r7, #31]
 8005702:	e0c3      	b.n	800588c <UART_SetConfig+0x348>
 8005704:	2310      	movs	r3, #16
 8005706:	77fb      	strb	r3, [r7, #31]
 8005708:	e0c0      	b.n	800588c <UART_SetConfig+0x348>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a44      	ldr	r2, [pc, #272]	; (8005820 <UART_SetConfig+0x2dc>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d125      	bne.n	8005760 <UART_SetConfig+0x21c>
 8005714:	4b3e      	ldr	r3, [pc, #248]	; (8005810 <UART_SetConfig+0x2cc>)
 8005716:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800571a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800571e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005722:	d017      	beq.n	8005754 <UART_SetConfig+0x210>
 8005724:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005728:	d817      	bhi.n	800575a <UART_SetConfig+0x216>
 800572a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800572e:	d00b      	beq.n	8005748 <UART_SetConfig+0x204>
 8005730:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005734:	d811      	bhi.n	800575a <UART_SetConfig+0x216>
 8005736:	2b00      	cmp	r3, #0
 8005738:	d003      	beq.n	8005742 <UART_SetConfig+0x1fe>
 800573a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800573e:	d006      	beq.n	800574e <UART_SetConfig+0x20a>
 8005740:	e00b      	b.n	800575a <UART_SetConfig+0x216>
 8005742:	2300      	movs	r3, #0
 8005744:	77fb      	strb	r3, [r7, #31]
 8005746:	e0a1      	b.n	800588c <UART_SetConfig+0x348>
 8005748:	2302      	movs	r3, #2
 800574a:	77fb      	strb	r3, [r7, #31]
 800574c:	e09e      	b.n	800588c <UART_SetConfig+0x348>
 800574e:	2304      	movs	r3, #4
 8005750:	77fb      	strb	r3, [r7, #31]
 8005752:	e09b      	b.n	800588c <UART_SetConfig+0x348>
 8005754:	2308      	movs	r3, #8
 8005756:	77fb      	strb	r3, [r7, #31]
 8005758:	e098      	b.n	800588c <UART_SetConfig+0x348>
 800575a:	2310      	movs	r3, #16
 800575c:	77fb      	strb	r3, [r7, #31]
 800575e:	e095      	b.n	800588c <UART_SetConfig+0x348>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a2f      	ldr	r2, [pc, #188]	; (8005824 <UART_SetConfig+0x2e0>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d125      	bne.n	80057b6 <UART_SetConfig+0x272>
 800576a:	4b29      	ldr	r3, [pc, #164]	; (8005810 <UART_SetConfig+0x2cc>)
 800576c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005770:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005774:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005778:	d017      	beq.n	80057aa <UART_SetConfig+0x266>
 800577a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800577e:	d817      	bhi.n	80057b0 <UART_SetConfig+0x26c>
 8005780:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005784:	d00b      	beq.n	800579e <UART_SetConfig+0x25a>
 8005786:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800578a:	d811      	bhi.n	80057b0 <UART_SetConfig+0x26c>
 800578c:	2b00      	cmp	r3, #0
 800578e:	d003      	beq.n	8005798 <UART_SetConfig+0x254>
 8005790:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005794:	d006      	beq.n	80057a4 <UART_SetConfig+0x260>
 8005796:	e00b      	b.n	80057b0 <UART_SetConfig+0x26c>
 8005798:	2301      	movs	r3, #1
 800579a:	77fb      	strb	r3, [r7, #31]
 800579c:	e076      	b.n	800588c <UART_SetConfig+0x348>
 800579e:	2302      	movs	r3, #2
 80057a0:	77fb      	strb	r3, [r7, #31]
 80057a2:	e073      	b.n	800588c <UART_SetConfig+0x348>
 80057a4:	2304      	movs	r3, #4
 80057a6:	77fb      	strb	r3, [r7, #31]
 80057a8:	e070      	b.n	800588c <UART_SetConfig+0x348>
 80057aa:	2308      	movs	r3, #8
 80057ac:	77fb      	strb	r3, [r7, #31]
 80057ae:	e06d      	b.n	800588c <UART_SetConfig+0x348>
 80057b0:	2310      	movs	r3, #16
 80057b2:	77fb      	strb	r3, [r7, #31]
 80057b4:	e06a      	b.n	800588c <UART_SetConfig+0x348>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a1b      	ldr	r2, [pc, #108]	; (8005828 <UART_SetConfig+0x2e4>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d138      	bne.n	8005832 <UART_SetConfig+0x2ee>
 80057c0:	4b13      	ldr	r3, [pc, #76]	; (8005810 <UART_SetConfig+0x2cc>)
 80057c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057c6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80057ca:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80057ce:	d017      	beq.n	8005800 <UART_SetConfig+0x2bc>
 80057d0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80057d4:	d82a      	bhi.n	800582c <UART_SetConfig+0x2e8>
 80057d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057da:	d00b      	beq.n	80057f4 <UART_SetConfig+0x2b0>
 80057dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057e0:	d824      	bhi.n	800582c <UART_SetConfig+0x2e8>
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d003      	beq.n	80057ee <UART_SetConfig+0x2aa>
 80057e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057ea:	d006      	beq.n	80057fa <UART_SetConfig+0x2b6>
 80057ec:	e01e      	b.n	800582c <UART_SetConfig+0x2e8>
 80057ee:	2300      	movs	r3, #0
 80057f0:	77fb      	strb	r3, [r7, #31]
 80057f2:	e04b      	b.n	800588c <UART_SetConfig+0x348>
 80057f4:	2302      	movs	r3, #2
 80057f6:	77fb      	strb	r3, [r7, #31]
 80057f8:	e048      	b.n	800588c <UART_SetConfig+0x348>
 80057fa:	2304      	movs	r3, #4
 80057fc:	77fb      	strb	r3, [r7, #31]
 80057fe:	e045      	b.n	800588c <UART_SetConfig+0x348>
 8005800:	2308      	movs	r3, #8
 8005802:	77fb      	strb	r3, [r7, #31]
 8005804:	e042      	b.n	800588c <UART_SetConfig+0x348>
 8005806:	bf00      	nop
 8005808:	efff69f3 	.word	0xefff69f3
 800580c:	40011000 	.word	0x40011000
 8005810:	40023800 	.word	0x40023800
 8005814:	40004400 	.word	0x40004400
 8005818:	40004800 	.word	0x40004800
 800581c:	40004c00 	.word	0x40004c00
 8005820:	40005000 	.word	0x40005000
 8005824:	40011400 	.word	0x40011400
 8005828:	40007800 	.word	0x40007800
 800582c:	2310      	movs	r3, #16
 800582e:	77fb      	strb	r3, [r7, #31]
 8005830:	e02c      	b.n	800588c <UART_SetConfig+0x348>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a72      	ldr	r2, [pc, #456]	; (8005a00 <UART_SetConfig+0x4bc>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d125      	bne.n	8005888 <UART_SetConfig+0x344>
 800583c:	4b71      	ldr	r3, [pc, #452]	; (8005a04 <UART_SetConfig+0x4c0>)
 800583e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005842:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005846:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800584a:	d017      	beq.n	800587c <UART_SetConfig+0x338>
 800584c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005850:	d817      	bhi.n	8005882 <UART_SetConfig+0x33e>
 8005852:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005856:	d00b      	beq.n	8005870 <UART_SetConfig+0x32c>
 8005858:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800585c:	d811      	bhi.n	8005882 <UART_SetConfig+0x33e>
 800585e:	2b00      	cmp	r3, #0
 8005860:	d003      	beq.n	800586a <UART_SetConfig+0x326>
 8005862:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005866:	d006      	beq.n	8005876 <UART_SetConfig+0x332>
 8005868:	e00b      	b.n	8005882 <UART_SetConfig+0x33e>
 800586a:	2300      	movs	r3, #0
 800586c:	77fb      	strb	r3, [r7, #31]
 800586e:	e00d      	b.n	800588c <UART_SetConfig+0x348>
 8005870:	2302      	movs	r3, #2
 8005872:	77fb      	strb	r3, [r7, #31]
 8005874:	e00a      	b.n	800588c <UART_SetConfig+0x348>
 8005876:	2304      	movs	r3, #4
 8005878:	77fb      	strb	r3, [r7, #31]
 800587a:	e007      	b.n	800588c <UART_SetConfig+0x348>
 800587c:	2308      	movs	r3, #8
 800587e:	77fb      	strb	r3, [r7, #31]
 8005880:	e004      	b.n	800588c <UART_SetConfig+0x348>
 8005882:	2310      	movs	r3, #16
 8005884:	77fb      	strb	r3, [r7, #31]
 8005886:	e001      	b.n	800588c <UART_SetConfig+0x348>
 8005888:	2310      	movs	r3, #16
 800588a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	69db      	ldr	r3, [r3, #28]
 8005890:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005894:	d15b      	bne.n	800594e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005896:	7ffb      	ldrb	r3, [r7, #31]
 8005898:	2b08      	cmp	r3, #8
 800589a:	d828      	bhi.n	80058ee <UART_SetConfig+0x3aa>
 800589c:	a201      	add	r2, pc, #4	; (adr r2, 80058a4 <UART_SetConfig+0x360>)
 800589e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058a2:	bf00      	nop
 80058a4:	080058c9 	.word	0x080058c9
 80058a8:	080058d1 	.word	0x080058d1
 80058ac:	080058d9 	.word	0x080058d9
 80058b0:	080058ef 	.word	0x080058ef
 80058b4:	080058df 	.word	0x080058df
 80058b8:	080058ef 	.word	0x080058ef
 80058bc:	080058ef 	.word	0x080058ef
 80058c0:	080058ef 	.word	0x080058ef
 80058c4:	080058e7 	.word	0x080058e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058c8:	f7fd fbae 	bl	8003028 <HAL_RCC_GetPCLK1Freq>
 80058cc:	61b8      	str	r0, [r7, #24]
        break;
 80058ce:	e013      	b.n	80058f8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058d0:	f7fd fbbe 	bl	8003050 <HAL_RCC_GetPCLK2Freq>
 80058d4:	61b8      	str	r0, [r7, #24]
        break;
 80058d6:	e00f      	b.n	80058f8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058d8:	4b4b      	ldr	r3, [pc, #300]	; (8005a08 <UART_SetConfig+0x4c4>)
 80058da:	61bb      	str	r3, [r7, #24]
        break;
 80058dc:	e00c      	b.n	80058f8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058de:	f7fd fa91 	bl	8002e04 <HAL_RCC_GetSysClockFreq>
 80058e2:	61b8      	str	r0, [r7, #24]
        break;
 80058e4:	e008      	b.n	80058f8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058ea:	61bb      	str	r3, [r7, #24]
        break;
 80058ec:	e004      	b.n	80058f8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80058ee:	2300      	movs	r3, #0
 80058f0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	77bb      	strb	r3, [r7, #30]
        break;
 80058f6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80058f8:	69bb      	ldr	r3, [r7, #24]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d074      	beq.n	80059e8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	005a      	lsls	r2, r3, #1
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	085b      	lsrs	r3, r3, #1
 8005908:	441a      	add	r2, r3
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005912:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	2b0f      	cmp	r3, #15
 8005918:	d916      	bls.n	8005948 <UART_SetConfig+0x404>
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005920:	d212      	bcs.n	8005948 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	b29b      	uxth	r3, r3
 8005926:	f023 030f 	bic.w	r3, r3, #15
 800592a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	085b      	lsrs	r3, r3, #1
 8005930:	b29b      	uxth	r3, r3
 8005932:	f003 0307 	and.w	r3, r3, #7
 8005936:	b29a      	uxth	r2, r3
 8005938:	89fb      	ldrh	r3, [r7, #14]
 800593a:	4313      	orrs	r3, r2
 800593c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	89fa      	ldrh	r2, [r7, #14]
 8005944:	60da      	str	r2, [r3, #12]
 8005946:	e04f      	b.n	80059e8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005948:	2301      	movs	r3, #1
 800594a:	77bb      	strb	r3, [r7, #30]
 800594c:	e04c      	b.n	80059e8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800594e:	7ffb      	ldrb	r3, [r7, #31]
 8005950:	2b08      	cmp	r3, #8
 8005952:	d828      	bhi.n	80059a6 <UART_SetConfig+0x462>
 8005954:	a201      	add	r2, pc, #4	; (adr r2, 800595c <UART_SetConfig+0x418>)
 8005956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800595a:	bf00      	nop
 800595c:	08005981 	.word	0x08005981
 8005960:	08005989 	.word	0x08005989
 8005964:	08005991 	.word	0x08005991
 8005968:	080059a7 	.word	0x080059a7
 800596c:	08005997 	.word	0x08005997
 8005970:	080059a7 	.word	0x080059a7
 8005974:	080059a7 	.word	0x080059a7
 8005978:	080059a7 	.word	0x080059a7
 800597c:	0800599f 	.word	0x0800599f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005980:	f7fd fb52 	bl	8003028 <HAL_RCC_GetPCLK1Freq>
 8005984:	61b8      	str	r0, [r7, #24]
        break;
 8005986:	e013      	b.n	80059b0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005988:	f7fd fb62 	bl	8003050 <HAL_RCC_GetPCLK2Freq>
 800598c:	61b8      	str	r0, [r7, #24]
        break;
 800598e:	e00f      	b.n	80059b0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005990:	4b1d      	ldr	r3, [pc, #116]	; (8005a08 <UART_SetConfig+0x4c4>)
 8005992:	61bb      	str	r3, [r7, #24]
        break;
 8005994:	e00c      	b.n	80059b0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005996:	f7fd fa35 	bl	8002e04 <HAL_RCC_GetSysClockFreq>
 800599a:	61b8      	str	r0, [r7, #24]
        break;
 800599c:	e008      	b.n	80059b0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800599e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059a2:	61bb      	str	r3, [r7, #24]
        break;
 80059a4:	e004      	b.n	80059b0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80059a6:	2300      	movs	r3, #0
 80059a8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80059aa:	2301      	movs	r3, #1
 80059ac:	77bb      	strb	r3, [r7, #30]
        break;
 80059ae:	bf00      	nop
    }

    if (pclk != 0U)
 80059b0:	69bb      	ldr	r3, [r7, #24]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d018      	beq.n	80059e8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	085a      	lsrs	r2, r3, #1
 80059bc:	69bb      	ldr	r3, [r7, #24]
 80059be:	441a      	add	r2, r3
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80059c8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	2b0f      	cmp	r3, #15
 80059ce:	d909      	bls.n	80059e4 <UART_SetConfig+0x4a0>
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059d6:	d205      	bcs.n	80059e4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	b29a      	uxth	r2, r3
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	60da      	str	r2, [r3, #12]
 80059e2:	e001      	b.n	80059e8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2200      	movs	r2, #0
 80059ec:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2200      	movs	r2, #0
 80059f2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80059f4:	7fbb      	ldrb	r3, [r7, #30]
}
 80059f6:	4618      	mov	r0, r3
 80059f8:	3720      	adds	r7, #32
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}
 80059fe:	bf00      	nop
 8005a00:	40007c00 	.word	0x40007c00
 8005a04:	40023800 	.word	0x40023800
 8005a08:	00f42400 	.word	0x00f42400

08005a0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b083      	sub	sp, #12
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a18:	f003 0301 	and.w	r3, r3, #1
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d00a      	beq.n	8005a36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	430a      	orrs	r2, r1
 8005a34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a3a:	f003 0302 	and.w	r3, r3, #2
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d00a      	beq.n	8005a58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	430a      	orrs	r2, r1
 8005a56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a5c:	f003 0304 	and.w	r3, r3, #4
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d00a      	beq.n	8005a7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	430a      	orrs	r2, r1
 8005a78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a7e:	f003 0308 	and.w	r3, r3, #8
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d00a      	beq.n	8005a9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	430a      	orrs	r2, r1
 8005a9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa0:	f003 0310 	and.w	r3, r3, #16
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d00a      	beq.n	8005abe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	430a      	orrs	r2, r1
 8005abc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ac2:	f003 0320 	and.w	r3, r3, #32
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00a      	beq.n	8005ae0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	689b      	ldr	r3, [r3, #8]
 8005ad0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	430a      	orrs	r2, r1
 8005ade:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d01a      	beq.n	8005b22 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	430a      	orrs	r2, r1
 8005b00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b0a:	d10a      	bne.n	8005b22 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	430a      	orrs	r2, r1
 8005b20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00a      	beq.n	8005b44 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	430a      	orrs	r2, r1
 8005b42:	605a      	str	r2, [r3, #4]
  }
}
 8005b44:	bf00      	nop
 8005b46:	370c      	adds	r7, #12
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr

08005b50 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b086      	sub	sp, #24
 8005b54:	af02      	add	r7, sp, #8
 8005b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b60:	f7fb fdc0 	bl	80016e4 <HAL_GetTick>
 8005b64:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 0308 	and.w	r3, r3, #8
 8005b70:	2b08      	cmp	r3, #8
 8005b72:	d10e      	bne.n	8005b92 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b74:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005b78:	9300      	str	r3, [sp, #0]
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f000 f81b 	bl	8005bbe <UART_WaitOnFlagUntilTimeout>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d001      	beq.n	8005b92 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b8e:	2303      	movs	r3, #3
 8005b90:	e011      	b.n	8005bb6 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2220      	movs	r2, #32
 8005b96:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2220      	movs	r2, #32
 8005b9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005bb4:	2300      	movs	r3, #0
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3710      	adds	r7, #16
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}

08005bbe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005bbe:	b580      	push	{r7, lr}
 8005bc0:	b09c      	sub	sp, #112	; 0x70
 8005bc2:	af00      	add	r7, sp, #0
 8005bc4:	60f8      	str	r0, [r7, #12]
 8005bc6:	60b9      	str	r1, [r7, #8]
 8005bc8:	603b      	str	r3, [r7, #0]
 8005bca:	4613      	mov	r3, r2
 8005bcc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bce:	e0a7      	b.n	8005d20 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bd0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bd6:	f000 80a3 	beq.w	8005d20 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bda:	f7fb fd83 	bl	80016e4 <HAL_GetTick>
 8005bde:	4602      	mov	r2, r0
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	1ad3      	subs	r3, r2, r3
 8005be4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d302      	bcc.n	8005bf0 <UART_WaitOnFlagUntilTimeout+0x32>
 8005bea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d13f      	bne.n	8005c70 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005bf8:	e853 3f00 	ldrex	r3, [r3]
 8005bfc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005bfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c00:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005c04:	667b      	str	r3, [r7, #100]	; 0x64
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	461a      	mov	r2, r3
 8005c0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005c0e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005c10:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c12:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005c14:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005c16:	e841 2300 	strex	r3, r2, [r1]
 8005c1a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005c1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d1e6      	bne.n	8005bf0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	3308      	adds	r3, #8
 8005c28:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c2c:	e853 3f00 	ldrex	r3, [r3]
 8005c30:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005c32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c34:	f023 0301 	bic.w	r3, r3, #1
 8005c38:	663b      	str	r3, [r7, #96]	; 0x60
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	3308      	adds	r3, #8
 8005c40:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005c42:	64ba      	str	r2, [r7, #72]	; 0x48
 8005c44:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c46:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005c48:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005c4a:	e841 2300 	strex	r3, r2, [r1]
 8005c4e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005c50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d1e5      	bne.n	8005c22 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2220      	movs	r2, #32
 8005c5a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2220      	movs	r2, #32
 8005c60:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2200      	movs	r2, #0
 8005c68:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	e068      	b.n	8005d42 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f003 0304 	and.w	r3, r3, #4
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d050      	beq.n	8005d20 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	69db      	ldr	r3, [r3, #28]
 8005c84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c8c:	d148      	bne.n	8005d20 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005c96:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ca0:	e853 3f00 	ldrex	r3, [r3]
 8005ca4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005cac:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cb6:	637b      	str	r3, [r7, #52]	; 0x34
 8005cb8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005cbc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005cbe:	e841 2300 	strex	r3, r2, [r1]
 8005cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005cc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d1e6      	bne.n	8005c98 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	3308      	adds	r3, #8
 8005cd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	e853 3f00 	ldrex	r3, [r3]
 8005cd8:	613b      	str	r3, [r7, #16]
   return(result);
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	f023 0301 	bic.w	r3, r3, #1
 8005ce0:	66bb      	str	r3, [r7, #104]	; 0x68
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	3308      	adds	r3, #8
 8005ce8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005cea:	623a      	str	r2, [r7, #32]
 8005cec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cee:	69f9      	ldr	r1, [r7, #28]
 8005cf0:	6a3a      	ldr	r2, [r7, #32]
 8005cf2:	e841 2300 	strex	r3, r2, [r1]
 8005cf6:	61bb      	str	r3, [r7, #24]
   return(result);
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d1e5      	bne.n	8005cca <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2220      	movs	r2, #32
 8005d02:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2220      	movs	r2, #32
 8005d08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2220      	movs	r2, #32
 8005d10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2200      	movs	r2, #0
 8005d18:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005d1c:	2303      	movs	r3, #3
 8005d1e:	e010      	b.n	8005d42 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	69da      	ldr	r2, [r3, #28]
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	4013      	ands	r3, r2
 8005d2a:	68ba      	ldr	r2, [r7, #8]
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	bf0c      	ite	eq
 8005d30:	2301      	moveq	r3, #1
 8005d32:	2300      	movne	r3, #0
 8005d34:	b2db      	uxtb	r3, r3
 8005d36:	461a      	mov	r2, r3
 8005d38:	79fb      	ldrb	r3, [r7, #7]
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	f43f af48 	beq.w	8005bd0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d40:	2300      	movs	r3, #0
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3770      	adds	r7, #112	; 0x70
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}

08005d4a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d4a:	b480      	push	{r7}
 8005d4c:	b095      	sub	sp, #84	; 0x54
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d5a:	e853 3f00 	ldrex	r3, [r3]
 8005d5e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005d60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d62:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005d66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d70:	643b      	str	r3, [r7, #64]	; 0x40
 8005d72:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d74:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005d76:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005d78:	e841 2300 	strex	r3, r2, [r1]
 8005d7c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d1e6      	bne.n	8005d52 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	3308      	adds	r3, #8
 8005d8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d8c:	6a3b      	ldr	r3, [r7, #32]
 8005d8e:	e853 3f00 	ldrex	r3, [r3]
 8005d92:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d94:	69fb      	ldr	r3, [r7, #28]
 8005d96:	f023 0301 	bic.w	r3, r3, #1
 8005d9a:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	3308      	adds	r3, #8
 8005da2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005da4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005da6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005daa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005dac:	e841 2300 	strex	r3, r2, [r1]
 8005db0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d1e5      	bne.n	8005d84 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d118      	bne.n	8005df2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	e853 3f00 	ldrex	r3, [r3]
 8005dcc:	60bb      	str	r3, [r7, #8]
   return(result);
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	f023 0310 	bic.w	r3, r3, #16
 8005dd4:	647b      	str	r3, [r7, #68]	; 0x44
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	461a      	mov	r2, r3
 8005ddc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005dde:	61bb      	str	r3, [r7, #24]
 8005de0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de2:	6979      	ldr	r1, [r7, #20]
 8005de4:	69ba      	ldr	r2, [r7, #24]
 8005de6:	e841 2300 	strex	r3, r2, [r1]
 8005dea:	613b      	str	r3, [r7, #16]
   return(result);
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d1e6      	bne.n	8005dc0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2220      	movs	r2, #32
 8005df6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005e06:	bf00      	nop
 8005e08:	3754      	adds	r7, #84	; 0x54
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr

08005e12 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005e12:	b580      	push	{r7, lr}
 8005e14:	b084      	sub	sp, #16
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e1e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2200      	movs	r2, #0
 8005e24:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005e30:	68f8      	ldr	r0, [r7, #12]
 8005e32:	f7ff fb71 	bl	8005518 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e36:	bf00      	nop
 8005e38:	3710      	adds	r7, #16
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}

08005e3e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005e3e:	b580      	push	{r7, lr}
 8005e40:	b088      	sub	sp, #32
 8005e42:	af00      	add	r7, sp, #0
 8005e44:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	e853 3f00 	ldrex	r3, [r3]
 8005e52:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e5a:	61fb      	str	r3, [r7, #28]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	461a      	mov	r2, r3
 8005e62:	69fb      	ldr	r3, [r7, #28]
 8005e64:	61bb      	str	r3, [r7, #24]
 8005e66:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e68:	6979      	ldr	r1, [r7, #20]
 8005e6a:	69ba      	ldr	r2, [r7, #24]
 8005e6c:	e841 2300 	strex	r3, r2, [r1]
 8005e70:	613b      	str	r3, [r7, #16]
   return(result);
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d1e6      	bne.n	8005e46 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2220      	movs	r2, #32
 8005e7c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2200      	movs	r2, #0
 8005e82:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005e84:	6878      	ldr	r0, [r7, #4]
 8005e86:	f7ff fb3d 	bl	8005504 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e8a:	bf00      	nop
 8005e8c:	3720      	adds	r7, #32
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}
	...

08005e94 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005e94:	b084      	sub	sp, #16
 8005e96:	b580      	push	{r7, lr}
 8005e98:	b084      	sub	sp, #16
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	6078      	str	r0, [r7, #4]
 8005e9e:	f107 001c 	add.w	r0, r7, #28
 8005ea2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d120      	bne.n	8005eee <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eb0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	68da      	ldr	r2, [r3, #12]
 8005ebc:	4b20      	ldr	r3, [pc, #128]	; (8005f40 <USB_CoreInit+0xac>)
 8005ebe:	4013      	ands	r3, r2
 8005ec0:	687a      	ldr	r2, [r7, #4]
 8005ec2:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	68db      	ldr	r3, [r3, #12]
 8005ec8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005ed0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d105      	bne.n	8005ee2 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	68db      	ldr	r3, [r3, #12]
 8005eda:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f000 fa96 	bl	8006414 <USB_CoreReset>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	73fb      	strb	r3, [r7, #15]
 8005eec:	e010      	b.n	8005f10 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	68db      	ldr	r3, [r3, #12]
 8005ef2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 fa8a 	bl	8006414 <USB_CoreReset>
 8005f00:	4603      	mov	r3, r0
 8005f02:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f08:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8005f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f12:	2b01      	cmp	r3, #1
 8005f14:	d10b      	bne.n	8005f2e <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	f043 0206 	orr.w	r2, r3, #6
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	f043 0220 	orr.w	r2, r3, #32
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f30:	4618      	mov	r0, r3
 8005f32:	3710      	adds	r7, #16
 8005f34:	46bd      	mov	sp, r7
 8005f36:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005f3a:	b004      	add	sp, #16
 8005f3c:	4770      	bx	lr
 8005f3e:	bf00      	nop
 8005f40:	ffbdffbf 	.word	0xffbdffbf

08005f44 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	f023 0201 	bic.w	r2, r3, #1
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005f58:	2300      	movs	r3, #0
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	370c      	adds	r7, #12
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr

08005f66 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005f66:	b580      	push	{r7, lr}
 8005f68:	b084      	sub	sp, #16
 8005f6a:	af00      	add	r7, sp, #0
 8005f6c:	6078      	str	r0, [r7, #4]
 8005f6e:	460b      	mov	r3, r1
 8005f70:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005f72:	2300      	movs	r3, #0
 8005f74:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	68db      	ldr	r3, [r3, #12]
 8005f7a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005f82:	78fb      	ldrb	r3, [r7, #3]
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d115      	bne.n	8005fb4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	68db      	ldr	r3, [r3, #12]
 8005f8c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005f94:	2001      	movs	r0, #1
 8005f96:	f7fb fbb1 	bl	80016fc <HAL_Delay>
      ms++;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	3301      	adds	r3, #1
 8005f9e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f000 fa29 	bl	80063f8 <USB_GetMode>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	2b01      	cmp	r3, #1
 8005faa:	d01e      	beq.n	8005fea <USB_SetCurrentMode+0x84>
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	2b31      	cmp	r3, #49	; 0x31
 8005fb0:	d9f0      	bls.n	8005f94 <USB_SetCurrentMode+0x2e>
 8005fb2:	e01a      	b.n	8005fea <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005fb4:	78fb      	ldrb	r3, [r7, #3]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d115      	bne.n	8005fe6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	68db      	ldr	r3, [r3, #12]
 8005fbe:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005fc6:	2001      	movs	r0, #1
 8005fc8:	f7fb fb98 	bl	80016fc <HAL_Delay>
      ms++;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	3301      	adds	r3, #1
 8005fd0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f000 fa10 	bl	80063f8 <USB_GetMode>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d005      	beq.n	8005fea <USB_SetCurrentMode+0x84>
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2b31      	cmp	r3, #49	; 0x31
 8005fe2:	d9f0      	bls.n	8005fc6 <USB_SetCurrentMode+0x60>
 8005fe4:	e001      	b.n	8005fea <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	e005      	b.n	8005ff6 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2b32      	cmp	r3, #50	; 0x32
 8005fee:	d101      	bne.n	8005ff4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	e000      	b.n	8005ff6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005ff4:	2300      	movs	r3, #0
}
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	3710      	adds	r7, #16
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}
	...

08006000 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006000:	b084      	sub	sp, #16
 8006002:	b580      	push	{r7, lr}
 8006004:	b086      	sub	sp, #24
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
 800600a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800600e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006012:	2300      	movs	r3, #0
 8006014:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800601a:	2300      	movs	r3, #0
 800601c:	613b      	str	r3, [r7, #16]
 800601e:	e009      	b.n	8006034 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006020:	687a      	ldr	r2, [r7, #4]
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	3340      	adds	r3, #64	; 0x40
 8006026:	009b      	lsls	r3, r3, #2
 8006028:	4413      	add	r3, r2
 800602a:	2200      	movs	r2, #0
 800602c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	3301      	adds	r3, #1
 8006032:	613b      	str	r3, [r7, #16]
 8006034:	693b      	ldr	r3, [r7, #16]
 8006036:	2b0e      	cmp	r3, #14
 8006038:	d9f2      	bls.n	8006020 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800603a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800603c:	2b00      	cmp	r3, #0
 800603e:	d11c      	bne.n	800607a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800604e:	f043 0302 	orr.w	r3, r3, #2
 8006052:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006058:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	601a      	str	r2, [r3, #0]
 8006078:	e005      	b.n	8006086 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800607e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800608c:	461a      	mov	r2, r3
 800608e:	2300      	movs	r3, #0
 8006090:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006098:	4619      	mov	r1, r3
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060a0:	461a      	mov	r2, r3
 80060a2:	680b      	ldr	r3, [r1, #0]
 80060a4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80060a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d10c      	bne.n	80060c6 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80060ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d104      	bne.n	80060bc <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80060b2:	2100      	movs	r1, #0
 80060b4:	6878      	ldr	r0, [r7, #4]
 80060b6:	f000 f965 	bl	8006384 <USB_SetDevSpeed>
 80060ba:	e008      	b.n	80060ce <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80060bc:	2101      	movs	r1, #1
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f000 f960 	bl	8006384 <USB_SetDevSpeed>
 80060c4:	e003      	b.n	80060ce <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80060c6:	2103      	movs	r1, #3
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f000 f95b 	bl	8006384 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80060ce:	2110      	movs	r1, #16
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f000 f8f3 	bl	80062bc <USB_FlushTxFifo>
 80060d6:	4603      	mov	r3, r0
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d001      	beq.n	80060e0 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80060dc:	2301      	movs	r3, #1
 80060de:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80060e0:	6878      	ldr	r0, [r7, #4]
 80060e2:	f000 f91f 	bl	8006324 <USB_FlushRxFifo>
 80060e6:	4603      	mov	r3, r0
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d001      	beq.n	80060f0 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80060ec:	2301      	movs	r3, #1
 80060ee:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060f6:	461a      	mov	r2, r3
 80060f8:	2300      	movs	r3, #0
 80060fa:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006102:	461a      	mov	r2, r3
 8006104:	2300      	movs	r3, #0
 8006106:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800610e:	461a      	mov	r2, r3
 8006110:	2300      	movs	r3, #0
 8006112:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006114:	2300      	movs	r3, #0
 8006116:	613b      	str	r3, [r7, #16]
 8006118:	e043      	b.n	80061a2 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800611a:	693b      	ldr	r3, [r7, #16]
 800611c:	015a      	lsls	r2, r3, #5
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	4413      	add	r3, r2
 8006122:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800612c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006130:	d118      	bne.n	8006164 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8006132:	693b      	ldr	r3, [r7, #16]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d10a      	bne.n	800614e <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	015a      	lsls	r2, r3, #5
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	4413      	add	r3, r2
 8006140:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006144:	461a      	mov	r2, r3
 8006146:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800614a:	6013      	str	r3, [r2, #0]
 800614c:	e013      	b.n	8006176 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	015a      	lsls	r2, r3, #5
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	4413      	add	r3, r2
 8006156:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800615a:	461a      	mov	r2, r3
 800615c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006160:	6013      	str	r3, [r2, #0]
 8006162:	e008      	b.n	8006176 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	015a      	lsls	r2, r3, #5
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	4413      	add	r3, r2
 800616c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006170:	461a      	mov	r2, r3
 8006172:	2300      	movs	r3, #0
 8006174:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	015a      	lsls	r2, r3, #5
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	4413      	add	r3, r2
 800617e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006182:	461a      	mov	r2, r3
 8006184:	2300      	movs	r3, #0
 8006186:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	015a      	lsls	r2, r3, #5
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	4413      	add	r3, r2
 8006190:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006194:	461a      	mov	r2, r3
 8006196:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800619a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	3301      	adds	r3, #1
 80061a0:	613b      	str	r3, [r7, #16]
 80061a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a4:	693a      	ldr	r2, [r7, #16]
 80061a6:	429a      	cmp	r2, r3
 80061a8:	d3b7      	bcc.n	800611a <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80061aa:	2300      	movs	r3, #0
 80061ac:	613b      	str	r3, [r7, #16]
 80061ae:	e043      	b.n	8006238 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	015a      	lsls	r2, r3, #5
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	4413      	add	r3, r2
 80061b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80061c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80061c6:	d118      	bne.n	80061fa <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d10a      	bne.n	80061e4 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	015a      	lsls	r2, r3, #5
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	4413      	add	r3, r2
 80061d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061da:	461a      	mov	r2, r3
 80061dc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80061e0:	6013      	str	r3, [r2, #0]
 80061e2:	e013      	b.n	800620c <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	015a      	lsls	r2, r3, #5
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	4413      	add	r3, r2
 80061ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061f0:	461a      	mov	r2, r3
 80061f2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80061f6:	6013      	str	r3, [r2, #0]
 80061f8:	e008      	b.n	800620c <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	015a      	lsls	r2, r3, #5
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	4413      	add	r3, r2
 8006202:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006206:	461a      	mov	r2, r3
 8006208:	2300      	movs	r3, #0
 800620a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	015a      	lsls	r2, r3, #5
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	4413      	add	r3, r2
 8006214:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006218:	461a      	mov	r2, r3
 800621a:	2300      	movs	r3, #0
 800621c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	015a      	lsls	r2, r3, #5
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	4413      	add	r3, r2
 8006226:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800622a:	461a      	mov	r2, r3
 800622c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006230:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006232:	693b      	ldr	r3, [r7, #16]
 8006234:	3301      	adds	r3, #1
 8006236:	613b      	str	r3, [r7, #16]
 8006238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800623a:	693a      	ldr	r2, [r7, #16]
 800623c:	429a      	cmp	r2, r3
 800623e:	d3b7      	bcc.n	80061b0 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006246:	691b      	ldr	r3, [r3, #16]
 8006248:	68fa      	ldr	r2, [r7, #12]
 800624a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800624e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006252:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2200      	movs	r2, #0
 8006258:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006260:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006264:	2b00      	cmp	r3, #0
 8006266:	d105      	bne.n	8006274 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	699b      	ldr	r3, [r3, #24]
 800626c:	f043 0210 	orr.w	r2, r3, #16
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	699a      	ldr	r2, [r3, #24]
 8006278:	4b0e      	ldr	r3, [pc, #56]	; (80062b4 <USB_DevInit+0x2b4>)
 800627a:	4313      	orrs	r3, r2
 800627c:	687a      	ldr	r2, [r7, #4]
 800627e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006280:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006282:	2b00      	cmp	r3, #0
 8006284:	d005      	beq.n	8006292 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	699b      	ldr	r3, [r3, #24]
 800628a:	f043 0208 	orr.w	r2, r3, #8
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006292:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006294:	2b01      	cmp	r3, #1
 8006296:	d105      	bne.n	80062a4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	699a      	ldr	r2, [r3, #24]
 800629c:	4b06      	ldr	r3, [pc, #24]	; (80062b8 <USB_DevInit+0x2b8>)
 800629e:	4313      	orrs	r3, r2
 80062a0:	687a      	ldr	r2, [r7, #4]
 80062a2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80062a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3718      	adds	r7, #24
 80062aa:	46bd      	mov	sp, r7
 80062ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80062b0:	b004      	add	sp, #16
 80062b2:	4770      	bx	lr
 80062b4:	803c3800 	.word	0x803c3800
 80062b8:	40000004 	.word	0x40000004

080062bc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80062bc:	b480      	push	{r7}
 80062be:	b085      	sub	sp, #20
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
 80062c4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80062c6:	2300      	movs	r3, #0
 80062c8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	3301      	adds	r3, #1
 80062ce:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	4a13      	ldr	r2, [pc, #76]	; (8006320 <USB_FlushTxFifo+0x64>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d901      	bls.n	80062dc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80062d8:	2303      	movs	r3, #3
 80062da:	e01b      	b.n	8006314 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	691b      	ldr	r3, [r3, #16]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	daf2      	bge.n	80062ca <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80062e4:	2300      	movs	r3, #0
 80062e6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	019b      	lsls	r3, r3, #6
 80062ec:	f043 0220 	orr.w	r2, r3, #32
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	3301      	adds	r3, #1
 80062f8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	4a08      	ldr	r2, [pc, #32]	; (8006320 <USB_FlushTxFifo+0x64>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d901      	bls.n	8006306 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006302:	2303      	movs	r3, #3
 8006304:	e006      	b.n	8006314 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	691b      	ldr	r3, [r3, #16]
 800630a:	f003 0320 	and.w	r3, r3, #32
 800630e:	2b20      	cmp	r3, #32
 8006310:	d0f0      	beq.n	80062f4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006312:	2300      	movs	r3, #0
}
 8006314:	4618      	mov	r0, r3
 8006316:	3714      	adds	r7, #20
 8006318:	46bd      	mov	sp, r7
 800631a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631e:	4770      	bx	lr
 8006320:	00030d40 	.word	0x00030d40

08006324 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006324:	b480      	push	{r7}
 8006326:	b085      	sub	sp, #20
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800632c:	2300      	movs	r3, #0
 800632e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	3301      	adds	r3, #1
 8006334:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	4a11      	ldr	r2, [pc, #68]	; (8006380 <USB_FlushRxFifo+0x5c>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d901      	bls.n	8006342 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800633e:	2303      	movs	r3, #3
 8006340:	e018      	b.n	8006374 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	691b      	ldr	r3, [r3, #16]
 8006346:	2b00      	cmp	r3, #0
 8006348:	daf2      	bge.n	8006330 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800634a:	2300      	movs	r3, #0
 800634c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2210      	movs	r2, #16
 8006352:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	3301      	adds	r3, #1
 8006358:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	4a08      	ldr	r2, [pc, #32]	; (8006380 <USB_FlushRxFifo+0x5c>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d901      	bls.n	8006366 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006362:	2303      	movs	r3, #3
 8006364:	e006      	b.n	8006374 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	691b      	ldr	r3, [r3, #16]
 800636a:	f003 0310 	and.w	r3, r3, #16
 800636e:	2b10      	cmp	r3, #16
 8006370:	d0f0      	beq.n	8006354 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006372:	2300      	movs	r3, #0
}
 8006374:	4618      	mov	r0, r3
 8006376:	3714      	adds	r7, #20
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr
 8006380:	00030d40 	.word	0x00030d40

08006384 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006384:	b480      	push	{r7}
 8006386:	b085      	sub	sp, #20
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
 800638c:	460b      	mov	r3, r1
 800638e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	78fb      	ldrb	r3, [r7, #3]
 800639e:	68f9      	ldr	r1, [r7, #12]
 80063a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80063a4:	4313      	orrs	r3, r2
 80063a6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80063a8:	2300      	movs	r3, #0
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3714      	adds	r7, #20
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr

080063b6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80063b6:	b480      	push	{r7}
 80063b8:	b085      	sub	sp, #20
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	68fa      	ldr	r2, [r7, #12]
 80063cc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80063d0:	f023 0303 	bic.w	r3, r3, #3
 80063d4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	68fa      	ldr	r2, [r7, #12]
 80063e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80063e4:	f043 0302 	orr.w	r3, r3, #2
 80063e8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80063ea:	2300      	movs	r3, #0
}
 80063ec:	4618      	mov	r0, r3
 80063ee:	3714      	adds	r7, #20
 80063f0:	46bd      	mov	sp, r7
 80063f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f6:	4770      	bx	lr

080063f8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b083      	sub	sp, #12
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	695b      	ldr	r3, [r3, #20]
 8006404:	f003 0301 	and.w	r3, r3, #1
}
 8006408:	4618      	mov	r0, r3
 800640a:	370c      	adds	r7, #12
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr

08006414 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006414:	b480      	push	{r7}
 8006416:	b085      	sub	sp, #20
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800641c:	2300      	movs	r3, #0
 800641e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	3301      	adds	r3, #1
 8006424:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	4a13      	ldr	r2, [pc, #76]	; (8006478 <USB_CoreReset+0x64>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d901      	bls.n	8006432 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800642e:	2303      	movs	r3, #3
 8006430:	e01b      	b.n	800646a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	691b      	ldr	r3, [r3, #16]
 8006436:	2b00      	cmp	r3, #0
 8006438:	daf2      	bge.n	8006420 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800643a:	2300      	movs	r3, #0
 800643c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	691b      	ldr	r3, [r3, #16]
 8006442:	f043 0201 	orr.w	r2, r3, #1
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	3301      	adds	r3, #1
 800644e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	4a09      	ldr	r2, [pc, #36]	; (8006478 <USB_CoreReset+0x64>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d901      	bls.n	800645c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006458:	2303      	movs	r3, #3
 800645a:	e006      	b.n	800646a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	691b      	ldr	r3, [r3, #16]
 8006460:	f003 0301 	and.w	r3, r3, #1
 8006464:	2b01      	cmp	r3, #1
 8006466:	d0f0      	beq.n	800644a <USB_CoreReset+0x36>

  return HAL_OK;
 8006468:	2300      	movs	r3, #0
}
 800646a:	4618      	mov	r0, r3
 800646c:	3714      	adds	r7, #20
 800646e:	46bd      	mov	sp, r7
 8006470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006474:	4770      	bx	lr
 8006476:	bf00      	nop
 8006478:	00030d40 	.word	0x00030d40

0800647c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800647c:	b480      	push	{r7}
 800647e:	b085      	sub	sp, #20
 8006480:	af00      	add	r7, sp, #0
 8006482:	4603      	mov	r3, r0
 8006484:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006486:	2300      	movs	r3, #0
 8006488:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800648a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800648e:	2b84      	cmp	r3, #132	; 0x84
 8006490:	d005      	beq.n	800649e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006492:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	4413      	add	r3, r2
 800649a:	3303      	adds	r3, #3
 800649c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800649e:	68fb      	ldr	r3, [r7, #12]
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	3714      	adds	r7, #20
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr

080064ac <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80064b0:	f000 fede 	bl	8007270 <vTaskStartScheduler>
  
  return osOK;
 80064b4:	2300      	movs	r3, #0
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	bd80      	pop	{r7, pc}

080064ba <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80064ba:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064bc:	b089      	sub	sp, #36	; 0x24
 80064be:	af04      	add	r7, sp, #16
 80064c0:	6078      	str	r0, [r7, #4]
 80064c2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	695b      	ldr	r3, [r3, #20]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d020      	beq.n	800650e <osThreadCreate+0x54>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	699b      	ldr	r3, [r3, #24]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d01c      	beq.n	800650e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	685c      	ldr	r4, [r3, #4]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	691e      	ldr	r6, [r3, #16]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80064e6:	4618      	mov	r0, r3
 80064e8:	f7ff ffc8 	bl	800647c <makeFreeRtosPriority>
 80064ec:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	695b      	ldr	r3, [r3, #20]
 80064f2:	687a      	ldr	r2, [r7, #4]
 80064f4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80064f6:	9202      	str	r2, [sp, #8]
 80064f8:	9301      	str	r3, [sp, #4]
 80064fa:	9100      	str	r1, [sp, #0]
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	4632      	mov	r2, r6
 8006500:	4629      	mov	r1, r5
 8006502:	4620      	mov	r0, r4
 8006504:	f000 fce2 	bl	8006ecc <xTaskCreateStatic>
 8006508:	4603      	mov	r3, r0
 800650a:	60fb      	str	r3, [r7, #12]
 800650c:	e01c      	b.n	8006548 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	685c      	ldr	r4, [r3, #4]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800651a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006522:	4618      	mov	r0, r3
 8006524:	f7ff ffaa 	bl	800647c <makeFreeRtosPriority>
 8006528:	4602      	mov	r2, r0
 800652a:	f107 030c 	add.w	r3, r7, #12
 800652e:	9301      	str	r3, [sp, #4]
 8006530:	9200      	str	r2, [sp, #0]
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	4632      	mov	r2, r6
 8006536:	4629      	mov	r1, r5
 8006538:	4620      	mov	r0, r4
 800653a:	f000 fd2a 	bl	8006f92 <xTaskCreate>
 800653e:	4603      	mov	r3, r0
 8006540:	2b01      	cmp	r3, #1
 8006542:	d001      	beq.n	8006548 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006544:	2300      	movs	r3, #0
 8006546:	e000      	b.n	800654a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006548:	68fb      	ldr	r3, [r7, #12]
}
 800654a:	4618      	mov	r0, r3
 800654c:	3714      	adds	r7, #20
 800654e:	46bd      	mov	sp, r7
 8006550:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006552 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006552:	b580      	push	{r7, lr}
 8006554:	b084      	sub	sp, #16
 8006556:	af00      	add	r7, sp, #0
 8006558:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d001      	beq.n	8006568 <osDelay+0x16>
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	e000      	b.n	800656a <osDelay+0x18>
 8006568:	2301      	movs	r3, #1
 800656a:	4618      	mov	r0, r3
 800656c:	f000 fe4a 	bl	8007204 <vTaskDelay>
  
  return osOK;
 8006570:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006572:	4618      	mov	r0, r3
 8006574:	3710      	adds	r7, #16
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}

0800657a <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800657a:	b590      	push	{r4, r7, lr}
 800657c:	b085      	sub	sp, #20
 800657e:	af02      	add	r7, sp, #8
 8006580:	6078      	str	r0, [r7, #4]
 8006582:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	689b      	ldr	r3, [r3, #8]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d011      	beq.n	80065b0 <osMessageCreate+0x36>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d00d      	beq.n	80065b0 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6818      	ldr	r0, [r3, #0]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6859      	ldr	r1, [r3, #4]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	689a      	ldr	r2, [r3, #8]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	68db      	ldr	r3, [r3, #12]
 80065a4:	2400      	movs	r4, #0
 80065a6:	9400      	str	r4, [sp, #0]
 80065a8:	f000 f92e 	bl	8006808 <xQueueGenericCreateStatic>
 80065ac:	4603      	mov	r3, r0
 80065ae:	e008      	b.n	80065c2 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6818      	ldr	r0, [r3, #0]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	2200      	movs	r2, #0
 80065ba:	4619      	mov	r1, r3
 80065bc:	f000 f9a6 	bl	800690c <xQueueGenericCreate>
 80065c0:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	370c      	adds	r7, #12
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd90      	pop	{r4, r7, pc}

080065ca <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80065ca:	b480      	push	{r7}
 80065cc:	b083      	sub	sp, #12
 80065ce:	af00      	add	r7, sp, #0
 80065d0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f103 0208 	add.w	r2, r3, #8
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f04f 32ff 	mov.w	r2, #4294967295
 80065e2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f103 0208 	add.w	r2, r3, #8
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f103 0208 	add.w	r2, r3, #8
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2200      	movs	r2, #0
 80065fc:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80065fe:	bf00      	nop
 8006600:	370c      	adds	r7, #12
 8006602:	46bd      	mov	sp, r7
 8006604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006608:	4770      	bx	lr

0800660a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800660a:	b480      	push	{r7}
 800660c:	b083      	sub	sp, #12
 800660e:	af00      	add	r7, sp, #0
 8006610:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2200      	movs	r2, #0
 8006616:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006618:	bf00      	nop
 800661a:	370c      	adds	r7, #12
 800661c:	46bd      	mov	sp, r7
 800661e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006622:	4770      	bx	lr

08006624 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006624:	b480      	push	{r7}
 8006626:	b085      	sub	sp, #20
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
 800662c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	68fa      	ldr	r2, [r7, #12]
 8006638:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	689a      	ldr	r2, [r3, #8]
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	683a      	ldr	r2, [r7, #0]
 8006648:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	683a      	ldr	r2, [r7, #0]
 800664e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	687a      	ldr	r2, [r7, #4]
 8006654:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	1c5a      	adds	r2, r3, #1
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	601a      	str	r2, [r3, #0]
}
 8006660:	bf00      	nop
 8006662:	3714      	adds	r7, #20
 8006664:	46bd      	mov	sp, r7
 8006666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666a:	4770      	bx	lr

0800666c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800666c:	b480      	push	{r7}
 800666e:	b085      	sub	sp, #20
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
 8006674:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006682:	d103      	bne.n	800668c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	691b      	ldr	r3, [r3, #16]
 8006688:	60fb      	str	r3, [r7, #12]
 800668a:	e00c      	b.n	80066a6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	3308      	adds	r3, #8
 8006690:	60fb      	str	r3, [r7, #12]
 8006692:	e002      	b.n	800669a <vListInsert+0x2e>
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	60fb      	str	r3, [r7, #12]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	685b      	ldr	r3, [r3, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	68ba      	ldr	r2, [r7, #8]
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d2f6      	bcs.n	8006694 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	685a      	ldr	r2, [r3, #4]
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	685b      	ldr	r3, [r3, #4]
 80066b2:	683a      	ldr	r2, [r7, #0]
 80066b4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	68fa      	ldr	r2, [r7, #12]
 80066ba:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	683a      	ldr	r2, [r7, #0]
 80066c0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	687a      	ldr	r2, [r7, #4]
 80066c6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	1c5a      	adds	r2, r3, #1
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	601a      	str	r2, [r3, #0]
}
 80066d2:	bf00      	nop
 80066d4:	3714      	adds	r7, #20
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr

080066de <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80066de:	b480      	push	{r7}
 80066e0:	b085      	sub	sp, #20
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	691b      	ldr	r3, [r3, #16]
 80066ea:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	687a      	ldr	r2, [r7, #4]
 80066f2:	6892      	ldr	r2, [r2, #8]
 80066f4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	689b      	ldr	r3, [r3, #8]
 80066fa:	687a      	ldr	r2, [r7, #4]
 80066fc:	6852      	ldr	r2, [r2, #4]
 80066fe:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	687a      	ldr	r2, [r7, #4]
 8006706:	429a      	cmp	r2, r3
 8006708:	d103      	bne.n	8006712 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	689a      	ldr	r2, [r3, #8]
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2200      	movs	r2, #0
 8006716:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	1e5a      	subs	r2, r3, #1
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
}
 8006726:	4618      	mov	r0, r3
 8006728:	3714      	adds	r7, #20
 800672a:	46bd      	mov	sp, r7
 800672c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006730:	4770      	bx	lr
	...

08006734 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b084      	sub	sp, #16
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d10c      	bne.n	8006762 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800674c:	b672      	cpsid	i
 800674e:	f383 8811 	msr	BASEPRI, r3
 8006752:	f3bf 8f6f 	isb	sy
 8006756:	f3bf 8f4f 	dsb	sy
 800675a:	b662      	cpsie	i
 800675c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800675e:	bf00      	nop
 8006760:	e7fe      	b.n	8006760 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8006762:	f001 fbb3 	bl	8007ecc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681a      	ldr	r2, [r3, #0]
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800676e:	68f9      	ldr	r1, [r7, #12]
 8006770:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006772:	fb01 f303 	mul.w	r3, r1, r3
 8006776:	441a      	add	r2, r3
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2200      	movs	r2, #0
 8006780:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681a      	ldr	r2, [r3, #0]
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006792:	3b01      	subs	r3, #1
 8006794:	68f9      	ldr	r1, [r7, #12]
 8006796:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006798:	fb01 f303 	mul.w	r3, r1, r3
 800679c:	441a      	add	r2, r3
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	22ff      	movs	r2, #255	; 0xff
 80067a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	22ff      	movs	r2, #255	; 0xff
 80067ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d114      	bne.n	80067e2 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	691b      	ldr	r3, [r3, #16]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d01a      	beq.n	80067f6 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	3310      	adds	r3, #16
 80067c4:	4618      	mov	r0, r3
 80067c6:	f000 ffa1 	bl	800770c <xTaskRemoveFromEventList>
 80067ca:	4603      	mov	r3, r0
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d012      	beq.n	80067f6 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80067d0:	4b0c      	ldr	r3, [pc, #48]	; (8006804 <xQueueGenericReset+0xd0>)
 80067d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067d6:	601a      	str	r2, [r3, #0]
 80067d8:	f3bf 8f4f 	dsb	sy
 80067dc:	f3bf 8f6f 	isb	sy
 80067e0:	e009      	b.n	80067f6 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	3310      	adds	r3, #16
 80067e6:	4618      	mov	r0, r3
 80067e8:	f7ff feef 	bl	80065ca <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	3324      	adds	r3, #36	; 0x24
 80067f0:	4618      	mov	r0, r3
 80067f2:	f7ff feea 	bl	80065ca <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80067f6:	f001 fb9d 	bl	8007f34 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80067fa:	2301      	movs	r3, #1
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3710      	adds	r7, #16
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}
 8006804:	e000ed04 	.word	0xe000ed04

08006808 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006808:	b580      	push	{r7, lr}
 800680a:	b08e      	sub	sp, #56	; 0x38
 800680c:	af02      	add	r7, sp, #8
 800680e:	60f8      	str	r0, [r7, #12]
 8006810:	60b9      	str	r1, [r7, #8]
 8006812:	607a      	str	r2, [r7, #4]
 8006814:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d10c      	bne.n	8006836 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800681c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006820:	b672      	cpsid	i
 8006822:	f383 8811 	msr	BASEPRI, r3
 8006826:	f3bf 8f6f 	isb	sy
 800682a:	f3bf 8f4f 	dsb	sy
 800682e:	b662      	cpsie	i
 8006830:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006832:	bf00      	nop
 8006834:	e7fe      	b.n	8006834 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d10c      	bne.n	8006856 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800683c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006840:	b672      	cpsid	i
 8006842:	f383 8811 	msr	BASEPRI, r3
 8006846:	f3bf 8f6f 	isb	sy
 800684a:	f3bf 8f4f 	dsb	sy
 800684e:	b662      	cpsie	i
 8006850:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006852:	bf00      	nop
 8006854:	e7fe      	b.n	8006854 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d002      	beq.n	8006862 <xQueueGenericCreateStatic+0x5a>
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d001      	beq.n	8006866 <xQueueGenericCreateStatic+0x5e>
 8006862:	2301      	movs	r3, #1
 8006864:	e000      	b.n	8006868 <xQueueGenericCreateStatic+0x60>
 8006866:	2300      	movs	r3, #0
 8006868:	2b00      	cmp	r3, #0
 800686a:	d10c      	bne.n	8006886 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800686c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006870:	b672      	cpsid	i
 8006872:	f383 8811 	msr	BASEPRI, r3
 8006876:	f3bf 8f6f 	isb	sy
 800687a:	f3bf 8f4f 	dsb	sy
 800687e:	b662      	cpsie	i
 8006880:	623b      	str	r3, [r7, #32]
}
 8006882:	bf00      	nop
 8006884:	e7fe      	b.n	8006884 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d102      	bne.n	8006892 <xQueueGenericCreateStatic+0x8a>
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d101      	bne.n	8006896 <xQueueGenericCreateStatic+0x8e>
 8006892:	2301      	movs	r3, #1
 8006894:	e000      	b.n	8006898 <xQueueGenericCreateStatic+0x90>
 8006896:	2300      	movs	r3, #0
 8006898:	2b00      	cmp	r3, #0
 800689a:	d10c      	bne.n	80068b6 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800689c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068a0:	b672      	cpsid	i
 80068a2:	f383 8811 	msr	BASEPRI, r3
 80068a6:	f3bf 8f6f 	isb	sy
 80068aa:	f3bf 8f4f 	dsb	sy
 80068ae:	b662      	cpsie	i
 80068b0:	61fb      	str	r3, [r7, #28]
}
 80068b2:	bf00      	nop
 80068b4:	e7fe      	b.n	80068b4 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80068b6:	2348      	movs	r3, #72	; 0x48
 80068b8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80068ba:	697b      	ldr	r3, [r7, #20]
 80068bc:	2b48      	cmp	r3, #72	; 0x48
 80068be:	d00c      	beq.n	80068da <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 80068c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068c4:	b672      	cpsid	i
 80068c6:	f383 8811 	msr	BASEPRI, r3
 80068ca:	f3bf 8f6f 	isb	sy
 80068ce:	f3bf 8f4f 	dsb	sy
 80068d2:	b662      	cpsie	i
 80068d4:	61bb      	str	r3, [r7, #24]
}
 80068d6:	bf00      	nop
 80068d8:	e7fe      	b.n	80068d8 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80068da:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80068e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d00d      	beq.n	8006902 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80068e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068e8:	2201      	movs	r2, #1
 80068ea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80068ee:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80068f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068f4:	9300      	str	r3, [sp, #0]
 80068f6:	4613      	mov	r3, r2
 80068f8:	687a      	ldr	r2, [r7, #4]
 80068fa:	68b9      	ldr	r1, [r7, #8]
 80068fc:	68f8      	ldr	r0, [r7, #12]
 80068fe:	f000 f847 	bl	8006990 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006904:	4618      	mov	r0, r3
 8006906:	3730      	adds	r7, #48	; 0x30
 8006908:	46bd      	mov	sp, r7
 800690a:	bd80      	pop	{r7, pc}

0800690c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800690c:	b580      	push	{r7, lr}
 800690e:	b08a      	sub	sp, #40	; 0x28
 8006910:	af02      	add	r7, sp, #8
 8006912:	60f8      	str	r0, [r7, #12]
 8006914:	60b9      	str	r1, [r7, #8]
 8006916:	4613      	mov	r3, r2
 8006918:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d10c      	bne.n	800693a <xQueueGenericCreate+0x2e>
	__asm volatile
 8006920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006924:	b672      	cpsid	i
 8006926:	f383 8811 	msr	BASEPRI, r3
 800692a:	f3bf 8f6f 	isb	sy
 800692e:	f3bf 8f4f 	dsb	sy
 8006932:	b662      	cpsie	i
 8006934:	613b      	str	r3, [r7, #16]
}
 8006936:	bf00      	nop
 8006938:	e7fe      	b.n	8006938 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d102      	bne.n	8006946 <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006940:	2300      	movs	r3, #0
 8006942:	61fb      	str	r3, [r7, #28]
 8006944:	e004      	b.n	8006950 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	68ba      	ldr	r2, [r7, #8]
 800694a:	fb02 f303 	mul.w	r3, r2, r3
 800694e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006950:	69fb      	ldr	r3, [r7, #28]
 8006952:	3348      	adds	r3, #72	; 0x48
 8006954:	4618      	mov	r0, r3
 8006956:	f001 fbe5 	bl	8008124 <pvPortMalloc>
 800695a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800695c:	69bb      	ldr	r3, [r7, #24]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d011      	beq.n	8006986 <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006962:	69bb      	ldr	r3, [r7, #24]
 8006964:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	3348      	adds	r3, #72	; 0x48
 800696a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800696c:	69bb      	ldr	r3, [r7, #24]
 800696e:	2200      	movs	r2, #0
 8006970:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006974:	79fa      	ldrb	r2, [r7, #7]
 8006976:	69bb      	ldr	r3, [r7, #24]
 8006978:	9300      	str	r3, [sp, #0]
 800697a:	4613      	mov	r3, r2
 800697c:	697a      	ldr	r2, [r7, #20]
 800697e:	68b9      	ldr	r1, [r7, #8]
 8006980:	68f8      	ldr	r0, [r7, #12]
 8006982:	f000 f805 	bl	8006990 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006986:	69bb      	ldr	r3, [r7, #24]
	}
 8006988:	4618      	mov	r0, r3
 800698a:	3720      	adds	r7, #32
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}

08006990 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b084      	sub	sp, #16
 8006994:	af00      	add	r7, sp, #0
 8006996:	60f8      	str	r0, [r7, #12]
 8006998:	60b9      	str	r1, [r7, #8]
 800699a:	607a      	str	r2, [r7, #4]
 800699c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d103      	bne.n	80069ac <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80069a4:	69bb      	ldr	r3, [r7, #24]
 80069a6:	69ba      	ldr	r2, [r7, #24]
 80069a8:	601a      	str	r2, [r3, #0]
 80069aa:	e002      	b.n	80069b2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80069ac:	69bb      	ldr	r3, [r7, #24]
 80069ae:	687a      	ldr	r2, [r7, #4]
 80069b0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80069b2:	69bb      	ldr	r3, [r7, #24]
 80069b4:	68fa      	ldr	r2, [r7, #12]
 80069b6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80069b8:	69bb      	ldr	r3, [r7, #24]
 80069ba:	68ba      	ldr	r2, [r7, #8]
 80069bc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80069be:	2101      	movs	r1, #1
 80069c0:	69b8      	ldr	r0, [r7, #24]
 80069c2:	f7ff feb7 	bl	8006734 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80069c6:	bf00      	nop
 80069c8:	3710      	adds	r7, #16
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}

080069ce <xQueueGenericSendFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80069ce:	b580      	push	{r7, lr}
 80069d0:	b08e      	sub	sp, #56	; 0x38
 80069d2:	af00      	add	r7, sp, #0
 80069d4:	60f8      	str	r0, [r7, #12]
 80069d6:	60b9      	str	r1, [r7, #8]
 80069d8:	607a      	str	r2, [r7, #4]
 80069da:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80069e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d10c      	bne.n	8006a00 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 80069e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ea:	b672      	cpsid	i
 80069ec:	f383 8811 	msr	BASEPRI, r3
 80069f0:	f3bf 8f6f 	isb	sy
 80069f4:	f3bf 8f4f 	dsb	sy
 80069f8:	b662      	cpsie	i
 80069fa:	627b      	str	r3, [r7, #36]	; 0x24
}
 80069fc:	bf00      	nop
 80069fe:	e7fe      	b.n	80069fe <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d103      	bne.n	8006a0e <xQueueGenericSendFromISR+0x40>
 8006a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d101      	bne.n	8006a12 <xQueueGenericSendFromISR+0x44>
 8006a0e:	2301      	movs	r3, #1
 8006a10:	e000      	b.n	8006a14 <xQueueGenericSendFromISR+0x46>
 8006a12:	2300      	movs	r3, #0
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d10c      	bne.n	8006a32 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 8006a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a1c:	b672      	cpsid	i
 8006a1e:	f383 8811 	msr	BASEPRI, r3
 8006a22:	f3bf 8f6f 	isb	sy
 8006a26:	f3bf 8f4f 	dsb	sy
 8006a2a:	b662      	cpsie	i
 8006a2c:	623b      	str	r3, [r7, #32]
}
 8006a2e:	bf00      	nop
 8006a30:	e7fe      	b.n	8006a30 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	2b02      	cmp	r3, #2
 8006a36:	d103      	bne.n	8006a40 <xQueueGenericSendFromISR+0x72>
 8006a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d101      	bne.n	8006a44 <xQueueGenericSendFromISR+0x76>
 8006a40:	2301      	movs	r3, #1
 8006a42:	e000      	b.n	8006a46 <xQueueGenericSendFromISR+0x78>
 8006a44:	2300      	movs	r3, #0
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d10c      	bne.n	8006a64 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 8006a4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a4e:	b672      	cpsid	i
 8006a50:	f383 8811 	msr	BASEPRI, r3
 8006a54:	f3bf 8f6f 	isb	sy
 8006a58:	f3bf 8f4f 	dsb	sy
 8006a5c:	b662      	cpsie	i
 8006a5e:	61fb      	str	r3, [r7, #28]
}
 8006a60:	bf00      	nop
 8006a62:	e7fe      	b.n	8006a62 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006a64:	f001 fb1a 	bl	800809c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006a68:	f3ef 8211 	mrs	r2, BASEPRI
 8006a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a70:	b672      	cpsid	i
 8006a72:	f383 8811 	msr	BASEPRI, r3
 8006a76:	f3bf 8f6f 	isb	sy
 8006a7a:	f3bf 8f4f 	dsb	sy
 8006a7e:	b662      	cpsie	i
 8006a80:	61ba      	str	r2, [r7, #24]
 8006a82:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006a84:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006a86:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006a88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d302      	bcc.n	8006a9a <xQueueGenericSendFromISR+0xcc>
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	2b02      	cmp	r3, #2
 8006a98:	d12c      	bne.n	8006af4 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a9c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006aa0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006aa4:	683a      	ldr	r2, [r7, #0]
 8006aa6:	68b9      	ldr	r1, [r7, #8]
 8006aa8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006aaa:	f000 f917 	bl	8006cdc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006aae:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8006ab2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ab6:	d112      	bne.n	8006ade <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d016      	beq.n	8006aee <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ac2:	3324      	adds	r3, #36	; 0x24
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	f000 fe21 	bl	800770c <xTaskRemoveFromEventList>
 8006aca:	4603      	mov	r3, r0
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d00e      	beq.n	8006aee <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d00b      	beq.n	8006aee <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2201      	movs	r2, #1
 8006ada:	601a      	str	r2, [r3, #0]
 8006adc:	e007      	b.n	8006aee <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006ade:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006ae2:	3301      	adds	r3, #1
 8006ae4:	b2db      	uxtb	r3, r3
 8006ae6:	b25a      	sxtb	r2, r3
 8006ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006aee:	2301      	movs	r3, #1
 8006af0:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8006af2:	e001      	b.n	8006af8 <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006af4:	2300      	movs	r3, #0
 8006af6:	637b      	str	r3, [r7, #52]	; 0x34
 8006af8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006afa:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006b02:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006b04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	3738      	adds	r7, #56	; 0x38
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}
	...

08006b10 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b08c      	sub	sp, #48	; 0x30
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	60f8      	str	r0, [r7, #12]
 8006b18:	60b9      	str	r1, [r7, #8]
 8006b1a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d10c      	bne.n	8006b44 <xQueueReceive+0x34>
	__asm volatile
 8006b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b2e:	b672      	cpsid	i
 8006b30:	f383 8811 	msr	BASEPRI, r3
 8006b34:	f3bf 8f6f 	isb	sy
 8006b38:	f3bf 8f4f 	dsb	sy
 8006b3c:	b662      	cpsie	i
 8006b3e:	623b      	str	r3, [r7, #32]
}
 8006b40:	bf00      	nop
 8006b42:	e7fe      	b.n	8006b42 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d103      	bne.n	8006b52 <xQueueReceive+0x42>
 8006b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d101      	bne.n	8006b56 <xQueueReceive+0x46>
 8006b52:	2301      	movs	r3, #1
 8006b54:	e000      	b.n	8006b58 <xQueueReceive+0x48>
 8006b56:	2300      	movs	r3, #0
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d10c      	bne.n	8006b76 <xQueueReceive+0x66>
	__asm volatile
 8006b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b60:	b672      	cpsid	i
 8006b62:	f383 8811 	msr	BASEPRI, r3
 8006b66:	f3bf 8f6f 	isb	sy
 8006b6a:	f3bf 8f4f 	dsb	sy
 8006b6e:	b662      	cpsie	i
 8006b70:	61fb      	str	r3, [r7, #28]
}
 8006b72:	bf00      	nop
 8006b74:	e7fe      	b.n	8006b74 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006b76:	f000 ff8d 	bl	8007a94 <xTaskGetSchedulerState>
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d102      	bne.n	8006b86 <xQueueReceive+0x76>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d101      	bne.n	8006b8a <xQueueReceive+0x7a>
 8006b86:	2301      	movs	r3, #1
 8006b88:	e000      	b.n	8006b8c <xQueueReceive+0x7c>
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d10c      	bne.n	8006baa <xQueueReceive+0x9a>
	__asm volatile
 8006b90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b94:	b672      	cpsid	i
 8006b96:	f383 8811 	msr	BASEPRI, r3
 8006b9a:	f3bf 8f6f 	isb	sy
 8006b9e:	f3bf 8f4f 	dsb	sy
 8006ba2:	b662      	cpsie	i
 8006ba4:	61bb      	str	r3, [r7, #24]
}
 8006ba6:	bf00      	nop
 8006ba8:	e7fe      	b.n	8006ba8 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006baa:	f001 f98f 	bl	8007ecc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bb2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d01f      	beq.n	8006bfa <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006bba:	68b9      	ldr	r1, [r7, #8]
 8006bbc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bbe:	f000 f8f7 	bl	8006db0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc4:	1e5a      	subs	r2, r3, #1
 8006bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bc8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bcc:	691b      	ldr	r3, [r3, #16]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d00f      	beq.n	8006bf2 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bd4:	3310      	adds	r3, #16
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	f000 fd98 	bl	800770c <xTaskRemoveFromEventList>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d007      	beq.n	8006bf2 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006be2:	4b3d      	ldr	r3, [pc, #244]	; (8006cd8 <xQueueReceive+0x1c8>)
 8006be4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006be8:	601a      	str	r2, [r3, #0]
 8006bea:	f3bf 8f4f 	dsb	sy
 8006bee:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006bf2:	f001 f99f 	bl	8007f34 <vPortExitCritical>
				return pdPASS;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e069      	b.n	8006cce <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d103      	bne.n	8006c08 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006c00:	f001 f998 	bl	8007f34 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006c04:	2300      	movs	r3, #0
 8006c06:	e062      	b.n	8006cce <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006c08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d106      	bne.n	8006c1c <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006c0e:	f107 0310 	add.w	r3, r7, #16
 8006c12:	4618      	mov	r0, r3
 8006c14:	f000 fdde 	bl	80077d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006c1c:	f001 f98a 	bl	8007f34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006c20:	f000 fb8a 	bl	8007338 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006c24:	f001 f952 	bl	8007ecc <vPortEnterCritical>
 8006c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c2a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006c2e:	b25b      	sxtb	r3, r3
 8006c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c34:	d103      	bne.n	8006c3e <xQueueReceive+0x12e>
 8006c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c38:	2200      	movs	r2, #0
 8006c3a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c40:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006c44:	b25b      	sxtb	r3, r3
 8006c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c4a:	d103      	bne.n	8006c54 <xQueueReceive+0x144>
 8006c4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c4e:	2200      	movs	r2, #0
 8006c50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006c54:	f001 f96e 	bl	8007f34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006c58:	1d3a      	adds	r2, r7, #4
 8006c5a:	f107 0310 	add.w	r3, r7, #16
 8006c5e:	4611      	mov	r1, r2
 8006c60:	4618      	mov	r0, r3
 8006c62:	f000 fdcd 	bl	8007800 <xTaskCheckForTimeOut>
 8006c66:	4603      	mov	r3, r0
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d123      	bne.n	8006cb4 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c6c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c6e:	f000 f917 	bl	8006ea0 <prvIsQueueEmpty>
 8006c72:	4603      	mov	r3, r0
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d017      	beq.n	8006ca8 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006c78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c7a:	3324      	adds	r3, #36	; 0x24
 8006c7c:	687a      	ldr	r2, [r7, #4]
 8006c7e:	4611      	mov	r1, r2
 8006c80:	4618      	mov	r0, r3
 8006c82:	f000 fd1d 	bl	80076c0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006c86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c88:	f000 f8b8 	bl	8006dfc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006c8c:	f000 fb62 	bl	8007354 <xTaskResumeAll>
 8006c90:	4603      	mov	r3, r0
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d189      	bne.n	8006baa <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 8006c96:	4b10      	ldr	r3, [pc, #64]	; (8006cd8 <xQueueReceive+0x1c8>)
 8006c98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c9c:	601a      	str	r2, [r3, #0]
 8006c9e:	f3bf 8f4f 	dsb	sy
 8006ca2:	f3bf 8f6f 	isb	sy
 8006ca6:	e780      	b.n	8006baa <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006ca8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006caa:	f000 f8a7 	bl	8006dfc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006cae:	f000 fb51 	bl	8007354 <xTaskResumeAll>
 8006cb2:	e77a      	b.n	8006baa <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006cb4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006cb6:	f000 f8a1 	bl	8006dfc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006cba:	f000 fb4b 	bl	8007354 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006cbe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006cc0:	f000 f8ee 	bl	8006ea0 <prvIsQueueEmpty>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	f43f af6f 	beq.w	8006baa <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006ccc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	3730      	adds	r7, #48	; 0x30
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	bd80      	pop	{r7, pc}
 8006cd6:	bf00      	nop
 8006cd8:	e000ed04 	.word	0xe000ed04

08006cdc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b086      	sub	sp, #24
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	60f8      	str	r0, [r7, #12]
 8006ce4:	60b9      	str	r1, [r7, #8]
 8006ce6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cf0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d10d      	bne.n	8006d16 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d14d      	bne.n	8006d9e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	689b      	ldr	r3, [r3, #8]
 8006d06:	4618      	mov	r0, r3
 8006d08:	f000 fee2 	bl	8007ad0 <xTaskPriorityDisinherit>
 8006d0c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	2200      	movs	r2, #0
 8006d12:	609a      	str	r2, [r3, #8]
 8006d14:	e043      	b.n	8006d9e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d119      	bne.n	8006d50 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	6858      	ldr	r0, [r3, #4]
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d24:	461a      	mov	r2, r3
 8006d26:	68b9      	ldr	r1, [r7, #8]
 8006d28:	f001 fc0c 	bl	8008544 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	685a      	ldr	r2, [r3, #4]
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d34:	441a      	add	r2, r3
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	685a      	ldr	r2, [r3, #4]
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	429a      	cmp	r2, r3
 8006d44:	d32b      	bcc.n	8006d9e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681a      	ldr	r2, [r3, #0]
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	605a      	str	r2, [r3, #4]
 8006d4e:	e026      	b.n	8006d9e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	68d8      	ldr	r0, [r3, #12]
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d58:	461a      	mov	r2, r3
 8006d5a:	68b9      	ldr	r1, [r7, #8]
 8006d5c:	f001 fbf2 	bl	8008544 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	68da      	ldr	r2, [r3, #12]
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d68:	425b      	negs	r3, r3
 8006d6a:	441a      	add	r2, r3
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	68da      	ldr	r2, [r3, #12]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d207      	bcs.n	8006d8c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	689a      	ldr	r2, [r3, #8]
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d84:	425b      	negs	r3, r3
 8006d86:	441a      	add	r2, r3
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2b02      	cmp	r3, #2
 8006d90:	d105      	bne.n	8006d9e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d002      	beq.n	8006d9e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006d98:	693b      	ldr	r3, [r7, #16]
 8006d9a:	3b01      	subs	r3, #1
 8006d9c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006d9e:	693b      	ldr	r3, [r7, #16]
 8006da0:	1c5a      	adds	r2, r3, #1
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006da6:	697b      	ldr	r3, [r7, #20]
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	3718      	adds	r7, #24
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bd80      	pop	{r7, pc}

08006db0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b082      	sub	sp, #8
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
 8006db8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d018      	beq.n	8006df4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	68da      	ldr	r2, [r3, #12]
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dca:	441a      	add	r2, r3
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	68da      	ldr	r2, [r3, #12]
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	429a      	cmp	r2, r3
 8006dda:	d303      	bcc.n	8006de4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681a      	ldr	r2, [r3, #0]
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	68d9      	ldr	r1, [r3, #12]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dec:	461a      	mov	r2, r3
 8006dee:	6838      	ldr	r0, [r7, #0]
 8006df0:	f001 fba8 	bl	8008544 <memcpy>
	}
}
 8006df4:	bf00      	nop
 8006df6:	3708      	adds	r7, #8
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	bd80      	pop	{r7, pc}

08006dfc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b084      	sub	sp, #16
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006e04:	f001 f862 	bl	8007ecc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e0e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006e10:	e011      	b.n	8006e36 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d012      	beq.n	8006e40 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	3324      	adds	r3, #36	; 0x24
 8006e1e:	4618      	mov	r0, r3
 8006e20:	f000 fc74 	bl	800770c <xTaskRemoveFromEventList>
 8006e24:	4603      	mov	r3, r0
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d001      	beq.n	8006e2e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006e2a:	f000 fd4f 	bl	80078cc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006e2e:	7bfb      	ldrb	r3, [r7, #15]
 8006e30:	3b01      	subs	r3, #1
 8006e32:	b2db      	uxtb	r3, r3
 8006e34:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006e36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	dce9      	bgt.n	8006e12 <prvUnlockQueue+0x16>
 8006e3e:	e000      	b.n	8006e42 <prvUnlockQueue+0x46>
					break;
 8006e40:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	22ff      	movs	r2, #255	; 0xff
 8006e46:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006e4a:	f001 f873 	bl	8007f34 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006e4e:	f001 f83d 	bl	8007ecc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006e58:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006e5a:	e011      	b.n	8006e80 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	691b      	ldr	r3, [r3, #16]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d012      	beq.n	8006e8a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	3310      	adds	r3, #16
 8006e68:	4618      	mov	r0, r3
 8006e6a:	f000 fc4f 	bl	800770c <xTaskRemoveFromEventList>
 8006e6e:	4603      	mov	r3, r0
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d001      	beq.n	8006e78 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006e74:	f000 fd2a 	bl	80078cc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006e78:	7bbb      	ldrb	r3, [r7, #14]
 8006e7a:	3b01      	subs	r3, #1
 8006e7c:	b2db      	uxtb	r3, r3
 8006e7e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006e80:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	dce9      	bgt.n	8006e5c <prvUnlockQueue+0x60>
 8006e88:	e000      	b.n	8006e8c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006e8a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	22ff      	movs	r2, #255	; 0xff
 8006e90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006e94:	f001 f84e 	bl	8007f34 <vPortExitCritical>
}
 8006e98:	bf00      	nop
 8006e9a:	3710      	adds	r7, #16
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}

08006ea0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b084      	sub	sp, #16
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006ea8:	f001 f810 	bl	8007ecc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d102      	bne.n	8006eba <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	60fb      	str	r3, [r7, #12]
 8006eb8:	e001      	b.n	8006ebe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006ebe:	f001 f839 	bl	8007f34 <vPortExitCritical>

	return xReturn;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3710      	adds	r7, #16
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}

08006ecc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b08e      	sub	sp, #56	; 0x38
 8006ed0:	af04      	add	r7, sp, #16
 8006ed2:	60f8      	str	r0, [r7, #12]
 8006ed4:	60b9      	str	r1, [r7, #8]
 8006ed6:	607a      	str	r2, [r7, #4]
 8006ed8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006eda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d10c      	bne.n	8006efa <xTaskCreateStatic+0x2e>
	__asm volatile
 8006ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ee4:	b672      	cpsid	i
 8006ee6:	f383 8811 	msr	BASEPRI, r3
 8006eea:	f3bf 8f6f 	isb	sy
 8006eee:	f3bf 8f4f 	dsb	sy
 8006ef2:	b662      	cpsie	i
 8006ef4:	623b      	str	r3, [r7, #32]
}
 8006ef6:	bf00      	nop
 8006ef8:	e7fe      	b.n	8006ef8 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8006efa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d10c      	bne.n	8006f1a <xTaskCreateStatic+0x4e>
	__asm volatile
 8006f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f04:	b672      	cpsid	i
 8006f06:	f383 8811 	msr	BASEPRI, r3
 8006f0a:	f3bf 8f6f 	isb	sy
 8006f0e:	f3bf 8f4f 	dsb	sy
 8006f12:	b662      	cpsie	i
 8006f14:	61fb      	str	r3, [r7, #28]
}
 8006f16:	bf00      	nop
 8006f18:	e7fe      	b.n	8006f18 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006f1a:	2354      	movs	r3, #84	; 0x54
 8006f1c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	2b54      	cmp	r3, #84	; 0x54
 8006f22:	d00c      	beq.n	8006f3e <xTaskCreateStatic+0x72>
	__asm volatile
 8006f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f28:	b672      	cpsid	i
 8006f2a:	f383 8811 	msr	BASEPRI, r3
 8006f2e:	f3bf 8f6f 	isb	sy
 8006f32:	f3bf 8f4f 	dsb	sy
 8006f36:	b662      	cpsie	i
 8006f38:	61bb      	str	r3, [r7, #24]
}
 8006f3a:	bf00      	nop
 8006f3c:	e7fe      	b.n	8006f3c <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006f3e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006f40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d01e      	beq.n	8006f84 <xTaskCreateStatic+0xb8>
 8006f46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d01b      	beq.n	8006f84 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f4e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006f54:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f58:	2202      	movs	r2, #2
 8006f5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006f5e:	2300      	movs	r3, #0
 8006f60:	9303      	str	r3, [sp, #12]
 8006f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f64:	9302      	str	r3, [sp, #8]
 8006f66:	f107 0314 	add.w	r3, r7, #20
 8006f6a:	9301      	str	r3, [sp, #4]
 8006f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f6e:	9300      	str	r3, [sp, #0]
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	687a      	ldr	r2, [r7, #4]
 8006f74:	68b9      	ldr	r1, [r7, #8]
 8006f76:	68f8      	ldr	r0, [r7, #12]
 8006f78:	f000 f850 	bl	800701c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006f7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006f7e:	f000 f8d7 	bl	8007130 <prvAddNewTaskToReadyList>
 8006f82:	e001      	b.n	8006f88 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 8006f84:	2300      	movs	r3, #0
 8006f86:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006f88:	697b      	ldr	r3, [r7, #20]
	}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3728      	adds	r7, #40	; 0x28
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}

08006f92 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006f92:	b580      	push	{r7, lr}
 8006f94:	b08c      	sub	sp, #48	; 0x30
 8006f96:	af04      	add	r7, sp, #16
 8006f98:	60f8      	str	r0, [r7, #12]
 8006f9a:	60b9      	str	r1, [r7, #8]
 8006f9c:	603b      	str	r3, [r7, #0]
 8006f9e:	4613      	mov	r3, r2
 8006fa0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006fa2:	88fb      	ldrh	r3, [r7, #6]
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f001 f8bc 	bl	8008124 <pvPortMalloc>
 8006fac:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d00e      	beq.n	8006fd2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006fb4:	2054      	movs	r0, #84	; 0x54
 8006fb6:	f001 f8b5 	bl	8008124 <pvPortMalloc>
 8006fba:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006fbc:	69fb      	ldr	r3, [r7, #28]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d003      	beq.n	8006fca <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006fc2:	69fb      	ldr	r3, [r7, #28]
 8006fc4:	697a      	ldr	r2, [r7, #20]
 8006fc6:	631a      	str	r2, [r3, #48]	; 0x30
 8006fc8:	e005      	b.n	8006fd6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006fca:	6978      	ldr	r0, [r7, #20]
 8006fcc:	f001 f974 	bl	80082b8 <vPortFree>
 8006fd0:	e001      	b.n	8006fd6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006fd6:	69fb      	ldr	r3, [r7, #28]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d017      	beq.n	800700c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006fdc:	69fb      	ldr	r3, [r7, #28]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006fe4:	88fa      	ldrh	r2, [r7, #6]
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	9303      	str	r3, [sp, #12]
 8006fea:	69fb      	ldr	r3, [r7, #28]
 8006fec:	9302      	str	r3, [sp, #8]
 8006fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ff0:	9301      	str	r3, [sp, #4]
 8006ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ff4:	9300      	str	r3, [sp, #0]
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	68b9      	ldr	r1, [r7, #8]
 8006ffa:	68f8      	ldr	r0, [r7, #12]
 8006ffc:	f000 f80e 	bl	800701c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007000:	69f8      	ldr	r0, [r7, #28]
 8007002:	f000 f895 	bl	8007130 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007006:	2301      	movs	r3, #1
 8007008:	61bb      	str	r3, [r7, #24]
 800700a:	e002      	b.n	8007012 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800700c:	f04f 33ff 	mov.w	r3, #4294967295
 8007010:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007012:	69bb      	ldr	r3, [r7, #24]
	}
 8007014:	4618      	mov	r0, r3
 8007016:	3720      	adds	r7, #32
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}

0800701c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b088      	sub	sp, #32
 8007020:	af00      	add	r7, sp, #0
 8007022:	60f8      	str	r0, [r7, #12]
 8007024:	60b9      	str	r1, [r7, #8]
 8007026:	607a      	str	r2, [r7, #4]
 8007028:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800702a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800702c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800702e:	6879      	ldr	r1, [r7, #4]
 8007030:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8007034:	440b      	add	r3, r1
 8007036:	009b      	lsls	r3, r3, #2
 8007038:	4413      	add	r3, r2
 800703a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800703c:	69bb      	ldr	r3, [r7, #24]
 800703e:	f023 0307 	bic.w	r3, r3, #7
 8007042:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007044:	69bb      	ldr	r3, [r7, #24]
 8007046:	f003 0307 	and.w	r3, r3, #7
 800704a:	2b00      	cmp	r3, #0
 800704c:	d00c      	beq.n	8007068 <prvInitialiseNewTask+0x4c>
	__asm volatile
 800704e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007052:	b672      	cpsid	i
 8007054:	f383 8811 	msr	BASEPRI, r3
 8007058:	f3bf 8f6f 	isb	sy
 800705c:	f3bf 8f4f 	dsb	sy
 8007060:	b662      	cpsie	i
 8007062:	617b      	str	r3, [r7, #20]
}
 8007064:	bf00      	nop
 8007066:	e7fe      	b.n	8007066 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d01f      	beq.n	80070ae <prvInitialiseNewTask+0x92>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800706e:	2300      	movs	r3, #0
 8007070:	61fb      	str	r3, [r7, #28]
 8007072:	e012      	b.n	800709a <prvInitialiseNewTask+0x7e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007074:	68ba      	ldr	r2, [r7, #8]
 8007076:	69fb      	ldr	r3, [r7, #28]
 8007078:	4413      	add	r3, r2
 800707a:	7819      	ldrb	r1, [r3, #0]
 800707c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800707e:	69fb      	ldr	r3, [r7, #28]
 8007080:	4413      	add	r3, r2
 8007082:	3334      	adds	r3, #52	; 0x34
 8007084:	460a      	mov	r2, r1
 8007086:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007088:	68ba      	ldr	r2, [r7, #8]
 800708a:	69fb      	ldr	r3, [r7, #28]
 800708c:	4413      	add	r3, r2
 800708e:	781b      	ldrb	r3, [r3, #0]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d006      	beq.n	80070a2 <prvInitialiseNewTask+0x86>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007094:	69fb      	ldr	r3, [r7, #28]
 8007096:	3301      	adds	r3, #1
 8007098:	61fb      	str	r3, [r7, #28]
 800709a:	69fb      	ldr	r3, [r7, #28]
 800709c:	2b0f      	cmp	r3, #15
 800709e:	d9e9      	bls.n	8007074 <prvInitialiseNewTask+0x58>
 80070a0:	e000      	b.n	80070a4 <prvInitialiseNewTask+0x88>
			{
				break;
 80070a2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80070a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070a6:	2200      	movs	r2, #0
 80070a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80070ac:	e003      	b.n	80070b6 <prvInitialiseNewTask+0x9a>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80070ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070b0:	2200      	movs	r2, #0
 80070b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80070b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070b8:	2b06      	cmp	r3, #6
 80070ba:	d901      	bls.n	80070c0 <prvInitialiseNewTask+0xa4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80070bc:	2306      	movs	r3, #6
 80070be:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80070c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80070c4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80070c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80070ca:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80070cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070ce:	2200      	movs	r2, #0
 80070d0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80070d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070d4:	3304      	adds	r3, #4
 80070d6:	4618      	mov	r0, r3
 80070d8:	f7ff fa97 	bl	800660a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80070dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070de:	3318      	adds	r3, #24
 80070e0:	4618      	mov	r0, r3
 80070e2:	f7ff fa92 	bl	800660a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80070e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070ea:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070ee:	f1c3 0207 	rsb	r2, r3, #7
 80070f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070f4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80070f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070fa:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80070fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070fe:	2200      	movs	r2, #0
 8007100:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007104:	2200      	movs	r2, #0
 8007106:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800710a:	683a      	ldr	r2, [r7, #0]
 800710c:	68f9      	ldr	r1, [r7, #12]
 800710e:	69b8      	ldr	r0, [r7, #24]
 8007110:	f000 fdce 	bl	8007cb0 <pxPortInitialiseStack>
 8007114:	4602      	mov	r2, r0
 8007116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007118:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800711a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800711c:	2b00      	cmp	r3, #0
 800711e:	d002      	beq.n	8007126 <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007120:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007122:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007124:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007126:	bf00      	nop
 8007128:	3720      	adds	r7, #32
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}
	...

08007130 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b082      	sub	sp, #8
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007138:	f000 fec8 	bl	8007ecc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800713c:	4b2a      	ldr	r3, [pc, #168]	; (80071e8 <prvAddNewTaskToReadyList+0xb8>)
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	3301      	adds	r3, #1
 8007142:	4a29      	ldr	r2, [pc, #164]	; (80071e8 <prvAddNewTaskToReadyList+0xb8>)
 8007144:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007146:	4b29      	ldr	r3, [pc, #164]	; (80071ec <prvAddNewTaskToReadyList+0xbc>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d109      	bne.n	8007162 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800714e:	4a27      	ldr	r2, [pc, #156]	; (80071ec <prvAddNewTaskToReadyList+0xbc>)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007154:	4b24      	ldr	r3, [pc, #144]	; (80071e8 <prvAddNewTaskToReadyList+0xb8>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	2b01      	cmp	r3, #1
 800715a:	d110      	bne.n	800717e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800715c:	f000 fbda 	bl	8007914 <prvInitialiseTaskLists>
 8007160:	e00d      	b.n	800717e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007162:	4b23      	ldr	r3, [pc, #140]	; (80071f0 <prvAddNewTaskToReadyList+0xc0>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d109      	bne.n	800717e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800716a:	4b20      	ldr	r3, [pc, #128]	; (80071ec <prvAddNewTaskToReadyList+0xbc>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007174:	429a      	cmp	r2, r3
 8007176:	d802      	bhi.n	800717e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007178:	4a1c      	ldr	r2, [pc, #112]	; (80071ec <prvAddNewTaskToReadyList+0xbc>)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800717e:	4b1d      	ldr	r3, [pc, #116]	; (80071f4 <prvAddNewTaskToReadyList+0xc4>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	3301      	adds	r3, #1
 8007184:	4a1b      	ldr	r2, [pc, #108]	; (80071f4 <prvAddNewTaskToReadyList+0xc4>)
 8007186:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800718c:	2201      	movs	r2, #1
 800718e:	409a      	lsls	r2, r3
 8007190:	4b19      	ldr	r3, [pc, #100]	; (80071f8 <prvAddNewTaskToReadyList+0xc8>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4313      	orrs	r3, r2
 8007196:	4a18      	ldr	r2, [pc, #96]	; (80071f8 <prvAddNewTaskToReadyList+0xc8>)
 8007198:	6013      	str	r3, [r2, #0]
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800719e:	4613      	mov	r3, r2
 80071a0:	009b      	lsls	r3, r3, #2
 80071a2:	4413      	add	r3, r2
 80071a4:	009b      	lsls	r3, r3, #2
 80071a6:	4a15      	ldr	r2, [pc, #84]	; (80071fc <prvAddNewTaskToReadyList+0xcc>)
 80071a8:	441a      	add	r2, r3
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	3304      	adds	r3, #4
 80071ae:	4619      	mov	r1, r3
 80071b0:	4610      	mov	r0, r2
 80071b2:	f7ff fa37 	bl	8006624 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80071b6:	f000 febd 	bl	8007f34 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80071ba:	4b0d      	ldr	r3, [pc, #52]	; (80071f0 <prvAddNewTaskToReadyList+0xc0>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d00e      	beq.n	80071e0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80071c2:	4b0a      	ldr	r3, [pc, #40]	; (80071ec <prvAddNewTaskToReadyList+0xbc>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d207      	bcs.n	80071e0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80071d0:	4b0b      	ldr	r3, [pc, #44]	; (8007200 <prvAddNewTaskToReadyList+0xd0>)
 80071d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80071d6:	601a      	str	r2, [r3, #0]
 80071d8:	f3bf 8f4f 	dsb	sy
 80071dc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80071e0:	bf00      	nop
 80071e2:	3708      	adds	r7, #8
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}
 80071e8:	20000c40 	.word	0x20000c40
 80071ec:	20000b40 	.word	0x20000b40
 80071f0:	20000c4c 	.word	0x20000c4c
 80071f4:	20000c5c 	.word	0x20000c5c
 80071f8:	20000c48 	.word	0x20000c48
 80071fc:	20000b44 	.word	0x20000b44
 8007200:	e000ed04 	.word	0xe000ed04

08007204 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007204:	b580      	push	{r7, lr}
 8007206:	b084      	sub	sp, #16
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800720c:	2300      	movs	r3, #0
 800720e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d019      	beq.n	800724a <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007216:	4b14      	ldr	r3, [pc, #80]	; (8007268 <vTaskDelay+0x64>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d00c      	beq.n	8007238 <vTaskDelay+0x34>
	__asm volatile
 800721e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007222:	b672      	cpsid	i
 8007224:	f383 8811 	msr	BASEPRI, r3
 8007228:	f3bf 8f6f 	isb	sy
 800722c:	f3bf 8f4f 	dsb	sy
 8007230:	b662      	cpsie	i
 8007232:	60bb      	str	r3, [r7, #8]
}
 8007234:	bf00      	nop
 8007236:	e7fe      	b.n	8007236 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8007238:	f000 f87e 	bl	8007338 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800723c:	2100      	movs	r1, #0
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f000 fcd0 	bl	8007be4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007244:	f000 f886 	bl	8007354 <xTaskResumeAll>
 8007248:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d107      	bne.n	8007260 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 8007250:	4b06      	ldr	r3, [pc, #24]	; (800726c <vTaskDelay+0x68>)
 8007252:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007256:	601a      	str	r2, [r3, #0]
 8007258:	f3bf 8f4f 	dsb	sy
 800725c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007260:	bf00      	nop
 8007262:	3710      	adds	r7, #16
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}
 8007268:	20000c68 	.word	0x20000c68
 800726c:	e000ed04 	.word	0xe000ed04

08007270 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b08a      	sub	sp, #40	; 0x28
 8007274:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007276:	2300      	movs	r3, #0
 8007278:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800727a:	2300      	movs	r3, #0
 800727c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800727e:	463a      	mov	r2, r7
 8007280:	1d39      	adds	r1, r7, #4
 8007282:	f107 0308 	add.w	r3, r7, #8
 8007286:	4618      	mov	r0, r3
 8007288:	f7f9 f940 	bl	800050c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800728c:	6839      	ldr	r1, [r7, #0]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	68ba      	ldr	r2, [r7, #8]
 8007292:	9202      	str	r2, [sp, #8]
 8007294:	9301      	str	r3, [sp, #4]
 8007296:	2300      	movs	r3, #0
 8007298:	9300      	str	r3, [sp, #0]
 800729a:	2300      	movs	r3, #0
 800729c:	460a      	mov	r2, r1
 800729e:	4920      	ldr	r1, [pc, #128]	; (8007320 <vTaskStartScheduler+0xb0>)
 80072a0:	4820      	ldr	r0, [pc, #128]	; (8007324 <vTaskStartScheduler+0xb4>)
 80072a2:	f7ff fe13 	bl	8006ecc <xTaskCreateStatic>
 80072a6:	4603      	mov	r3, r0
 80072a8:	4a1f      	ldr	r2, [pc, #124]	; (8007328 <vTaskStartScheduler+0xb8>)
 80072aa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80072ac:	4b1e      	ldr	r3, [pc, #120]	; (8007328 <vTaskStartScheduler+0xb8>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d002      	beq.n	80072ba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80072b4:	2301      	movs	r3, #1
 80072b6:	617b      	str	r3, [r7, #20]
 80072b8:	e001      	b.n	80072be <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80072ba:	2300      	movs	r3, #0
 80072bc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80072be:	697b      	ldr	r3, [r7, #20]
 80072c0:	2b01      	cmp	r3, #1
 80072c2:	d118      	bne.n	80072f6 <vTaskStartScheduler+0x86>
	__asm volatile
 80072c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072c8:	b672      	cpsid	i
 80072ca:	f383 8811 	msr	BASEPRI, r3
 80072ce:	f3bf 8f6f 	isb	sy
 80072d2:	f3bf 8f4f 	dsb	sy
 80072d6:	b662      	cpsie	i
 80072d8:	613b      	str	r3, [r7, #16]
}
 80072da:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80072dc:	4b13      	ldr	r3, [pc, #76]	; (800732c <vTaskStartScheduler+0xbc>)
 80072de:	f04f 32ff 	mov.w	r2, #4294967295
 80072e2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80072e4:	4b12      	ldr	r3, [pc, #72]	; (8007330 <vTaskStartScheduler+0xc0>)
 80072e6:	2201      	movs	r2, #1
 80072e8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80072ea:	4b12      	ldr	r3, [pc, #72]	; (8007334 <vTaskStartScheduler+0xc4>)
 80072ec:	2200      	movs	r2, #0
 80072ee:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80072f0:	f000 fd6e 	bl	8007dd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80072f4:	e010      	b.n	8007318 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072fc:	d10c      	bne.n	8007318 <vTaskStartScheduler+0xa8>
	__asm volatile
 80072fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007302:	b672      	cpsid	i
 8007304:	f383 8811 	msr	BASEPRI, r3
 8007308:	f3bf 8f6f 	isb	sy
 800730c:	f3bf 8f4f 	dsb	sy
 8007310:	b662      	cpsie	i
 8007312:	60fb      	str	r3, [r7, #12]
}
 8007314:	bf00      	nop
 8007316:	e7fe      	b.n	8007316 <vTaskStartScheduler+0xa6>
}
 8007318:	bf00      	nop
 800731a:	3718      	adds	r7, #24
 800731c:	46bd      	mov	sp, r7
 800731e:	bd80      	pop	{r7, pc}
 8007320:	080085d4 	.word	0x080085d4
 8007324:	080078e5 	.word	0x080078e5
 8007328:	20000c64 	.word	0x20000c64
 800732c:	20000c60 	.word	0x20000c60
 8007330:	20000c4c 	.word	0x20000c4c
 8007334:	20000c44 	.word	0x20000c44

08007338 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007338:	b480      	push	{r7}
 800733a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800733c:	4b04      	ldr	r3, [pc, #16]	; (8007350 <vTaskSuspendAll+0x18>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	3301      	adds	r3, #1
 8007342:	4a03      	ldr	r2, [pc, #12]	; (8007350 <vTaskSuspendAll+0x18>)
 8007344:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8007346:	bf00      	nop
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr
 8007350:	20000c68 	.word	0x20000c68

08007354 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b084      	sub	sp, #16
 8007358:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800735a:	2300      	movs	r3, #0
 800735c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800735e:	2300      	movs	r3, #0
 8007360:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007362:	4b42      	ldr	r3, [pc, #264]	; (800746c <xTaskResumeAll+0x118>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d10c      	bne.n	8007384 <xTaskResumeAll+0x30>
	__asm volatile
 800736a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800736e:	b672      	cpsid	i
 8007370:	f383 8811 	msr	BASEPRI, r3
 8007374:	f3bf 8f6f 	isb	sy
 8007378:	f3bf 8f4f 	dsb	sy
 800737c:	b662      	cpsie	i
 800737e:	603b      	str	r3, [r7, #0]
}
 8007380:	bf00      	nop
 8007382:	e7fe      	b.n	8007382 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007384:	f000 fda2 	bl	8007ecc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007388:	4b38      	ldr	r3, [pc, #224]	; (800746c <xTaskResumeAll+0x118>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	3b01      	subs	r3, #1
 800738e:	4a37      	ldr	r2, [pc, #220]	; (800746c <xTaskResumeAll+0x118>)
 8007390:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007392:	4b36      	ldr	r3, [pc, #216]	; (800746c <xTaskResumeAll+0x118>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d161      	bne.n	800745e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800739a:	4b35      	ldr	r3, [pc, #212]	; (8007470 <xTaskResumeAll+0x11c>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d05d      	beq.n	800745e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80073a2:	e02e      	b.n	8007402 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073a4:	4b33      	ldr	r3, [pc, #204]	; (8007474 <xTaskResumeAll+0x120>)
 80073a6:	68db      	ldr	r3, [r3, #12]
 80073a8:	68db      	ldr	r3, [r3, #12]
 80073aa:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	3318      	adds	r3, #24
 80073b0:	4618      	mov	r0, r3
 80073b2:	f7ff f994 	bl	80066de <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	3304      	adds	r3, #4
 80073ba:	4618      	mov	r0, r3
 80073bc:	f7ff f98f 	bl	80066de <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073c4:	2201      	movs	r2, #1
 80073c6:	409a      	lsls	r2, r3
 80073c8:	4b2b      	ldr	r3, [pc, #172]	; (8007478 <xTaskResumeAll+0x124>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4313      	orrs	r3, r2
 80073ce:	4a2a      	ldr	r2, [pc, #168]	; (8007478 <xTaskResumeAll+0x124>)
 80073d0:	6013      	str	r3, [r2, #0]
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073d6:	4613      	mov	r3, r2
 80073d8:	009b      	lsls	r3, r3, #2
 80073da:	4413      	add	r3, r2
 80073dc:	009b      	lsls	r3, r3, #2
 80073de:	4a27      	ldr	r2, [pc, #156]	; (800747c <xTaskResumeAll+0x128>)
 80073e0:	441a      	add	r2, r3
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	3304      	adds	r3, #4
 80073e6:	4619      	mov	r1, r3
 80073e8:	4610      	mov	r0, r2
 80073ea:	f7ff f91b 	bl	8006624 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073f2:	4b23      	ldr	r3, [pc, #140]	; (8007480 <xTaskResumeAll+0x12c>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073f8:	429a      	cmp	r2, r3
 80073fa:	d302      	bcc.n	8007402 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80073fc:	4b21      	ldr	r3, [pc, #132]	; (8007484 <xTaskResumeAll+0x130>)
 80073fe:	2201      	movs	r2, #1
 8007400:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007402:	4b1c      	ldr	r3, [pc, #112]	; (8007474 <xTaskResumeAll+0x120>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d1cc      	bne.n	80073a4 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d001      	beq.n	8007414 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007410:	f000 fb20 	bl	8007a54 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007414:	4b1c      	ldr	r3, [pc, #112]	; (8007488 <xTaskResumeAll+0x134>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d010      	beq.n	8007442 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007420:	f000 f836 	bl	8007490 <xTaskIncrementTick>
 8007424:	4603      	mov	r3, r0
 8007426:	2b00      	cmp	r3, #0
 8007428:	d002      	beq.n	8007430 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800742a:	4b16      	ldr	r3, [pc, #88]	; (8007484 <xTaskResumeAll+0x130>)
 800742c:	2201      	movs	r2, #1
 800742e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	3b01      	subs	r3, #1
 8007434:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d1f1      	bne.n	8007420 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 800743c:	4b12      	ldr	r3, [pc, #72]	; (8007488 <xTaskResumeAll+0x134>)
 800743e:	2200      	movs	r2, #0
 8007440:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007442:	4b10      	ldr	r3, [pc, #64]	; (8007484 <xTaskResumeAll+0x130>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d009      	beq.n	800745e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800744a:	2301      	movs	r3, #1
 800744c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800744e:	4b0f      	ldr	r3, [pc, #60]	; (800748c <xTaskResumeAll+0x138>)
 8007450:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007454:	601a      	str	r2, [r3, #0]
 8007456:	f3bf 8f4f 	dsb	sy
 800745a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800745e:	f000 fd69 	bl	8007f34 <vPortExitCritical>

	return xAlreadyYielded;
 8007462:	68bb      	ldr	r3, [r7, #8]
}
 8007464:	4618      	mov	r0, r3
 8007466:	3710      	adds	r7, #16
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}
 800746c:	20000c68 	.word	0x20000c68
 8007470:	20000c40 	.word	0x20000c40
 8007474:	20000c00 	.word	0x20000c00
 8007478:	20000c48 	.word	0x20000c48
 800747c:	20000b44 	.word	0x20000b44
 8007480:	20000b40 	.word	0x20000b40
 8007484:	20000c54 	.word	0x20000c54
 8007488:	20000c50 	.word	0x20000c50
 800748c:	e000ed04 	.word	0xe000ed04

08007490 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b086      	sub	sp, #24
 8007494:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007496:	2300      	movs	r3, #0
 8007498:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800749a:	4b4f      	ldr	r3, [pc, #316]	; (80075d8 <xTaskIncrementTick+0x148>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	f040 808a 	bne.w	80075b8 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80074a4:	4b4d      	ldr	r3, [pc, #308]	; (80075dc <xTaskIncrementTick+0x14c>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	3301      	adds	r3, #1
 80074aa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80074ac:	4a4b      	ldr	r2, [pc, #300]	; (80075dc <xTaskIncrementTick+0x14c>)
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d122      	bne.n	80074fe <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 80074b8:	4b49      	ldr	r3, [pc, #292]	; (80075e0 <xTaskIncrementTick+0x150>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d00c      	beq.n	80074dc <xTaskIncrementTick+0x4c>
	__asm volatile
 80074c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074c6:	b672      	cpsid	i
 80074c8:	f383 8811 	msr	BASEPRI, r3
 80074cc:	f3bf 8f6f 	isb	sy
 80074d0:	f3bf 8f4f 	dsb	sy
 80074d4:	b662      	cpsie	i
 80074d6:	603b      	str	r3, [r7, #0]
}
 80074d8:	bf00      	nop
 80074da:	e7fe      	b.n	80074da <xTaskIncrementTick+0x4a>
 80074dc:	4b40      	ldr	r3, [pc, #256]	; (80075e0 <xTaskIncrementTick+0x150>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	60fb      	str	r3, [r7, #12]
 80074e2:	4b40      	ldr	r3, [pc, #256]	; (80075e4 <xTaskIncrementTick+0x154>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	4a3e      	ldr	r2, [pc, #248]	; (80075e0 <xTaskIncrementTick+0x150>)
 80074e8:	6013      	str	r3, [r2, #0]
 80074ea:	4a3e      	ldr	r2, [pc, #248]	; (80075e4 <xTaskIncrementTick+0x154>)
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	6013      	str	r3, [r2, #0]
 80074f0:	4b3d      	ldr	r3, [pc, #244]	; (80075e8 <xTaskIncrementTick+0x158>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	3301      	adds	r3, #1
 80074f6:	4a3c      	ldr	r2, [pc, #240]	; (80075e8 <xTaskIncrementTick+0x158>)
 80074f8:	6013      	str	r3, [r2, #0]
 80074fa:	f000 faab 	bl	8007a54 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80074fe:	4b3b      	ldr	r3, [pc, #236]	; (80075ec <xTaskIncrementTick+0x15c>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	693a      	ldr	r2, [r7, #16]
 8007504:	429a      	cmp	r2, r3
 8007506:	d348      	bcc.n	800759a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007508:	4b35      	ldr	r3, [pc, #212]	; (80075e0 <xTaskIncrementTick+0x150>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d104      	bne.n	800751c <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007512:	4b36      	ldr	r3, [pc, #216]	; (80075ec <xTaskIncrementTick+0x15c>)
 8007514:	f04f 32ff 	mov.w	r2, #4294967295
 8007518:	601a      	str	r2, [r3, #0]
					break;
 800751a:	e03e      	b.n	800759a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800751c:	4b30      	ldr	r3, [pc, #192]	; (80075e0 <xTaskIncrementTick+0x150>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	68db      	ldr	r3, [r3, #12]
 8007522:	68db      	ldr	r3, [r3, #12]
 8007524:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	685b      	ldr	r3, [r3, #4]
 800752a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800752c:	693a      	ldr	r2, [r7, #16]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	429a      	cmp	r2, r3
 8007532:	d203      	bcs.n	800753c <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007534:	4a2d      	ldr	r2, [pc, #180]	; (80075ec <xTaskIncrementTick+0x15c>)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800753a:	e02e      	b.n	800759a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	3304      	adds	r3, #4
 8007540:	4618      	mov	r0, r3
 8007542:	f7ff f8cc 	bl	80066de <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800754a:	2b00      	cmp	r3, #0
 800754c:	d004      	beq.n	8007558 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	3318      	adds	r3, #24
 8007552:	4618      	mov	r0, r3
 8007554:	f7ff f8c3 	bl	80066de <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007558:	68bb      	ldr	r3, [r7, #8]
 800755a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800755c:	2201      	movs	r2, #1
 800755e:	409a      	lsls	r2, r3
 8007560:	4b23      	ldr	r3, [pc, #140]	; (80075f0 <xTaskIncrementTick+0x160>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4313      	orrs	r3, r2
 8007566:	4a22      	ldr	r2, [pc, #136]	; (80075f0 <xTaskIncrementTick+0x160>)
 8007568:	6013      	str	r3, [r2, #0]
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800756e:	4613      	mov	r3, r2
 8007570:	009b      	lsls	r3, r3, #2
 8007572:	4413      	add	r3, r2
 8007574:	009b      	lsls	r3, r3, #2
 8007576:	4a1f      	ldr	r2, [pc, #124]	; (80075f4 <xTaskIncrementTick+0x164>)
 8007578:	441a      	add	r2, r3
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	3304      	adds	r3, #4
 800757e:	4619      	mov	r1, r3
 8007580:	4610      	mov	r0, r2
 8007582:	f7ff f84f 	bl	8006624 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800758a:	4b1b      	ldr	r3, [pc, #108]	; (80075f8 <xTaskIncrementTick+0x168>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007590:	429a      	cmp	r2, r3
 8007592:	d3b9      	bcc.n	8007508 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 8007594:	2301      	movs	r3, #1
 8007596:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007598:	e7b6      	b.n	8007508 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800759a:	4b17      	ldr	r3, [pc, #92]	; (80075f8 <xTaskIncrementTick+0x168>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075a0:	4914      	ldr	r1, [pc, #80]	; (80075f4 <xTaskIncrementTick+0x164>)
 80075a2:	4613      	mov	r3, r2
 80075a4:	009b      	lsls	r3, r3, #2
 80075a6:	4413      	add	r3, r2
 80075a8:	009b      	lsls	r3, r3, #2
 80075aa:	440b      	add	r3, r1
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	2b01      	cmp	r3, #1
 80075b0:	d907      	bls.n	80075c2 <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 80075b2:	2301      	movs	r3, #1
 80075b4:	617b      	str	r3, [r7, #20]
 80075b6:	e004      	b.n	80075c2 <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80075b8:	4b10      	ldr	r3, [pc, #64]	; (80075fc <xTaskIncrementTick+0x16c>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	3301      	adds	r3, #1
 80075be:	4a0f      	ldr	r2, [pc, #60]	; (80075fc <xTaskIncrementTick+0x16c>)
 80075c0:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80075c2:	4b0f      	ldr	r3, [pc, #60]	; (8007600 <xTaskIncrementTick+0x170>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d001      	beq.n	80075ce <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 80075ca:	2301      	movs	r3, #1
 80075cc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80075ce:	697b      	ldr	r3, [r7, #20]
}
 80075d0:	4618      	mov	r0, r3
 80075d2:	3718      	adds	r7, #24
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bd80      	pop	{r7, pc}
 80075d8:	20000c68 	.word	0x20000c68
 80075dc:	20000c44 	.word	0x20000c44
 80075e0:	20000bf8 	.word	0x20000bf8
 80075e4:	20000bfc 	.word	0x20000bfc
 80075e8:	20000c58 	.word	0x20000c58
 80075ec:	20000c60 	.word	0x20000c60
 80075f0:	20000c48 	.word	0x20000c48
 80075f4:	20000b44 	.word	0x20000b44
 80075f8:	20000b40 	.word	0x20000b40
 80075fc:	20000c50 	.word	0x20000c50
 8007600:	20000c54 	.word	0x20000c54

08007604 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007604:	b480      	push	{r7}
 8007606:	b087      	sub	sp, #28
 8007608:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800760a:	4b28      	ldr	r3, [pc, #160]	; (80076ac <vTaskSwitchContext+0xa8>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d003      	beq.n	800761a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007612:	4b27      	ldr	r3, [pc, #156]	; (80076b0 <vTaskSwitchContext+0xac>)
 8007614:	2201      	movs	r2, #1
 8007616:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007618:	e041      	b.n	800769e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800761a:	4b25      	ldr	r3, [pc, #148]	; (80076b0 <vTaskSwitchContext+0xac>)
 800761c:	2200      	movs	r2, #0
 800761e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007620:	4b24      	ldr	r3, [pc, #144]	; (80076b4 <vTaskSwitchContext+0xb0>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	fab3 f383 	clz	r3, r3
 800762c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800762e:	7afb      	ldrb	r3, [r7, #11]
 8007630:	f1c3 031f 	rsb	r3, r3, #31
 8007634:	617b      	str	r3, [r7, #20]
 8007636:	4920      	ldr	r1, [pc, #128]	; (80076b8 <vTaskSwitchContext+0xb4>)
 8007638:	697a      	ldr	r2, [r7, #20]
 800763a:	4613      	mov	r3, r2
 800763c:	009b      	lsls	r3, r3, #2
 800763e:	4413      	add	r3, r2
 8007640:	009b      	lsls	r3, r3, #2
 8007642:	440b      	add	r3, r1
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d10c      	bne.n	8007664 <vTaskSwitchContext+0x60>
	__asm volatile
 800764a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800764e:	b672      	cpsid	i
 8007650:	f383 8811 	msr	BASEPRI, r3
 8007654:	f3bf 8f6f 	isb	sy
 8007658:	f3bf 8f4f 	dsb	sy
 800765c:	b662      	cpsie	i
 800765e:	607b      	str	r3, [r7, #4]
}
 8007660:	bf00      	nop
 8007662:	e7fe      	b.n	8007662 <vTaskSwitchContext+0x5e>
 8007664:	697a      	ldr	r2, [r7, #20]
 8007666:	4613      	mov	r3, r2
 8007668:	009b      	lsls	r3, r3, #2
 800766a:	4413      	add	r3, r2
 800766c:	009b      	lsls	r3, r3, #2
 800766e:	4a12      	ldr	r2, [pc, #72]	; (80076b8 <vTaskSwitchContext+0xb4>)
 8007670:	4413      	add	r3, r2
 8007672:	613b      	str	r3, [r7, #16]
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	685a      	ldr	r2, [r3, #4]
 800767a:	693b      	ldr	r3, [r7, #16]
 800767c:	605a      	str	r2, [r3, #4]
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	685a      	ldr	r2, [r3, #4]
 8007682:	693b      	ldr	r3, [r7, #16]
 8007684:	3308      	adds	r3, #8
 8007686:	429a      	cmp	r2, r3
 8007688:	d104      	bne.n	8007694 <vTaskSwitchContext+0x90>
 800768a:	693b      	ldr	r3, [r7, #16]
 800768c:	685b      	ldr	r3, [r3, #4]
 800768e:	685a      	ldr	r2, [r3, #4]
 8007690:	693b      	ldr	r3, [r7, #16]
 8007692:	605a      	str	r2, [r3, #4]
 8007694:	693b      	ldr	r3, [r7, #16]
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	68db      	ldr	r3, [r3, #12]
 800769a:	4a08      	ldr	r2, [pc, #32]	; (80076bc <vTaskSwitchContext+0xb8>)
 800769c:	6013      	str	r3, [r2, #0]
}
 800769e:	bf00      	nop
 80076a0:	371c      	adds	r7, #28
 80076a2:	46bd      	mov	sp, r7
 80076a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a8:	4770      	bx	lr
 80076aa:	bf00      	nop
 80076ac:	20000c68 	.word	0x20000c68
 80076b0:	20000c54 	.word	0x20000c54
 80076b4:	20000c48 	.word	0x20000c48
 80076b8:	20000b44 	.word	0x20000b44
 80076bc:	20000b40 	.word	0x20000b40

080076c0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b084      	sub	sp, #16
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
 80076c8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d10c      	bne.n	80076ea <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 80076d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076d4:	b672      	cpsid	i
 80076d6:	f383 8811 	msr	BASEPRI, r3
 80076da:	f3bf 8f6f 	isb	sy
 80076de:	f3bf 8f4f 	dsb	sy
 80076e2:	b662      	cpsie	i
 80076e4:	60fb      	str	r3, [r7, #12]
}
 80076e6:	bf00      	nop
 80076e8:	e7fe      	b.n	80076e8 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80076ea:	4b07      	ldr	r3, [pc, #28]	; (8007708 <vTaskPlaceOnEventList+0x48>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	3318      	adds	r3, #24
 80076f0:	4619      	mov	r1, r3
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f7fe ffba 	bl	800666c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80076f8:	2101      	movs	r1, #1
 80076fa:	6838      	ldr	r0, [r7, #0]
 80076fc:	f000 fa72 	bl	8007be4 <prvAddCurrentTaskToDelayedList>
}
 8007700:	bf00      	nop
 8007702:	3710      	adds	r7, #16
 8007704:	46bd      	mov	sp, r7
 8007706:	bd80      	pop	{r7, pc}
 8007708:	20000b40 	.word	0x20000b40

0800770c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b086      	sub	sp, #24
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	68db      	ldr	r3, [r3, #12]
 8007718:	68db      	ldr	r3, [r3, #12]
 800771a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d10c      	bne.n	800773c <xTaskRemoveFromEventList+0x30>
	__asm volatile
 8007722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007726:	b672      	cpsid	i
 8007728:	f383 8811 	msr	BASEPRI, r3
 800772c:	f3bf 8f6f 	isb	sy
 8007730:	f3bf 8f4f 	dsb	sy
 8007734:	b662      	cpsie	i
 8007736:	60fb      	str	r3, [r7, #12]
}
 8007738:	bf00      	nop
 800773a:	e7fe      	b.n	800773a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800773c:	693b      	ldr	r3, [r7, #16]
 800773e:	3318      	adds	r3, #24
 8007740:	4618      	mov	r0, r3
 8007742:	f7fe ffcc 	bl	80066de <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007746:	4b1d      	ldr	r3, [pc, #116]	; (80077bc <xTaskRemoveFromEventList+0xb0>)
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d11c      	bne.n	8007788 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800774e:	693b      	ldr	r3, [r7, #16]
 8007750:	3304      	adds	r3, #4
 8007752:	4618      	mov	r0, r3
 8007754:	f7fe ffc3 	bl	80066de <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007758:	693b      	ldr	r3, [r7, #16]
 800775a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800775c:	2201      	movs	r2, #1
 800775e:	409a      	lsls	r2, r3
 8007760:	4b17      	ldr	r3, [pc, #92]	; (80077c0 <xTaskRemoveFromEventList+0xb4>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4313      	orrs	r3, r2
 8007766:	4a16      	ldr	r2, [pc, #88]	; (80077c0 <xTaskRemoveFromEventList+0xb4>)
 8007768:	6013      	str	r3, [r2, #0]
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800776e:	4613      	mov	r3, r2
 8007770:	009b      	lsls	r3, r3, #2
 8007772:	4413      	add	r3, r2
 8007774:	009b      	lsls	r3, r3, #2
 8007776:	4a13      	ldr	r2, [pc, #76]	; (80077c4 <xTaskRemoveFromEventList+0xb8>)
 8007778:	441a      	add	r2, r3
 800777a:	693b      	ldr	r3, [r7, #16]
 800777c:	3304      	adds	r3, #4
 800777e:	4619      	mov	r1, r3
 8007780:	4610      	mov	r0, r2
 8007782:	f7fe ff4f 	bl	8006624 <vListInsertEnd>
 8007786:	e005      	b.n	8007794 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007788:	693b      	ldr	r3, [r7, #16]
 800778a:	3318      	adds	r3, #24
 800778c:	4619      	mov	r1, r3
 800778e:	480e      	ldr	r0, [pc, #56]	; (80077c8 <xTaskRemoveFromEventList+0xbc>)
 8007790:	f7fe ff48 	bl	8006624 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007798:	4b0c      	ldr	r3, [pc, #48]	; (80077cc <xTaskRemoveFromEventList+0xc0>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800779e:	429a      	cmp	r2, r3
 80077a0:	d905      	bls.n	80077ae <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80077a2:	2301      	movs	r3, #1
 80077a4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80077a6:	4b0a      	ldr	r3, [pc, #40]	; (80077d0 <xTaskRemoveFromEventList+0xc4>)
 80077a8:	2201      	movs	r2, #1
 80077aa:	601a      	str	r2, [r3, #0]
 80077ac:	e001      	b.n	80077b2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80077ae:	2300      	movs	r3, #0
 80077b0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80077b2:	697b      	ldr	r3, [r7, #20]
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3718      	adds	r7, #24
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}
 80077bc:	20000c68 	.word	0x20000c68
 80077c0:	20000c48 	.word	0x20000c48
 80077c4:	20000b44 	.word	0x20000b44
 80077c8:	20000c00 	.word	0x20000c00
 80077cc:	20000b40 	.word	0x20000b40
 80077d0:	20000c54 	.word	0x20000c54

080077d4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80077d4:	b480      	push	{r7}
 80077d6:	b083      	sub	sp, #12
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80077dc:	4b06      	ldr	r3, [pc, #24]	; (80077f8 <vTaskInternalSetTimeOutState+0x24>)
 80077de:	681a      	ldr	r2, [r3, #0]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80077e4:	4b05      	ldr	r3, [pc, #20]	; (80077fc <vTaskInternalSetTimeOutState+0x28>)
 80077e6:	681a      	ldr	r2, [r3, #0]
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	605a      	str	r2, [r3, #4]
}
 80077ec:	bf00      	nop
 80077ee:	370c      	adds	r7, #12
 80077f0:	46bd      	mov	sp, r7
 80077f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f6:	4770      	bx	lr
 80077f8:	20000c58 	.word	0x20000c58
 80077fc:	20000c44 	.word	0x20000c44

08007800 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b088      	sub	sp, #32
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d10c      	bne.n	800782a <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8007810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007814:	b672      	cpsid	i
 8007816:	f383 8811 	msr	BASEPRI, r3
 800781a:	f3bf 8f6f 	isb	sy
 800781e:	f3bf 8f4f 	dsb	sy
 8007822:	b662      	cpsie	i
 8007824:	613b      	str	r3, [r7, #16]
}
 8007826:	bf00      	nop
 8007828:	e7fe      	b.n	8007828 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d10c      	bne.n	800784a <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 8007830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007834:	b672      	cpsid	i
 8007836:	f383 8811 	msr	BASEPRI, r3
 800783a:	f3bf 8f6f 	isb	sy
 800783e:	f3bf 8f4f 	dsb	sy
 8007842:	b662      	cpsie	i
 8007844:	60fb      	str	r3, [r7, #12]
}
 8007846:	bf00      	nop
 8007848:	e7fe      	b.n	8007848 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800784a:	f000 fb3f 	bl	8007ecc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800784e:	4b1d      	ldr	r3, [pc, #116]	; (80078c4 <xTaskCheckForTimeOut+0xc4>)
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	685b      	ldr	r3, [r3, #4]
 8007858:	69ba      	ldr	r2, [r7, #24]
 800785a:	1ad3      	subs	r3, r2, r3
 800785c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007866:	d102      	bne.n	800786e <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007868:	2300      	movs	r3, #0
 800786a:	61fb      	str	r3, [r7, #28]
 800786c:	e023      	b.n	80078b6 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681a      	ldr	r2, [r3, #0]
 8007872:	4b15      	ldr	r3, [pc, #84]	; (80078c8 <xTaskCheckForTimeOut+0xc8>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	429a      	cmp	r2, r3
 8007878:	d007      	beq.n	800788a <xTaskCheckForTimeOut+0x8a>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	69ba      	ldr	r2, [r7, #24]
 8007880:	429a      	cmp	r2, r3
 8007882:	d302      	bcc.n	800788a <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007884:	2301      	movs	r3, #1
 8007886:	61fb      	str	r3, [r7, #28]
 8007888:	e015      	b.n	80078b6 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	697a      	ldr	r2, [r7, #20]
 8007890:	429a      	cmp	r2, r3
 8007892:	d20b      	bcs.n	80078ac <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	681a      	ldr	r2, [r3, #0]
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	1ad2      	subs	r2, r2, r3
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80078a0:	6878      	ldr	r0, [r7, #4]
 80078a2:	f7ff ff97 	bl	80077d4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80078a6:	2300      	movs	r3, #0
 80078a8:	61fb      	str	r3, [r7, #28]
 80078aa:	e004      	b.n	80078b6 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	2200      	movs	r2, #0
 80078b0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80078b2:	2301      	movs	r3, #1
 80078b4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80078b6:	f000 fb3d 	bl	8007f34 <vPortExitCritical>

	return xReturn;
 80078ba:	69fb      	ldr	r3, [r7, #28]
}
 80078bc:	4618      	mov	r0, r3
 80078be:	3720      	adds	r7, #32
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bd80      	pop	{r7, pc}
 80078c4:	20000c44 	.word	0x20000c44
 80078c8:	20000c58 	.word	0x20000c58

080078cc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80078cc:	b480      	push	{r7}
 80078ce:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80078d0:	4b03      	ldr	r3, [pc, #12]	; (80078e0 <vTaskMissedYield+0x14>)
 80078d2:	2201      	movs	r2, #1
 80078d4:	601a      	str	r2, [r3, #0]
}
 80078d6:	bf00      	nop
 80078d8:	46bd      	mov	sp, r7
 80078da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078de:	4770      	bx	lr
 80078e0:	20000c54 	.word	0x20000c54

080078e4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b082      	sub	sp, #8
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80078ec:	f000 f852 	bl	8007994 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80078f0:	4b06      	ldr	r3, [pc, #24]	; (800790c <prvIdleTask+0x28>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	2b01      	cmp	r3, #1
 80078f6:	d9f9      	bls.n	80078ec <prvIdleTask+0x8>
			{
				taskYIELD();
 80078f8:	4b05      	ldr	r3, [pc, #20]	; (8007910 <prvIdleTask+0x2c>)
 80078fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80078fe:	601a      	str	r2, [r3, #0]
 8007900:	f3bf 8f4f 	dsb	sy
 8007904:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007908:	e7f0      	b.n	80078ec <prvIdleTask+0x8>
 800790a:	bf00      	nop
 800790c:	20000b44 	.word	0x20000b44
 8007910:	e000ed04 	.word	0xe000ed04

08007914 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b082      	sub	sp, #8
 8007918:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800791a:	2300      	movs	r3, #0
 800791c:	607b      	str	r3, [r7, #4]
 800791e:	e00c      	b.n	800793a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007920:	687a      	ldr	r2, [r7, #4]
 8007922:	4613      	mov	r3, r2
 8007924:	009b      	lsls	r3, r3, #2
 8007926:	4413      	add	r3, r2
 8007928:	009b      	lsls	r3, r3, #2
 800792a:	4a12      	ldr	r2, [pc, #72]	; (8007974 <prvInitialiseTaskLists+0x60>)
 800792c:	4413      	add	r3, r2
 800792e:	4618      	mov	r0, r3
 8007930:	f7fe fe4b 	bl	80065ca <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	3301      	adds	r3, #1
 8007938:	607b      	str	r3, [r7, #4]
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2b06      	cmp	r3, #6
 800793e:	d9ef      	bls.n	8007920 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007940:	480d      	ldr	r0, [pc, #52]	; (8007978 <prvInitialiseTaskLists+0x64>)
 8007942:	f7fe fe42 	bl	80065ca <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007946:	480d      	ldr	r0, [pc, #52]	; (800797c <prvInitialiseTaskLists+0x68>)
 8007948:	f7fe fe3f 	bl	80065ca <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800794c:	480c      	ldr	r0, [pc, #48]	; (8007980 <prvInitialiseTaskLists+0x6c>)
 800794e:	f7fe fe3c 	bl	80065ca <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007952:	480c      	ldr	r0, [pc, #48]	; (8007984 <prvInitialiseTaskLists+0x70>)
 8007954:	f7fe fe39 	bl	80065ca <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007958:	480b      	ldr	r0, [pc, #44]	; (8007988 <prvInitialiseTaskLists+0x74>)
 800795a:	f7fe fe36 	bl	80065ca <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800795e:	4b0b      	ldr	r3, [pc, #44]	; (800798c <prvInitialiseTaskLists+0x78>)
 8007960:	4a05      	ldr	r2, [pc, #20]	; (8007978 <prvInitialiseTaskLists+0x64>)
 8007962:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007964:	4b0a      	ldr	r3, [pc, #40]	; (8007990 <prvInitialiseTaskLists+0x7c>)
 8007966:	4a05      	ldr	r2, [pc, #20]	; (800797c <prvInitialiseTaskLists+0x68>)
 8007968:	601a      	str	r2, [r3, #0]
}
 800796a:	bf00      	nop
 800796c:	3708      	adds	r7, #8
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}
 8007972:	bf00      	nop
 8007974:	20000b44 	.word	0x20000b44
 8007978:	20000bd0 	.word	0x20000bd0
 800797c:	20000be4 	.word	0x20000be4
 8007980:	20000c00 	.word	0x20000c00
 8007984:	20000c14 	.word	0x20000c14
 8007988:	20000c2c 	.word	0x20000c2c
 800798c:	20000bf8 	.word	0x20000bf8
 8007990:	20000bfc 	.word	0x20000bfc

08007994 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b082      	sub	sp, #8
 8007998:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800799a:	e019      	b.n	80079d0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800799c:	f000 fa96 	bl	8007ecc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079a0:	4b10      	ldr	r3, [pc, #64]	; (80079e4 <prvCheckTasksWaitingTermination+0x50>)
 80079a2:	68db      	ldr	r3, [r3, #12]
 80079a4:	68db      	ldr	r3, [r3, #12]
 80079a6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	3304      	adds	r3, #4
 80079ac:	4618      	mov	r0, r3
 80079ae:	f7fe fe96 	bl	80066de <uxListRemove>
				--uxCurrentNumberOfTasks;
 80079b2:	4b0d      	ldr	r3, [pc, #52]	; (80079e8 <prvCheckTasksWaitingTermination+0x54>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	3b01      	subs	r3, #1
 80079b8:	4a0b      	ldr	r2, [pc, #44]	; (80079e8 <prvCheckTasksWaitingTermination+0x54>)
 80079ba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80079bc:	4b0b      	ldr	r3, [pc, #44]	; (80079ec <prvCheckTasksWaitingTermination+0x58>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	3b01      	subs	r3, #1
 80079c2:	4a0a      	ldr	r2, [pc, #40]	; (80079ec <prvCheckTasksWaitingTermination+0x58>)
 80079c4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80079c6:	f000 fab5 	bl	8007f34 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f000 f810 	bl	80079f0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80079d0:	4b06      	ldr	r3, [pc, #24]	; (80079ec <prvCheckTasksWaitingTermination+0x58>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d1e1      	bne.n	800799c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80079d8:	bf00      	nop
 80079da:	bf00      	nop
 80079dc:	3708      	adds	r7, #8
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}
 80079e2:	bf00      	nop
 80079e4:	20000c14 	.word	0x20000c14
 80079e8:	20000c40 	.word	0x20000c40
 80079ec:	20000c28 	.word	0x20000c28

080079f0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b084      	sub	sp, #16
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d108      	bne.n	8007a14 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a06:	4618      	mov	r0, r3
 8007a08:	f000 fc56 	bl	80082b8 <vPortFree>
				vPortFree( pxTCB );
 8007a0c:	6878      	ldr	r0, [r7, #4]
 8007a0e:	f000 fc53 	bl	80082b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007a12:	e01a      	b.n	8007a4a <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a1a:	2b01      	cmp	r3, #1
 8007a1c:	d103      	bne.n	8007a26 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	f000 fc4a 	bl	80082b8 <vPortFree>
	}
 8007a24:	e011      	b.n	8007a4a <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a2c:	2b02      	cmp	r3, #2
 8007a2e:	d00c      	beq.n	8007a4a <prvDeleteTCB+0x5a>
	__asm volatile
 8007a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a34:	b672      	cpsid	i
 8007a36:	f383 8811 	msr	BASEPRI, r3
 8007a3a:	f3bf 8f6f 	isb	sy
 8007a3e:	f3bf 8f4f 	dsb	sy
 8007a42:	b662      	cpsie	i
 8007a44:	60fb      	str	r3, [r7, #12]
}
 8007a46:	bf00      	nop
 8007a48:	e7fe      	b.n	8007a48 <prvDeleteTCB+0x58>
	}
 8007a4a:	bf00      	nop
 8007a4c:	3710      	adds	r7, #16
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	bd80      	pop	{r7, pc}
	...

08007a54 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007a54:	b480      	push	{r7}
 8007a56:	b083      	sub	sp, #12
 8007a58:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007a5a:	4b0c      	ldr	r3, [pc, #48]	; (8007a8c <prvResetNextTaskUnblockTime+0x38>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d104      	bne.n	8007a6e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007a64:	4b0a      	ldr	r3, [pc, #40]	; (8007a90 <prvResetNextTaskUnblockTime+0x3c>)
 8007a66:	f04f 32ff 	mov.w	r2, #4294967295
 8007a6a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007a6c:	e008      	b.n	8007a80 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a6e:	4b07      	ldr	r3, [pc, #28]	; (8007a8c <prvResetNextTaskUnblockTime+0x38>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	68db      	ldr	r3, [r3, #12]
 8007a74:	68db      	ldr	r3, [r3, #12]
 8007a76:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	4a04      	ldr	r2, [pc, #16]	; (8007a90 <prvResetNextTaskUnblockTime+0x3c>)
 8007a7e:	6013      	str	r3, [r2, #0]
}
 8007a80:	bf00      	nop
 8007a82:	370c      	adds	r7, #12
 8007a84:	46bd      	mov	sp, r7
 8007a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8a:	4770      	bx	lr
 8007a8c:	20000bf8 	.word	0x20000bf8
 8007a90:	20000c60 	.word	0x20000c60

08007a94 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007a94:	b480      	push	{r7}
 8007a96:	b083      	sub	sp, #12
 8007a98:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007a9a:	4b0b      	ldr	r3, [pc, #44]	; (8007ac8 <xTaskGetSchedulerState+0x34>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d102      	bne.n	8007aa8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	607b      	str	r3, [r7, #4]
 8007aa6:	e008      	b.n	8007aba <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007aa8:	4b08      	ldr	r3, [pc, #32]	; (8007acc <xTaskGetSchedulerState+0x38>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d102      	bne.n	8007ab6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007ab0:	2302      	movs	r3, #2
 8007ab2:	607b      	str	r3, [r7, #4]
 8007ab4:	e001      	b.n	8007aba <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007aba:	687b      	ldr	r3, [r7, #4]
	}
 8007abc:	4618      	mov	r0, r3
 8007abe:	370c      	adds	r7, #12
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac6:	4770      	bx	lr
 8007ac8:	20000c4c 	.word	0x20000c4c
 8007acc:	20000c68 	.word	0x20000c68

08007ad0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b086      	sub	sp, #24
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007adc:	2300      	movs	r3, #0
 8007ade:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d072      	beq.n	8007bcc <xTaskPriorityDisinherit+0xfc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007ae6:	4b3c      	ldr	r3, [pc, #240]	; (8007bd8 <xTaskPriorityDisinherit+0x108>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	693a      	ldr	r2, [r7, #16]
 8007aec:	429a      	cmp	r2, r3
 8007aee:	d00c      	beq.n	8007b0a <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 8007af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007af4:	b672      	cpsid	i
 8007af6:	f383 8811 	msr	BASEPRI, r3
 8007afa:	f3bf 8f6f 	isb	sy
 8007afe:	f3bf 8f4f 	dsb	sy
 8007b02:	b662      	cpsie	i
 8007b04:	60fb      	str	r3, [r7, #12]
}
 8007b06:	bf00      	nop
 8007b08:	e7fe      	b.n	8007b08 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d10c      	bne.n	8007b2c <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 8007b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b16:	b672      	cpsid	i
 8007b18:	f383 8811 	msr	BASEPRI, r3
 8007b1c:	f3bf 8f6f 	isb	sy
 8007b20:	f3bf 8f4f 	dsb	sy
 8007b24:	b662      	cpsie	i
 8007b26:	60bb      	str	r3, [r7, #8]
}
 8007b28:	bf00      	nop
 8007b2a:	e7fe      	b.n	8007b2a <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b30:	1e5a      	subs	r2, r3, #1
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b3e:	429a      	cmp	r2, r3
 8007b40:	d044      	beq.n	8007bcc <xTaskPriorityDisinherit+0xfc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007b42:	693b      	ldr	r3, [r7, #16]
 8007b44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d140      	bne.n	8007bcc <xTaskPriorityDisinherit+0xfc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007b4a:	693b      	ldr	r3, [r7, #16]
 8007b4c:	3304      	adds	r3, #4
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f7fe fdc5 	bl	80066de <uxListRemove>
 8007b54:	4603      	mov	r3, r0
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d115      	bne.n	8007b86 <xTaskPriorityDisinherit+0xb6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b5e:	491f      	ldr	r1, [pc, #124]	; (8007bdc <xTaskPriorityDisinherit+0x10c>)
 8007b60:	4613      	mov	r3, r2
 8007b62:	009b      	lsls	r3, r3, #2
 8007b64:	4413      	add	r3, r2
 8007b66:	009b      	lsls	r3, r3, #2
 8007b68:	440b      	add	r3, r1
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d10a      	bne.n	8007b86 <xTaskPriorityDisinherit+0xb6>
 8007b70:	693b      	ldr	r3, [r7, #16]
 8007b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b74:	2201      	movs	r2, #1
 8007b76:	fa02 f303 	lsl.w	r3, r2, r3
 8007b7a:	43da      	mvns	r2, r3
 8007b7c:	4b18      	ldr	r3, [pc, #96]	; (8007be0 <xTaskPriorityDisinherit+0x110>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	4013      	ands	r3, r2
 8007b82:	4a17      	ldr	r2, [pc, #92]	; (8007be0 <xTaskPriorityDisinherit+0x110>)
 8007b84:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007b86:	693b      	ldr	r3, [r7, #16]
 8007b88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b8e:	693b      	ldr	r3, [r7, #16]
 8007b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b92:	f1c3 0207 	rsb	r2, r3, #7
 8007b96:	693b      	ldr	r3, [r7, #16]
 8007b98:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007b9a:	693b      	ldr	r3, [r7, #16]
 8007b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b9e:	2201      	movs	r2, #1
 8007ba0:	409a      	lsls	r2, r3
 8007ba2:	4b0f      	ldr	r3, [pc, #60]	; (8007be0 <xTaskPriorityDisinherit+0x110>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	4a0d      	ldr	r2, [pc, #52]	; (8007be0 <xTaskPriorityDisinherit+0x110>)
 8007baa:	6013      	str	r3, [r2, #0]
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bb0:	4613      	mov	r3, r2
 8007bb2:	009b      	lsls	r3, r3, #2
 8007bb4:	4413      	add	r3, r2
 8007bb6:	009b      	lsls	r3, r3, #2
 8007bb8:	4a08      	ldr	r2, [pc, #32]	; (8007bdc <xTaskPriorityDisinherit+0x10c>)
 8007bba:	441a      	add	r2, r3
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	3304      	adds	r3, #4
 8007bc0:	4619      	mov	r1, r3
 8007bc2:	4610      	mov	r0, r2
 8007bc4:	f7fe fd2e 	bl	8006624 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007bc8:	2301      	movs	r3, #1
 8007bca:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007bcc:	697b      	ldr	r3, [r7, #20]
	}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	3718      	adds	r7, #24
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}
 8007bd6:	bf00      	nop
 8007bd8:	20000b40 	.word	0x20000b40
 8007bdc:	20000b44 	.word	0x20000b44
 8007be0:	20000c48 	.word	0x20000c48

08007be4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b084      	sub	sp, #16
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
 8007bec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007bee:	4b29      	ldr	r3, [pc, #164]	; (8007c94 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007bf4:	4b28      	ldr	r3, [pc, #160]	; (8007c98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	3304      	adds	r3, #4
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f7fe fd6f 	bl	80066de <uxListRemove>
 8007c00:	4603      	mov	r3, r0
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d10b      	bne.n	8007c1e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007c06:	4b24      	ldr	r3, [pc, #144]	; (8007c98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c0c:	2201      	movs	r2, #1
 8007c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8007c12:	43da      	mvns	r2, r3
 8007c14:	4b21      	ldr	r3, [pc, #132]	; (8007c9c <prvAddCurrentTaskToDelayedList+0xb8>)
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4013      	ands	r3, r2
 8007c1a:	4a20      	ldr	r2, [pc, #128]	; (8007c9c <prvAddCurrentTaskToDelayedList+0xb8>)
 8007c1c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c24:	d10a      	bne.n	8007c3c <prvAddCurrentTaskToDelayedList+0x58>
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d007      	beq.n	8007c3c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c2c:	4b1a      	ldr	r3, [pc, #104]	; (8007c98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	3304      	adds	r3, #4
 8007c32:	4619      	mov	r1, r3
 8007c34:	481a      	ldr	r0, [pc, #104]	; (8007ca0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007c36:	f7fe fcf5 	bl	8006624 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007c3a:	e026      	b.n	8007c8a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007c3c:	68fa      	ldr	r2, [r7, #12]
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	4413      	add	r3, r2
 8007c42:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007c44:	4b14      	ldr	r3, [pc, #80]	; (8007c98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	68ba      	ldr	r2, [r7, #8]
 8007c4a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007c4c:	68ba      	ldr	r2, [r7, #8]
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	429a      	cmp	r2, r3
 8007c52:	d209      	bcs.n	8007c68 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c54:	4b13      	ldr	r3, [pc, #76]	; (8007ca4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007c56:	681a      	ldr	r2, [r3, #0]
 8007c58:	4b0f      	ldr	r3, [pc, #60]	; (8007c98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	3304      	adds	r3, #4
 8007c5e:	4619      	mov	r1, r3
 8007c60:	4610      	mov	r0, r2
 8007c62:	f7fe fd03 	bl	800666c <vListInsert>
}
 8007c66:	e010      	b.n	8007c8a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c68:	4b0f      	ldr	r3, [pc, #60]	; (8007ca8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007c6a:	681a      	ldr	r2, [r3, #0]
 8007c6c:	4b0a      	ldr	r3, [pc, #40]	; (8007c98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	3304      	adds	r3, #4
 8007c72:	4619      	mov	r1, r3
 8007c74:	4610      	mov	r0, r2
 8007c76:	f7fe fcf9 	bl	800666c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007c7a:	4b0c      	ldr	r3, [pc, #48]	; (8007cac <prvAddCurrentTaskToDelayedList+0xc8>)
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	68ba      	ldr	r2, [r7, #8]
 8007c80:	429a      	cmp	r2, r3
 8007c82:	d202      	bcs.n	8007c8a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007c84:	4a09      	ldr	r2, [pc, #36]	; (8007cac <prvAddCurrentTaskToDelayedList+0xc8>)
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	6013      	str	r3, [r2, #0]
}
 8007c8a:	bf00      	nop
 8007c8c:	3710      	adds	r7, #16
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}
 8007c92:	bf00      	nop
 8007c94:	20000c44 	.word	0x20000c44
 8007c98:	20000b40 	.word	0x20000b40
 8007c9c:	20000c48 	.word	0x20000c48
 8007ca0:	20000c2c 	.word	0x20000c2c
 8007ca4:	20000bfc 	.word	0x20000bfc
 8007ca8:	20000bf8 	.word	0x20000bf8
 8007cac:	20000c60 	.word	0x20000c60

08007cb0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b085      	sub	sp, #20
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	60f8      	str	r0, [r7, #12]
 8007cb8:	60b9      	str	r1, [r7, #8]
 8007cba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	3b04      	subs	r3, #4
 8007cc0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007cc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	3b04      	subs	r3, #4
 8007cce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	f023 0201 	bic.w	r2, r3, #1
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	3b04      	subs	r3, #4
 8007cde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007ce0:	4a0c      	ldr	r2, [pc, #48]	; (8007d14 <pxPortInitialiseStack+0x64>)
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	3b14      	subs	r3, #20
 8007cea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007cec:	687a      	ldr	r2, [r7, #4]
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	3b04      	subs	r3, #4
 8007cf6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	f06f 0202 	mvn.w	r2, #2
 8007cfe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	3b20      	subs	r3, #32
 8007d04:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007d06:	68fb      	ldr	r3, [r7, #12]
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3714      	adds	r7, #20
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d12:	4770      	bx	lr
 8007d14:	08007d19 	.word	0x08007d19

08007d18 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b085      	sub	sp, #20
 8007d1c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007d22:	4b14      	ldr	r3, [pc, #80]	; (8007d74 <prvTaskExitError+0x5c>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d2a:	d00c      	beq.n	8007d46 <prvTaskExitError+0x2e>
	__asm volatile
 8007d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d30:	b672      	cpsid	i
 8007d32:	f383 8811 	msr	BASEPRI, r3
 8007d36:	f3bf 8f6f 	isb	sy
 8007d3a:	f3bf 8f4f 	dsb	sy
 8007d3e:	b662      	cpsie	i
 8007d40:	60fb      	str	r3, [r7, #12]
}
 8007d42:	bf00      	nop
 8007d44:	e7fe      	b.n	8007d44 <prvTaskExitError+0x2c>
	__asm volatile
 8007d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d4a:	b672      	cpsid	i
 8007d4c:	f383 8811 	msr	BASEPRI, r3
 8007d50:	f3bf 8f6f 	isb	sy
 8007d54:	f3bf 8f4f 	dsb	sy
 8007d58:	b662      	cpsie	i
 8007d5a:	60bb      	str	r3, [r7, #8]
}
 8007d5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007d5e:	bf00      	nop
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d0fc      	beq.n	8007d60 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007d66:	bf00      	nop
 8007d68:	bf00      	nop
 8007d6a:	3714      	adds	r7, #20
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr
 8007d74:	20000014 	.word	0x20000014
	...

08007d80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007d80:	4b07      	ldr	r3, [pc, #28]	; (8007da0 <pxCurrentTCBConst2>)
 8007d82:	6819      	ldr	r1, [r3, #0]
 8007d84:	6808      	ldr	r0, [r1, #0]
 8007d86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d8a:	f380 8809 	msr	PSP, r0
 8007d8e:	f3bf 8f6f 	isb	sy
 8007d92:	f04f 0000 	mov.w	r0, #0
 8007d96:	f380 8811 	msr	BASEPRI, r0
 8007d9a:	4770      	bx	lr
 8007d9c:	f3af 8000 	nop.w

08007da0 <pxCurrentTCBConst2>:
 8007da0:	20000b40 	.word	0x20000b40
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007da4:	bf00      	nop
 8007da6:	bf00      	nop

08007da8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007da8:	4808      	ldr	r0, [pc, #32]	; (8007dcc <prvPortStartFirstTask+0x24>)
 8007daa:	6800      	ldr	r0, [r0, #0]
 8007dac:	6800      	ldr	r0, [r0, #0]
 8007dae:	f380 8808 	msr	MSP, r0
 8007db2:	f04f 0000 	mov.w	r0, #0
 8007db6:	f380 8814 	msr	CONTROL, r0
 8007dba:	b662      	cpsie	i
 8007dbc:	b661      	cpsie	f
 8007dbe:	f3bf 8f4f 	dsb	sy
 8007dc2:	f3bf 8f6f 	isb	sy
 8007dc6:	df00      	svc	0
 8007dc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007dca:	bf00      	nop
 8007dcc:	e000ed08 	.word	0xe000ed08

08007dd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b084      	sub	sp, #16
 8007dd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007dd6:	4b37      	ldr	r3, [pc, #220]	; (8007eb4 <xPortStartScheduler+0xe4>)
 8007dd8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	781b      	ldrb	r3, [r3, #0]
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	22ff      	movs	r2, #255	; 0xff
 8007de6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	781b      	ldrb	r3, [r3, #0]
 8007dec:	b2db      	uxtb	r3, r3
 8007dee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007df0:	78fb      	ldrb	r3, [r7, #3]
 8007df2:	b2db      	uxtb	r3, r3
 8007df4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007df8:	b2da      	uxtb	r2, r3
 8007dfa:	4b2f      	ldr	r3, [pc, #188]	; (8007eb8 <xPortStartScheduler+0xe8>)
 8007dfc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007dfe:	4b2f      	ldr	r3, [pc, #188]	; (8007ebc <xPortStartScheduler+0xec>)
 8007e00:	2207      	movs	r2, #7
 8007e02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e04:	e009      	b.n	8007e1a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007e06:	4b2d      	ldr	r3, [pc, #180]	; (8007ebc <xPortStartScheduler+0xec>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	3b01      	subs	r3, #1
 8007e0c:	4a2b      	ldr	r2, [pc, #172]	; (8007ebc <xPortStartScheduler+0xec>)
 8007e0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007e10:	78fb      	ldrb	r3, [r7, #3]
 8007e12:	b2db      	uxtb	r3, r3
 8007e14:	005b      	lsls	r3, r3, #1
 8007e16:	b2db      	uxtb	r3, r3
 8007e18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e1a:	78fb      	ldrb	r3, [r7, #3]
 8007e1c:	b2db      	uxtb	r3, r3
 8007e1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e22:	2b80      	cmp	r3, #128	; 0x80
 8007e24:	d0ef      	beq.n	8007e06 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007e26:	4b25      	ldr	r3, [pc, #148]	; (8007ebc <xPortStartScheduler+0xec>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	f1c3 0307 	rsb	r3, r3, #7
 8007e2e:	2b04      	cmp	r3, #4
 8007e30:	d00c      	beq.n	8007e4c <xPortStartScheduler+0x7c>
	__asm volatile
 8007e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e36:	b672      	cpsid	i
 8007e38:	f383 8811 	msr	BASEPRI, r3
 8007e3c:	f3bf 8f6f 	isb	sy
 8007e40:	f3bf 8f4f 	dsb	sy
 8007e44:	b662      	cpsie	i
 8007e46:	60bb      	str	r3, [r7, #8]
}
 8007e48:	bf00      	nop
 8007e4a:	e7fe      	b.n	8007e4a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007e4c:	4b1b      	ldr	r3, [pc, #108]	; (8007ebc <xPortStartScheduler+0xec>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	021b      	lsls	r3, r3, #8
 8007e52:	4a1a      	ldr	r2, [pc, #104]	; (8007ebc <xPortStartScheduler+0xec>)
 8007e54:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007e56:	4b19      	ldr	r3, [pc, #100]	; (8007ebc <xPortStartScheduler+0xec>)
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007e5e:	4a17      	ldr	r2, [pc, #92]	; (8007ebc <xPortStartScheduler+0xec>)
 8007e60:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	b2da      	uxtb	r2, r3
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007e6a:	4b15      	ldr	r3, [pc, #84]	; (8007ec0 <xPortStartScheduler+0xf0>)
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	4a14      	ldr	r2, [pc, #80]	; (8007ec0 <xPortStartScheduler+0xf0>)
 8007e70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007e74:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007e76:	4b12      	ldr	r3, [pc, #72]	; (8007ec0 <xPortStartScheduler+0xf0>)
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	4a11      	ldr	r2, [pc, #68]	; (8007ec0 <xPortStartScheduler+0xf0>)
 8007e7c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007e80:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007e82:	f000 f8dd 	bl	8008040 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007e86:	4b0f      	ldr	r3, [pc, #60]	; (8007ec4 <xPortStartScheduler+0xf4>)
 8007e88:	2200      	movs	r2, #0
 8007e8a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007e8c:	f000 f8fc 	bl	8008088 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007e90:	4b0d      	ldr	r3, [pc, #52]	; (8007ec8 <xPortStartScheduler+0xf8>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	4a0c      	ldr	r2, [pc, #48]	; (8007ec8 <xPortStartScheduler+0xf8>)
 8007e96:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007e9a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007e9c:	f7ff ff84 	bl	8007da8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007ea0:	f7ff fbb0 	bl	8007604 <vTaskSwitchContext>
	prvTaskExitError();
 8007ea4:	f7ff ff38 	bl	8007d18 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007ea8:	2300      	movs	r3, #0
}
 8007eaa:	4618      	mov	r0, r3
 8007eac:	3710      	adds	r7, #16
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd80      	pop	{r7, pc}
 8007eb2:	bf00      	nop
 8007eb4:	e000e400 	.word	0xe000e400
 8007eb8:	20000c6c 	.word	0x20000c6c
 8007ebc:	20000c70 	.word	0x20000c70
 8007ec0:	e000ed20 	.word	0xe000ed20
 8007ec4:	20000014 	.word	0x20000014
 8007ec8:	e000ef34 	.word	0xe000ef34

08007ecc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007ecc:	b480      	push	{r7}
 8007ece:	b083      	sub	sp, #12
 8007ed0:	af00      	add	r7, sp, #0
	__asm volatile
 8007ed2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ed6:	b672      	cpsid	i
 8007ed8:	f383 8811 	msr	BASEPRI, r3
 8007edc:	f3bf 8f6f 	isb	sy
 8007ee0:	f3bf 8f4f 	dsb	sy
 8007ee4:	b662      	cpsie	i
 8007ee6:	607b      	str	r3, [r7, #4]
}
 8007ee8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007eea:	4b10      	ldr	r3, [pc, #64]	; (8007f2c <vPortEnterCritical+0x60>)
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	3301      	adds	r3, #1
 8007ef0:	4a0e      	ldr	r2, [pc, #56]	; (8007f2c <vPortEnterCritical+0x60>)
 8007ef2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007ef4:	4b0d      	ldr	r3, [pc, #52]	; (8007f2c <vPortEnterCritical+0x60>)
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	d111      	bne.n	8007f20 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007efc:	4b0c      	ldr	r3, [pc, #48]	; (8007f30 <vPortEnterCritical+0x64>)
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	b2db      	uxtb	r3, r3
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d00c      	beq.n	8007f20 <vPortEnterCritical+0x54>
	__asm volatile
 8007f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f0a:	b672      	cpsid	i
 8007f0c:	f383 8811 	msr	BASEPRI, r3
 8007f10:	f3bf 8f6f 	isb	sy
 8007f14:	f3bf 8f4f 	dsb	sy
 8007f18:	b662      	cpsie	i
 8007f1a:	603b      	str	r3, [r7, #0]
}
 8007f1c:	bf00      	nop
 8007f1e:	e7fe      	b.n	8007f1e <vPortEnterCritical+0x52>
	}
}
 8007f20:	bf00      	nop
 8007f22:	370c      	adds	r7, #12
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr
 8007f2c:	20000014 	.word	0x20000014
 8007f30:	e000ed04 	.word	0xe000ed04

08007f34 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007f34:	b480      	push	{r7}
 8007f36:	b083      	sub	sp, #12
 8007f38:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007f3a:	4b13      	ldr	r3, [pc, #76]	; (8007f88 <vPortExitCritical+0x54>)
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d10c      	bne.n	8007f5c <vPortExitCritical+0x28>
	__asm volatile
 8007f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f46:	b672      	cpsid	i
 8007f48:	f383 8811 	msr	BASEPRI, r3
 8007f4c:	f3bf 8f6f 	isb	sy
 8007f50:	f3bf 8f4f 	dsb	sy
 8007f54:	b662      	cpsie	i
 8007f56:	607b      	str	r3, [r7, #4]
}
 8007f58:	bf00      	nop
 8007f5a:	e7fe      	b.n	8007f5a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8007f5c:	4b0a      	ldr	r3, [pc, #40]	; (8007f88 <vPortExitCritical+0x54>)
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	3b01      	subs	r3, #1
 8007f62:	4a09      	ldr	r2, [pc, #36]	; (8007f88 <vPortExitCritical+0x54>)
 8007f64:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007f66:	4b08      	ldr	r3, [pc, #32]	; (8007f88 <vPortExitCritical+0x54>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d105      	bne.n	8007f7a <vPortExitCritical+0x46>
 8007f6e:	2300      	movs	r3, #0
 8007f70:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	f383 8811 	msr	BASEPRI, r3
}
 8007f78:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007f7a:	bf00      	nop
 8007f7c:	370c      	adds	r7, #12
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f84:	4770      	bx	lr
 8007f86:	bf00      	nop
 8007f88:	20000014 	.word	0x20000014
 8007f8c:	00000000 	.word	0x00000000

08007f90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007f90:	f3ef 8009 	mrs	r0, PSP
 8007f94:	f3bf 8f6f 	isb	sy
 8007f98:	4b15      	ldr	r3, [pc, #84]	; (8007ff0 <pxCurrentTCBConst>)
 8007f9a:	681a      	ldr	r2, [r3, #0]
 8007f9c:	f01e 0f10 	tst.w	lr, #16
 8007fa0:	bf08      	it	eq
 8007fa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007fa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007faa:	6010      	str	r0, [r2, #0]
 8007fac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007fb0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007fb4:	b672      	cpsid	i
 8007fb6:	f380 8811 	msr	BASEPRI, r0
 8007fba:	f3bf 8f4f 	dsb	sy
 8007fbe:	f3bf 8f6f 	isb	sy
 8007fc2:	b662      	cpsie	i
 8007fc4:	f7ff fb1e 	bl	8007604 <vTaskSwitchContext>
 8007fc8:	f04f 0000 	mov.w	r0, #0
 8007fcc:	f380 8811 	msr	BASEPRI, r0
 8007fd0:	bc09      	pop	{r0, r3}
 8007fd2:	6819      	ldr	r1, [r3, #0]
 8007fd4:	6808      	ldr	r0, [r1, #0]
 8007fd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fda:	f01e 0f10 	tst.w	lr, #16
 8007fde:	bf08      	it	eq
 8007fe0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007fe4:	f380 8809 	msr	PSP, r0
 8007fe8:	f3bf 8f6f 	isb	sy
 8007fec:	4770      	bx	lr
 8007fee:	bf00      	nop

08007ff0 <pxCurrentTCBConst>:
 8007ff0:	20000b40 	.word	0x20000b40
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007ff4:	bf00      	nop
 8007ff6:	bf00      	nop

08007ff8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b082      	sub	sp, #8
 8007ffc:	af00      	add	r7, sp, #0
	__asm volatile
 8007ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008002:	b672      	cpsid	i
 8008004:	f383 8811 	msr	BASEPRI, r3
 8008008:	f3bf 8f6f 	isb	sy
 800800c:	f3bf 8f4f 	dsb	sy
 8008010:	b662      	cpsie	i
 8008012:	607b      	str	r3, [r7, #4]
}
 8008014:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008016:	f7ff fa3b 	bl	8007490 <xTaskIncrementTick>
 800801a:	4603      	mov	r3, r0
 800801c:	2b00      	cmp	r3, #0
 800801e:	d003      	beq.n	8008028 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008020:	4b06      	ldr	r3, [pc, #24]	; (800803c <SysTick_Handler+0x44>)
 8008022:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008026:	601a      	str	r2, [r3, #0]
 8008028:	2300      	movs	r3, #0
 800802a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	f383 8811 	msr	BASEPRI, r3
}
 8008032:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008034:	bf00      	nop
 8008036:	3708      	adds	r7, #8
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}
 800803c:	e000ed04 	.word	0xe000ed04

08008040 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008040:	b480      	push	{r7}
 8008042:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008044:	4b0b      	ldr	r3, [pc, #44]	; (8008074 <vPortSetupTimerInterrupt+0x34>)
 8008046:	2200      	movs	r2, #0
 8008048:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800804a:	4b0b      	ldr	r3, [pc, #44]	; (8008078 <vPortSetupTimerInterrupt+0x38>)
 800804c:	2200      	movs	r2, #0
 800804e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008050:	4b0a      	ldr	r3, [pc, #40]	; (800807c <vPortSetupTimerInterrupt+0x3c>)
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	4a0a      	ldr	r2, [pc, #40]	; (8008080 <vPortSetupTimerInterrupt+0x40>)
 8008056:	fba2 2303 	umull	r2, r3, r2, r3
 800805a:	099b      	lsrs	r3, r3, #6
 800805c:	4a09      	ldr	r2, [pc, #36]	; (8008084 <vPortSetupTimerInterrupt+0x44>)
 800805e:	3b01      	subs	r3, #1
 8008060:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008062:	4b04      	ldr	r3, [pc, #16]	; (8008074 <vPortSetupTimerInterrupt+0x34>)
 8008064:	2207      	movs	r2, #7
 8008066:	601a      	str	r2, [r3, #0]
}
 8008068:	bf00      	nop
 800806a:	46bd      	mov	sp, r7
 800806c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008070:	4770      	bx	lr
 8008072:	bf00      	nop
 8008074:	e000e010 	.word	0xe000e010
 8008078:	e000e018 	.word	0xe000e018
 800807c:	20000008 	.word	0x20000008
 8008080:	10624dd3 	.word	0x10624dd3
 8008084:	e000e014 	.word	0xe000e014

08008088 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008088:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008098 <vPortEnableVFP+0x10>
 800808c:	6801      	ldr	r1, [r0, #0]
 800808e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008092:	6001      	str	r1, [r0, #0]
 8008094:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008096:	bf00      	nop
 8008098:	e000ed88 	.word	0xe000ed88

0800809c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800809c:	b480      	push	{r7}
 800809e:	b085      	sub	sp, #20
 80080a0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80080a2:	f3ef 8305 	mrs	r3, IPSR
 80080a6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	2b0f      	cmp	r3, #15
 80080ac:	d916      	bls.n	80080dc <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80080ae:	4a19      	ldr	r2, [pc, #100]	; (8008114 <vPortValidateInterruptPriority+0x78>)
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	4413      	add	r3, r2
 80080b4:	781b      	ldrb	r3, [r3, #0]
 80080b6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80080b8:	4b17      	ldr	r3, [pc, #92]	; (8008118 <vPortValidateInterruptPriority+0x7c>)
 80080ba:	781b      	ldrb	r3, [r3, #0]
 80080bc:	7afa      	ldrb	r2, [r7, #11]
 80080be:	429a      	cmp	r2, r3
 80080c0:	d20c      	bcs.n	80080dc <vPortValidateInterruptPriority+0x40>
	__asm volatile
 80080c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080c6:	b672      	cpsid	i
 80080c8:	f383 8811 	msr	BASEPRI, r3
 80080cc:	f3bf 8f6f 	isb	sy
 80080d0:	f3bf 8f4f 	dsb	sy
 80080d4:	b662      	cpsie	i
 80080d6:	607b      	str	r3, [r7, #4]
}
 80080d8:	bf00      	nop
 80080da:	e7fe      	b.n	80080da <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80080dc:	4b0f      	ldr	r3, [pc, #60]	; (800811c <vPortValidateInterruptPriority+0x80>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80080e4:	4b0e      	ldr	r3, [pc, #56]	; (8008120 <vPortValidateInterruptPriority+0x84>)
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	429a      	cmp	r2, r3
 80080ea:	d90c      	bls.n	8008106 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 80080ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080f0:	b672      	cpsid	i
 80080f2:	f383 8811 	msr	BASEPRI, r3
 80080f6:	f3bf 8f6f 	isb	sy
 80080fa:	f3bf 8f4f 	dsb	sy
 80080fe:	b662      	cpsie	i
 8008100:	603b      	str	r3, [r7, #0]
}
 8008102:	bf00      	nop
 8008104:	e7fe      	b.n	8008104 <vPortValidateInterruptPriority+0x68>
	}
 8008106:	bf00      	nop
 8008108:	3714      	adds	r7, #20
 800810a:	46bd      	mov	sp, r7
 800810c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008110:	4770      	bx	lr
 8008112:	bf00      	nop
 8008114:	e000e3f0 	.word	0xe000e3f0
 8008118:	20000c6c 	.word	0x20000c6c
 800811c:	e000ed0c 	.word	0xe000ed0c
 8008120:	20000c70 	.word	0x20000c70

08008124 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b08a      	sub	sp, #40	; 0x28
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800812c:	2300      	movs	r3, #0
 800812e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008130:	f7ff f902 	bl	8007338 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008134:	4b5b      	ldr	r3, [pc, #364]	; (80082a4 <pvPortMalloc+0x180>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d101      	bne.n	8008140 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800813c:	f000 f91a 	bl	8008374 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008140:	4b59      	ldr	r3, [pc, #356]	; (80082a8 <pvPortMalloc+0x184>)
 8008142:	681a      	ldr	r2, [r3, #0]
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	4013      	ands	r3, r2
 8008148:	2b00      	cmp	r3, #0
 800814a:	f040 8092 	bne.w	8008272 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d01f      	beq.n	8008194 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 8008154:	2208      	movs	r2, #8
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	4413      	add	r3, r2
 800815a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	f003 0307 	and.w	r3, r3, #7
 8008162:	2b00      	cmp	r3, #0
 8008164:	d016      	beq.n	8008194 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	f023 0307 	bic.w	r3, r3, #7
 800816c:	3308      	adds	r3, #8
 800816e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	f003 0307 	and.w	r3, r3, #7
 8008176:	2b00      	cmp	r3, #0
 8008178:	d00c      	beq.n	8008194 <pvPortMalloc+0x70>
	__asm volatile
 800817a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800817e:	b672      	cpsid	i
 8008180:	f383 8811 	msr	BASEPRI, r3
 8008184:	f3bf 8f6f 	isb	sy
 8008188:	f3bf 8f4f 	dsb	sy
 800818c:	b662      	cpsie	i
 800818e:	617b      	str	r3, [r7, #20]
}
 8008190:	bf00      	nop
 8008192:	e7fe      	b.n	8008192 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d06b      	beq.n	8008272 <pvPortMalloc+0x14e>
 800819a:	4b44      	ldr	r3, [pc, #272]	; (80082ac <pvPortMalloc+0x188>)
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	687a      	ldr	r2, [r7, #4]
 80081a0:	429a      	cmp	r2, r3
 80081a2:	d866      	bhi.n	8008272 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80081a4:	4b42      	ldr	r3, [pc, #264]	; (80082b0 <pvPortMalloc+0x18c>)
 80081a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80081a8:	4b41      	ldr	r3, [pc, #260]	; (80082b0 <pvPortMalloc+0x18c>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80081ae:	e004      	b.n	80081ba <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 80081b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80081b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80081ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	687a      	ldr	r2, [r7, #4]
 80081c0:	429a      	cmp	r2, r3
 80081c2:	d903      	bls.n	80081cc <pvPortMalloc+0xa8>
 80081c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d1f1      	bne.n	80081b0 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80081cc:	4b35      	ldr	r3, [pc, #212]	; (80082a4 <pvPortMalloc+0x180>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081d2:	429a      	cmp	r2, r3
 80081d4:	d04d      	beq.n	8008272 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80081d6:	6a3b      	ldr	r3, [r7, #32]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	2208      	movs	r2, #8
 80081dc:	4413      	add	r3, r2
 80081de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80081e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081e2:	681a      	ldr	r2, [r3, #0]
 80081e4:	6a3b      	ldr	r3, [r7, #32]
 80081e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80081e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ea:	685a      	ldr	r2, [r3, #4]
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	1ad2      	subs	r2, r2, r3
 80081f0:	2308      	movs	r3, #8
 80081f2:	005b      	lsls	r3, r3, #1
 80081f4:	429a      	cmp	r2, r3
 80081f6:	d921      	bls.n	800823c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80081f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	4413      	add	r3, r2
 80081fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008200:	69bb      	ldr	r3, [r7, #24]
 8008202:	f003 0307 	and.w	r3, r3, #7
 8008206:	2b00      	cmp	r3, #0
 8008208:	d00c      	beq.n	8008224 <pvPortMalloc+0x100>
	__asm volatile
 800820a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800820e:	b672      	cpsid	i
 8008210:	f383 8811 	msr	BASEPRI, r3
 8008214:	f3bf 8f6f 	isb	sy
 8008218:	f3bf 8f4f 	dsb	sy
 800821c:	b662      	cpsie	i
 800821e:	613b      	str	r3, [r7, #16]
}
 8008220:	bf00      	nop
 8008222:	e7fe      	b.n	8008222 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008226:	685a      	ldr	r2, [r3, #4]
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	1ad2      	subs	r2, r2, r3
 800822c:	69bb      	ldr	r3, [r7, #24]
 800822e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008232:	687a      	ldr	r2, [r7, #4]
 8008234:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008236:	69b8      	ldr	r0, [r7, #24]
 8008238:	f000 f8fe 	bl	8008438 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800823c:	4b1b      	ldr	r3, [pc, #108]	; (80082ac <pvPortMalloc+0x188>)
 800823e:	681a      	ldr	r2, [r3, #0]
 8008240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008242:	685b      	ldr	r3, [r3, #4]
 8008244:	1ad3      	subs	r3, r2, r3
 8008246:	4a19      	ldr	r2, [pc, #100]	; (80082ac <pvPortMalloc+0x188>)
 8008248:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800824a:	4b18      	ldr	r3, [pc, #96]	; (80082ac <pvPortMalloc+0x188>)
 800824c:	681a      	ldr	r2, [r3, #0]
 800824e:	4b19      	ldr	r3, [pc, #100]	; (80082b4 <pvPortMalloc+0x190>)
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	429a      	cmp	r2, r3
 8008254:	d203      	bcs.n	800825e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008256:	4b15      	ldr	r3, [pc, #84]	; (80082ac <pvPortMalloc+0x188>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a16      	ldr	r2, [pc, #88]	; (80082b4 <pvPortMalloc+0x190>)
 800825c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800825e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008260:	685a      	ldr	r2, [r3, #4]
 8008262:	4b11      	ldr	r3, [pc, #68]	; (80082a8 <pvPortMalloc+0x184>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	431a      	orrs	r2, r3
 8008268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800826a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800826c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800826e:	2200      	movs	r2, #0
 8008270:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008272:	f7ff f86f 	bl	8007354 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008276:	69fb      	ldr	r3, [r7, #28]
 8008278:	f003 0307 	and.w	r3, r3, #7
 800827c:	2b00      	cmp	r3, #0
 800827e:	d00c      	beq.n	800829a <pvPortMalloc+0x176>
	__asm volatile
 8008280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008284:	b672      	cpsid	i
 8008286:	f383 8811 	msr	BASEPRI, r3
 800828a:	f3bf 8f6f 	isb	sy
 800828e:	f3bf 8f4f 	dsb	sy
 8008292:	b662      	cpsie	i
 8008294:	60fb      	str	r3, [r7, #12]
}
 8008296:	bf00      	nop
 8008298:	e7fe      	b.n	8008298 <pvPortMalloc+0x174>
	return pvReturn;
 800829a:	69fb      	ldr	r3, [r7, #28]
}
 800829c:	4618      	mov	r0, r3
 800829e:	3728      	adds	r7, #40	; 0x28
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}
 80082a4:	2000487c 	.word	0x2000487c
 80082a8:	20004888 	.word	0x20004888
 80082ac:	20004880 	.word	0x20004880
 80082b0:	20004874 	.word	0x20004874
 80082b4:	20004884 	.word	0x20004884

080082b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b086      	sub	sp, #24
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d04c      	beq.n	8008364 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80082ca:	2308      	movs	r3, #8
 80082cc:	425b      	negs	r3, r3
 80082ce:	697a      	ldr	r2, [r7, #20]
 80082d0:	4413      	add	r3, r2
 80082d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80082d4:	697b      	ldr	r3, [r7, #20]
 80082d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80082d8:	693b      	ldr	r3, [r7, #16]
 80082da:	685a      	ldr	r2, [r3, #4]
 80082dc:	4b23      	ldr	r3, [pc, #140]	; (800836c <vPortFree+0xb4>)
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	4013      	ands	r3, r2
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d10c      	bne.n	8008300 <vPortFree+0x48>
	__asm volatile
 80082e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082ea:	b672      	cpsid	i
 80082ec:	f383 8811 	msr	BASEPRI, r3
 80082f0:	f3bf 8f6f 	isb	sy
 80082f4:	f3bf 8f4f 	dsb	sy
 80082f8:	b662      	cpsie	i
 80082fa:	60fb      	str	r3, [r7, #12]
}
 80082fc:	bf00      	nop
 80082fe:	e7fe      	b.n	80082fe <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d00c      	beq.n	8008322 <vPortFree+0x6a>
	__asm volatile
 8008308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800830c:	b672      	cpsid	i
 800830e:	f383 8811 	msr	BASEPRI, r3
 8008312:	f3bf 8f6f 	isb	sy
 8008316:	f3bf 8f4f 	dsb	sy
 800831a:	b662      	cpsie	i
 800831c:	60bb      	str	r3, [r7, #8]
}
 800831e:	bf00      	nop
 8008320:	e7fe      	b.n	8008320 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008322:	693b      	ldr	r3, [r7, #16]
 8008324:	685a      	ldr	r2, [r3, #4]
 8008326:	4b11      	ldr	r3, [pc, #68]	; (800836c <vPortFree+0xb4>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4013      	ands	r3, r2
 800832c:	2b00      	cmp	r3, #0
 800832e:	d019      	beq.n	8008364 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008330:	693b      	ldr	r3, [r7, #16]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d115      	bne.n	8008364 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008338:	693b      	ldr	r3, [r7, #16]
 800833a:	685a      	ldr	r2, [r3, #4]
 800833c:	4b0b      	ldr	r3, [pc, #44]	; (800836c <vPortFree+0xb4>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	43db      	mvns	r3, r3
 8008342:	401a      	ands	r2, r3
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008348:	f7fe fff6 	bl	8007338 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	685a      	ldr	r2, [r3, #4]
 8008350:	4b07      	ldr	r3, [pc, #28]	; (8008370 <vPortFree+0xb8>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4413      	add	r3, r2
 8008356:	4a06      	ldr	r2, [pc, #24]	; (8008370 <vPortFree+0xb8>)
 8008358:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800835a:	6938      	ldr	r0, [r7, #16]
 800835c:	f000 f86c 	bl	8008438 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008360:	f7fe fff8 	bl	8007354 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008364:	bf00      	nop
 8008366:	3718      	adds	r7, #24
 8008368:	46bd      	mov	sp, r7
 800836a:	bd80      	pop	{r7, pc}
 800836c:	20004888 	.word	0x20004888
 8008370:	20004880 	.word	0x20004880

08008374 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008374:	b480      	push	{r7}
 8008376:	b085      	sub	sp, #20
 8008378:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800837a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800837e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008380:	4b27      	ldr	r3, [pc, #156]	; (8008420 <prvHeapInit+0xac>)
 8008382:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	f003 0307 	and.w	r3, r3, #7
 800838a:	2b00      	cmp	r3, #0
 800838c:	d00c      	beq.n	80083a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	3307      	adds	r3, #7
 8008392:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f023 0307 	bic.w	r3, r3, #7
 800839a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800839c:	68ba      	ldr	r2, [r7, #8]
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	1ad3      	subs	r3, r2, r3
 80083a2:	4a1f      	ldr	r2, [pc, #124]	; (8008420 <prvHeapInit+0xac>)
 80083a4:	4413      	add	r3, r2
 80083a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80083ac:	4a1d      	ldr	r2, [pc, #116]	; (8008424 <prvHeapInit+0xb0>)
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80083b2:	4b1c      	ldr	r3, [pc, #112]	; (8008424 <prvHeapInit+0xb0>)
 80083b4:	2200      	movs	r2, #0
 80083b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	68ba      	ldr	r2, [r7, #8]
 80083bc:	4413      	add	r3, r2
 80083be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80083c0:	2208      	movs	r2, #8
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	1a9b      	subs	r3, r3, r2
 80083c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	f023 0307 	bic.w	r3, r3, #7
 80083ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	4a15      	ldr	r2, [pc, #84]	; (8008428 <prvHeapInit+0xb4>)
 80083d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80083d6:	4b14      	ldr	r3, [pc, #80]	; (8008428 <prvHeapInit+0xb4>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	2200      	movs	r2, #0
 80083dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80083de:	4b12      	ldr	r3, [pc, #72]	; (8008428 <prvHeapInit+0xb4>)
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	2200      	movs	r2, #0
 80083e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	68fa      	ldr	r2, [r7, #12]
 80083ee:	1ad2      	subs	r2, r2, r3
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80083f4:	4b0c      	ldr	r3, [pc, #48]	; (8008428 <prvHeapInit+0xb4>)
 80083f6:	681a      	ldr	r2, [r3, #0]
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	685b      	ldr	r3, [r3, #4]
 8008400:	4a0a      	ldr	r2, [pc, #40]	; (800842c <prvHeapInit+0xb8>)
 8008402:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	685b      	ldr	r3, [r3, #4]
 8008408:	4a09      	ldr	r2, [pc, #36]	; (8008430 <prvHeapInit+0xbc>)
 800840a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800840c:	4b09      	ldr	r3, [pc, #36]	; (8008434 <prvHeapInit+0xc0>)
 800840e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008412:	601a      	str	r2, [r3, #0]
}
 8008414:	bf00      	nop
 8008416:	3714      	adds	r7, #20
 8008418:	46bd      	mov	sp, r7
 800841a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841e:	4770      	bx	lr
 8008420:	20000c74 	.word	0x20000c74
 8008424:	20004874 	.word	0x20004874
 8008428:	2000487c 	.word	0x2000487c
 800842c:	20004884 	.word	0x20004884
 8008430:	20004880 	.word	0x20004880
 8008434:	20004888 	.word	0x20004888

08008438 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008438:	b480      	push	{r7}
 800843a:	b085      	sub	sp, #20
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008440:	4b28      	ldr	r3, [pc, #160]	; (80084e4 <prvInsertBlockIntoFreeList+0xac>)
 8008442:	60fb      	str	r3, [r7, #12]
 8008444:	e002      	b.n	800844c <prvInsertBlockIntoFreeList+0x14>
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	60fb      	str	r3, [r7, #12]
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	687a      	ldr	r2, [r7, #4]
 8008452:	429a      	cmp	r2, r3
 8008454:	d8f7      	bhi.n	8008446 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	685b      	ldr	r3, [r3, #4]
 800845e:	68ba      	ldr	r2, [r7, #8]
 8008460:	4413      	add	r3, r2
 8008462:	687a      	ldr	r2, [r7, #4]
 8008464:	429a      	cmp	r2, r3
 8008466:	d108      	bne.n	800847a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	685a      	ldr	r2, [r3, #4]
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	685b      	ldr	r3, [r3, #4]
 8008470:	441a      	add	r2, r3
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	685b      	ldr	r3, [r3, #4]
 8008482:	68ba      	ldr	r2, [r7, #8]
 8008484:	441a      	add	r2, r3
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	429a      	cmp	r2, r3
 800848c:	d118      	bne.n	80084c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	681a      	ldr	r2, [r3, #0]
 8008492:	4b15      	ldr	r3, [pc, #84]	; (80084e8 <prvInsertBlockIntoFreeList+0xb0>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	429a      	cmp	r2, r3
 8008498:	d00d      	beq.n	80084b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	685a      	ldr	r2, [r3, #4]
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	685b      	ldr	r3, [r3, #4]
 80084a4:	441a      	add	r2, r3
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	681a      	ldr	r2, [r3, #0]
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	601a      	str	r2, [r3, #0]
 80084b4:	e008      	b.n	80084c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80084b6:	4b0c      	ldr	r3, [pc, #48]	; (80084e8 <prvInsertBlockIntoFreeList+0xb0>)
 80084b8:	681a      	ldr	r2, [r3, #0]
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	601a      	str	r2, [r3, #0]
 80084be:	e003      	b.n	80084c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	681a      	ldr	r2, [r3, #0]
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80084c8:	68fa      	ldr	r2, [r7, #12]
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	429a      	cmp	r2, r3
 80084ce:	d002      	beq.n	80084d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	687a      	ldr	r2, [r7, #4]
 80084d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80084d6:	bf00      	nop
 80084d8:	3714      	adds	r7, #20
 80084da:	46bd      	mov	sp, r7
 80084dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e0:	4770      	bx	lr
 80084e2:	bf00      	nop
 80084e4:	20004874 	.word	0x20004874
 80084e8:	2000487c 	.word	0x2000487c

080084ec <memset>:
 80084ec:	4402      	add	r2, r0
 80084ee:	4603      	mov	r3, r0
 80084f0:	4293      	cmp	r3, r2
 80084f2:	d100      	bne.n	80084f6 <memset+0xa>
 80084f4:	4770      	bx	lr
 80084f6:	f803 1b01 	strb.w	r1, [r3], #1
 80084fa:	e7f9      	b.n	80084f0 <memset+0x4>

080084fc <__libc_init_array>:
 80084fc:	b570      	push	{r4, r5, r6, lr}
 80084fe:	4d0d      	ldr	r5, [pc, #52]	; (8008534 <__libc_init_array+0x38>)
 8008500:	4c0d      	ldr	r4, [pc, #52]	; (8008538 <__libc_init_array+0x3c>)
 8008502:	1b64      	subs	r4, r4, r5
 8008504:	10a4      	asrs	r4, r4, #2
 8008506:	2600      	movs	r6, #0
 8008508:	42a6      	cmp	r6, r4
 800850a:	d109      	bne.n	8008520 <__libc_init_array+0x24>
 800850c:	4d0b      	ldr	r5, [pc, #44]	; (800853c <__libc_init_array+0x40>)
 800850e:	4c0c      	ldr	r4, [pc, #48]	; (8008540 <__libc_init_array+0x44>)
 8008510:	f000 f826 	bl	8008560 <_init>
 8008514:	1b64      	subs	r4, r4, r5
 8008516:	10a4      	asrs	r4, r4, #2
 8008518:	2600      	movs	r6, #0
 800851a:	42a6      	cmp	r6, r4
 800851c:	d105      	bne.n	800852a <__libc_init_array+0x2e>
 800851e:	bd70      	pop	{r4, r5, r6, pc}
 8008520:	f855 3b04 	ldr.w	r3, [r5], #4
 8008524:	4798      	blx	r3
 8008526:	3601      	adds	r6, #1
 8008528:	e7ee      	b.n	8008508 <__libc_init_array+0xc>
 800852a:	f855 3b04 	ldr.w	r3, [r5], #4
 800852e:	4798      	blx	r3
 8008530:	3601      	adds	r6, #1
 8008532:	e7f2      	b.n	800851a <__libc_init_array+0x1e>
 8008534:	080085fc 	.word	0x080085fc
 8008538:	080085fc 	.word	0x080085fc
 800853c:	080085fc 	.word	0x080085fc
 8008540:	08008600 	.word	0x08008600

08008544 <memcpy>:
 8008544:	440a      	add	r2, r1
 8008546:	4291      	cmp	r1, r2
 8008548:	f100 33ff 	add.w	r3, r0, #4294967295
 800854c:	d100      	bne.n	8008550 <memcpy+0xc>
 800854e:	4770      	bx	lr
 8008550:	b510      	push	{r4, lr}
 8008552:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008556:	f803 4f01 	strb.w	r4, [r3, #1]!
 800855a:	4291      	cmp	r1, r2
 800855c:	d1f9      	bne.n	8008552 <memcpy+0xe>
 800855e:	bd10      	pop	{r4, pc}

08008560 <_init>:
 8008560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008562:	bf00      	nop
 8008564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008566:	bc08      	pop	{r3}
 8008568:	469e      	mov	lr, r3
 800856a:	4770      	bx	lr

0800856c <_fini>:
 800856c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800856e:	bf00      	nop
 8008570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008572:	bc08      	pop	{r3}
 8008574:	469e      	mov	lr, r3
 8008576:	4770      	bx	lr
