library verilog;
use verilog.vl_types.all;
entity mux is
    port(
        clk             : in     vl_logic;
        rst             : in     vl_logic;
        mux_sel         : in     vl_logic_vector(2 downto 0);
        start_bit       : in     vl_logic;
        ser_data        : in     vl_logic;
        parity_bit      : in     vl_logic;
        stop_bit        : in     vl_logic;
        tx_out          : out    vl_logic
    );
end mux;
