$date
	Wed Oct 16 09:52:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module IMTest $end
$var wire 32 ! out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # in [31:0] $end
$scope module u_InstructionMemory $end
$var wire 1 " clk $end
$var wire 32 $ in [31:0] $end
$var reg 32 % out [31:0] $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111101000 &
bx %
b101 $
b101 #
0"
bx !
$end
#50000
b101000001100000011100001000 !
b101000001100000011100001000 %
1"
#100000
0"
b1010 #
b1010 $
#150000
b1010000010110000110000001101 !
b1010000010110000110000001101 %
1"
#200000
0"
b10100 #
b10100 $
#250000
b10100000101010001011000010111 !
b10100000101010001011000010111 %
1"
#300000
0"
#350000
1"
#400000
0"
