library ieee;
use ieee.std_logic_1164.all;
library work;
use work.<user_Defined_package_name>.all; 

entity sequence_generator_structural is
port (reset,clock: in std_logic;
y:out std_logic_vector(2 downto 0));
end entity sequence_generator_structural;
architecture struct of sequence_generator_structural is 
signal D2,D1,D0 :std_logic;
signal Q:std_logic_vector(2 downto 0);
begin
-- write the equations here
D2<=Q(2) XNOR (Q(1) XOR Q(0)),
D1<=(Q(2) AND (NOT Q(0))) OR ((NOT Q(2)) AND (NOT Q(1))),
D0<=((NOT Q(2)) AND Q(0)) OR (Q(2) AND Q(1)),
y(2)<=(NOT reset) AND D2,
y(1)<=reset OR D1,
y(0)<=(NOT reset) AND D0

-- Do the port mapping                          --asynchronous reset
--Q0
dff_0  : dff0 port map();

--Q1
dff_1  : dff1 port map();

--Q2
dff_2  : dff2 port map();


end struct;