#,Options:,,Options:,Options:,Options:,Options:,,Options:,,,Options:,
#,IO description for Analog IPs,,IA,WR,Hex # only,Hex # only,,Hex # only,PLL,,Y,
#,,,OA,RD,blank for N/A,blank for N/A,,blank for N/A,Calibration,,blank for N/A,
#,,,ID,RDRSYNC,,,,,Constant,,,
#,,,OD,,,,,,Configurable,,,
#,,,PIA,,,,,,N/A,,,
#,,,POA,,,,,,,,,
#,,,PIOA,,,,,,,,,
#Revision,0.1,,"IA - Analog Input from Digital 
OA-  Analog Output to Digital
ID - Input from Digital(Register)
OD - Output to Digital(Register)
IDH - Input from Digital(Non-Register)
ODH - Output to Digital(Non-Register)
ICK - Clock in
OCK - Clock out
PIA/POA/PIOA- analog pin
","WR - From Digital to Analog (input)

RD- From Analog to Digital (output)

RDRSYNC - From Analog to Digital (output) sync 2 clk",,,,,"PLL: pu sequence of pll clock;
Calibration: value after cal
Constant: constant value 
Configurable: config in diff DFT items
N/A: not available",,,
#Register_<Title>,,,,,,,,,,,,
##Register Subtitle,,,,,,,,,,,,
#[15:0],<name>,8,OD,RD,0x0,,,N/A,,,,
,,,,,,,,,,,,
#DataClock_<Title>,,,,,,,,,,,,
##DataClock subtitle,,,,,,,,,,,,
#,<name>,1,OCK,N/A,N/A,,,N/A,,,,
,,,,,,,,,,,,
#PIN_<Title>,,,,,,,,,,,,
##PIN subtitle,,,,,,,,,,,,
#,<name>,1,OCK,N/A,N/A,,,N/A,,,,
,,,,,,,,,,,,
#Name,Filed Name,Width,Direction,Type,Default,DC SCAN Mode,Disable Scan (gating),OCC SCAN Mode,Special DFT Control,enable DFT TPI,Truth Table,Description
#Register_MISC,,,,,,,,,,,,
##MISC_ID,,,,,,,,,,,,
[15:8],IP_REV,8,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,revision 0
[7:0],IP_INFO,8,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,N/A
,,,,,,,,,,,,
##MISC1_ATEST_IVREF_CKTREE,,,,,,,,,,,,
[15:12],MISC_TE_BLK,4,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,test block select. 0::disable; 1: ivref_xtal; 2: tsen; 3: uvdet; 4: buck_efusepsw; 5:IO
[11:9],MISC_TR,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,test mux select
[8],MISC_PU_RING,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[7],MISC_PU_ICCGEN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,Power-up of constant Current Generator
[6],MISC_ICC_MODE_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,0: 4.99K; 1: 2.49K for RBIAS
[5:4],MISC_EFUSE_ITH_SEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,Efuse power switch enable slew rate selection
[3],MISC_CLK_DIG_DGLTCH_EN,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,CK25_XTAL deglitch clk enable
[2],MISC_EN_REFCLK2SDS,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,,Enable the refclk to serdes
[1:0],MISC_RSVD_WR_MISC1,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rsvd wr
,,,,,,,,,,,,
##MISC3_TSEN,,,,,,,,,,,,
[15],MISC_TSEN_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,temp sensor enable
[14],MISC_TSEN_CLK_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[13],MISC_TSEN_IN05_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[12],MISC_TSEN_INBUF_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[11],MISC_TSEN_MODE,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[10:9],MISC_TSEN_CHOP_EN,2,ID,WR,0x3,0x3,Y,0x3,Configurable,N/A,,
[8],MISC_TSEN_AZ,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[7],MISC_TSEN_DIFF_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[2:0],MISC_RSVD_WR_MISC3,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rsvd wr
,,,,,,,,,,,,
##MISC4_UVLO,,,,,,,,,,,,
[15:14],MISC_HYST18_UV_SEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,DVDDIO setting for UVLO (2b'00:1.8V; 2b'01:2.5V; 2b'1X:3.3V)
[13:12],MISC_HYST33_UVVT_SEL,2,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,AVDD33 UVLO threshold voltage setting
[11:10],MISC_HYST33_UVWD_SEL,2,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,AVDD33 UVLO hysteresis window setting
[9:8],MISC_HYST18_UVVT_SEL,2,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,DVDDIO UVLO threshold voltage setting
[7:6],MISC_HYST18_UVWD_SEL,2,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,DVDDIO UVLO hysteresis window setting
[5:4],MISC_HYST11_UVVT_SEL,2,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,DVDD11 UVLO threshold voltage setting
[3:2],MISC_HYST11_UVWD_SEL,2,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,DVDD11 UVLO hysteresis window setting
[1:0],MISC_RSVD_WR_MISC4,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rsvd wr
,,,,,,,,,,,,
##MISC5_OVLO,,,,,,,,,,,,
[15:14],MISC_HYST18_OV_SEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,DVDDIO setting for OVLO (2b'00:3.3V; 2b'01:2.5V; 2b'1X:1.8V)
[13:12],MISC_HYST33_OVVT_SEL,2,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,AVDD33 UVLO threshold voltage setting
[11:10],MISC_HYST33_OVWD_SEL,2,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,AVDD33 UVLO hysteresis window setting
[9:8],MISC_HYST18_OVVT_SEL,2,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,DVDDIO UVLO threshold voltage setting
[7:6],MISC_HYST18_OVWD_SEL,2,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,DVDDIO UVLO hysteresis window setting
[5:4],MISC_HYST11_OVVT_SEL,2,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,DVDD11 UVLO threshold voltage setting
[3:2],MISC_HYST11_OVWD_SEL,2,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,DVDD11 UVLO hysteresis window setting
[1:0],MISC_RSVD_WR_MISC5,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rsvd wr
,,,,,,,,,,,,
##MISC6_UVOVLO_RO,,,,,,,,,,,,
[15],MISC_HYST_UVB_AVDD33_OUT,1,OD,RD,0x1,N/A,N,N/A,N/A,N/A,,AVDD33 UVB output
[14],MISC_HYST_UVB_DVDDIO_OUT,1,OD,RD,0x1,N/A,N,N/A,N/A,N/A,,DVDDIO UVB output
[13],MISC_HYST_UVB_DVDD11_OUT,1,OD,RD,0x1,N/A,N,N/A,N/A,N/A,,DVDD11 UVB output
[12],MISC_HYST_OV_AVDD33_OUT,1,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,AVDD33 OV output
[11],MISC_HYST_OV_DVDDIO_OUT,1,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,DVDDIO OV output
[10],MISC_HYST_OV_DVDD11_OUT,1,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,DVDD11 OV output
[9:0],MISC_RSVD_RD_MISC7_RO,10,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,reserved
,,,,,,,,,,,,
##LPSD_CFG0,,,,,,,,,,,,
[15],LPSD_LOC_PD,1,ID,WR,0,0,Y,0,Configurable,N/A,,enable wake up by local wake signal
[14:13],LPSD_PULSE_WIDTH,2,ID,WR,0,0,Y,0,Configurable,N/A,,local wake up pulse minimum width
[12],LPSD_LOC_ST,1,OD,RD,0,N/A,N,N/A,N/A,N/A,,waked up by local
[11],LPSD_UV_PD,1,ID,WR,0,0,Y,0,Configurable,N/A,,enable sleep function from uv
[10],LPSD_UV_ST,1,OD,RD,0,N/A,N,N/A,N/A,N/A,,power supply uvlo
[9],LPSD_UVOT_ST,1,OD,RD,0,N/A,N,N/A,N/A,N/A,,power supply uvlo over 100ms
[8],LPSD_OV_PD,1,ID,WR,0,0,Y,0,Configurable,N/A,,enable sleep function from ov
[7],LPSD_OV_ST,1,OD,RD,0,N/A,N,N/A,N/A,N/A,,power supply ov
[6],LPSD_OVOT_ST,1,OD,RD,0,N/A,N,N/A,N/A,N/A,,power supply ov over 100ms
[5:2],LPSD_RSVD_IN,4,ID,WR,0,0,Y,0,Configurable,N/A,,reserved in
[1:0],LPSD_RSVD_OUT,2,OD,RD,0,N/A,N,N/A,N/A,N/A,,reserved output
,,,,,,,,,,,,
##LPSD_CFG1,,,,,,,,,,,,
[15:0],LPSD_UVEN_PWD,16,ID,WR,0,0,Y,0,Configurable,N/A,,UV Enable passwd
,,,,,,,,,,,,
##LPSD_CFG2,,,,,,,,,,,,
[15:0],LPSD_OVEN_PWD,16,ID,WR,0,0,Y,0,Configurable,N/A,,OV Enable passwd
,,,,,,,,,,,,
##LPSD_MEM_WR0,,,,,,,,,,,,
,LPSD_DATA_WR,16,ID,WR,0,0,Y,0,Configurable,N/A,,
##LPSD_MEM_WR1,,,,,,,,,,,,
,LPSD_DATA_WR_1,16,ID,WR,0,0,Y,0,Configurable,N/A,,
##LPSD_MEM_WR2,,,,,,,,,,,,
,LPSD_DATA_WR_2,16,ID,WR,0,0,Y,0,Configurable,N/A,,
##LPSD_MEM_WR3,,,,,,,,,,,,
,LPSD_DATA_WR_3,16,ID,WR,0,0,Y,0,Configurable,N/A,,
##LPSD_MEM_RO0,,,,,,,,,,,,
,LPSD_DATA_RO,16,OD,RD,0,N/A,N,N/A,N/A,N/A,,
##LPSD_MEM_RO1,,,,,,,,,,,,
,LPSD_DATA_RO_1,16,OD,RD,0,N/A,N,N/A,N/A,N/A,,
##LPSD_MEM_RO2,,,,,,,,,,,,
,LPSD_DATA_RO_2,16,OD,RD,0,N/A,N,N/A,N/A,N/A,,
##LPSD_MEM_RO3,,,,,,,,,,,,
,LPSD_DATA_RO_3,16,OD,RD,0,N/A,N,N/A,N/A,N/A,,
,,,,,,,,,,,,
#Register_FEPLL,,,,,,,,,,,,
##FEPLL_PU0,,,,,,,,,,,,
[15],FEPLL_PU_ANA_LDO_1P8V_TO_0P9V,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[14],FEPLL_PUB_ANA_LDO_1V_TO_0P3V,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[13],FEPLL_PU_ANA_LDO_3P3V_TO_1P8V,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[12],FEPLL_PU_ANA_LDO_3P3V_TO_1V,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,Y,
[11],FEPLL_PU_ANA_LDO_1P8V_TO_0P9V_TX,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[10],FEPLL_PU_ANA_LDO_1V_TO_0P9V,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[9],FEPLL_PU_ANA_LDO_1V_TO_0P9V_TX,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[8],FEPLL_PU_PLL,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[7],FEPLL_PU_PI_SSC0,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[6],FEPLL_PU_PI_SSC1,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[5:0],FEPLL_RSVD_WR_PU0,6,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##FEPLL_CFG0,,,,,,,,,,,,
[15],FEPLL_PLL_AVDD_VCO_TST_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[14:12],FEPLL_PLL_CP_ISEL,3,ID,WR,0x3,0x3,Y,0x3,Configurable,N/A,,
[11],FEPLL_PLL_CP_PUB,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[10],FEPLL_PLL_DAC_IN_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[9:3],FEPLL_PLL_FBDIV_RAT,7,ID,WR,0x28,0x28,Y,0x28,Configurable,N/A,,FEPLL frequency :1G
[2],FEPLL_PLL_FBDIV_RSTN,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,,
[1],FEPLL_PLL_LOCKDET_EN,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,,
[0],FEPLL_PLL_LOCK_OUT,1,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,
,,,,,,,,,,,,
##FEPLL_CFG1,,,,,,,,,,,,
[15],FEPLL_PLL_LPF_C1_SEL,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,
[14],FEPLL_PLL_LPF_C2_SEL,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,
[13:12],FEPLL_PLL_LPF_R1_SEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[11],FEPLL_PLL_LPF_VCON_RSTN,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,,
[10],FEPLL_PLL_PFD_FREEZE_CP_B,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,,
[9],FEPLL_PLL_PU_ANA_LDO_CP_VCO,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,
[8:6],FEPLL_PLL_VCON_DAC_SEL,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[5],FEPLL_PLL_VCON_TST_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[4],FEPLL_PLL_VCO_LDO_BIAS_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[3:1],FEPLL_PLL_VCO_SEL_BAND,3,ID,WR,0x6,0x6,Y,0x6,Configurable,N/A,,
[0],FEPLL_PLL_VCO_BUF_PUL_UPB,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##FEPLL_CFG2,,,,,,,,,,,,
[15],FEPLL_PLL_PFD_LDO_BIAS_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[14],FEPLL_EN_0P9V_THRGH_MODE,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[13],FEPLL_ICC1P25U_HALF,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[12],FEPLL_ISAVDD10_0P9B,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[11],FEPLL_PLL_CLK_250M_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[10],FEPLL_PLL_CLK_200M_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[9],FEPLL_PLL_SEL_DEGLITCH_REF_CLK,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[8:7],FEPLL_PLL_SEL_DEGLITCH_WIDTH_REF_CLK,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[6:0],FEPLL_RSVD_WR_FEPLL_CFG2,7,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##FEPLL_SSC,,,,,,,,,,,,
[15:14],FEPLL_SSC0_PI_ISEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[13:12],FEPLL_SSC0_PI_RSEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[11],FEPLL_SSC0_EN_LPHJUMP,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[10:9],FEPLL_SSC1_PI_ISEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[8:7],FEPLL_SSC1_PI_RSEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[6],FEPLL_SSC1_EN_LPHJUMP,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[5],FEPLL_EN_1P1V_THRGH_MODE,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[4],FEPLL_EN_1P1V_THRGH_MODE_CKTREE,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[3:0],FEPLL_RSVD_WR_CFG3,4,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##FEPLL_ATEST,,,,,,,,,,,,
[15:12],FEPLL_TE_BLK,4,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[11:9],FEPLL_TR,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[8:4],FEPLL_RSVD_WR_ATEST0,5,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[3:0],FEPLL_RSVD_RD_ATEST0,4,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,
,,,,,,,,,,,,
#Register_TXPHY,,,,,,,,,,,,
##FEPHY_PU,,,,,,,,,,,,
[15],FEPHY_PU_AMP,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[14],FEPHY_PU_DAC,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[13],FEPHY_PU_DAC_DLY,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[12],FEPHY_PU_PI,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[11],FEPHY_PU_RX,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[10],FEPHY_PU_SAR,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[9],FEPHY_PU_RANDOM,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,Random number generator enable
[8:0],FEPHY_RSVD_WR_PU,9,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##FEPHY_RX0,,,,,,,,,,,,
[15],FEPHY_RX_BM_CP,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[14],FEPHY_RX_BOOST_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[13],FEPHY_RX_CP_START,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[12],FEPHY_RX_RVDD13_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[11:8],FEPHY_RX_CSEL,4,ID,WR,0x7,0x7,Y,0x7,Configurable,N/A,,
[7:0],FEPHY_RX_RSEL,8,ID,WR,0x78,0x78,Y,0x78,Configurable,N/A,,
,,,,,,,,,,,,
##FEPHY_RX1,,,,,,,,,,,,
[15],FEPHY_RX_LP_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[14],FEPHY_RX_REG10_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[13:12],FEPHY_RX_VCM_SEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[11],FEPHY_RX_RTERM,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[10:9],FEPHY_RX_S2D_RDEG,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[8],FEPHY_RX_MODE_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[7],FEPHY_RX_MDIX,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,0: MDI; 1:MDI-X
[6],FEPHY_RX_1PXV_THRGH_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[5],FEPHY_SAR_TEST_CK_EN0,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[4:0],FEPHY_RSVD_WR_RX1,5,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##FEPHY_SAR0,,,,,,,,,,,,
[15],FEPHY_SAR_AVDD18V_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[14],FEPHY_SAR_DELAY,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,
[13:12],FEPHY_SAR_ISEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[11],FEPHY_SAR_REG_1V_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[10],FEPHY_SAR_REVERSE,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,
[9],FEPHY_SAR_RSTN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[8],FEPHY_SAR_CKSEL_MODE,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[7:0],FEPHY_RSVD_WR_SAR0,8,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##FEPHY_TX0,,,,,,,,,,,,
[15:14],FEPHY_TX_AMP_BM,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[13:12],FEPHY_TX_AMP_MODE,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[11:10],FEPHY_TX_AMP_CFEN,2,ID,WR,0x1,0x1,Y,0x0,Configurable,N/A,,
[9],FEPHY_TX_AMP_CCENB,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,,
[8],FEPHY_TX_AMP_IBOOST,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[7],FEPHY_TX_MDIX,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[6:0],FEPHY_RSVD_WR_TX0,7,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##FEPHY_TX1,,,,,,,,,,,,
[15:11],FEPHY_TX_DAC_BM,5,ID,WR,0x1F,0x1F,Y,0x1F,Configurable,N/A,,
[10],FEPHY_TX_DAC_SRN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[9],FEPHY_TX_DAC_MODE,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[8],FEPHY_TX_DAC_REG_1PXV_THRGH_MODE,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,
[7],FEPHY_TX_DAC_ENB_1P8V_LDO_SLAVE,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,
[6],FEPHY_TX_DAC_REGSEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[5],FEPHY_TX_DAC_ISEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[4],FEPHY_TX_DAC_CMFB_EN,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,
[3:0],FEPHY_RSVD_WR_TX1,4,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##FEPHY_CKTREE0,,,,,,,,,,,,
[15],FEPHY_CKTREE_SELB_10BASE,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,
[14],FEPHY_CKTREE_SEL_SLAVE,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[13],FEPHY_PI_PHY_EN_1P8VR_SL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[12],FEPHY_PI_PHY_EN_1VR_SL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[11:10],FEPHY_PI_RSEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[9],FEPHY_PI_ISEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[8],FEPHY_PU_TX_CKTREE,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[7:0],FEPHY_RSVD_WR_CKTREE0,8,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##FEPHY_ATEST0,,,,,,,,,,,,
[15:12],FEPHY_TE_BLK,4,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[11:9],FEPHY_TR,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[8:0],FEPHY_RSVD_WR_ATEST0,9,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
,,,,,,,,,,,,
#Register_BWPLL,,,,,,,,,,,,
##BWPLLID_PLL_PU0,,,,,,,,,,,,
[15],BWPLLID_PU_ANA_LDO_1P8V_TO_0P9V,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[14],BWPLLID_PUB_ANA_LDO_1V_TO_0P3V,1,ID,WR,0x1,0x1,Y,0x0,Configurable,N/A,Y,
[13],BWPLLID_PU_ANA_LDO_3P3V_TO_1P8V,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[12],BWPLLID_PU_ANA_LDO_3P3V_TO_1V,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[11],BWPLLID_PU_ANA_LDO_1P8V_TO_0P9V_TX,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[10],BWPLLID_PU_ANA_LDO_1V_TO_0P9V,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[9],BWPLLID_PU_ANA_LDO_1V_TO_0P9V_TX,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[8],BWPLLID_PU_SLV_PRECHG,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[7],BWPLLID_PU_LDO_MAS,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[6],BWPLLID_PU_PLL,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[5:0],BWPLLID_RSVD_WR_PLL_PU0,6,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##BWPLLID_PLL_CFG1,,,,,,,,,,,,
[15],BWPLLID_PLL_AVDD_VCO_TST_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,used to freeze CP and make CPOUT high Z in PLL
[14:12],BWPLLID_PLL_CP_ISEL,3,ID,WR,0x3,0x3,Y,0x3,Configurable,N/A,Y,config PFD's dead zone in PLL
[11],BWPLLID_PLL_CP_PUB,1,ID,WR,0x1,0x1,Y,0x0,Configurable,N/A,Y,enable PFD's dummy current in PLL
[10],BWPLLID_PLL_DAC_IN_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,enable lock detector in PLL
[9:3],BWPLLID_PLL_FBDIV_RAT,7,ID,WR,0x30,0x30,Y,0x30,Configurable,N/A,Y,config FBDIV Ratio
[2],BWPLLID_PLL_FBDIV_RSTN,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,enable Charge Pump in PLL
[1],BWPLLID_PLL_LOCKDET_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,config LPF's R1 in PLL
[0],BWPLLID_PLL_LOCK_OUT,1,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,config LPF's C1 in PLL
,,,,,,,,,,,,
##BWPLLID_PLL_CFG2,,,,,,,,,,,,
[15],BWPLLID_PLL_LPF_C1_SEL,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,Y,config LPF's C2 in PLL
[14],BWPLLID_PLL_LPF_C2_SEL,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,Y,config LPF's R3 in PLL
[13:12],BWPLLID_PLL_LPF_R1_SEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,config LPF's C3 in PLL
[11],BWPLLID_PLL_LPF_VCON_RSTN,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,reset VCON to ground in PLL
[10],BWPLLID_PLL_PFD_FREEZE_CP_B,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,no use
[9],BWPLLID_PLL_PU_ANA_LDO_CP_VCO,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,enable VCON to testmux in PLL
[8:6],BWPLLID_PLL_VCON_DAC_SEL,3,ID,WR,0x3,0x3,Y,0x3,Configurable,N/A,Y,enable VCON buffer in PLL
[5],BWPLLID_PLL_VCON_TST_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,set VCON to 0.7V in PLL
[4],BWPLLID_PLL_VCO_LDO_BIAS_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,enable LPF's dummy current in PLL
[3:1],BWPLLID_PLL_VCO_SEL_BAND,3,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,Y,2.5V regulator output. 0:2.5V 1:2.55V 2:2.61V 3:2.68V
[0],BWPLLID_PLL_VCO_BUF_PUL_UPB,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
,,,,,,,,,,,,
##BWPLLID_PLL_CFG3,,,,,,,,,,,,
[15],BWPLLID_PLL_PFD_LDO_BIAS_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[14],BWPLLID_PLL_EN_0P9V_THRGH_MODE,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[13],BWPLLID_PLL_ICC1P25U_HALF,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[12],BWPLLID_PLL_ISAVDD10_0P9B,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[11:10],BWPLLID_PLL_SSC_PI_ISEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[9:8],BWPLLID_PLL_SSC_PI_RSEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[7],BWPLLID_PLL_SSC_EN_LPHJUMP,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[6],BWPLLID_PLL_CLK_125M_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[5],BWPLLID_PLL_EN_1P1V_THRGH_MODE,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[4],BWPLLID_PLL_EN_1P1V_THRGH_MODE_CKTREE,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[3],BWPLLID_PLL_SEL_DEGLITCH_REF_CLK,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,reference deglitch clk enable
[2:1],BWPLLID_PLL_SEL_DEGLITCH_WIDTH_REF_CLK,2,ID,WR,0x3,0x3,Y,0x3,Configurable,N/A,,reference deglitch clk bit
[0],BWPLLID_PLL_RSVD_WR_CFG3,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##BWPLLID_PLL_ATEST,,,,,,,,,,,,
[15:12],BWPLLID_PLL_TE_BLK,4,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[11:9],BWPLLID_PLL_TR,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[8:0],BWPLLID_PLL_RSVD_ATEST,9,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##BWPLLID_PLL_RSVD0,,,,,,,,,,,,
[15:8],BWPLLID_PLL_RSVD_WR,8,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,Reserved
[7:0],BWPLLID_PLL_RSVD_RO,8,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,Reserved
,,,,,,,,,,,,
#Register_BWPHY,,,,,,,,,,,,
##BWPHYID_LPSD_CFG0,,,,,,,,,,,,
[15:0],BWPHYID_LPSD_PD_PWD,16,ID,WR,0,0,Y,0,Configurable,N/A,,code to enter LP mode
,,,,,,,,,,,,
##BWPHYID_LPSD_CFG1,,,,,,,,,,,,
[15],BWPHYID_LPSD_LATCH_EN,1,ID,WR,0,0,Y,0,Configurable,N/A,,latch enable for LPSD module
[14],BWPHYID_LPSD_REM_PD,1,ID,WR,0,0,Y,0,Configurable,N/A,,enable wake up by cable signal
[13],BWPHYID_LPSD_RSTN,1,ID,WR,0,0,Y,0,Configurable,N/A,,resetn signal from digital
[12],BWPHYID_LPSD_PS_EN,1,ID,WR,0,0,Y,0,Configurable,N/A,,enable LPSD power down mode
[11:10],BWPHYID_LPSD_VTH_SEL,2,ID,WR,0,0,Y,0,Configurable,N/A,,cable signal detect threshold select
[9],BWPHYID_LPSD_REM_ST,1,OD,RD,0,N/A,N,N/A,N/A,N/A,,waked up by remote
[8:2],BWPHYID_LPSD_RSVD_IN,7,ID,WR,0,0,Y,0,Configurable,N/A,,reserved in
[1:0],BWPHYID_LPSD_RSVD_OUT,2,OD,RD,0,N/A,N,N/A,N/A,N/A,,reserved output
,,,,,,,,,,,,
##BWPHYID_CKTREE0,,,,,,,,,,,,
[15],BWPHYID_SLAVE_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,1: enable
[14:0],BWPHYID_RSVD_WR_CKTREE0,15,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##BWPHYID_ATEST,,,,,,,,,,,,
[15:12],BWPHYID_TE_BLK,4,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[11:9],BWPHYID_TR,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[8:0],BWPHYID_RSVD_ATEST,9,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##BWPHYID_PU0,,,,,,,,,,,,
[15],BWPHYID_PU_CKTREE,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[14],BWPHYID_PU_PI,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,,
[13],BWPHYID_PU_TXDAC,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[12],BWPHYID_PU_TXAMP,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[11],BWPHYID_PU_CMC,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[10],BWPHYID_PU_RVGA,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[9],BWPHYID_PU_SAR,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[8],BWPHYID_PU_SAR_CM,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[7],BWPHYID_PU_TXDAC_DLY,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[6:0],BWPHYID_RSVD_WR_PU0,7,ID,WR,0x0,0x0,Y,0x64,Configurable,N/A,Y,
,,,,,,,,,,,,
##BWPHYID_PI_CFG0,,,,,,,,,,,,
[15],BWPHYID_PI_DIV2_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[14],BWPHYID_PI_DIV3_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[13],BWPHYID_PI_ADC_DUTY_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[12:11],BWPHYID_PI_RSEL,2,ID,WR,0x3,0x3,Y,0x3,Configurable,N/A,,
[10:9],BWPHYID_PI_ISEL,2,ID,WR,0x2,0x2,Y,0x2,Configurable,N/A,,
[8],BWPHYID_PI_1VR_SEL,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,
[7],BWPHYID_PI_1P8VR_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[6:0],BWPHYID_RSVD_WR_PI_CFG1,7,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##BWPHYID_PI_CFG1,,,,,,,,,,,,
[15:13],BWPHYID_PI_CORE_VSEL,3,ID,WR,0x6,0x6,Y,0x6,Configurable,N/A,,
[12:10],BWPHYID_PI_CBUF_VSEL,3,ID,WR,0x6,0x6,Y,0x6,Configurable,N/A,,
[9:7],BWPHYID_PI_CLK_VSEL,3,ID,WR,0x4,0x4,Y,0x4,Configurable,N/A,,
[6:4],BWPHYID_PI_DEC_VSEL,3,ID,WR,0x2,0x2,Y,0x2,Configurable,N/A,,
[3:0],BWPHYID_RSVD_WR_PI_CFG2,4,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##BWPHYID_PI_RSVD0,,,,,,,,,,,,
[15:0],BWPHYID_RSVD_WR_PI_RSVD0,16,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##BWPHYID_RVGA0_CFG0,,,,,,,,,,,,
[15],BWPHYID_RX_BM_CP,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rvga baseline bias mode select. 0: x1; 1: x2.
[14],BWPHYID_RX_BOOST_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,"no use, boost function is removed"
[13],BWPHYID_RX_CP_START,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,"baseline charge pump enable , 0: disable; 1: enable"
[12],BWPHYID_RX_RVDD13_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rvga regulator output select. 0: 1.1V; 1: 1.3V;
[11:8],BWPHYID_RX_CSEL,4,ID,WR,0x3,0x3,Y,0x3,Configurable,N/A,,"rvga filter cap select. 0~15, with 100fF/step"
[7:0],BWPHYID_RX_RSEL,8,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,"rvga dc gain select. 0,1,3,5,8,12,24,28,56,60,120,248,255 are used, with 1~1.5 dB/step, from around -7 dB @ rsel=0"
,,,,,,,,,,,,
##BWPHYID_RVGA_CFG1,,,,,,,,,,,,
[15],BWPHYID_RX_LP_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rvga sf low power mode enable. 0: 800uA; 1: 400uA
[14],BWPHYID_RX_REG10_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rvga slave regulator select. 0: use 1.8V slave regulator; 1: 1.1V through mode
[13:12],BWPHYID_RX_VCM_SEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rvga output common mode select. 0: 0.55V; 1: 0.6V; 2: 0.45V; 3: 0.5V
[11],BWPHYID_RX_RTERM,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rvga 100 Ohm termination enable. 0: disable; 1: enable
[10:9],BWPHYID_RX_S2D_RDEG,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rvga baseline s2d degeneration resistor select to program baseline analog gain. 0: 15k; 1: 9k; 2: 6k; 2: 6k
[8],BWPHYID_RX_MODE_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,"rvga mode select, as echo TO_0Plogy is changed. not used. always set to 1 in firmware"
[7],BWPHYID_RX_ECHO_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rvga rx echo enable. 0: disable; 1: enable
[6],BWPHYID_RX_BM_CMFB,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rvga cmfb bias mode select. 0: small; 1: big
[5:3],BWPHYID_RX_C2_SEL,3,ID,WR,0x7,0x7,Y,0x7,Configurable,N/A,,"2RDorder filter programmability, 0~7, with 100 fF/step"
[2:0],BWPHYID_RSVD_WR_RVGA_CFG1,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,reserved
,,,,,,,,,,,,
##BWPHYID_RVGA_RSVD0,,,,,,,,,,,,
[15:0],BWPHYID_RSVD_WR_RVGA_RSVD0,16,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##BWPHYID_SAR0_CFG0,,,,,,,,,,,,
[15],BWPHYID_SAR_TEST_CK_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[14:12],BWPHYID_SAR_VCMSEL,3,ID,WR,0x3,0x0,Y,0x0,Configurable,N/A,,
[11:10],BWPHYID_SAR_ISEL,2,ID,WR,0x3,0x0,Y,0x0,Configurable,N/A,,
[9],BWPHYID_SAR_DELAY,1,ID,WR,0x1,0x0,Y,0x0,Configurable,N/A,,
[8],BWPHYID_SAR_RSTN,1,ID,WR,0x1,0x0,Y,0x0,Configurable,N/A,,
[7],BWPHYID_SAR_REVERSE,1,ID,WR,0x1,0x0,Y,0x0,Configurable,N/A,,
[6],BWPHYID_SAR_BUFFERCM_PD,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[5:4],BWPHYID_SAR_ISELCM,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[3:2],BWPHYID_SAR_GAINCM,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[1:0],BWPHYID_RSVD_WR_SAR0_CFG0,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##BWPHYID_SAR_RSVD0,,,,,,,,,,,,
[15:0],BWPHYID_RSVD_WR_SAR_RSVD0,16,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##BWPHYID_CMC_CFG0,,,,,,,,,,,,
[15:12],BWPHYID_CMC_STRENGTH,4,ID,WR,0x7,0x7,Y,0x7,Configurable,N/A,,
[11:9],BWPHYID_CMC_VREF_SEL,3,ID,WR,0x3,0x3,Y,0x3,Configurable,N/A,,
[8:0],BWPHYID_RSVD_WR_CMC_CFG0,9,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##BWPHYID_TX_CFG0,,,,,,,,,,,,
[15:13],BWPHYID_TX_AMP_BM,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[12],BWPHYID_TX_IBOOST,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[11:10],BWPHYID_TX_AMP_IB,2,ID,WR,0x1,0x1,Y,0x0,Configurable,N/A,Y,
[9:8],BWPHYID_TX_RVDD_SEL,2,ID,WR,0x1,0x1,Y,0x0,Configurable,N/A,Y,
[7:6],BWPHYID_TX_AMP_MODE,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[5:4],BWPHYID_TX_AMP_ISEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[3:0],BWPHYID_TX_DAC_IDC_SEL,4,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
,,,,,,,,,,,,
##BWPHYID_TX_CFG1,,,,,,,,,,,,
[15:10],BWPHYID_TX_DAC_BM,6,ID,WR,0x2,0x2,Y,0x2,Configurable,N/A,Y,
[9:8],BWPHYID_TX_DAC_MODE,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[7],BWPHYID_TX_ECHO_EN,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,Y,
[6:0],BWPHYID_RSVD_WR_TX_CFG1,7,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,
,,,,,,,,,,,,
##BWPHYID_RSVD_TX0,,,,,,,,,,,,
[15:0],BWPHYID_RSVD_WR_RSVD_TX0,16,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##BWPHYID_RSVD0,,,,,,,,,,,,
[15:8],BWPHYID_RSVD_WR_RSVD0,8,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[7:0],BWPHYID_RSVD_RO_RSVD1,8,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,
,,,,,,,,,,,,
#Register_SDSPLL,,,,,,,,,,,,
##SDSPLLID_PU0,,,,,,,,,,,,
[15],SDSPLLID_PU_ANA_LDO_1P8V_TO_0P9V,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[14],SDSPLLID_PU_ANA_LDO_3P3V_TO_1V,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,Y,
[13],SDSPLLID_PU_ANA_LDO_1V_TO_0P9V,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[12],SDSPLLID_PU_ANA_LDO_1V_TO_0P9V_TX,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[11],SDSPLLID_PU_PLL,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[10:0],SDSPLLID_RSVD_WR_PU0,11,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
,,,,,,,,,,,,
,,,,,,,,,,,,
##SDSPLLID_CFG0,,,,,,,,,,,,
[15],SDSPLLID_PLL_AVDD_VCO_TST_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[14:12],SDSPLLID_PLL_CP_ISEL,3,ID,WR,0x3,0x3,Y,0x3,Configurable,N/A,,
[11],SDSPLLID_PLL_CP_PUB,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[10],SDSPLLID_PLL_DAC_IN_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[9:3],SDSPLLID_PLL_FBDIV_RAT,7,ID,WR,0x32,0x32,Y,0x32,Configurable,N/A,,
[2],SDSPLLID_PLL_FBDIV_RSTN,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[1],SDSPLLID_PLL_LOCKDET_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[0],SDSPLLID_PLL_LOCK_OUT,1,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,
,,,,,,,,,,,,
##SDSPLLID_CFG1,,,,,,,,,,,,
[15],SDSPLLID_PLL_LPF_C1_SEL,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,
[14],SDSPLLID_PLL_LPF_C2_SEL,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,
[13:12],SDSPLLID_PLL_LPF_R1_SEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[11],SDSPLLID_PLL_LPF_VCON_RSTN,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
[10],SDSPLLID_PLL_PFD_FREEZE_CP_B,1,ID,WR,0x1,0x1,Y,0x0,Configurable,N/A,Y,
[9],SDSPLLID_PLL_PU_ANA_LDO_CP_VCO,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,
[8:6],SDSPLLID_PLL_VCON_DAC_SEL,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[5],SDSPLLID_PLL_VCON_TST_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[4],SDSPLLID_PLL_VCO_LDO_BIAS_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[3:1],SDSPLLID_PLL_VCO_SEL_BAND,3,ID,WR,0x2,0x2,Y,0x2,Configurable,N/A,,
[0],SDSPLLID_PLL_VCO_BUF_PUL_UPB,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,
,,,,,,,,,,,,
##SDSPLLID_CFG2,,,,,,,,,,,,
[15:14],SDSPLLID_PLL_VREF_SEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[13],SDSPLLID_PLL_PFD_LDO_BIAS_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[12],SDSPLLID_PLL_EN_0P9V_THRGH_MODE,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[11],SDSPLLID_PLL_PI_ISEL,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,
[10],SDSPLLID_PLL_SEL_DEGLITCH_REF_CLK,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,sds reference deglitch clk enable
[9:8],SDSPLLID_PLL_SEL_DEGLITCH_WIDTH_REF_CLK,2,ID,WR,0x3,0x3,Y,0x3,Configurable,N/A,,
[7:5],SDSPLLID_PLL_BIAS_CFG,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[4:0],SDSPLLID_PLL_RSVD_WR_PLL_CFG2,5,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##SDSPLLID_ATEST,,,,,,,,,,,,
[15:11],SDSPLLID_TE_BLK,5,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[10:8],SDSPLLID_TR,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[7:0],SDSPLLID_RSVD_WR_SDSPHYID_ATEST,8,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##SDSPLLID_AZCAL0,,,,,,,,,,,,
[15],SDSPLLID_PLL_AZCMPOUT,1,OD,RD,0x1,N/A,N,N/A,N/A,N/A,,auto-zero comparator output
[14],SDSPLLID_PLL_AZB,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,auto-zero start signal
[13:11],SDSPLLID_PLL_AZSEL,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,auto-zero input selection
[10:8],SDSPLLID_PLL_AZ_IN_SEL,3,ID,WR,0x2,0x2,Y,0x2,Configurable,N/A,,
[7:5],SDSPLLID_PLL_RCALPG_B,3,ID,WR,0x4,0x4,Y,0x4,Configurable,N/A,,"Calibration ipp current selection (0:IO_PCAL,1:STX_PCAL,2:IO_NCAL,3:STX_NCAL,4 and above: power down)"
[4:2],SDSPLLID_PLL_RCAL_BR_SEL,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,Calibration icc/ipp current path selection
[1],SDSPLLID_PLL_PU_AZCMP,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,Power up auto-zero comparator
[0],SDSPLLID_PLL_RSVD_WR_AZCAL0,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
#Register_SDSPHY,,,,,,,,,,,,
##SDSPHYID_PU0,,,,,,,,,,,,
[15],SDSPHYID_PU_SDS_TX,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,Serdes TX power up signal. 0: power down; 1: power up
[14],SDSPHYID_PU_SDS_RX,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[13],SDSPHYID_PU_SDS_RTCAL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[12],SDSPHYID_PU_SDS_RX_SQ,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,
[11],SDSPHYID_PU_SDS_PI,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,Serdes PI power up signal. 0: power down; 1: power up
[10:0],SDSPHYID_RSVD_WR_SDS_PU0,11,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##SDSPHYID_RX0,,,,,,,,,,,,
[15:10],SDSPHYID_SRX_RTERM,6,ID,WR,0x1F,0x1F,Y,0x1F,Configurable,N/A,,
[9],SDSPHYID_SQ_CK_REVERSE,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[8:7],SDSPHYID_SQ_DAC_SEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[6:0],SDSPHYID_RSVD_WR_RVGA0,7,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##SDSPHYID_TX0,,,,,,,,,,,,
[15],SDSPHYID_STX_DRV_SEL_SLEW,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,STX slew rate control signal. 0: w/o slew control; 1: with slew control
[14:10],SDSPHYID_STX_DRV_NSEL,5,ID,WR,0x0,0x0,Y,0x10,Configurable,N/A,,"STX Driver N-side impedance trim signal, set by calibration"
[9:5],SDSPHYID_STX_DRV_PSEL,5,ID,WR,0x0,0x0,Y,0x10,Configurable,N/A,,"STX Driver P-side impedance trim signal, set by calibration"
[4],SDSPHYID_STX_DRV_SEL_IMP,1,ID,WR,0x1,0x0,Y,0x0,Configurable,N/A,,"STX Driver standby impedance control signal, 0: high impedance; 1: low impedance"
[3:0],SDSPHYID_RSVD_WR_TX0,4,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,reserved
,,,,,,,,,,,,
##SDSPHYID_TX1,,,,,,,,,,,,
[15],SDSPHYID_STX_DRV_EN,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,,"STX Driver enable control signal, 0: standby; 1: enable"
[14:12],SDSPHYID_STX_DRV_SEL,3,ID,WR,0x0,0x0,Y,0x4,Configurable,N/A,,"STX Driver branch number trim signal, set by calibration"
[11:10],SDSPHYID_STX_REG_VSEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,"STX LDO voltage trim signal, 0: driver&clock path 0.9Vdd; 1: driver 0.9Vdd, clock 0.93Vdd; 2: driver 0.93Vdd, clock 0.9Vdd; 3: driver&clock 0.93Vdd"
[9],SDSPHYID_STX_TESTMODE,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,"STX output pattern control, 0: normal data; 1: 0101 pattern"
[8:7],SDSPHYID_STX_THRGH_MODE_EN,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,"STX LDO bypass mode control signal, 0: ldo mode; 1: driver-path LDO bypass; 2: clock-path LDO bypass; 3: driver&clock path LDO bypass;"
[6:0],SDSPHYID_RSVD_WR_TX1,7,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,reserverd
,,,,,,,,,,,,
##SDSPHYID_TX2,,,,,,,,,,,,
[15],SDSPHYID_STX_CALN_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,"STX Driver N-side impedance calibration enable signal, 0: disable; 1:enable"
[14],SDSPHYID_STX_CALP_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,"STX Driver P-side impedance calibration enable signal, 0: disable; 1:enable"
[13:0],SDSPHYID_RSVD_WR_TX2,14,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,reserverd
,,,,,,,,,,,,
##SDSPHYID_CKTREE,,,,,,,,,,,,
[15],SDSPHYID_PI_EN_1P8VR_SL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[14],SDSPHYID_SGMII_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[13:12],SDSPHYID_PI_RSEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[11],SDSPHYID_CLK2TX_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[10:0],SDSPHYID_RSVD_WR_CKTREE,11,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
##SDSPHYID_RSVD0,,,,,,,,,,,,
[15:8],SDSPHYID_RSVD_WR,8,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,
[7:0],SDSPHYID_RSVD_RO,8,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,
,,,,,,,,,,,,
,,,,,,,,,,,,
#DataClock_MISC,,,,,,,,,,,,
##Data_Clock_XTAL_SYSPLL,,,,,,,,,,,,
,MISC_CK25_XTAL,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,25MHz syspll clock for DFT
,MISC_CK6P25_XTAL,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,25MHz syspll clock for DFT
,MISC_RSTB2DIG,1,ODH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,Global reset for digital
,,,,,,,,,,,,
##Data_Clock_TSEN,,,,,,,,,,,,
,MISC_TSEN_RESETB,1,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,MISC_TSEN_MODV09,1,ODH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,MISC_CLK_TSEN,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
##Efuse,,,,,,,,,,,,
,MISC_EFUSE_LDO_EN,1,IDH,N/A,0x0,0x0,Y,0x0,Configurable,N/A,,
,,,,,,,,,,,,
#DataClock_FEPLL,,,,,,,,,,,,
##Data_Clock_FEPLL,,,,,,,,,,,,
,FEPLL_CK200_MCU,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,200MHz clock for MCU
,FEPLL_CK250_PLL,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,250MHz PLL clock for xmii
,FEPLL_CK500_SSC0,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,500MHz SSC clock for xmii1
,FEPLL_CK500_SSC1,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,500MHz SSC clock for xmii2
,FEPLL_SSCPI0_DATA,12,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,SSC0 PI data
,FEPLL_SSCPI0_RESETB,1,IDH,N/A,N/A,0x0,Y,0x0,Configurable,N/A,,SSC0 PI reset_b
,FEPLL_SSCPI1_DATA,12,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,SSC1 PI data
,FEPLL_SSCPI1_RESETB,1,IDH,N/A,N/A,0x0,Y,0x0,Configurable,N/A,,SSC1 PI reset_b
,,,,,,,,,,,,
#DataClock_FEPHY,,,,,,,,,,,,
##Data_Clock_FEPHY,,,,,,,,,,,,
,FEPHY_RANDOM_OUT,1,ODH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,random signal output at 25MHz rate
,FEPHY_CK_ADC,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,FEPHY_CK_PI2DIG,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,FEPHY_CK_DAC,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,FEPHY_SAR_DATA_USIGN,8,OD,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,FEPHY_TX_DATA,5,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,FEPHY_PI_DATA,7,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,FEPHY_PI_RESETB,1,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,FEPHY_BLC,2,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,,,,,,,,,,,,
#DataClock_BWPLL,,,,,,,,,,,,
##Data_Clock_BWPLL,,,,,,,,,,,,
,BWPLLID_CK200_PLL,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,200MHz clock from BWPLL
,,,,,,,,,,,,
#DataClock_BWPHY,,,,,,,,,,,,
##Data_Clock_BWPHY,,,,,,,,,,,,
,BWPHYID_CK200_PI,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,200MHz clock from PI
,BWPHYID_CK400_DAC,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,dac clk (400MHz)
,BWPHYID_TX_DATA,9,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,9bit dac data in
,BWPHYID_CK66_ADC,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,adc clk （66.6MHz) (CK66_ADC）
,BWPHYID_SAR_ADC_DATA_DM,8,ODH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,8bit adc data out
,BWPHYID_SAR_ADC_DATA_CM,8,ODH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,cmadc data
,BWPHYID_PI_DATA,7,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,PI data
,BWPHYID_PI_RESETB,1,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,PI reset_b
,BWPHYID_WANDER_UP,1,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,baseline wander up
,BWPHYID_WANDER_DN,1,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,baseline wander down
,,,,,,,,,,,,
#DataClock_SDSPLL,,,,,,,,,,,,
##Data_Clock_SDSPLL,,,,,,,,,,,,
,SDSPLLID_CK312P5_PLL,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,200MHz clock from BWPLL
,,,,,,,,,,,,
#DataClock_SDSPHY,,,,,,,,,,,,
##SDS_Data_Clock,,,,,,,,,,,,
,SDSPHYID_RX_DATA,10,ODH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,10 bit data outputs to digital
,SDSPHYID_RX_EDGE,10,ODH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,10 bit edge outputs to digital
,SDSPHYID_RX_DEMUXCLK2DIG,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,demux clock to digital to fetch RVGA data.
,SDSPHYID_TX_DATA,10,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,10 bit TX data from digital.
,SDSPHYID_TX_CLK312P5M2DIG,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,SerDes TX clock to digital to fetch TX data.
,SDSPHYID_PI_DATA,7,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,SerDes PI data from digital
,SDSPHYID_PI_RESETB,1,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,SerDes PI resetb from digital
,SDSPHYID_SQ_OUT2REG,1,ODH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,squelch detector output
,SDSPHYID_SQUELCH_CK_DIG,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,squelch detector clkout
,,,,,,,,,,,,
#PIN,,,,,,,,,,,,
##MDI,,,,,,,,,,,,
,PIN_P0_TDN,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,EPHY negative RVGA/tx of T1 interface in port0
,PIN_P0_TDP,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,EPHY positive RVGA/tx of T1 interface in port0
,PIN_P1_TDN,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,EPHY negative RVGA/tx of T1 interface in port1
,PIN_P1_TDP,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,EPHY positive RVGA/tx of T1 interface in port1
,PIN_P2_TDN,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,EPHY negative RVGA/tx of T1 interface in port2
,PIN_P2_TDP,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,EPHY positive RVGA/tx of T1 interface in port2
,PIN_P3_TDN,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,EPHY negative RVGA/tx of T1 interface in port3
,PIN_P3_TDP,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,EPHY positive RVGA/tx of T1 interface in port3
,PIN_P4_TDN,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,EPHY negative RVGA/tx of T1 interface in port4
,PIN_P4_TDP,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,EPHY positive RVGA/tx of T1 interface in port4
,PIN_EP_TDN_0,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,EPHY negative tx/RVGA of FastEthernet interface in port 5
,PIN_EP_TDP_0,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,EPHY positive tx/RVGA of FastEthernet interface  in port 5
,PIN_EP_TDN_1,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,EPHY negative RVGA/tx of FastEthernet interface  in port 5
,PIN_EP_TDP_1,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,EPHY positive RVGA/tx of FastEthernet interface  in port 5
,,,,,,,,,,,,
##Serdes INOUT,,,,,,,,,,,,
,PIN_SG0_RXDP,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,Rx positive input of serdes in port 6
,PIN_SG0_RXDN,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,Rx negative input of serdes  in port 6
,PIN_SG0_TXDP,1,POA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,Tx positive output of serdes  in port 6
,PIN_SG0_TXDN,1,POA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,Tx negative output of serdes  in port 6
,PIN_SG1_RXDP,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,Rx positive input of serdes in port 7
,PIN_SG1_RXDN,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,Rx negative input of serdes  in port 7
,PIN_SG1_TXDP,1,POA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,Tx positive output of serdes  in port 7
,PIN_SG1_TXDN,1,POA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,Tx negative output of serdes  in port 7
,PIN_SG2_RXDP,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,Rx positive input of serdes in port 8
,PIN_SG2_RXDN,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,Rx negative input of serdes  in port 8
,PIN_SG2_TXDP,1,POA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,Tx positive output of serdes  in port 8
,PIN_SG2_TXDN,1,POA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,Tx negative output of serdes  in port 8
,,,,,,,,,,,,
##PHY_Power_Ground,,,,,,,,,,,,
,PIN_AVDD33_T1,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,3.3V power supply of T1PHY
,PIN_AVDD11_T1,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,1.1V power supply of T1PHY
,PIN_AVSS33_T1,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of T1PHY
,PIN_AVSS11_T1,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of T1PHY
,PIN_AVDD33_FE,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,3.3V power supply of FEPHY
,PIN_AVDD11_FE,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,1.1V power supply of FEPHY
,PIN_AVSS33_FE,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of T1PHY
,PIN_AVSS11_FE,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of T1PHY
,PIN_AVDD33_PLL,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,3.3V power supply of T1PLL
,PIN_AVSS_PLL,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of T1PLL
,PIN_AVDD33_FEPLL,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,3.3V power supply of FEPLL
,PIN_AVSS_FEPLL,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of FEPLL
,PIN_AVDD33_XTL,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,3.3V power supply of XTAL
,PIN_AVDD11_XTL,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,1.8V power supply of XTAL
,PIN_AVSS_XTL,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of XTAL
,PIN_AVDD33_REF,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,3.3V power supply of IV reference
,PIN_AVDD11_REF,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,1.8V power supply of IV reference
,PIN_AVSS_REF,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of IV reference
,,,,,,,,,,,,
,,,,,,,,,,,,
##Serdes_Power_Ground,,,,,,,,,,,,
,PIN_SG0_AVDD33,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,1.1V power supply of serdes tx
,PIN_SG12_AVDD33,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,1.1V power supply of serdes rx
,PIN_SG0_AVDD11_TX,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,1.1V power supply of serdes tx
,PIN_SG0_AVDD11_RX,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,1.1V power supply of serdes rx
,PIN_SG0_AVDD11_PLL,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,1.1V power supply of serdes pll
,PIN_SG0_AVSS_TX,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of serdes tx
,PIN_SG0_AVSS_RX,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of serdes rx
,PIN_SG0_AVSS_PLL,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of serdes pll
,PIN_SG1_AVDD11_TX,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,1.1V power supply of serdes tx
,PIN_SG1_AVDD11_RX,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,1.1V power supply of serdes rx
,PIN_SG1_AVDD11_PLL,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,1.1V power supply of serdes pll
,PIN_SG1_AVSS_TX,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of serdes tx
,PIN_SG1_AVSS_RX,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of serdes rx
,PIN_SG1_AVSS_PLL,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of serdes pll
,PIN_SG2_AVDD11_TX,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,1.1V power supply of serdes tx
,PIN_SG2_AVDD11_RX,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,1.1V power supply of serdes rx
,PIN_SG2_AVDD11_PLL,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,1.1V power supply of serdes pll
,PIN_SG2_AVSS_TX,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of serdes tx
,PIN_SG2_AVSS_RX,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of serdes rx
,PIN_SG2_AVSS_PLL,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of serdes pll
,,,,,,,,,,,,
,,,,,,,,,,,,
##RESET,,,,,,,,,,,,
,RSTN_INT,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,chip hardware reset input
,,,,,,,,,,,,
##XTAL,,,,,,,,,,,,
,PIN_XI,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,crystal oscillator input
,PIN_XO,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,crystal oscillator ouput
,,,,,,,,,,,,
##Analog_Common,,,,,,,,,,,,
,PIN_RBIAS,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,Reference resistor -- 4.99k Ohm(1%) resistor or 6.02k Ohm
,PIN_TSTPT,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,atest
,PIN_UVOVLO_EN,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,uvlo/ovlo en
,PIN_TCLK66,1,POA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,test clk outp
,PIN_CK25_OUT1,1,POA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,test clk outn
,PIN_CK25_OUT2,1,POA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,test clk outn
,,,,,,,,,,,,
##LPSD,,,,,,,,,,,,
,PIN_VLPR,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,PIN_VLPF,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,PIN_INH,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,PIN_WAKE,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,PIN_AVSS_LPSD,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,,,,,,,,,,,,
##Digital_Supply,,,,,,,,,,,,
,DVDD,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,DVSS,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,DVDDPST1,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,DVDDPST2,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,DVSSPST,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,,,,,,,,,,,,
##EFUSE_Power_VDDQ,,,,,,,,,,,,
,PIN_VDDO_EFUSE,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,MISC_EFUSE_LDO_2P5V,1,OA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,,,,,,,,,,,,
##IO_DFT,,,,,,,,,,,,
,TE33_IO1,1,OA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,TR33_IO1,8,OA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,ATEST_IO1,1,IA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,TE33_IO2,1,OA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,TR33_IO2,8,OA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
,ATEST_IO2,1,IA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,
