<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p71" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_71{left:110px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t2_71{left:808px;bottom:1129px;letter-spacing:-0.17px;}
#t3_71{left:110px;bottom:1082px;letter-spacing:-0.19px;word-spacing:2.04px;}
#t4_71{left:567px;bottom:1082px;letter-spacing:-0.15px;}
#t5_71{left:595px;bottom:1082px;letter-spacing:-0.12px;word-spacing:1.91px;}
#t6_71{left:110px;bottom:1062px;letter-spacing:-0.17px;word-spacing:1.61px;}
#t7_71{left:110px;bottom:1041px;letter-spacing:-0.15px;word-spacing:1.87px;}
#t8_71{left:110px;bottom:1020px;letter-spacing:-0.11px;word-spacing:2.55px;}
#t9_71{left:253px;bottom:1020px;letter-spacing:-0.15px;word-spacing:2.61px;}
#ta_71{left:110px;bottom:999px;letter-spacing:-0.14px;word-spacing:1.59px;}
#tb_71{left:110px;bottom:979px;letter-spacing:-0.16px;word-spacing:2.92px;}
#tc_71{left:522px;bottom:979px;letter-spacing:-0.17px;}
#td_71{left:538px;bottom:979px;letter-spacing:-0.15px;word-spacing:2.32px;}
#te_71{left:110px;bottom:958px;letter-spacing:-0.17px;word-spacing:1.43px;}
#tf_71{left:110px;bottom:922px;letter-spacing:-0.19px;word-spacing:3.7px;}
#tg_71{left:110px;bottom:901px;letter-spacing:-0.19px;word-spacing:1.9px;}
#th_71{left:110px;bottom:881px;letter-spacing:-0.16px;word-spacing:1.23px;}
#ti_71{left:110px;bottom:860px;letter-spacing:-0.18px;word-spacing:1.45px;}
#tj_71{left:285px;bottom:860px;letter-spacing:-0.17px;}
#tk_71{left:303px;bottom:860px;}
#tl_71{left:152px;bottom:815px;letter-spacing:0.04px;word-spacing:1.99px;}
#tm_71{left:152px;bottom:797px;letter-spacing:0.03px;word-spacing:0.96px;}
#tn_71{left:152px;bottom:779px;letter-spacing:0.02px;word-spacing:1.52px;}
#to_71{left:152px;bottom:761px;letter-spacing:0.08px;word-spacing:2.87px;}
#tp_71{left:152px;bottom:742px;letter-spacing:0.09px;word-spacing:1.64px;}
#tq_71{left:489px;bottom:742px;letter-spacing:0.12px;}
#tr_71{left:505px;bottom:742px;}
#ts_71{left:177px;bottom:724px;letter-spacing:0.07px;word-spacing:2.61px;}
#tt_71{left:152px;bottom:706px;letter-spacing:0.03px;word-spacing:1.98px;}
#tu_71{left:152px;bottom:688px;letter-spacing:0.01px;word-spacing:2.83px;}
#tv_71{left:152px;bottom:669px;letter-spacing:-0.07px;word-spacing:1.98px;}
#tw_71{left:110px;bottom:633px;letter-spacing:-0.19px;word-spacing:3.02px;}
#tx_71{left:110px;bottom:612px;letter-spacing:-0.17px;word-spacing:2.31px;}
#ty_71{left:283px;bottom:612px;letter-spacing:-0.16px;}
#tz_71{left:305px;bottom:612px;letter-spacing:-0.13px;word-spacing:1.49px;}
#t10_71{left:110px;bottom:591px;letter-spacing:-0.22px;word-spacing:0.56px;}
#t11_71{left:529px;bottom:591px;letter-spacing:-0.11px;}
#t12_71{left:545px;bottom:591px;letter-spacing:-0.14px;word-spacing:0.42px;}
#t13_71{left:110px;bottom:571px;letter-spacing:-0.16px;word-spacing:2.49px;}
#t14_71{left:110px;bottom:550px;letter-spacing:-0.06px;word-spacing:0.81px;}
#t15_71{left:177px;bottom:550px;letter-spacing:-0.16px;}
#t16_71{left:199px;bottom:550px;letter-spacing:-0.16px;word-spacing:1px;}
#t17_71{left:259px;bottom:550px;letter-spacing:-0.11px;}
#t18_71{left:275px;bottom:550px;letter-spacing:-0.18px;word-spacing:1.07px;}
#t19_71{left:110px;bottom:529px;letter-spacing:-0.13px;word-spacing:1.35px;}
#t1a_71{left:152px;bottom:485px;letter-spacing:0.07px;word-spacing:2.87px;}
#t1b_71{left:763px;bottom:485px;letter-spacing:-0.1px;}
#t1c_71{left:152px;bottom:466px;letter-spacing:0.05px;word-spacing:1.55px;}
#t1d_71{left:582px;bottom:466px;letter-spacing:0.1px;}
#t1e_71{left:635px;bottom:466px;word-spacing:1.64px;}
#t1f_71{left:152px;bottom:448px;letter-spacing:-0.03px;word-spacing:2.48px;}
#t1g_71{left:355px;bottom:448px;letter-spacing:0.09px;}
#t1h_71{left:399px;bottom:448px;letter-spacing:-0.05px;word-spacing:2.51px;}
#t1i_71{left:152px;bottom:430px;letter-spacing:-0.01px;word-spacing:1.86px;}
#t1j_71{left:373px;bottom:430px;letter-spacing:0.11px;}
#t1k_71{left:394px;bottom:430px;letter-spacing:0.1px;}
#t1l_71{left:413px;bottom:430px;letter-spacing:0.07px;}
#t1m_71{left:429px;bottom:430px;letter-spacing:0.08px;word-spacing:1.64px;}
#t1n_71{left:110px;bottom:393px;letter-spacing:-0.15px;word-spacing:3.84px;}
#t1o_71{left:110px;bottom:373px;letter-spacing:-0.21px;word-spacing:2.91px;}
#t1p_71{left:237px;bottom:373px;letter-spacing:-0.14px;}
#t1q_71{left:258px;bottom:373px;}
#t1r_71{left:274px;bottom:373px;letter-spacing:-0.2px;word-spacing:2.87px;}
#t1s_71{left:509px;bottom:373px;letter-spacing:-0.16px;}
#t1t_71{left:532px;bottom:373px;letter-spacing:-0.13px;word-spacing:2.78px;}
#t1u_71{left:110px;bottom:352px;letter-spacing:-0.17px;word-spacing:3.53px;}
#t1v_71{left:480px;bottom:352px;letter-spacing:-0.11px;}
#t1w_71{left:499px;bottom:352px;letter-spacing:-0.13px;word-spacing:3.4px;}
#t1x_71{left:110px;bottom:331px;letter-spacing:-0.18px;}
#t1y_71{left:152px;bottom:287px;letter-spacing:-0.04px;word-spacing:2.26px;}
#t1z_71{left:152px;bottom:268px;letter-spacing:0.04px;word-spacing:1.75px;}
#t20_71{left:537px;bottom:268px;letter-spacing:0.11px;}
#t21_71{left:553px;bottom:268px;letter-spacing:0.07px;}
#t22_71{left:110px;bottom:232px;letter-spacing:-0.16px;word-spacing:0.78px;}
#t23_71{left:110px;bottom:211px;letter-spacing:-0.16px;word-spacing:2.74px;}
#t24_71{left:703px;bottom:211px;letter-spacing:-0.16px;}
#t25_71{left:726px;bottom:211px;letter-spacing:-0.18px;}
#t26_71{left:759px;bottom:211px;letter-spacing:-0.11px;}
#t27_71{left:777px;bottom:211px;letter-spacing:-0.16px;word-spacing:6.25px;}
#t28_71{left:110px;bottom:190px;letter-spacing:-0.21px;word-spacing:1.03px;}
#t29_71{left:110px;bottom:170px;letter-spacing:-0.1px;word-spacing:1.26px;}
#t2a_71{left:211px;bottom:170px;letter-spacing:-0.16px;}
#t2b_71{left:233px;bottom:170px;letter-spacing:-0.18px;}
#t2c_71{left:266px;bottom:170px;letter-spacing:-0.11px;}
#t2d_71{left:282px;bottom:170px;letter-spacing:-0.13px;}

.s1_71{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s2_71{font-size:17px;font-family:CMR10_270;color:#000;}
.s3_71{font-size:17px;font-family:CMTI10_27t;color:#000;}
.s4_71{font-size:17px;font-family:CMR10_270;color:#000080;}
.s5_71{font-size:17px;font-family:CMTT10_27z;color:#000;}
.s6_71{font-size:15px;font-family:CMTI10_27t;color:#000;}
.s7_71{font-size:15px;font-family:CMTT10_27z;color:#000;}
.s8_71{font-size:15px;font-family:CMR10_270;color:#000;}
.s9_71{font-size:15px;font-family:CMTI10_27t;color:#000080;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts71" type="text/css" >

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

@font-face {
	font-family: CMTT10_27z;
	src: url("fonts/CMTT10_27z.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg71Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg71" style="-webkit-user-select: none;"><object width="935" height="1210" data="71/71.svg" type="image/svg+xml" id="pdf71" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_71" class="t s1_71">Volume I: RISC-V Unprivileged ISA V20191213 </span><span id="t2_71" class="t s2_71">53 </span>
<span id="t3_71" class="t s2_71">For AMOs, the A extension requires that the address held in </span><span id="t4_71" class="t s3_71">rs1 </span><span id="t5_71" class="t s2_71">be naturally aligned to the size </span>
<span id="t6_71" class="t s2_71">of the operand (i.e., eight-byte aligned for 64-bit words and four-byte aligned for 32-bit words). If </span>
<span id="t7_71" class="t s2_71">the address is not naturally aligned, an address-misaligned exception or an access-fault exception </span>
<span id="t8_71" class="t s2_71">will be generated. </span><span id="t9_71" class="t s2_71">The access-fault exception can be generated for a memory access that would </span>
<span id="ta_71" class="t s2_71">otherwise be able to complete except for the misalignment, if the misaligned access should not be </span>
<span id="tb_71" class="t s2_71">emulated. The “Zam” extension, described in Chapter </span><span id="tc_71" class="t s4_71">22</span><span id="td_71" class="t s2_71" data-mappings='[[36,"fi"]]'>, relaxes this requirement and speciﬁes </span>
<span id="te_71" class="t s2_71">the semantics of misaligned AMOs. </span>
<span id="tf_71" class="t s2_71">The operations supported are swap, integer add, bitwise AND, bitwise OR, bitwise XOR, and </span>
<span id="tg_71" class="t s2_71">signed and unsigned integer maximum and minimum. Without ordering constraints, these AMOs </span>
<span id="th_71" class="t s2_71">can be used to implement parallel reduction operations, where typically the return value would be </span>
<span id="ti_71" class="t s2_71">discarded by writing to </span><span id="tj_71" class="t s5_71">x0</span><span id="tk_71" class="t s2_71">. </span>
<span id="tl_71" class="t s6_71">We provided fetch-and-op style atomic primitives as they scale to highly parallel systems better </span>
<span id="tm_71" class="t s6_71">than LR/SC or CAS. A simple microarchitecture can implement AMOs using the LR/SC primi- </span>
<span id="tn_71" class="t s6_71">tives, provided the implementation can guarantee the AMO eventually completes. More complex </span>
<span id="to_71" class="t s6_71">implementations might also implement AMOs at memory controllers, and can optimize away </span>
<span id="tp_71" class="t s6_71">fetching the original value when the destination is </span><span id="tq_71" class="t s7_71">x0</span><span id="tr_71" class="t s6_71">. </span>
<span id="ts_71" class="t s6_71" data-mappings='[[78,"ffi"]]'>The set of AMOs was chosen to support the C11/C++11 atomic memory operations eﬃ- </span>
<span id="tt_71" class="t s6_71">ciently, and also to support parallel reductions in memory. Another use of AMOs is to provide </span>
<span id="tu_71" class="t s6_71">atomic updates to memory-mapped device registers (e.g., setting, clearing, or toggling bits) in </span>
<span id="tv_71" class="t s6_71">the I/O space. </span>
<span id="tw_71" class="t s2_71">To help implement multiprocessor synchronization, the AMOs optionally provide release consis- </span>
<span id="tx_71" class="t s2_71">tency semantics. If the </span><span id="ty_71" class="t s3_71">aq </span><span id="tz_71" class="t s2_71">bit is set, then no later memory operations in this RISC-V hart can be </span>
<span id="t10_71" class="t s2_71">observed to take place before the AMO. Conversely, if the </span><span id="t11_71" class="t s3_71">rl </span><span id="t12_71" class="t s2_71">bit is set, then other RISC-V harts will </span>
<span id="t13_71" class="t s2_71">not observe the AMO before memory accesses preceding the AMO in this RISC-V hart. Setting </span>
<span id="t14_71" class="t s2_71">both the </span><span id="t15_71" class="t s3_71">aq </span><span id="t16_71" class="t s2_71">and the </span><span id="t17_71" class="t s3_71">rl </span><span id="t18_71" class="t s2_71">bit on an AMO makes the sequence sequentially consistent, meaning that it </span>
<span id="t19_71" class="t s2_71">cannot be reordered with earlier or later memory operations from the same hart. </span>
<span id="t1a_71" class="t s6_71" data-mappings='[[69,"ffi"]]'>The AMOs were designed to implement the C11 and C++11 memory models eﬃciently. </span><span id="t1b_71" class="t s6_71">Al- </span>
<span id="t1c_71" class="t s6_71" data-mappings='[[37,"ffi"]]'>though the FENCE R, RW instruction suﬃces to implement the </span><span id="t1d_71" class="t s8_71">acquire </span><span id="t1e_71" class="t s6_71">operation and FENCE </span>
<span id="t1f_71" class="t s6_71" data-mappings='[[8,"ffi"]]'>RW, W suﬃces to implement </span><span id="t1g_71" class="t s8_71">release</span><span id="t1h_71" class="t s6_71">, both imply additional unnecessary ordering as compared </span>
<span id="t1i_71" class="t s6_71">to AMOs with the corresponding </span><span id="t1j_71" class="t s8_71">aq </span><span id="t1k_71" class="t s6_71">or </span><span id="t1l_71" class="t s8_71">rl </span><span id="t1m_71" class="t s6_71">bit set. </span>
<span id="t1n_71" class="t s2_71">An example code sequence for a critical section guarded by a test-and-test-and-set spinlock is </span>
<span id="t1o_71" class="t s2_71">shown in Figure </span><span id="t1p_71" class="t s4_71">8.2</span><span id="t1q_71" class="t s2_71">. </span><span id="t1r_71" class="t s2_71" data-mappings='[[9,"fi"]]'>Note the ﬁrst AMO is marked </span><span id="t1s_71" class="t s3_71">aq </span><span id="t1t_71" class="t s2_71">to order the lock acquisition before the </span>
<span id="t1u_71" class="t s2_71">critical section, and the second AMO is marked </span><span id="t1v_71" class="t s3_71">rl </span><span id="t1w_71" class="t s2_71">to order the critical section before the lock </span>
<span id="t1x_71" class="t s2_71">relinquishment. </span>
<span id="t1y_71" class="t s6_71">We recommend the use of the AMO Swap idiom shown above for both lock acquire and release </span>
<span id="t1z_71" class="t s6_71">to simplify the implementation of speculative lock elision [</span><span id="t20_71" class="t s9_71">16</span><span id="t21_71" class="t s6_71">]. </span>
<span id="t22_71" class="t s2_71">The instructions in the “A” extension can also be used to provide sequentially consistent loads and </span>
<span id="t23_71" class="t s2_71">stores. A sequentially consistent load can be implemented as an LR with both </span><span id="t24_71" class="t s3_71">aq </span><span id="t25_71" class="t s2_71">and </span><span id="t26_71" class="t s3_71">rl </span><span id="t27_71" class="t s2_71">set. A </span>
<span id="t28_71" class="t s2_71">sequentially consistent store can be implemented as an AMOSWAP that writes the old value to x0 </span>
<span id="t29_71" class="t s2_71">and has both </span><span id="t2a_71" class="t s3_71">aq </span><span id="t2b_71" class="t s2_71">and </span><span id="t2c_71" class="t s3_71">rl </span><span id="t2d_71" class="t s2_71">set. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
