

================================================================
== Vitis HLS Report for 'ConvertShiftAbs'
================================================================
* Date:           Tue Jun 24 19:15:41 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.797 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   483001|   483001|  4.830 ms|  4.830 ms|  483001|  483001|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_ConvertShiftAbs_Pipeline_loop_width_fu_38  |ConvertShiftAbs_Pipeline_loop_width  |      803|      803|  8.030 us|  8.030 us|  803|  803|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |   483000|   483000|       805|          -|          -|   600|        no|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      23|    121|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     56|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      38|    205|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+----+-----+-----+
    |grp_ConvertShiftAbs_Pipeline_loop_width_fu_38  |ConvertShiftAbs_Pipeline_loop_width  |        0|   0|  23|  121|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+-----+-----+
    |Total                                          |                                     |        0|   0|  23|  121|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |i_15_fu_60_p2      |         +|   0|  0|  13|          10|           1|
    |icmp_ln9_fu_54_p2  |      icmp|   0|  0|  13|          10|          10|
    |ap_block_state1    |        or|   0|  0|   2|           1|           1|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  28|          21|          12|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  20|          4|    1|          4|
    |ap_done                |   9|          2|    1|          2|
    |i_07_fu_34             |   9|          2|   10|         20|
    |img_disp16u_data_read  |   9|          2|    1|          2|
    |img_disp8u_data_write  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  56|         12|   14|         30|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |   3|   0|    3|          0|
    |ap_done_reg                                                 |   1|   0|    1|          0|
    |grp_ConvertShiftAbs_Pipeline_loop_width_fu_38_ap_start_reg  |   1|   0|    1|          0|
    |i_07_fu_34                                                  |  10|   0|   10|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       |  15|   0|   15|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|   ConvertShiftAbs|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|   ConvertShiftAbs|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|   ConvertShiftAbs|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|   ConvertShiftAbs|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|   ConvertShiftAbs|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|   ConvertShiftAbs|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|   ConvertShiftAbs|  return value|
|img_disp16u_data_dout            |   in|   16|     ap_fifo|  img_disp16u_data|       pointer|
|img_disp16u_data_num_data_valid  |   in|    2|     ap_fifo|  img_disp16u_data|       pointer|
|img_disp16u_data_fifo_cap        |   in|    2|     ap_fifo|  img_disp16u_data|       pointer|
|img_disp16u_data_empty_n         |   in|    1|     ap_fifo|  img_disp16u_data|       pointer|
|img_disp16u_data_read            |  out|    1|     ap_fifo|  img_disp16u_data|       pointer|
|img_disp8u_data_din              |  out|    8|     ap_fifo|   img_disp8u_data|       pointer|
|img_disp8u_data_num_data_valid   |   in|    2|     ap_fifo|   img_disp8u_data|       pointer|
|img_disp8u_data_fifo_cap         |   in|    2|     ap_fifo|   img_disp8u_data|       pointer|
|img_disp8u_data_full_n           |   in|    1|     ap_fifo|   img_disp8u_data|       pointer|
|img_disp8u_data_write            |  out|    1|     ap_fifo|   img_disp8u_data|       pointer|
+---------------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_07 = alloca i32 1"   --->   Operation 4 'alloca' 'i_07' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_disp8u_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %img_disp16u_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln9 = store i10 0, i10 %i_07" [xf_stereolbm_accel.cpp:9]   --->   Operation 7 'store' 'store_ln9' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln9 = br void %loop_width" [xf_stereolbm_accel.cpp:9]   --->   Operation 8 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.31>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i10 %i_07" [xf_stereolbm_accel.cpp:9]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.73ns)   --->   "%icmp_ln9 = icmp_eq  i10 %i, i10 600" [xf_stereolbm_accel.cpp:9]   --->   Operation 10 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.73ns)   --->   "%i_15 = add i10 %i, i10 1" [xf_stereolbm_accel.cpp:9]   --->   Operation 11 'add' 'i_15' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %loop_width.split, void %for.cond.cleanup" [xf_stereolbm_accel.cpp:9]   --->   Operation 12 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 13 'wait' 'empty' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ConvertShiftAbs_Pipeline_loop_width, i16 %img_disp16u_data, i8 %img_disp8u_data"   --->   Operation 14 'call' 'call_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln9 = store i10 %i_15, i10 %i_07" [xf_stereolbm_accel.cpp:9]   --->   Operation 15 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 1.58>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [xf_stereolbm_accel.cpp:19]   --->   Operation 16 'ret' 'ret_ln19' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 600, i64 600, i64 600" [xf_stereolbm_accel.cpp:9]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [xf_stereolbm_accel.cpp:9]   --->   Operation 18 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ConvertShiftAbs_Pipeline_loop_width, i16 %img_disp16u_data, i8 %img_disp8u_data"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln9 = br void %loop_width" [xf_stereolbm_accel.cpp:9]   --->   Operation 20 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_disp16u_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_disp8u_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_07                  (alloca           ) [ 0111]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln9             (store            ) [ 0000]
br_ln9                (br               ) [ 0000]
i                     (load             ) [ 0000]
icmp_ln9              (icmp             ) [ 0011]
i_15                  (add              ) [ 0000]
br_ln9                (br               ) [ 0000]
empty                 (wait             ) [ 0000]
store_ln9             (store            ) [ 0000]
ret_ln19              (ret              ) [ 0000]
speclooptripcount_ln9 (speclooptripcount) [ 0000]
specloopname_ln9      (specloopname     ) [ 0000]
call_ln0              (call             ) [ 0000]
br_ln9                (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_disp16u_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_disp16u_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_disp8u_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_disp8u_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ConvertShiftAbs_Pipeline_loop_width"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="i_07_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_07/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="grp_ConvertShiftAbs_Pipeline_loop_width_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="16" slack="0"/>
<pin id="41" dir="0" index="2" bw="8" slack="0"/>
<pin id="42" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="store_ln9_store_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="10" slack="0"/>
<pin id="49" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="i_load_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="10" slack="1"/>
<pin id="53" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="icmp_ln9_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="10" slack="0"/>
<pin id="56" dir="0" index="1" bw="10" slack="0"/>
<pin id="57" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_15_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="10" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln9_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="10" slack="0"/>
<pin id="68" dir="0" index="1" bw="10" slack="1"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="71" class="1005" name="i_07_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="10" slack="0"/>
<pin id="73" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_07 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="43"><net_src comp="24" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="50"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="58"><net_src comp="51" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="18" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="51" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="60" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="34" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="75"><net_src comp="71" pin="1"/><net_sink comp="46" pin=1"/></net>

<net id="76"><net_src comp="71" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="77"><net_src comp="71" pin="1"/><net_sink comp="66" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_disp8u_data | {2 3 }
 - Input state : 
	Port: ConvertShiftAbs : img_disp16u_data | {2 3 }
  - Chain level:
	State 1
		store_ln9 : 1
	State 2
		icmp_ln9 : 1
		i_15 : 1
		br_ln9 : 2
		store_ln9 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|
| Operation|                Functional Unit                |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|
|   call   | grp_ConvertShiftAbs_Pipeline_loop_width_fu_38 |    19   |    63   |
|----------|-----------------------------------------------|---------|---------|
|   icmp   |                 icmp_ln9_fu_54                |    0    |    13   |
|----------|-----------------------------------------------|---------|---------|
|    add   |                   i_15_fu_60                  |    0    |    13   |
|----------|-----------------------------------------------|---------|---------|
|   Total  |                                               |    19   |    89   |
|----------|-----------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|i_07_reg_71|   10   |
+-----------+--------+
|   Total   |   10   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   19   |   89   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   10   |    -   |
+-----------+--------+--------+
|   Total   |   29   |   89   |
+-----------+--------+--------+
