.\"t
.\" Automatically generated by Pandoc 1.16.0.2
.\"
.TH "FMULS \- Fractional Multiply Signed \- \- AVR Assembler" "" "" "" ""
.hy
.SH AVR Assembler Instructions
.SS FMULS \- Fractional Multiply Signed
.SS  () Description:
.PP
This instruction performs 8\-bit × 8\-bit → 16\-bit signed
multiplication and shifts the result one bit left.
.PP
.TS
tab(@);
l l l l l l.
T{
.PP
Rd
T}@T{
T}@T{
.PP
Rr
T}@T{
T}@T{
.PP
R1
T}@T{
.PP
R0
T}
_
T{
.PP
Multiplicand
T}@T{
.PP
×
T}@T{
.PP
Multiplier
T}@T{
.PP
\->
T}@T{
.PP
Product High
T}@T{
.PP
Product Low
T}
T{
.PP
8
T}@T{
T}@T{
.PP
8
T}@T{
T}@T{
.PP
16
T}@T{
T}
.TE
.PP
Let (N.Q) denote a fractional number with N binary digits left of the
radix point, and Q binary digits right of the radix point.
A multiplication between two numbers in the formats (N1.Q1) and (N2.Q2)
results in the format ((N1+N2).(Q1+Q2)).
For signal processing applications, the format (1.7) is widely used for
the inputs, resulting in a (2.14) format for the product.
A left shift is required for the high byte of the product to be in the
same format as the inputs.
The FMULS instruction incorporates the shift operation in the same
number of cycles as MULS.
.PP
The multiplicand Rd and the multiplier Rr are two registers containing
signed fractional numbers where the implicit radix point lies between
bit 6 and bit 7.
The 16\-bit signed fractional product with the implicit radix point
between bit 14 and bit 15 is placed in R1 (high byte) and R0 (low byte).
.PP
Note that when multiplying 0x80 (\-1) with 0x80 (\-1), the result of the
shift operation is 0x8000 (\-1).
The shift operation thus gives a two's complement overflow.
This must be checked and handled by software.
.PP
This instruction is not available in all devices.
Refer to the device specific instruction set summary.
.PP
Operation:
.PP
(i)R1:R0 ← Rd × Rr(signed (1.15) ← signed (1.7) × signed (1.7))
.PP
Syntax: Operands: Program Counter:
.PP
FMULS Rd,Rr 16 ≤ d ≤ 23, 16≤ r ≤ 23 PC ← PC + 1
.PP
16\-bit Opcode:
.PP
.TS
tab(@);
l l l l.
T{
.PP
0000
T}@T{
.PP
0011
T}@T{
.PP
1ddd
T}@T{
.PP
0rrr
T}
.TE
.SS  () Status Register (SREG) and Boolean Formulae:
.PP
.TS
tab(@);
l l l l l l l l.
T{
.PP
I
T}@T{
.PP
T
T}@T{
.PP
H
T}@T{
.PP
S
T}@T{
.PP
V
T}@T{
.PP
N
T}@T{
.PP
Z
T}@T{
.PP
C
T}
_
T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
⇔
T}@T{
.PP
⇔
T}
.TE
.PP
C: R16
.PP
Set if bit 15 of the result before left shift is set; cleared otherwise.
.PP
Z:
$\\overline{R15} \\overline{R14} \\overline{R13} \\overline{R12}$
.PP
$\\overline{R11} \\overline{R10} \\overline{R9} \\overline{R8}$
.PP
$\\overline{R7} \\overline{R6} \\overline{R5} \\overline{R4}$
.PP
$\\overline{R3} \\overline{R2} \\overline{R1} \\overline{R0}$
.PP
.PP
Set if the result is $0000; cleared otherwise.
.PP
R (Result) equals R1,R0 after the operation.
.PP
Example:
.IP
.nf
\f[C]
fmuls\ r23,r22\ ;\ Multiply\ signed\ r23\ and\ r22\ in\ (1.7)\ format,\ result\ in\ (1.15)\ format
movw\ r23:r22,r1:r0\ ;\ Copy\ result\ back\ in\ r23:r22
\f[]
.fi
.PP
.PP
Words: 1 (2 bytes)
.PP
Cycles: 2
