<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MTB CAT1 Peripheral driver library: Introducing CAT1A</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="IFXCYP_one-line.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MTB CAT1 Peripheral driver library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('page_introducing_cat1a.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Introducing CAT1A </div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><p>CAT1A is a category from Infineon that includes devices of the PSoC&trade;, TRAVEO&trade; and EZ-USB&trade; FX3G2 families. It bridges the gap between expensive, power hungry application processors and low performance MCUs. These devices use a dual core architecture, with both microcontrollers on a single chip. CAT1A devices have an Arm<sup>&reg;</sup> Cortex<sup>&reg;</sup> M4 for high-performance tasks, and an Arm<sup>&reg;</sup> Cortex<sup>&reg;</sup> M0+ for low-power tasks.</p>
<p>Devices in the CAT1A family enable engineers to create innovative, next-generation IoT devices that take advantage of the merits of each core. Using the highly-customizable Peripheral Driver Library (PDL), both processors can be programmed with a single API. In addition, the two cores share a common memory space. Inter-processor communication is simplified, both by this design, and the PDL IPC driver.</p>
<p>For devices with hardware compatibility, the PDL API provides fully-integrated support for Bluetooth<sup>&reg;</sup> LE, an RTOS, capacitive sensing, a trusted execution environment, and more. In addition to the integrated peripherals, developers can leverage flexible functionality assignments with its easy-to-use, custom, software-defined peripherals.</p>
<p>The combination of highly-capable MCUs with an extremely flexible driver API, extensive integrated middleware, and custom software-based peripherals, enables significant opportunity for developers to create better solutions.</p>
<p>Enabling innovation:</p><ul>
<li>Fully-customizable hardware peripherals with a driver library provided as source code</li>
<li>Software-defined peripherals to create custom analog and digital circuits within the MCU</li>
<li>Industry leading capacitive-sensing, CAPSENSE&trade;</li>
</ul>
<p>CAT1A supports three families of devices that share the same platform:</p>
<p><b>PSoC&trade; 6 devices:</b> PSoC&trade; 6 is an ultra-low-power architecture which features low-power design techniques that are ideal for battery powered applications. Its dual cores, and its configurable memory and peripheral protection units, allow the PSoC&trade; 6 MCU to deliver the highest level of protection defined by the Platform Security Architecture (PSA) from Arm<sup>&reg;</sup></p>
<ul>
<li>
Extended battery life: <ul>
<li>
Built on an ultra-low-power 40-nm process technology </li>
<li>
Active power consumption as low as 22-uA/MHz for the Cortex<sup>&reg;</sup>-M4 core </li>
<li>
Dual-core Arm<sup>&reg;</sup> Cortex<sup>&reg;</sup>-M architecture, optimizing for power and performance </li>
<li>
Integrated high efficiency Buck converter and LDO regulator </li>
<li>
Dynamic voltage and frequency scaling (DVFS with PLL/FLL) </li>
</ul>
</li>
<li>
Protection against cyber threats: <ul>
<li>
XIP Quad-SPI supports on-the-fly encryption </li>
<li>
Integrated, hardware-based Trusted Execution Environment (TEE) with secure data storage </li>
<li>
Dedicated security coprocessor, which eliminates the need for external SoCs or memories </li>
<li>
Secure Boot capability </li>
<li>
Advanced cryptographic accelerator block supports ECC, AES128, SHA1/2/3 </li>
</ul>
</li>
<li>
Flexibility in connectivity: <ul>
<li>
Bluetooth<sup>&reg;</sup> LE with 2 Mbps throughput </li>
<li>
USB 2.0, with a full-speed bit rate of 12 Mbps, and both CPU and DMA modes </li>
</ul>
</li>
</ul>
<p><b>TRAVEO&trade; II-B-E devices:</b> TRAVEO&trade; II Body Entry is a dual core architecture with a high-performance, high quality grade MCU platform. These devices target Industrial Drives, Robotics, Transportation (eBikes and LEVs), eV Chargers, and Heavy duty powers and construction tools applications.</p>
<ul>
<li>
Power Efficiency:<br />
 Devices in the TRAVEO&trade; family feature six power modes that enable target applications to minimize overall power consumption.  </li>
<li>
Cutting-edge Security Features:<br />
 TRAVEO&trade; II-B-E provides secure communication with excellent scalability in memory size and pin count. This is done through the introduction of HSM (Hardware Security Module), dedicated Cortex<sup>&reg;</sup> M0+ for secure processing, and embedded flash in dual bank mode for FOTA requirements.  </li>
<li>
New to CAT1A, CAN Capability:<br />
 Multiple, independent CAN FD controllers are included on each TRAVEO&trade; II-B-E device. Each controller supports both CAN 2.0A/B bus architectures (speeds of up to 1Mbps) and CAN Flexible Data Rate bus architectures (speeds of up to 8Mbps), which provide high-reliability communications for commercial, industrial and automotive applications.  </li>
</ul>
<p><b>EZ-USB&trade; FX3G2 devices:</b> EZ-USB&trade; FX3G2 is a family of peripheral controllers targeting USB applications in camera, video and data acquisition markets. The family includes FX20, FX10 and FX5 groups which support USB speeds of 20 Gbps, 10 Gbps and 5 Gbps respectively. These devices include dual ARM<sup>&reg;</sup> cores and a high bandwidth subsystem which efficiently moves data between USB and a LVCMOS or LVDS parallel interface.</p>
<ul>
<li>
Powerful processing infrastructure: <ul>
<li>
Dual-core Arm<sup>&reg;</sup> Cortex<sup>&reg;</sup>-M architecture, optimizing for power and performance </li>
<li>
Upto 512 KB of on-chip flash memory </li>
<li>
Quad-SPI interface to Serial flash with XIP support </li>
<li>
Advanced cryptographic accelerator block supports ECC, AES128, SHA1/2/3 </li>
<li>
DMA support to move high speed data without CPU intervention </li>
</ul>
</li>
<li>
Flexibility in connectivity: <ul>
<li>
Full-featured USB 3.2 ports with capability upto 20 Gbps </li>
<li>
Dual-port General Programmable Interface configurable in LVCMOS and LVDS modes </li>
<li>
I2S and PDM audio peripherals for HDMI capture applications </li>
<li>
CAN Flexible Data Rate controllers for communications in industrial and automotive applications </li>
<li>
Multiple serial peripheral blocks configurable as I2C, SPI or UART interfaces </li>
<li>
Dedicated Full Speed USB port for logging and debug support </li>
</ul>
</li>
</ul>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>MTB CAT1 Peripheral driver library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
