$date
	Sat Feb 27 22:31:49 2016
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module main $end
$var wire 2 ! speed [1:0] $end
$var reg 1 " accelerate $end
$var reg 1 # brake $end
$var reg 1 $ clock $end
$var reg 1 % keys $end
$scope module test $end
$var wire 1 & accelerate $end
$var wire 1 ' brake $end
$var wire 1 ( clock $end
$var wire 1 ) keys $end
$var reg 2 * newspeed [1:0] $end
$var reg 2 + speed [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
x)
0(
x'
x&
x%
0$
x#
x"
bx !
$end
#1000
b0 +
b0 !
b0 *
0"
0&
0#
0'
0%
0)
#2500
1$
1(
#5000
0$
0(
#6000
1%
1)
#7500
1$
1(
#10000
0$
0(
#11000
b1 *
1"
1&
#12500
b10 *
b1 +
b1 !
1$
1(
#15000
0$
0(
#17500
b11 *
b10 +
b10 !
1$
1(
#20000
0$
0(
#21000
b1 *
1#
1'
#22500
b0 *
b1 +
b1 !
1$
1(
#25000
0$
0(
#27500
b1 *
b0 +
b0 !
1$
1(
#30000
0$
0(
#31000
0#
0'
#32500
b10 *
b1 +
b1 !
1$
1(
#35000
0$
0(
#36000
b1 *
0"
0&
#37500
1$
1(
#40000
0$
0(
#41000
b10 *
1"
1&
#42500
b11 *
b10 +
b10 !
1$
1(
#45000
0$
0(
#47500
b11 +
b11 !
1$
1(
#50000
0$
0(
#52500
1$
1(
#55000
0$
0(
#56000
b10 *
0"
0&
1#
1'
#57500
b1 *
b10 +
b10 !
1$
1(
#60000
0$
0(
#62500
b0 *
b1 +
b1 !
1$
1(
#65000
0$
0(
#67500
b0 +
b0 !
1$
1(
#70000
0$
0(
#72500
1$
1(
#75000
0$
0(
#77500
1$
1(
#80000
0$
0(
#81000
