<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>clefia</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.084</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>75</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.750 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>76</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>30</BRAM_18K>
            <FF>7753</FF>
            <LUT>19538</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>clefia</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>clefia</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>clefia</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>clefia</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_ClefiaKeySet256_fu_321</InstName>
                    <ModuleName>ClefiaKeySet256</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>321</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ClefiaKeySet256_Pipeline_ClefiaGfn8_label4_fu_1036</InstName>
                            <ModuleName>ClefiaKeySet256_Pipeline_ClefiaGfn8_label4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1036</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ClefiaF0Xor_2_fu_722</InstName>
                                    <ModuleName>ClefiaF0Xor_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>722</ID>
                                    <BindInstances>add_ln124_fu_322_p2 add_ln124_53_fu_341_p2 add_ln124_54_fu_358_p2 add_ln124_55_fu_389_p2 add_ln124_56_fu_368_p2 add_ln124_57_fu_423_p2 add_ln117_fu_378_p2 add_ln117_5_fu_403_p2 add_ln117_6_fu_413_p2 add_ln162_fu_796_p2 add_ln162_1_fu_770_p2 add_ln124_58_fu_780_p2 add_ln124_59_fu_827_p2 add_ln124_60_fu_837_p2 add_ln124_61_fu_890_p2 add_ln124_62_fu_868_p2 add_ln124_63_fu_928_p2 clefia_s0_U clefia_s1_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ClefiaF1Xor_2_fu_743</InstName>
                                    <ModuleName>ClefiaF1Xor_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>743</ID>
                                    <BindInstances>add_ln124_fu_322_p2 add_ln124_29_fu_341_p2 add_ln124_30_fu_358_p2 add_ln124_31_fu_389_p2 add_ln124_32_fu_368_p2 add_ln124_33_fu_423_p2 add_ln117_fu_378_p2 add_ln117_1_fu_403_p2 add_ln117_2_fu_413_p2 add_ln185_fu_974_p2 add_ln185_1_fu_936_p2 add_ln124_34_fu_946_p2 add_ln124_35_fu_1012_p2 add_ln124_36_fu_1022_p2 add_ln124_37_fu_1063_p2 add_ln124_38_fu_1053_p2 add_ln124_39_fu_1094_p2 clefia_s1_U clefia_s0_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln215_fu_798_p2 add_ln210_fu_783_p2 con256_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaKeySet256_Pipeline_ByteXor_label2_fu_1048</InstName>
                            <ModuleName>ClefiaKeySet256_Pipeline_ByteXor_label2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1048</ID>
                            <BindInstances>add_ln124_fu_90_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaKeySet256_Pipeline_ByteXor_label23_fu_1056</InstName>
                            <ModuleName>ClefiaKeySet256_Pipeline_ByteXor_label23</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1056</ID>
                            <BindInstances>add_ln124_fu_109_p2 add_ln121_fu_119_p2 add_ln121_1_fu_142_p2 con256_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaKeySet256_Pipeline_ByteXor_label21_fu_1067</InstName>
                            <ModuleName>ClefiaKeySet256_Pipeline_ByteXor_label21</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1067</ID>
                            <BindInstances>add_ln124_fu_109_p2 add_ln121_fu_119_p2 add_ln121_2_fu_148_p2 con256_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaKeySet256_Pipeline_ByteXor_label25_fu_1078</InstName>
                            <ModuleName>ClefiaKeySet256_Pipeline_ByteXor_label25</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1078</ID>
                            <BindInstances>add_ln124_fu_88_p2 add_ln121_fu_122_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaKeySet256_Pipeline_ByteXor_label24_fu_1086</InstName>
                            <ModuleName>ClefiaKeySet256_Pipeline_ByteXor_label24</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1086</ID>
                            <BindInstances>add_ln124_fu_88_p2 add_ln121_fu_109_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaDoubleSwap_1_fu_1095</InstName>
                            <ModuleName>ClefiaDoubleSwap_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1095</ID>
                            <BindInstances>add_ln246_fu_234_p2 add_ln247_fu_253_p2 add_ln248_fu_263_p2 add_ln249_fu_281_p2 add_ln250_fu_291_p2 add_ln251_fu_309_p2 add_ln252_fu_319_p2 add_ln253_fu_333_p2 add_ln255_fu_347_p2 add_ln256_fu_361_p2 add_ln257_fu_375_p2 add_ln258_fu_389_p2 add_ln259_fu_403_p2 add_ln260_fu_417_p2 add_ln261_fu_431_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaKeySet256_Pipeline_ByteXor_label22_fu_1103</InstName>
                            <ModuleName>ClefiaKeySet256_Pipeline_ByteXor_label22</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1103</ID>
                            <BindInstances>add_ln124_fu_88_p2 add_ln121_fu_103_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>fin_U fout_U lk_U add_ln373_fu_1134_p2 add_ln381_fu_1172_p2 add_ln387_fu_1180_p2 skey_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_ClefiaKeySet192_fu_335</InstName>
                    <ModuleName>ClefiaKeySet192</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>335</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ClefiaKeySet192_Pipeline_ClefiaGfn8_label4_fu_1025</InstName>
                            <ModuleName>ClefiaKeySet192_Pipeline_ClefiaGfn8_label4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1025</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ClefiaF0Xor_1_fu_722</InstName>
                                    <ModuleName>ClefiaF0Xor_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>722</ID>
                                    <BindInstances>add_ln124_fu_322_p2 add_ln124_66_fu_341_p2 add_ln124_67_fu_358_p2 add_ln124_68_fu_389_p2 add_ln124_69_fu_368_p2 add_ln124_70_fu_423_p2 add_ln117_fu_378_p2 add_ln117_7_fu_403_p2 add_ln117_8_fu_413_p2 add_ln162_fu_796_p2 add_ln162_2_fu_770_p2 add_ln124_71_fu_780_p2 add_ln124_72_fu_827_p2 add_ln124_73_fu_837_p2 add_ln124_74_fu_890_p2 add_ln124_75_fu_868_p2 add_ln124_76_fu_928_p2 clefia_s0_U clefia_s1_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ClefiaF1Xor_1_fu_743</InstName>
                                    <ModuleName>ClefiaF1Xor_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>743</ID>
                                    <BindInstances>add_ln124_fu_322_p2 add_ln124_40_fu_341_p2 add_ln124_41_fu_358_p2 add_ln124_42_fu_389_p2 add_ln124_43_fu_368_p2 add_ln124_44_fu_423_p2 add_ln117_fu_378_p2 add_ln117_3_fu_403_p2 add_ln117_4_fu_413_p2 add_ln185_fu_974_p2 add_ln185_2_fu_936_p2 add_ln124_45_fu_946_p2 add_ln124_46_fu_1012_p2 add_ln124_47_fu_1022_p2 add_ln124_48_fu_1063_p2 add_ln124_49_fu_1053_p2 add_ln124_50_fu_1094_p2 clefia_s1_U clefia_s0_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln215_fu_798_p2 add_ln210_fu_783_p2 con192_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaKeySet192_Pipeline_ByteXor_label2_fu_1037</InstName>
                            <ModuleName>ClefiaKeySet192_Pipeline_ByteXor_label2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1037</ID>
                            <BindInstances>add_ln124_fu_90_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaKeySet192_Pipeline_ByteXor_label28_fu_1045</InstName>
                            <ModuleName>ClefiaKeySet192_Pipeline_ByteXor_label28</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1045</ID>
                            <BindInstances>add_ln124_fu_109_p2 add_ln121_fu_119_p2 add_ln121_3_fu_142_p2 con192_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaKeySet192_Pipeline_ByteXor_label26_fu_1056</InstName>
                            <ModuleName>ClefiaKeySet192_Pipeline_ByteXor_label26</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1056</ID>
                            <BindInstances>add_ln124_fu_109_p2 add_ln121_fu_119_p2 add_ln121_4_fu_148_p2 con192_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaKeySet192_Pipeline_ByteXor_label210_fu_1067</InstName>
                            <ModuleName>ClefiaKeySet192_Pipeline_ByteXor_label210</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1067</ID>
                            <BindInstances>add_ln124_fu_88_p2 add_ln121_fu_122_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaKeySet192_Pipeline_ByteXor_label29_fu_1075</InstName>
                            <ModuleName>ClefiaKeySet192_Pipeline_ByteXor_label29</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1075</ID>
                            <BindInstances>add_ln124_fu_88_p2 add_ln121_fu_109_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaDoubleSwap_1_fu_1084</InstName>
                            <ModuleName>ClefiaDoubleSwap_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1084</ID>
                            <BindInstances>add_ln246_fu_234_p2 add_ln247_fu_253_p2 add_ln248_fu_263_p2 add_ln249_fu_281_p2 add_ln250_fu_291_p2 add_ln251_fu_309_p2 add_ln252_fu_319_p2 add_ln253_fu_333_p2 add_ln255_fu_347_p2 add_ln256_fu_361_p2 add_ln257_fu_375_p2 add_ln258_fu_389_p2 add_ln259_fu_403_p2 add_ln260_fu_417_p2 add_ln261_fu_431_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaKeySet192_Pipeline_ByteXor_label27_fu_1092</InstName>
                            <ModuleName>ClefiaKeySet192_Pipeline_ByteXor_label27</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1092</ID>
                            <BindInstances>add_ln124_fu_88_p2 add_ln121_fu_103_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>fin_U fout_U lk_U add_ln340_fu_1123_p2 add_ln348_fu_1161_p2 add_ln354_fu_1169_p2 skey256_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_ClefiaKeySet128_fu_349</InstName>
                    <ModuleName>ClefiaKeySet128</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>349</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309</InstName>
                            <ModuleName>ClefiaKeySet128_Pipeline_ClefiaGfn4_label3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>309</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ClefiaF0Xor_121_fu_290</InstName>
                                    <ModuleName>ClefiaF0Xor_121</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>290</ID>
                                    <BindInstances>add_ln124_fu_227_p2 add_ln124_64_fu_201_p2 add_ln124_65_fu_212_p2 clefia_s0_U clefia_s1_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ClefiaF1Xor_fu_309</InstName>
                                    <ModuleName>ClefiaF1Xor</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>309</ID>
                                    <BindInstances>add_ln124_fu_210_p2 add_ln124_51_fu_221_p2 add_ln124_52_fu_232_p2 clefia_s1_U clefia_s0_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln196_fu_573_p2 add_ln193_fu_666_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335</InstName>
                            <ModuleName>ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>335</ID>
                            <BindInstances>add_ln309_fu_751_p2 add_ln310_fu_765_p2 add_ln124_fu_780_p2 add_ln124_1_fu_808_p2 add_ln124_2_fu_851_p2 add_ln124_3_fu_835_p2 add_ln124_4_fu_868_p2 add_ln124_5_fu_917_p2 add_ln124_6_fu_901_p2 add_ln124_7_fu_950_p2 add_ln124_8_fu_934_p2 add_ln124_9_fu_983_p2 add_ln124_10_fu_967_p2 add_ln124_11_fu_1000_p2 add_ln124_12_fu_1049_p2 add_ln124_13_fu_1033_p2 add_ln124_14_fu_1082_p2 add_ln124_15_fu_1066_p2 add_ln124_16_fu_1115_p2 add_ln124_17_fu_1099_p2 add_ln124_18_fu_1148_p2 add_ln124_19_fu_1132_p2 add_ln124_20_fu_1181_p2 add_ln124_21_fu_1165_p2 add_ln124_22_fu_1214_p2 add_ln124_23_fu_1198_p2 add_ln124_24_fu_1251_p2 add_ln124_25_fu_1231_p2 add_ln124_26_fu_1281_p2 add_ln315_fu_1639_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>con128_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_ClefiaEncrypt_1_fu_361</InstName>
                    <ModuleName>ClefiaEncrypt_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>361</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787</InstName>
                            <ModuleName>ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>787</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ClefiaF0Xor_fu_396</InstName>
                                    <ModuleName>ClefiaF0Xor</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>396</ID>
                                    <BindInstances>add_ln124_fu_217_p2 add_ln124_77_fu_191_p2 add_ln124_78_fu_202_p2 clefia_s0_U clefia_s1_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ClefiaF1Xor_3_fu_415</InstName>
                                    <ModuleName>ClefiaF1Xor_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>415</ID>
                                    <BindInstances>add_ln124_fu_196_p2 add_ln124_27_fu_207_p2 add_ln124_28_fu_217_p2 clefia_s1_U clefia_s0_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln188_1_fu_647_p2 add_ln188_fu_659_p2 grp_ClefiaF0Xor_fu_396_rk_offset grp_ClefiaF1Xor_3_fu_415_rk_offset</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln422_fu_948_p2 add_ln124_fu_959_p2 add_ln124_79_fu_976_p2 add_ln124_80_fu_992_p2 add_ln423_fu_1014_p2 add_ln124_81_fu_1024_p2 add_ln124_82_fu_1040_p2 add_ln124_83_fu_1056_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_ClefiaDecrypt_1_fu_376</InstName>
                    <ModuleName>ClefiaDecrypt_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>376</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765</InstName>
                            <ModuleName>ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>765</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ClefiaF0Xor_fu_404</InstName>
                                    <ModuleName>ClefiaF0Xor</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>404</ID>
                                    <BindInstances>add_ln124_fu_217_p2 add_ln124_77_fu_191_p2 add_ln124_78_fu_202_p2 clefia_s0_U clefia_s1_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ClefiaF1Xor_3_fu_423</InstName>
                                    <ModuleName>ClefiaF1Xor_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>423</ID>
                                    <BindInstances>add_ln124_fu_196_p2 add_ln124_27_fu_207_p2 add_ln124_28_fu_217_p2 clefia_s1_U clefia_s0_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln224_1_fu_654_p2 grp_ClefiaF0Xor_fu_404_rk_offset add_ln233_fu_706_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln432_fu_825_p2 add_ln124_fu_836_p2 add_ln124_84_fu_847_p2 add_ln124_85_fu_857_p2 add_ln433_fu_867_p2 add_ln124_86_fu_877_p2 add_ln124_87_fu_887_p2 add_ln124_88_fu_897_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>rk_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>ClefiaF0Xor_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.740</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>80.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineDepth>9</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>200</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>775</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_322_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_53_fu_341_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_54_fu_358_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_55_fu_389_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_56_fu_368_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_57_fu_423_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_378_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_5_fu_403_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_6_fu_413_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_fu_796_p2" SOURCE="clefia.c:162" URAM="0" VARIABLE="add_ln162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_1_fu_770_p2" SOURCE="clefia.c:162" URAM="0" VARIABLE="add_ln162_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_58_fu_780_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_59_fu_827_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_60_fu_837_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_61_fu_890_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_62_fu_868_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_63_fu_928_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_63"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s0_U" SOURCE="" URAM="0" VARIABLE="clefia_s0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s1_U" SOURCE="" URAM="0" VARIABLE="clefia_s1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaF1Xor_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.998</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>80.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineDepth>9</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>208</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>831</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_322_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_29_fu_341_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_30_fu_358_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_31_fu_389_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_32_fu_368_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_33_fu_423_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_378_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_1_fu_403_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_2_fu_413_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_974_p2" SOURCE="clefia.c:185" URAM="0" VARIABLE="add_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_1_fu_936_p2" SOURCE="clefia.c:185" URAM="0" VARIABLE="add_ln185_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_34_fu_946_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_35_fu_1012_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_36_fu_1022_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_37_fu_1063_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_38_fu_1053_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_39_fu_1094_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s1_U" SOURCE="" URAM="0" VARIABLE="clefia_s1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s0_U" SOURCE="" URAM="0" VARIABLE="clefia_s0"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaKeySet256_Pipeline_ClefiaGfn8_label4</Name>
            <Loops>
                <ClefiaGfn8_label4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.998</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>585</Best-caseLatency>
                    <Average-caseLatency>585</Average-caseLatency>
                    <Worst-caseLatency>585</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.850 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.850 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.850 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>585</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaGfn8_label4>
                        <Name>ClefiaGfn8_label4</Name>
                        <TripCount>10</TripCount>
                        <Latency>583</Latency>
                        <AbsoluteTimeLatency>5.830 us</AbsoluteTimeLatency>
                        <PipelineII>53</PipelineII>
                        <PipelineDepth>54</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_ClefiaF0Xor_2_fu_722</Instance>
                            <Instance>grp_ClefiaF1Xor_2_fu_743</Instance>
                        </InstanceList>
                    </ClefiaGfn8_label4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>488</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2585</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn8_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_fu_798_p2" SOURCE="clefia.c:215" URAM="0" VARIABLE="add_ln215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn8_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_783_p2" SOURCE="clefia.c:210" URAM="0" VARIABLE="add_ln210"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="con256_U" SOURCE="" URAM="0" VARIABLE="con256"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaKeySet256_Pipeline_ByteXor_label2</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_90_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaKeySet256_Pipeline_ByteXor_label23</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_109_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_119_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_1_fu_142_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="con256_U" SOURCE="" URAM="0" VARIABLE="con256"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaKeySet256_Pipeline_ByteXor_label24</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>90</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_88_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_109_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaDoubleSwap_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.102</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineDepth>16</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>229</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>534</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_fu_234_p2" SOURCE="clefia.c:246" URAM="0" VARIABLE="add_ln246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln247_fu_253_p2" SOURCE="clefia.c:247" URAM="0" VARIABLE="add_ln247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln248_fu_263_p2" SOURCE="clefia.c:248" URAM="0" VARIABLE="add_ln248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_281_p2" SOURCE="clefia.c:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln250_fu_291_p2" SOURCE="clefia.c:250" URAM="0" VARIABLE="add_ln250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_fu_309_p2" SOURCE="clefia.c:251" URAM="0" VARIABLE="add_ln251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_fu_319_p2" SOURCE="clefia.c:252" URAM="0" VARIABLE="add_ln252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_fu_333_p2" SOURCE="clefia.c:253" URAM="0" VARIABLE="add_ln253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_fu_347_p2" SOURCE="clefia.c:255" URAM="0" VARIABLE="add_ln255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_361_p2" SOURCE="clefia.c:256" URAM="0" VARIABLE="add_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_fu_375_p2" SOURCE="clefia.c:257" URAM="0" VARIABLE="add_ln257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_fu_389_p2" SOURCE="clefia.c:258" URAM="0" VARIABLE="add_ln258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln259_fu_403_p2" SOURCE="clefia.c:259" URAM="0" VARIABLE="add_ln259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_fu_417_p2" SOURCE="clefia.c:260" URAM="0" VARIABLE="add_ln260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln261_fu_431_p2" SOURCE="clefia.c:261" URAM="0" VARIABLE="add_ln261"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaKeySet256_Pipeline_ByteXor_label21</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>104</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_109_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_119_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_2_fu_148_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="con256_U" SOURCE="" URAM="0" VARIABLE="con256"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaKeySet256_Pipeline_ByteXor_label22</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>84</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_88_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_103_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaKeySet256_Pipeline_ByteXor_label25</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_88_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_122_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaKeySet256</Name>
            <Loops>
                <ClefiaKeySet256_label10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.998</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1112</Best-caseLatency>
                    <Average-caseLatency>1242</Average-caseLatency>
                    <Worst-caseLatency>1372</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1112 ~ 1372</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaKeySet256_label10>
                        <Name>ClefiaKeySet256_label10</Name>
                        <TripCount>13</TripCount>
                        <Latency>481 ~ 741</Latency>
                        <AbsoluteTimeLatency>4.810 us ~ 7.410 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>37</min>
                                <max>57</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>37 ~ 57</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_ClefiaKeySet256_Pipeline_ByteXor_label23_fu_1056</Instance>
                            <Instance>grp_ClefiaKeySet256_Pipeline_ByteXor_label21_fu_1067</Instance>
                            <Instance>grp_ClefiaKeySet256_Pipeline_ByteXor_label24_fu_1086</Instance>
                            <Instance>grp_ClefiaDoubleSwap_1_fu_1095</Instance>
                            <Instance>grp_ClefiaKeySet256_Pipeline_ByteXor_label22_fu_1103</Instance>
                        </InstanceList>
                    </ClefiaKeySet256_label10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>7</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>1037</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5262</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fin_U" SOURCE="clefia.c:207" URAM="0" VARIABLE="fin"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fout_U" SOURCE="clefia.c:207" URAM="0" VARIABLE="fout"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="lk_U" SOURCE="clefia.c:362" URAM="0" VARIABLE="lk"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln373_fu_1134_p2" SOURCE="clefia.c:373" URAM="0" VARIABLE="add_ln373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln381_fu_1172_p2" SOURCE="clefia.c:381" URAM="0" VARIABLE="add_ln381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet256_label10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_fu_1180_p2" SOURCE="clefia.c:387" URAM="0" VARIABLE="add_ln387"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaF0Xor_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.740</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>80.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineDepth>9</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>200</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>775</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_322_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_66_fu_341_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_67_fu_358_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_68_fu_389_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_69_fu_368_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_70_fu_423_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_378_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_7_fu_403_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_8_fu_413_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_fu_796_p2" SOURCE="clefia.c:162" URAM="0" VARIABLE="add_ln162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_2_fu_770_p2" SOURCE="clefia.c:162" URAM="0" VARIABLE="add_ln162_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_71_fu_780_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_72_fu_827_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_73_fu_837_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_74_fu_890_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_75_fu_868_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_76_fu_928_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_76"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s0_U" SOURCE="" URAM="0" VARIABLE="clefia_s0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s1_U" SOURCE="" URAM="0" VARIABLE="clefia_s1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaF1Xor_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.998</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>80.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineDepth>9</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>208</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>831</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_322_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_40_fu_341_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_41_fu_358_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_42_fu_389_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_43_fu_368_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_44_fu_423_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_378_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_3_fu_403_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_4_fu_413_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_974_p2" SOURCE="clefia.c:185" URAM="0" VARIABLE="add_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_2_fu_936_p2" SOURCE="clefia.c:185" URAM="0" VARIABLE="add_ln185_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_45_fu_946_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_46_fu_1012_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_47_fu_1022_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_48_fu_1063_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_49_fu_1053_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_50_fu_1094_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s1_U" SOURCE="" URAM="0" VARIABLE="clefia_s1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s0_U" SOURCE="" URAM="0" VARIABLE="clefia_s0"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaKeySet192_Pipeline_ClefiaGfn8_label4</Name>
            <Loops>
                <ClefiaGfn8_label4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.998</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>585</Best-caseLatency>
                    <Average-caseLatency>585</Average-caseLatency>
                    <Worst-caseLatency>585</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.850 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.850 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.850 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>585</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaGfn8_label4>
                        <Name>ClefiaGfn8_label4</Name>
                        <TripCount>10</TripCount>
                        <Latency>583</Latency>
                        <AbsoluteTimeLatency>5.830 us</AbsoluteTimeLatency>
                        <PipelineII>53</PipelineII>
                        <PipelineDepth>54</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_ClefiaF0Xor_1_fu_722</Instance>
                            <Instance>grp_ClefiaF1Xor_1_fu_743</Instance>
                        </InstanceList>
                    </ClefiaGfn8_label4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>488</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2585</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn8_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_fu_798_p2" SOURCE="clefia.c:215" URAM="0" VARIABLE="add_ln215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn8_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_783_p2" SOURCE="clefia.c:210" URAM="0" VARIABLE="add_ln210"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="con192_U" SOURCE="" URAM="0" VARIABLE="con192"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaKeySet192_Pipeline_ByteXor_label2</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_90_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaKeySet192_Pipeline_ByteXor_label28</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_109_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_119_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_3_fu_142_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="con192_U" SOURCE="" URAM="0" VARIABLE="con192"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaKeySet192_Pipeline_ByteXor_label29</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>90</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_88_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_109_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaKeySet192_Pipeline_ByteXor_label26</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>104</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_109_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_119_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_4_fu_148_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="con192_U" SOURCE="" URAM="0" VARIABLE="con192"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaKeySet192_Pipeline_ByteXor_label27</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>84</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_88_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_103_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaKeySet192_Pipeline_ByteXor_label210</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_88_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_122_p2" SOURCE="clefia.c:121" URAM="0" VARIABLE="add_ln121"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaKeySet192</Name>
            <Loops>
                <ClefiaKeySet192_label9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.998</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1038</Best-caseLatency>
                    <Average-caseLatency>1148</Average-caseLatency>
                    <Worst-caseLatency>1258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.480 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1038 ~ 1258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaKeySet192_label9>
                        <Name>ClefiaKeySet192_label9</Name>
                        <TripCount>11</TripCount>
                        <Latency>407 ~ 627</Latency>
                        <AbsoluteTimeLatency>4.070 us ~ 6.270 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>37</min>
                                <max>57</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>37 ~ 57</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_ClefiaKeySet192_Pipeline_ByteXor_label28_fu_1045</Instance>
                            <Instance>grp_ClefiaKeySet192_Pipeline_ByteXor_label26_fu_1056</Instance>
                            <Instance>grp_ClefiaKeySet192_Pipeline_ByteXor_label29_fu_1075</Instance>
                            <Instance>grp_ClefiaDoubleSwap_1_fu_1084</Instance>
                            <Instance>grp_ClefiaKeySet192_Pipeline_ByteXor_label27_fu_1092</Instance>
                        </InstanceList>
                    </ClefiaKeySet192_label9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>7</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>1037</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5269</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fin_U" SOURCE="clefia.c:207" URAM="0" VARIABLE="fin"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fout_U" SOURCE="clefia.c:207" URAM="0" VARIABLE="fout"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="lk_U" SOURCE="clefia.c:324" URAM="0" VARIABLE="lk"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_fu_1123_p2" SOURCE="clefia.c:340" URAM="0" VARIABLE="add_ln340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln348_fu_1161_p2" SOURCE="clefia.c:348" URAM="0" VARIABLE="add_ln348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet192_label9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln354_fu_1169_p2" SOURCE="clefia.c:354" URAM="0" VARIABLE="add_ln354"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="skey256_U" SOURCE="" URAM="0" VARIABLE="skey256"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaF0Xor_121</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.740</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>5</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>660</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>612</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_227_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_64_fu_201_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_65_fu_212_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_65"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="clefia_s0_U" SOURCE="" URAM="0" VARIABLE="clefia_s0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="clefia_s1_U" SOURCE="" URAM="0" VARIABLE="clefia_s1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaF1Xor</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.998</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>5</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>701</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>671</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_210_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_51_fu_221_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_52_fu_232_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="clefia_s1_U" SOURCE="" URAM="0" VARIABLE="clefia_s1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="clefia_s0_U" SOURCE="" URAM="0" VARIABLE="clefia_s0"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaKeySet128_Pipeline_ClefiaGfn4_label3</Name>
            <Loops>
                <ClefiaGfn4_label3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.998</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>80</Best-caseLatency>
                    <Average-caseLatency>80</Average-caseLatency>
                    <Worst-caseLatency>80</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.800 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.800 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.800 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>80</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaGfn4_label3>
                        <Name>ClefiaGfn4_label3</Name>
                        <TripCount>12</TripCount>
                        <Latency>78</Latency>
                        <AbsoluteTimeLatency>0.780 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_ClefiaF0Xor_121_fu_290</Instance>
                            <Instance>grp_ClefiaF1Xor_fu_309</Instance>
                        </InstanceList>
                    </ClefiaGfn4_label3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>1716</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1803</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_fu_573_p2" SOURCE="clefia.c:196" URAM="0" VARIABLE="add_ln196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_666_p2" SOURCE="clefia.c:193" URAM="0" VARIABLE="add_ln193"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7</Name>
            <Loops>
                <ClefiaKeySet128_label7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>147</Best-caseLatency>
                    <Average-caseLatency>147</Average-caseLatency>
                    <Worst-caseLatency>147</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.470 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.470 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.470 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>147</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaKeySet128_label7>
                        <Name>ClefiaKeySet128_label7</Name>
                        <TripCount>9</TripCount>
                        <Latency>145</Latency>
                        <AbsoluteTimeLatency>1.450 us</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ClefiaKeySet128_label7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>396</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1400</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln309_fu_751_p2" SOURCE="clefia.c:309" URAM="0" VARIABLE="add_ln309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_fu_765_p2" SOURCE="clefia.c:310" URAM="0" VARIABLE="add_ln310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_780_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_1_fu_808_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_2_fu_851_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_3_fu_835_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_4_fu_868_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_5_fu_917_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_6_fu_901_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_7_fu_950_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_8_fu_934_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_9_fu_983_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_10_fu_967_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_11_fu_1000_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_12_fu_1049_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_13_fu_1033_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_14_fu_1082_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_15_fu_1066_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_16_fu_1115_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_17_fu_1099_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_18_fu_1148_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_19_fu_1132_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_20_fu_1181_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_21_fu_1165_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_22_fu_1214_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_23_fu_1198_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_24_fu_1251_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_25_fu_1231_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_26_fu_1281_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaKeySet128_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln315_fu_1639_p2" SOURCE="clefia.c:315" URAM="0" VARIABLE="add_ln315"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaKeySet128</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.998</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>236</Best-caseLatency>
                    <Average-caseLatency>236</Average-caseLatency>
                    <Worst-caseLatency>236</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>236</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>7</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>2188</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3585</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="con128_U" SOURCE="" URAM="0" VARIABLE="con128"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaF0Xor</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.740</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineDepth>5</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>261</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>447</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_217_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_77_fu_191_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_78_fu_202_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_78"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s0_U" SOURCE="" URAM="0" VARIABLE="clefia_s0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s1_U" SOURCE="" URAM="0" VARIABLE="clefia_s1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaF1Xor_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.998</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>309</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>494</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_196_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_27_fu_207_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_28_fu_217_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s1_U" SOURCE="" URAM="0" VARIABLE="clefia_s1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s0_U" SOURCE="" URAM="0" VARIABLE="clefia_s0"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3</Name>
            <Loops>
                <ClefiaGfn4_label3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>24</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.240 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>24 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaGfn4_label3>
                        <Name>ClefiaGfn4_label3</Name>
                        <TripCount>undef</TripCount>
                        <Latency>22 ~ ?</Latency>
                        <AbsoluteTimeLatency>0.220 us ~ ?</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_ClefiaF0Xor_fu_396</Instance>
                            <Instance>grp_ClefiaF1Xor_3_fu_415</Instance>
                        </InstanceList>
                    </ClefiaGfn4_label3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>1108</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1566</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_1_fu_647_p2" SOURCE="clefia.c:188" URAM="0" VARIABLE="add_ln188_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_fu_659_p2" SOURCE="clefia.c:188" URAM="0" VARIABLE="add_ln188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="grp_ClefiaF0Xor_fu_396_rk_offset" SOURCE="clefia.c:194" URAM="0" VARIABLE="add_ln194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="grp_ClefiaF1Xor_3_fu_415_rk_offset" SOURCE="clefia.c:195" URAM="0" VARIABLE="add_ln195"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaEncrypt_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.320 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>1565</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2364</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln422_fu_948_p2" SOURCE="clefia.c:422" URAM="0" VARIABLE="add_ln422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_959_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_79_fu_976_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_80_fu_992_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln423_fu_1014_p2" SOURCE="clefia.c:423" URAM="0" VARIABLE="add_ln423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_81_fu_1024_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_82_fu_1040_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_83_fu_1056_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_83"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5</Name>
            <Loops>
                <ClefiaGfn4Inv_label5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>24</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.240 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>24 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaGfn4Inv_label5>
                        <Name>ClefiaGfn4Inv_label5</Name>
                        <TripCount>undef</TripCount>
                        <Latency>22 ~ ?</Latency>
                        <AbsoluteTimeLatency>0.220 us ~ ?</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_ClefiaF0Xor_fu_404</Instance>
                            <Instance>grp_ClefiaF1Xor_3_fu_423</Instance>
                        </InstanceList>
                    </ClefiaGfn4Inv_label5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>1052</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1531</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4Inv_label5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_1_fu_654_p2" SOURCE="clefia.c:224" URAM="0" VARIABLE="add_ln224_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4Inv_label5" OPTYPE="add" PRAGMA="" RTLNAME="grp_ClefiaF0Xor_fu_404_rk_offset" SOURCE="clefia.c:224" URAM="0" VARIABLE="add_ln224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4Inv_label5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_fu_706_p2" SOURCE="clefia.c:233" URAM="0" VARIABLE="add_ln233"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaDecrypt_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.210 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>1410</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2206</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln432_fu_825_p2" SOURCE="clefia.c:432" URAM="0" VARIABLE="add_ln432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_836_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_84_fu_847_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_85_fu_857_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln433_fu_867_p2" SOURCE="clefia.c:433" URAM="0" VARIABLE="add_ln433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_86_fu_877_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_87_fu_887_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_88_fu_897_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_88"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>75</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.750 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>76 ~ 0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>30</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>10</UTIL_BRAM>
                    <FF>7753</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>19538</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>36</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="rk_U" SOURCE="clefia.c:460" URAM="0" VARIABLE="rk"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="pt" index="0" direction="in" srcType="unsigned char const *" srcSize="8">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="pt" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="key_bitlen" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="key_bitlen" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Clefia_enc" index="2" direction="inout" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="Clefia_enc" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Clefia_dec" index="3" direction="out" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="Clefia_dec" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="pt" offset="16" range="16"/>
                <memorie memorieName="Clefia_enc" offset="48" range="16"/>
                <memorie memorieName="Clefia_dec" offset="64" range="16"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="key_bitlen" access="W" description="Data signal of key_bitlen" range="32">
                    <fields>
                        <field offset="0" width="32" name="key_bitlen" access="W" description="Bit 31 to 0 of key_bitlen"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="pt"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="key_bitlen"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="Clefia_enc"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="Clefia_dec"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">key_bitlen, 0x20, 32, W, Data signal of key_bitlen, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="pt">in, unsigned char const *</column>
                    <column name="key_bitlen">in, int</column>
                    <column name="Clefia_enc">inout, unsigned char*</column>
                    <column name="Clefia_dec">out, unsigned char*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="pt">s_axi_control, memory, name=pt offset=16 range=16, </column>
                    <column name="key_bitlen">s_axi_control, register, name=key_bitlen offset=0x20 range=32, </column>
                    <column name="Clefia_enc">s_axi_control, memory, name=Clefia_enc offset=48 range=16, </column>
                    <column name="Clefia_dec">s_axi_control, memory, name=Clefia_dec offset=64 range=16, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="pipeline" location="CLEFIA_ip/solution2/directives.tcl:22" status="valid" parentFunction="bytecpy" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="CLEFIA_ip/solution2/directives.tcl:23" status="valid" parentFunction="bytexor" variable="" isDirective="1" options=""/>
        <Pragma type="interface" location="CLEFIA_ip/solution2/directives.tcl:10" status="valid" parentFunction="clefia" variable="Clefia_dec" isDirective="1" options="s_axilite port=Clefia_dec"/>
        <Pragma type="interface" location="CLEFIA_ip/solution2/directives.tcl:9" status="valid" parentFunction="clefia" variable="Clefia_enc" isDirective="1" options="s_axilite port=Clefia_enc"/>
        <Pragma type="interface" location="CLEFIA_ip/solution2/directives.tcl:7" status="valid" parentFunction="clefia" variable="key_bitlen" isDirective="1" options="s_axilite port=key_bitlen"/>
        <Pragma type="interface" location="CLEFIA_ip/solution2/directives.tcl:8" status="valid" parentFunction="clefia" variable="pt" isDirective="1" options="s_axilite port=pt"/>
        <Pragma type="interface" location="CLEFIA_ip/solution2/directives.tcl:6" status="valid" parentFunction="clefia" variable="return" isDirective="1" options="s_axilite port=return"/>
        <Pragma type="pipeline" location="CLEFIA_ip/solution2/directives.tcl:17" status="valid" parentFunction="clefiaconset" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="CLEFIA_ip/solution2/directives.tcl:14" status="valid" parentFunction="clefiagfn4" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="CLEFIA_ip/solution2/directives.tcl:16" status="valid" parentFunction="clefiagfn4inv" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="CLEFIA_ip/solution2/directives.tcl:15" status="valid" parentFunction="clefiagfn8" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="CLEFIA_ip/solution2/directives.tcl:18" status="valid" parentFunction="clefiakeyset128" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="CLEFIA_ip/solution2/directives.tcl:20" status="valid" parentFunction="clefiakeyset192" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="CLEFIA_ip/solution2/directives.tcl:21" status="valid" parentFunction="clefiakeyset256" variable="" isDirective="1" options=""/>
    </PragmaReport>
</profile>

