// Seed: 2548044708
module module_0 (
    input wire id_0,
    output tri1 id_1,
    output uwire id_2,
    input supply1 id_3,
    input wor id_4,
    input tri id_5,
    input tri0 id_6,
    input supply1 id_7,
    output wor id_8
    , id_13,
    input wor id_9,
    output supply1 id_10,
    output tri0 id_11
);
  id_14(
      id_10, 1
  );
  wire id_15;
  assign (weak1, strong0) id_13 = 1;
endmodule
module module_1 (
    output wire  id_0,
    input  tri   id_1,
    output uwire id_2
);
  assign id_2 = 1;
  module_0(
      id_1, id_2, id_0, id_1, id_1, id_1, id_1, id_1, id_2, id_1, id_2, id_0
  );
endmodule
