Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/ise/CSM152A/lab4/testbench_105422235_isim_beh.exe" -prj "/home/ise/CSM152A/lab4/testbench_105422235_beh.prj" "work.testbench_105422235" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/CSM152A/lab4/parking_meter.v" into library work
Analyzing Verilog file "/home/ise/CSM152A/lab4/testbench_105422235.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/ise/CSM152A/lab4/testbench_105422235.v" Line 39: Port led_seg is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 94988 KB
Fuse CPU Usage: 1200 ms
Compiling module parking_meter
Compiling module testbench_105422235
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /home/ise/CSM152A/lab4/testbench_105422235_isim_beh.exe
Fuse Memory Usage: 98264 KB
Fuse CPU Usage: 1210 ms
GCC CPU Usage: 100 ms
