// Seed: 4088300008
module module_0 (
    output wor id_0,
    input supply1 id_1,
    output wand id_2,
    input supply1 id_3,
    input tri0 id_4
);
  wire id_6, id_7;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    output wor id_2
    , id_33,
    input supply0 id_3,
    input wire id_4,
    output wor id_5,
    output supply0 id_6,
    input tri1 id_7,
    output wand id_8,
    output supply1 id_9,
    input tri1 id_10,
    input wor id_11,
    input supply1 id_12,
    input tri1 id_13,
    input supply0 id_14,
    input tri0 id_15,
    input supply0 id_16,
    input supply1 id_17,
    input tri id_18,
    input supply1 id_19,
    input wor id_20,
    input tri id_21,
    input uwire id_22,
    input tri0 id_23,
    output wand id_24,
    input tri0 id_25,
    input wand id_26,
    input wire id_27,
    input wor id_28,
    input tri0 id_29,
    output supply1 id_30,
    output tri1 id_31
);
  uwire id_34 = 1, id_35;
  assign id_33[1] = 1'd0;
  module_0 modCall_1 (
      id_30,
      id_27,
      id_2,
      id_4,
      id_18
  );
  assign modCall_1.type_2 = 0;
endmodule
