INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SUPRITH/Thesis14/Thesis14.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SUPRITH/Thesis14/Thesis14.srcs/sim_1/new/tb_switch_led_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_switch_led_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SUPRITH/Thesis14/Thesis14.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
