{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466082164290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466082164290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 16 10:02:44 2016 " "Processing started: Thu Jun 16 10:02:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466082164290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466082164290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466082164290 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1466082164822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftRegister-arch1 " "Found design unit 1: shiftRegister-arch1" {  } { { "shiftRegister.vhd" "" { Text "C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/DE2-lab7/part3/shiftRegister.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466082165376 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftRegister " "Found entity 1: shiftRegister" {  } { { "shiftRegister.vhd" "" { Text "C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/DE2-lab7/part3/shiftRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466082165376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466082165376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part3-arch1 " "Found design unit 1: part3-arch1" {  } { { "part3.vhd" "" { Text "C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/DE2-lab7/part3/part3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466082165376 ""} { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.vhd" "" { Text "C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/DE2-lab7/part3/part3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466082165376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466082165376 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1466082165408 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lo part3.vhd(18) " "Verilog HDL or VHDL warning at part3.vhd(18): object \"lo\" assigned a value but never read" {  } { { "part3.vhd" "" { Text "C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/DE2-lab7/part3/part3.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1466082165709 "|part3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ro part3.vhd(18) " "Verilog HDL or VHDL warning at part3.vhd(18): object \"ro\" assigned a value but never read" {  } { { "part3.vhd" "" { Text "C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/DE2-lab7/part3/part3.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1466082165709 "|part3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lo1 part3.vhd(18) " "Verilog HDL or VHDL warning at part3.vhd(18): object \"lo1\" assigned a value but never read" {  } { { "part3.vhd" "" { Text "C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/DE2-lab7/part3/part3.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1466082165709 "|part3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ro1 part3.vhd(18) " "Verilog HDL or VHDL warning at part3.vhd(18): object \"ro1\" assigned a value but never read" {  } { { "part3.vhd" "" { Text "C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/DE2-lab7/part3/part3.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1466082165709 "|part3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegister shiftRegister:s1 " "Elaborating entity \"shiftRegister\" for hierarchy \"shiftRegister:s1\"" {  } { { "part3.vhd" "s1" { Text "C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/DE2-lab7/part3/part3.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466082165709 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1466082166548 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466082166548 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1466082166632 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1466082166632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1466082166632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1466082166632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466082166673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 16 10:02:46 2016 " "Processing ended: Thu Jun 16 10:02:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466082166673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466082166673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466082166673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466082166673 ""}
