// Seed: 2943067902
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    input id_3
);
  supply0 id_4;
  logic   id_5 = 1 && id_0 && 1'b0;
  assign id_4[1] = 1 ? 1 : 1'd0;
  type_20 id_6 (
      .id_0(id_2),
      .id_1()
  );
  assign #1 id_1 = id_6;
  logic id_7;
  logic id_8;
  `define pp_4 0
  logic id_10;
  logic id_11, id_12, id_13, id_14;
  logic id_15;
  logic id_16;
endmodule
