#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Aug  7 20:59:04 2020
# Process ID: 72916
# Current directory: F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent65152 F:\20_My_Project\00_FPGA\Vivado2020\20200315_axi_reg_ok\prj\led.xpr
# Log file: F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/vivado.log
# Journal file: F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.xpr
INFO: [Project 1-313] Project file moved from 'F:/20_My_Project/00_FPGA/Vivado_prj/20200315_axi_reg/prj' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/ip_repo/axi_reg_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axi_interconnect_0_0
design_1_rst_ps7_0_10M_0
design_1_auto_pc_0

INFO: [Project 1-230] Project 'led.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.543 ; gain = 0.000
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {design_1_axi_interconnect_0_0 design_1_rst_ps7_0_10M_0}] -log ip_upgrade.log
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_10M
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_interconnect_0_0 (AXI Interconnect 2.1) from revision 18 to revision 22
INFO: [IP_Flow 19-3422] Upgraded design_1_rst_ps7_0_10M_0 (Processor System Reset 5.0) from revision 12 to revision 13
Wrote  : <F:\20_My_Project\00_FPGA\Vivado2020\20200315_axi_reg_ok\prj\led.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [BD 41-2124] The block design file <F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1186.344 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {design_1_axi_interconnect_0_0 design_1_rst_ps7_0_10M_0}] -no_script -sync -force -quiet
generate_target all [get_files  F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\20_My_Project\00_FPGA\Vivado2020\20200315_axi_reg_ok\prj\led.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1201.246 ; gain = 14.902
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_10M_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_processing_system7_0_0_synth_1 design_1_rst_ps7_0_10M_0_synth_1 design_1_auto_pc_0_synth_1 -jobs 4
[Fri Aug  7 21:00:58 2020] Launched design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_10M_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_ps7_0_10M_0_synth_1: F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.runs/design_1_rst_ps7_0_10M_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.ip_user_files/sim_scripts -ip_user_files_dir F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.ip_user_files -ipstatic_source_dir F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.cache/compile_simlib/modelsim} {questa=F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.cache/compile_simlib/questa} {riviera=F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.cache/compile_simlib/riviera} {activehdl=F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.runs/synth_1

WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_rd_socket' specified in the portmap, is not found on the block! 
endgroup
save_bd_design
Wrote  : <F:\20_My_Project\00_FPGA\Vivado2020\20200315_axi_reg_ok\prj\led.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_target all [get_files  F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.runs/design_1_processing_system7_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.runs/design_1_rst_ps7_0_10M_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.runs/design_1_auto_pc_0_synth_1

generate_target all [get_files  F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\20_My_Project\00_FPGA\Vivado2020\20200315_axi_reg_ok\prj\led.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1267.461 ; gain = 19.016
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_10M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_ps7_0_10M_0, cache-ID = fde0f413faa3060c; cache size = 1.861 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 04680d1002cecc00; cache size = 1.861 MB.
export_ip_user_files -of_objects [get_files F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_processing_system7_0_0_synth_1 -jobs 4
[Fri Aug  7 21:06:30 2020] Launched design_1_processing_system7_0_0_synth_1...
Run output will be captured here: F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.runs/design_1_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.ip_user_files/sim_scripts -ip_user_files_dir F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.ip_user_files -ipstatic_source_dir F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.cache/compile_simlib/modelsim} {questa=F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.cache/compile_simlib/questa} {riviera=F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.cache/compile_simlib/riviera} {activehdl=F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property pfm_name {} [get_files -all {F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -force -file F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/top.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/top.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2020.1/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/top.xsa
write_hw_platform: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1318.707 ; gain = 51.246
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Aug  7 21:07:59 2020] Launched synth_1...
Run output will be captured here: F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.runs/synth_1/runme.log
[Fri Aug  7 21:07:59 2020] Launched impl_1...
Run output will be captured here: F:/20_My_Project/00_FPGA/Vivado2020/20200315_axi_reg_ok/prj/led.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1397.770 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.407 . Memory (MB): peak = 2052.586 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.407 . Memory (MB): peak = 2052.586 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2159.098 ; gain = 840.391
