IM_SIMPLE: mem[0]=0000028f mem[1]=01410005 mem[2]=00c20005 mem[3]=00030424 mem[4]=00000000
========== WRITEBACK STAGE TESTBENCH ==========

EX_STAGE @0 PC=xxxxxxxx MEM_WRITE=z
Test 1 - ALU result: write_data=deadbeef (Expected DEAD_BEEF) PASS
Test 2 - Memory data: write_data=cafebabe (Expected CAFE_BABE) PASS
Test 3 - Register index: wb_write_reg= x (Expected 25) @AA@
Test 4 - Write enable (1): wb_write_en=1 (Expected 1) PASS
Test 5 - Write enable (0): wb_write_en=0 (Expected 0) PASS
Test 6 - New values (ALU): write_data=11111111, reg= x (Expected 1111_1111, 0) @AA@
Test 7 - New values (MEM): write_data=22222222 (Expected 2222_2222) PASS
Test 8 - Max register: reg= x, data=ffffffff (Expected 63, FFFF_FFFF) @AA@

========== TEST COMPLETE ==========

groupproject/groupproject.srcs/sim_1/new/tb_wb_stage.v:92: $finish called at 40000 (1ps)
