/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [39:0] celloutsig_0_0z;
  reg [14:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  reg [5:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_8z ? celloutsig_0_30z : celloutsig_0_5z;
  assign celloutsig_0_44z = celloutsig_0_29z ? celloutsig_0_39z : celloutsig_0_9z;
  assign celloutsig_0_5z = celloutsig_0_4z ? celloutsig_0_11z : celloutsig_0_4z;
  assign celloutsig_0_52z = celloutsig_0_23z ? celloutsig_0_33z : in_data[46];
  assign celloutsig_0_54z = celloutsig_0_35z ? celloutsig_0_52z : celloutsig_0_16z;
  assign celloutsig_0_66z = celloutsig_0_55z ? 1'h1 : celloutsig_0_65z;
  assign celloutsig_1_4z = celloutsig_1_2z ? celloutsig_1_1z : celloutsig_1_2z;
  assign celloutsig_1_5z = celloutsig_1_4z ? celloutsig_1_4z : celloutsig_1_0z;
  assign celloutsig_1_8z = celloutsig_1_7z ? in_data[169] : celloutsig_1_5z;
  assign celloutsig_1_11z = celloutsig_1_6z ? celloutsig_1_8z : celloutsig_1_2z;
  assign celloutsig_1_13z = celloutsig_1_2z ? celloutsig_1_4z : celloutsig_1_10z[2];
  assign celloutsig_1_15z = celloutsig_1_3z ? celloutsig_1_11z : celloutsig_1_13z;
  assign celloutsig_1_16z = celloutsig_1_0z ? celloutsig_1_3z : celloutsig_1_8z;
  assign celloutsig_0_16z = celloutsig_0_11z ? celloutsig_0_0z[25] : celloutsig_0_0z[39];
  assign celloutsig_0_20z = celloutsig_0_4z ? 1'h1 : celloutsig_0_16z;
  assign celloutsig_0_23z = celloutsig_0_22z ? celloutsig_0_11z : 1'h1;
  assign celloutsig_0_35z = ~(celloutsig_0_17z | celloutsig_0_21z);
  assign celloutsig_0_36z = ~(celloutsig_0_4z | celloutsig_0_24z);
  assign celloutsig_0_39z = ~(celloutsig_0_36z | celloutsig_0_9z);
  assign celloutsig_0_45z = ~(1'h1 | celloutsig_0_4z);
  assign celloutsig_0_51z = ~(celloutsig_0_44z | celloutsig_0_24z);
  assign celloutsig_1_2z = ~(celloutsig_1_1z | in_data[167]);
  assign celloutsig_0_8z = ~(celloutsig_0_3z | celloutsig_0_0z[0]);
  assign celloutsig_0_13z = ~(celloutsig_0_10z[6] | celloutsig_0_5z);
  assign celloutsig_0_14z = ~(celloutsig_0_5z | celloutsig_0_8z);
  assign celloutsig_0_25z = ~(celloutsig_0_23z | celloutsig_0_15z);
  assign celloutsig_0_29z = ~(celloutsig_0_24z | celloutsig_0_16z);
  assign celloutsig_0_41z = ~(celloutsig_0_22z ^ celloutsig_0_3z);
  assign celloutsig_0_4z = ~(in_data[32] ^ celloutsig_0_3z);
  assign celloutsig_0_55z = ~(celloutsig_0_16z ^ celloutsig_0_20z);
  assign celloutsig_0_67z = ~(celloutsig_0_54z ^ celloutsig_0_62z);
  assign celloutsig_0_7z = ~(celloutsig_0_4z ^ in_data[11]);
  assign celloutsig_1_7z = ~(celloutsig_1_0z ^ celloutsig_1_6z);
  assign celloutsig_1_19z = ~(celloutsig_1_0z ^ celloutsig_1_15z);
  assign celloutsig_0_9z = ~(celloutsig_0_7z ^ celloutsig_0_8z);
  assign celloutsig_0_11z = ~(in_data[16] ^ in_data[52]);
  assign celloutsig_0_15z = ~(celloutsig_0_7z ^ celloutsig_0_14z);
  assign celloutsig_0_21z = ~(celloutsig_0_16z ^ celloutsig_0_11z);
  assign celloutsig_0_22z = ~(celloutsig_0_9z ^ celloutsig_0_17z);
  assign celloutsig_0_24z = ~(celloutsig_0_9z ^ celloutsig_0_15z);
  assign celloutsig_0_28z = ~(celloutsig_0_14z ^ celloutsig_0_26z);
  assign celloutsig_0_30z = { celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_11z } > { celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_3z = celloutsig_0_0z[37:9] > celloutsig_0_0z[32:4];
  assign celloutsig_0_33z = { celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_24z } > { celloutsig_0_17z, celloutsig_0_31z, celloutsig_0_11z };
  assign celloutsig_0_34z = { in_data[12:7], celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_13z, 1'h1, celloutsig_0_26z, celloutsig_0_33z, celloutsig_0_33z, celloutsig_0_28z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_33z, celloutsig_0_5z, celloutsig_0_25z } > { in_data[89:70], celloutsig_0_26z };
  assign celloutsig_0_62z = in_data[49:45] > { celloutsig_0_41z, celloutsig_0_41z, celloutsig_0_4z, celloutsig_0_45z, celloutsig_0_26z };
  assign celloutsig_0_65z = { celloutsig_0_46z[2], celloutsig_0_44z, celloutsig_0_3z, celloutsig_0_51z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_35z } > in_data[29:21];
  assign celloutsig_1_0z = in_data[128:121] > in_data[158:151];
  assign celloutsig_1_1z = in_data[172:168] > { in_data[125:123], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[168:161], celloutsig_1_1z } > { in_data[116:111], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_6z = { in_data[150:147], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z } > { in_data[144:137], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_10z[2], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_11z } > { celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_16z };
  assign celloutsig_0_17z = { celloutsig_0_0z[8], celloutsig_0_11z, 1'h1 } > { celloutsig_0_13z, 1'h1, celloutsig_0_7z };
  assign celloutsig_0_18z = { celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_8z } > { celloutsig_0_10z[2], 1'h1, celloutsig_0_3z };
  assign celloutsig_0_26z = { celloutsig_0_10z[3], celloutsig_0_17z, 1'h1, celloutsig_0_17z, 1'h1, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_15z, 1'h1 } > { in_data[50:46], celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_8z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_0z = 40'h0000000000;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[84:45];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_46z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_46z = { celloutsig_0_14z, celloutsig_0_45z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_35z, celloutsig_0_34z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_10z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_7z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_10z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_10z = { celloutsig_0_0z[36:26], celloutsig_0_8z, 1'h1, celloutsig_0_7z, celloutsig_0_9z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
