--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/saav9/Documentos/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 3 -n 3 -fastpaths -xml test_cam.twx test_cam.ncd -o test_cam.twr
test_cam.pcf

Design file:              test_cam.ncd
Physical constraint file: test_cam.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clk25_24/mmcm_adv_inst/CLKIN1
  Logical resource: clk25_24/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk25_24/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clk25_24/mmcm_adv_inst/CLKIN1
  Logical resource: clk25_24/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk25_24/clkin1
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: clk25_24/clkin1_buf/I0
  Logical resource: clk25_24/clkin1_buf/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk25_24_clkout0 = PERIOD TIMEGRP "clk25_24_clkout0" 
TS_sys_clk_pin * 0.25         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33827 paths analyzed, 297 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.730ns.
--------------------------------------------------------------------------------

Paths for end point DP_RAM/Mram_ram7 (RAMB36_X1Y19.ADDRBWRADDRL13), 422 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA640x480/countY_0 (FF)
  Destination:          DP_RAM/Mram_ram7 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      6.594ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (1.178 - 1.232)
  Source Clock:         clk25M rising at 0.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA640x480/countY_0 to DP_RAM/Mram_ram7
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X41Y107.CQ            Tcko                  0.341   VGA640x480/countY<0>
                                                              VGA640x480/countY_0
    SLICE_X37Y109.A2            net (fanout=11)       0.793   VGA640x480/countY<0>
    SLICE_X37Y109.A             Tilo                  0.097   Maddsub_n0029_Madd_112
                                                              Maddsub_n0029_Madd1_xor<7>11
    SLICE_X38Y109.B4            net (fanout=2)        0.435   Maddsub_n0029_Madd_91
    SLICE_X38Y109.DMUX          Topbd                 0.703   Maddsub_n0029_Madd3_cy<10>
                                                              Maddsub_n0029_Madd3_lut<8>
                                                              Maddsub_n0029_Madd3_cy<10>
    SLICE_X41Y110.A2            net (fanout=1)        0.589   Maddsub_n0029_11
    SLICE_X41Y110.CMUX          Topac                 0.637   n0023<14>
                                                              Maddsub_n0029_11_rt
                                                              Maddsub_n0029_Madd_xor<14>
    SLICE_X40Y110.D2            net (fanout=1)        0.587   n0023<13>
    SLICE_X40Y110.DMUX          Tilo                  0.243   DP_RAM_addr_out<14>
                                                              Mmux_DP_RAM_addr_out51
    RAMB36_X1Y19.ADDRBWRADDRL13 net (fanout=16)       1.727   DP_RAM_addr_out<13>
    RAMB36_X1Y19.CLKBWRCLKL     Trcck_ADDRB           0.442   DP_RAM/Mram_ram7
                                                              DP_RAM/Mram_ram7
    --------------------------------------------------------  ---------------------------
    Total                                             6.594ns (2.463ns logic, 4.131ns route)
                                                              (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA640x480/countY_8 (FF)
  Destination:          DP_RAM/Mram_ram7 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      6.573ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (1.178 - 1.230)
  Source Clock:         clk25M rising at 0.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA640x480/countY_8 to DP_RAM/Mram_ram7
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X36Y111.AQ            Tcko                  0.341   VGA640x480/countY<8>
                                                              VGA640x480/countY_8
    SLICE_X39Y109.A1            net (fanout=7)        0.782   VGA640x480/countY<8>
    SLICE_X39Y109.AMUX          Tilo                  0.243   VGA640x480/countX<6>
                                                              Maddsub_n0029_Madd1_xor<8>11
    SLICE_X38Y109.D2            net (fanout=1)        0.499   Maddsub_n0029_Madd_111
    SLICE_X38Y109.COUT          Topcyd                0.381   Maddsub_n0029_Madd3_cy<10>
                                                              Maddsub_n0029_Madd3_lut<10>
                                                              Maddsub_n0029_Madd3_cy<10>
    SLICE_X38Y110.CIN           net (fanout=1)        0.000   Maddsub_n0029_Madd3_cy<10>
    SLICE_X38Y110.AMUX          Tcina                 0.269   Maddsub_n0029_Madd2_cy<6>
                                                              Maddsub_n0029_Madd3_xor<13>
    SLICE_X41Y110.B4            net (fanout=1)        0.397   Maddsub_n0029_12
    SLICE_X41Y110.CMUX          Topbc                 0.662   n0023<14>
                                                              Maddsub_n0029_12_rt
                                                              Maddsub_n0029_Madd_xor<14>
    SLICE_X40Y110.D2            net (fanout=1)        0.587   n0023<13>
    SLICE_X40Y110.DMUX          Tilo                  0.243   DP_RAM_addr_out<14>
                                                              Mmux_DP_RAM_addr_out51
    RAMB36_X1Y19.ADDRBWRADDRL13 net (fanout=16)       1.727   DP_RAM_addr_out<13>
    RAMB36_X1Y19.CLKBWRCLKL     Trcck_ADDRB           0.442   DP_RAM/Mram_ram7
                                                              DP_RAM/Mram_ram7
    --------------------------------------------------------  ---------------------------
    Total                                             6.573ns (2.581ns logic, 3.992ns route)
                                                              (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA640x480/countY_8 (FF)
  Destination:          DP_RAM/Mram_ram7 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      6.517ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (1.178 - 1.230)
  Source Clock:         clk25M rising at 0.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA640x480/countY_8 to DP_RAM/Mram_ram7
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X36Y111.AQ            Tcko                  0.341   VGA640x480/countY<8>
                                                              VGA640x480/countY_8
    SLICE_X39Y109.A1            net (fanout=7)        0.782   VGA640x480/countY<8>
    SLICE_X39Y109.A             Tilo                  0.097   VGA640x480/countX<6>
                                                              Maddsub_n0029_Madd1_cy<8>11
    SLICE_X38Y110.A2            net (fanout=3)        0.840   Maddsub_n0029_Madd1_cy<8>
    SLICE_X38Y110.AMUX          Topaa                 0.399   Maddsub_n0029_Madd2_cy<6>
                                                              Maddsub_n0029_Madd3_lut<11>
                                                              Maddsub_n0029_Madd3_xor<13>
    SLICE_X41Y110.B4            net (fanout=1)        0.397   Maddsub_n0029_12
    SLICE_X41Y110.CMUX          Topbc                 0.662   n0023<14>
                                                              Maddsub_n0029_12_rt
                                                              Maddsub_n0029_Madd_xor<14>
    SLICE_X40Y110.D2            net (fanout=1)        0.587   n0023<13>
    SLICE_X40Y110.DMUX          Tilo                  0.243   DP_RAM_addr_out<14>
                                                              Mmux_DP_RAM_addr_out51
    RAMB36_X1Y19.ADDRBWRADDRL13 net (fanout=16)       1.727   DP_RAM_addr_out<13>
    RAMB36_X1Y19.CLKBWRCLKL     Trcck_ADDRB           0.442   DP_RAM/Mram_ram7
                                                              DP_RAM/Mram_ram7
    --------------------------------------------------------  ---------------------------
    Total                                             6.517ns (2.184ns logic, 4.333ns route)
                                                              (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point DP_RAM/Mram_ram7 (RAMB36_X1Y19.ADDRBWRADDRU13), 422 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA640x480/countY_0 (FF)
  Destination:          DP_RAM/Mram_ram7 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      6.594ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (1.178 - 1.232)
  Source Clock:         clk25M rising at 0.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA640x480/countY_0 to DP_RAM/Mram_ram7
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X41Y107.CQ            Tcko                  0.341   VGA640x480/countY<0>
                                                              VGA640x480/countY_0
    SLICE_X37Y109.A2            net (fanout=11)       0.793   VGA640x480/countY<0>
    SLICE_X37Y109.A             Tilo                  0.097   Maddsub_n0029_Madd_112
                                                              Maddsub_n0029_Madd1_xor<7>11
    SLICE_X38Y109.B4            net (fanout=2)        0.435   Maddsub_n0029_Madd_91
    SLICE_X38Y109.DMUX          Topbd                 0.703   Maddsub_n0029_Madd3_cy<10>
                                                              Maddsub_n0029_Madd3_lut<8>
                                                              Maddsub_n0029_Madd3_cy<10>
    SLICE_X41Y110.A2            net (fanout=1)        0.589   Maddsub_n0029_11
    SLICE_X41Y110.CMUX          Topac                 0.637   n0023<14>
                                                              Maddsub_n0029_11_rt
                                                              Maddsub_n0029_Madd_xor<14>
    SLICE_X40Y110.D2            net (fanout=1)        0.587   n0023<13>
    SLICE_X40Y110.DMUX          Tilo                  0.243   DP_RAM_addr_out<14>
                                                              Mmux_DP_RAM_addr_out51
    RAMB36_X1Y19.ADDRBWRADDRU13 net (fanout=16)       1.727   DP_RAM_addr_out<13>
    RAMB36_X1Y19.CLKBWRCLKU     Trcck_ADDRB           0.442   DP_RAM/Mram_ram7
                                                              DP_RAM/Mram_ram7
    --------------------------------------------------------  ---------------------------
    Total                                             6.594ns (2.463ns logic, 4.131ns route)
                                                              (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA640x480/countY_8 (FF)
  Destination:          DP_RAM/Mram_ram7 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      6.573ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (1.178 - 1.230)
  Source Clock:         clk25M rising at 0.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA640x480/countY_8 to DP_RAM/Mram_ram7
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X36Y111.AQ            Tcko                  0.341   VGA640x480/countY<8>
                                                              VGA640x480/countY_8
    SLICE_X39Y109.A1            net (fanout=7)        0.782   VGA640x480/countY<8>
    SLICE_X39Y109.AMUX          Tilo                  0.243   VGA640x480/countX<6>
                                                              Maddsub_n0029_Madd1_xor<8>11
    SLICE_X38Y109.D2            net (fanout=1)        0.499   Maddsub_n0029_Madd_111
    SLICE_X38Y109.COUT          Topcyd                0.381   Maddsub_n0029_Madd3_cy<10>
                                                              Maddsub_n0029_Madd3_lut<10>
                                                              Maddsub_n0029_Madd3_cy<10>
    SLICE_X38Y110.CIN           net (fanout=1)        0.000   Maddsub_n0029_Madd3_cy<10>
    SLICE_X38Y110.AMUX          Tcina                 0.269   Maddsub_n0029_Madd2_cy<6>
                                                              Maddsub_n0029_Madd3_xor<13>
    SLICE_X41Y110.B4            net (fanout=1)        0.397   Maddsub_n0029_12
    SLICE_X41Y110.CMUX          Topbc                 0.662   n0023<14>
                                                              Maddsub_n0029_12_rt
                                                              Maddsub_n0029_Madd_xor<14>
    SLICE_X40Y110.D2            net (fanout=1)        0.587   n0023<13>
    SLICE_X40Y110.DMUX          Tilo                  0.243   DP_RAM_addr_out<14>
                                                              Mmux_DP_RAM_addr_out51
    RAMB36_X1Y19.ADDRBWRADDRU13 net (fanout=16)       1.727   DP_RAM_addr_out<13>
    RAMB36_X1Y19.CLKBWRCLKU     Trcck_ADDRB           0.442   DP_RAM/Mram_ram7
                                                              DP_RAM/Mram_ram7
    --------------------------------------------------------  ---------------------------
    Total                                             6.573ns (2.581ns logic, 3.992ns route)
                                                              (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA640x480/countY_8 (FF)
  Destination:          DP_RAM/Mram_ram7 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      6.517ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (1.178 - 1.230)
  Source Clock:         clk25M rising at 0.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA640x480/countY_8 to DP_RAM/Mram_ram7
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X36Y111.AQ            Tcko                  0.341   VGA640x480/countY<8>
                                                              VGA640x480/countY_8
    SLICE_X39Y109.A1            net (fanout=7)        0.782   VGA640x480/countY<8>
    SLICE_X39Y109.A             Tilo                  0.097   VGA640x480/countX<6>
                                                              Maddsub_n0029_Madd1_cy<8>11
    SLICE_X38Y110.A2            net (fanout=3)        0.840   Maddsub_n0029_Madd1_cy<8>
    SLICE_X38Y110.AMUX          Topaa                 0.399   Maddsub_n0029_Madd2_cy<6>
                                                              Maddsub_n0029_Madd3_lut<11>
                                                              Maddsub_n0029_Madd3_xor<13>
    SLICE_X41Y110.B4            net (fanout=1)        0.397   Maddsub_n0029_12
    SLICE_X41Y110.CMUX          Topbc                 0.662   n0023<14>
                                                              Maddsub_n0029_12_rt
                                                              Maddsub_n0029_Madd_xor<14>
    SLICE_X40Y110.D2            net (fanout=1)        0.587   n0023<13>
    SLICE_X40Y110.DMUX          Tilo                  0.243   DP_RAM_addr_out<14>
                                                              Mmux_DP_RAM_addr_out51
    RAMB36_X1Y19.ADDRBWRADDRU13 net (fanout=16)       1.727   DP_RAM_addr_out<13>
    RAMB36_X1Y19.CLKBWRCLKU     Trcck_ADDRB           0.442   DP_RAM/Mram_ram7
                                                              DP_RAM/Mram_ram7
    --------------------------------------------------------  ---------------------------
    Total                                             6.517ns (2.184ns logic, 4.333ns route)
                                                              (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point DP_RAM/Mram_ram4 (RAMB36_X2Y20.ADDRBWRADDRL13), 422 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA640x480/countY_0 (FF)
  Destination:          DP_RAM/Mram_ram4 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      6.616ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (1.116 - 1.117)
  Source Clock:         clk25M rising at 0.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA640x480/countY_0 to DP_RAM/Mram_ram4
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X41Y107.CQ            Tcko                  0.341   VGA640x480/countY<0>
                                                              VGA640x480/countY_0
    SLICE_X37Y109.A2            net (fanout=11)       0.793   VGA640x480/countY<0>
    SLICE_X37Y109.A             Tilo                  0.097   Maddsub_n0029_Madd_112
                                                              Maddsub_n0029_Madd1_xor<7>11
    SLICE_X38Y109.B4            net (fanout=2)        0.435   Maddsub_n0029_Madd_91
    SLICE_X38Y109.DMUX          Topbd                 0.703   Maddsub_n0029_Madd3_cy<10>
                                                              Maddsub_n0029_Madd3_lut<8>
                                                              Maddsub_n0029_Madd3_cy<10>
    SLICE_X41Y110.A2            net (fanout=1)        0.589   Maddsub_n0029_11
    SLICE_X41Y110.CMUX          Topac                 0.637   n0023<14>
                                                              Maddsub_n0029_11_rt
                                                              Maddsub_n0029_Madd_xor<14>
    SLICE_X40Y110.D2            net (fanout=1)        0.587   n0023<13>
    SLICE_X40Y110.DMUX          Tilo                  0.243   DP_RAM_addr_out<14>
                                                              Mmux_DP_RAM_addr_out51
    RAMB36_X2Y20.ADDRBWRADDRL13 net (fanout=16)       1.749   DP_RAM_addr_out<13>
    RAMB36_X2Y20.CLKBWRCLKL     Trcck_ADDRB           0.442   DP_RAM/Mram_ram4
                                                              DP_RAM/Mram_ram4
    --------------------------------------------------------  ---------------------------
    Total                                             6.616ns (2.463ns logic, 4.153ns route)
                                                              (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA640x480/countY_8 (FF)
  Destination:          DP_RAM/Mram_ram4 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      6.595ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (1.116 - 1.115)
  Source Clock:         clk25M rising at 0.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA640x480/countY_8 to DP_RAM/Mram_ram4
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X36Y111.AQ            Tcko                  0.341   VGA640x480/countY<8>
                                                              VGA640x480/countY_8
    SLICE_X39Y109.A1            net (fanout=7)        0.782   VGA640x480/countY<8>
    SLICE_X39Y109.AMUX          Tilo                  0.243   VGA640x480/countX<6>
                                                              Maddsub_n0029_Madd1_xor<8>11
    SLICE_X38Y109.D2            net (fanout=1)        0.499   Maddsub_n0029_Madd_111
    SLICE_X38Y109.COUT          Topcyd                0.381   Maddsub_n0029_Madd3_cy<10>
                                                              Maddsub_n0029_Madd3_lut<10>
                                                              Maddsub_n0029_Madd3_cy<10>
    SLICE_X38Y110.CIN           net (fanout=1)        0.000   Maddsub_n0029_Madd3_cy<10>
    SLICE_X38Y110.AMUX          Tcina                 0.269   Maddsub_n0029_Madd2_cy<6>
                                                              Maddsub_n0029_Madd3_xor<13>
    SLICE_X41Y110.B4            net (fanout=1)        0.397   Maddsub_n0029_12
    SLICE_X41Y110.CMUX          Topbc                 0.662   n0023<14>
                                                              Maddsub_n0029_12_rt
                                                              Maddsub_n0029_Madd_xor<14>
    SLICE_X40Y110.D2            net (fanout=1)        0.587   n0023<13>
    SLICE_X40Y110.DMUX          Tilo                  0.243   DP_RAM_addr_out<14>
                                                              Mmux_DP_RAM_addr_out51
    RAMB36_X2Y20.ADDRBWRADDRL13 net (fanout=16)       1.749   DP_RAM_addr_out<13>
    RAMB36_X2Y20.CLKBWRCLKL     Trcck_ADDRB           0.442   DP_RAM/Mram_ram4
                                                              DP_RAM/Mram_ram4
    --------------------------------------------------------  ---------------------------
    Total                                             6.595ns (2.581ns logic, 4.014ns route)
                                                              (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA640x480/countY_8 (FF)
  Destination:          DP_RAM/Mram_ram4 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      6.539ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (1.116 - 1.115)
  Source Clock:         clk25M rising at 0.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA640x480/countY_8 to DP_RAM/Mram_ram4
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X36Y111.AQ            Tcko                  0.341   VGA640x480/countY<8>
                                                              VGA640x480/countY_8
    SLICE_X39Y109.A1            net (fanout=7)        0.782   VGA640x480/countY<8>
    SLICE_X39Y109.A             Tilo                  0.097   VGA640x480/countX<6>
                                                              Maddsub_n0029_Madd1_cy<8>11
    SLICE_X38Y110.A2            net (fanout=3)        0.840   Maddsub_n0029_Madd1_cy<8>
    SLICE_X38Y110.AMUX          Topaa                 0.399   Maddsub_n0029_Madd2_cy<6>
                                                              Maddsub_n0029_Madd3_lut<11>
                                                              Maddsub_n0029_Madd3_xor<13>
    SLICE_X41Y110.B4            net (fanout=1)        0.397   Maddsub_n0029_12
    SLICE_X41Y110.CMUX          Topbc                 0.662   n0023<14>
                                                              Maddsub_n0029_12_rt
                                                              Maddsub_n0029_Madd_xor<14>
    SLICE_X40Y110.D2            net (fanout=1)        0.587   n0023<13>
    SLICE_X40Y110.DMUX          Tilo                  0.243   DP_RAM_addr_out<14>
                                                              Mmux_DP_RAM_addr_out51
    RAMB36_X2Y20.ADDRBWRADDRL13 net (fanout=16)       1.749   DP_RAM_addr_out<13>
    RAMB36_X2Y20.CLKBWRCLKL     Trcck_ADDRB           0.442   DP_RAM/Mram_ram4
                                                              DP_RAM/Mram_ram4
    --------------------------------------------------------  ---------------------------
    Total                                             6.539ns (2.184ns logic, 4.355ns route)
                                                              (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk25_24_clkout0 = PERIOD TIMEGRP "clk25_24_clkout0" TS_sys_clk_pin * 0.25
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point VGA640x480/countY_0 (SLICE_X41Y107.C2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA640x480/countY_0 (FF)
  Destination:          VGA640x480/countY_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25M rising at 40.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA640x480/countY_0 to VGA640x480/countY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y107.CQ     Tcko                  0.141   VGA640x480/countY<0>
                                                       VGA640x480/countY_0
    SLICE_X41Y107.C2     net (fanout=11)       0.242   VGA640x480/countY<0>
    SLICE_X41Y107.CLK    Tah         (-Th)     0.059   VGA640x480/countY<0>
                                                       VGA640x480/countY_0_dpot
                                                       VGA640x480/countY_0
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.082ns logic, 0.242ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point VGA640x480/countY_4 (SLICE_X36Y110.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA640x480/countY_4 (FF)
  Destination:          VGA640x480/countY_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25M rising at 40.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA640x480/countY_4 to VGA640x480/countY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y110.AQ     Tcko                  0.141   VGA640x480/countY<7>
                                                       VGA640x480/countY_4
    SLICE_X36Y110.A3     net (fanout=7)        0.182   VGA640x480/countY<4>
    SLICE_X36Y110.CLK    Tah         (-Th)    -0.010   VGA640x480/countY<7>
                                                       VGA640x480/countY<4>_rt
                                                       VGA640x480/Mcount_countY_cy<7>
                                                       VGA640x480/countY_4
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.151ns logic, 0.182ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point VGA640x480/countY_8 (SLICE_X36Y111.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.334ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA640x480/countY_8 (FF)
  Destination:          VGA640x480/countY_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25M rising at 40.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA640x480/countY_8 to VGA640x480/countY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y111.AQ     Tcko                  0.141   VGA640x480/countY<8>
                                                       VGA640x480/countY_8
    SLICE_X36Y111.A3     net (fanout=7)        0.183   VGA640x480/countY<8>
    SLICE_X36Y111.CLK    Tah         (-Th)    -0.010   VGA640x480/countY<8>
                                                       VGA640x480/countY<8>_rt
                                                       VGA640x480/Mcount_countY_xor<8>
                                                       VGA640x480/countY_8
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.151ns logic, 0.183ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk25_24_clkout0 = PERIOD TIMEGRP "clk25_24_clkout0" TS_sys_clk_pin * 0.25
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.038ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKB)
  Physical resource: DP_RAM/Mram_ram1/CLKBWRCLKL
  Logical resource: DP_RAM/Mram_ram1/CLKBWRCLKL
  Location pin: RAMB36_X2Y22.CLKBWRCLKL
  Clock network: clk25M
--------------------------------------------------------------------------------
Slack: 38.038ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: DP_RAM/Mram_ram1/CLKBWRCLKU
  Logical resource: DP_RAM/Mram_ram1/CLKBWRCLKU
  Location pin: RAMB36_X2Y22.CLKBWRCLKU
  Clock network: clk25M
--------------------------------------------------------------------------------
Slack: 38.038ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKB)
  Physical resource: DP_RAM/Mram_ram2/CLKBWRCLKL
  Logical resource: DP_RAM/Mram_ram2/CLKBWRCLKL
  Location pin: RAMB36_X2Y21.CLKBWRCLKL
  Clock network: clk25M
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      1.683ns|            0|            0|            0|        33827|
| TS_clk25_24_clkout0           |     40.000ns|      6.730ns|          N/A|            0|            0|        33827|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.730|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33827 paths, 0 nets, and 504 connections

Design statistics:
   Minimum period:   6.730ns{1}   (Maximum frequency: 148.588MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 27 13:28:26 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 765 MB



