/*
 * genesis_vdp.c — clean-room Sega Genesis VDP (315-5313): core + DMA.
 *
 * Original implementation from documented hardware behaviour (see the header for
 * the clean-room statement). This file implements the register file, the
 * control-port two-write address/code state machine, data-port access to
 * VRAM/CRAM/VSRAM with auto-increment, the status register, the HV counter, and
 * the DMA engine (68k->VDP / VRAM fill / VRAM copy). Rendering and full raster
 * timing live in companion units / later increments.
 *
 * References (hardware facts, not code): Sega "Genesis Software Manual" VDP
 * chapter, Charles MacDonald's "genvdp.txt" hardware notes, and VDP test ROMs.
 */
#include "genesis_vdp.h"
#include <string.h>
#ifdef GEN_DEV_TRACE
#include <stdio.h>   /* [DMA-STALL] rare-event dev print */
#endif

/* ---- Register accessors (named for readability; all clean-room) ----------- */
#define R(v, n)            ((v)->reg[(n)])
#define REG_MODE1(v)       R(v, 0x00)
#define REG_MODE2(v)       R(v, 0x01)
#define REG_PLANEA_NT(v)   R(v, 0x02)
#define REG_WINDOW_NT(v)   R(v, 0x03)
#define REG_PLANEB_NT(v)   R(v, 0x04)
#define REG_SPRITE_NT(v)   R(v, 0x05)
#define REG_BACKDROP(v)    R(v, 0x07)
#define REG_HINT_RATE(v)   R(v, 0x0A)
#define REG_MODE3(v)       R(v, 0x0B)
#define REG_MODE4(v)       R(v, 0x0C)
#define REG_HSCROLL_NT(v)  R(v, 0x0D)
#define REG_AUTOINC(v)     R(v, 0x0F)
#define REG_PLANE_SIZE(v)  R(v, 0x10)
#define REG_WINDOW_X(v)    R(v, 0x11)
#define REG_WINDOW_Y(v)    R(v, 0x12)
#define REG_DMA_LEN_LO(v)  R(v, 0x13)
#define REG_DMA_LEN_HI(v)  R(v, 0x14)
#define REG_DMA_SRC_LO(v)  R(v, 0x15)
#define REG_DMA_SRC_MID(v) R(v, 0x16)
#define REG_DMA_SRC_HI(v)  R(v, 0x17)

/* Mode-bit helpers. */
#define MODE2_DISPLAY_ON(v) (REG_MODE2(v) & 0x40)
#define MODE2_VINT_ON(v)    (REG_MODE2(v) & 0x20)
#define MODE2_DMA_ON(v)     (REG_MODE2(v) & 0x10)
#define MODE2_V30(v)        (REG_MODE2(v) & 0x08)
#define MODE1_HINT_ON(v)    (REG_MODE1(v) & 0x10)
#define MODE4_H40(v)        (REG_MODE4(v) & 0x01)
#define MODE4_SHI(v)        (REG_MODE4(v) & 0x08)   /* shadow/highlight        */
/* Interlace select (reg $0C bits 2:1): 00/10 = none, 01 = interlace mode 1
 * (same resolution), 11 = interlace mode 2 — DOUBLE vertical resolution:
 * 448 output lines, 8x16-pixel cells (64 bytes each) for planes AND sprites,
 * sprite Y/size and vertical scroll in double-res units. Sonic 2's 2P
 * split-screen runs in this mode. */
#define MODE4_LSM(v)        ((REG_MODE4(v) >> 1) & 0x3)
#define MODE4_IM2(v)        (MODE4_LSM(v) == 0x3)

/* Control-port code field: low nibble selects target+direction. */
enum {
    CODE_VRAM_READ  = 0x0,
    CODE_VRAM_WRITE = 0x1,
    CODE_CRAM_WRITE = 0x3,
    CODE_VSRAM_READ = 0x4,
    CODE_VSRAM_WRITE= 0x5,
    CODE_CRAM_READ  = 0x8
};
#define CODE_DMA_BIT 0x20

/* 68K freeze cycles owed by the last 68K->VDP DMA (see header note on why
 * this lives outside the GVDP struct). */
static uint32_t s_pending_68k_stall = 0;

/* ---- Lifecycle ------------------------------------------------------------ */
void gvdp_init(GVDP *v)
{
    memset(v, 0, sizeof(*v));
    gvdp_reset(v);
}

void gvdp_reset(GVDP *v)
{
    /* Clear volatile FSM/timing state but keep memories (matches a soft reset
     * leaving VRAM intact). */
    v->control_pending = 0;
    v->code = 0;
    v->address = 0;
    v->address_hi = 0;
    v->in_vblank = v->in_hblank = 0;
    v->dma_active = 0;
    v->sprite_overflow = v->sprite_collision = 0;
    v->vint_pending = 0;
    v->hint_counter = 0;
    v->scanline = 0;
    v->dma_fill_pending = 0;
    s_pending_68k_stall = 0;
    /* Sensible auto-increment default; games set it explicitly. */
    if (REG_AUTOINC(v) == 0) REG_AUTOINC(v) = 2;
}

/* ---- Always-on VDP event ring ---------------------------------------------
 * Records every register write, completed control command, DMA execution /
 * decline, and direct data-port write. This is the port-level flight recorder
 * for "the game issued the command but VRAM never changed" investigations:
 * probes connect and query backward (PRINCIPLES.md #17), they never arm.
 * File-static (single own-backend VDP instance per process) so the GVDP
 * struct — and with it the raw save-state image — keeps its layout. */
GVdpEvent g_gvdp_events[GVDP_EVENT_CAP];
uint32_t  g_gvdp_event_seq = 0;

static void evt_push(const GVDP *v, uint8_t kind, uint8_t code, uint16_t addr,
                     uint16_t value, uint16_t inc, uint16_t len, uint32_t src,
                     uint8_t reason)
{
    GVdpEvent *e = &g_gvdp_events[g_gvdp_event_seq % GVDP_EVENT_CAP];
    e->seq       = g_gvdp_event_seq++;
    e->kind      = kind;
    e->code      = code;
    e->reason    = reason;
    e->in_vblank = v->in_vblank;
    e->scanline  = v->scanline;
    e->addr      = addr;
    e->value     = value;
    e->inc       = inc;
    e->len       = len;
    e->src       = src;
}

/* ---- Geometry / mode queries ---------------------------------------------- */
int gvdp_screen_width(const GVDP *v)  { return MODE4_H40(v) ? 320 : 256; }
int gvdp_screen_height(const GVDP *v) { return MODE2_V30(v) ? 240 : 224; }
int gvdp_display_enabled(const GVDP *v){ return MODE2_DISPLAY_ON(v) ? 1 : 0; }
/* Output rows per frame: doubled in interlace mode 2 (two fields' worth,
 * rendered progressively — the scheduler emits two output rows per raster
 * line). gvdp_screen_height stays the RASTER height (raster timing, H-int,
 * V-int are unchanged by interlace). */
int gvdp_interlace_double(const GVDP *v){ return MODE4_IM2(v) ? 1 : 0; }
int gvdp_output_height(const GVDP *v) { return gvdp_screen_height(v) << gvdp_interlace_double(v); }

/* ---- VRAM/CRAM/VSRAM word access ------------------------------------------ */
/* VRAM word write carries the documented byte-swap on odd addresses. */
static void vram_write_word(GVDP *v, uint16_t addr, uint16_t value)
{
    uint16_t a = addr & 0xFFFE;
    if (addr & 1) { v->vram[a] = (uint8_t)value; v->vram[(uint16_t)(a + 1)] = (uint8_t)(value >> 8); }
    else          { v->vram[a] = (uint8_t)(value >> 8); v->vram[(uint16_t)(a + 1)] = (uint8_t)value; }
}

static uint16_t vram_read_word(const GVDP *v, uint16_t addr)
{
    uint16_t a = addr & 0xFFFE;
    return (uint16_t)((v->vram[a] << 8) | v->vram[(uint16_t)(a + 1)]);
}

static void cram_write(GVDP *v, uint16_t addr, uint16_t value)
{
    unsigned idx = (addr >> 1) & (GVDP_CRAM_ENTRIES - 1);
    uint16_t bgr9 = value & 0x0EEE;     /* 3 bits each B,G,R                   */
    v->cram[idx] = bgr9;
    if (v->colour_updated) v->colour_updated(v->colour_updated_user, idx, bgr9);
}

static void vsram_write(GVDP *v, uint16_t addr, uint16_t value)
{
    unsigned idx = (addr >> 1);
    if (idx < GVDP_VSRAM_ENTRIES) v->vsram[idx] = value & 0x03FF;
}

/* ---- DMA ------------------------------------------------------------------ */
static uint32_t dma_length(const GVDP *v)
{
    uint32_t len = (uint32_t)REG_DMA_LEN_LO(v) | ((uint32_t)REG_DMA_LEN_HI(v) << 8);
    return len ? len : 0x10000;     /* 0 means full 64K transfer             */
}

/* 68K source address (word address << 1). Bit 23 selects fill/copy. */
static uint32_t dma_source_68k(const GVDP *v)
{
    uint32_t s = (uint32_t)REG_DMA_SRC_LO(v)
               | ((uint32_t)REG_DMA_SRC_MID(v) << 8)
               | ((uint32_t)(REG_DMA_SRC_HI(v) & 0x7F) << 16);
    return s << 1;
}

static void dma_store(GVDP *v, uint16_t value)
{
    switch (v->code & 0x0F) {
        case CODE_VRAM_WRITE: vram_write_word(v, v->address, value); break;
        case CODE_CRAM_WRITE: cram_write(v, v->address, value);      break;
        case CODE_VSRAM_WRITE:vsram_write(v, v->address, value);     break;
        default:              vram_write_word(v, v->address, value); break;
    }
    v->address = (uint16_t)(v->address + REG_AUTOINC(v));
}

static void dma_run_68k_to_vdp(GVDP *v)
{
    uint32_t len = dma_length(v);
    uint32_t src = dma_source_68k(v);
    if (!v->bus_read) return;
    /* Hardware freezes the 68K for the whole 68K->VDP transfer. Bandwidth is
     * raster-gated access slots: ~205 words/line with the display blanked
     * (vblank or display off; ~166 in H32), ~18 words/line during active
     * display (~16 in H32). 488 68K cycles per line. Without this charge the
     * V-int handler's big vblank DMAs (sprite table, hscroll, queued art)
     * consume zero raster time and the main loop resumes tens of lines
     * earlier than hardware. */
    {
        int blanked = v->in_vblank || !MODE2_DISPLAY_ON(v);
        uint32_t slots = blanked ? (MODE4_H40(v) ? 205u : 166u)
                                 : (MODE4_H40(v) ? 18u  : 16u);
        uint32_t charge = (uint32_t)(((uint64_t)len * 488u) / slots);
        s_pending_68k_stall += charge;
#ifdef GEN_DEV_TRACE
        /* [DMA-STALL] any single 68K->VDP transfer charging more than ~half a
         * frame of 68K freeze is wildly outside S1's real DMA sizes — dump the
         * transfer so a corrupt length/slot-rate is visible. Rare-event print. */
        if (charge > 60000u) {
            extern unsigned long g_snd_frame;
            fprintf(stderr, "[DMA-STALL] wf=%lu len=%u words src=%06X dst=%04X "
                            "code=%X blanked=%d charge=%u (pending=%u)\n",
                    g_snd_frame, (unsigned)len, (unsigned)dma_source_68k(v),
                    (unsigned)v->address, (unsigned)(v->code & 0x0F),
                    blanked, (unsigned)charge, (unsigned)s_pending_68k_stall);
        }
#endif
    }
    while (len--) {
        uint16_t word = v->bus_read(v->bus_read_user, src);
        dma_store(v, word);
        /* Source increments within its 128KB bank (low 17 bits wrap). */
        src = (src & 0xFE0000u) | ((src + 2) & 0x01FFFFu);
    }
}

/* Rollback (rb_state.c): the owed stall is state between a DMA and the
 * 68K access that pays it, so a snapshot carries it. */
uint32_t gvdp_rb_pending_stall(void) { return s_pending_68k_stall; }
void gvdp_rb_set_pending_stall(uint32_t v) { s_pending_68k_stall = v; }

uint32_t gvdp_consume_68k_stall(GVDP *v)
{
    (void)v;
    uint32_t s = s_pending_68k_stall;
    s_pending_68k_stall = 0;
    return s;
}

static void dma_run_vram_copy(GVDP *v)
{
    uint32_t len = dma_length(v);
    uint16_t src = (uint16_t)(((uint32_t)REG_DMA_SRC_LO(v)) | ((uint32_t)REG_DMA_SRC_MID(v) << 8));
    while (len--) {
        v->vram[v->address & 0xFFFF] = v->vram[src & 0xFFFF];
        src = (uint16_t)(src + 1);
        v->address = (uint16_t)(v->address + REG_AUTOINC(v));
    }
}

/* VRAM fill is armed here and completed by the next data-port write, which
 * supplies the fill byte (hardware behaviour). */
static void dma_run_vram_fill_data(GVDP *v, uint16_t value)
{
    uint32_t len = dma_length(v);
    uint8_t fill = (uint8_t)(value >> 8);
    /* The triggering write itself lands normally first. */
    vram_write_word(v, v->address, value);
    v->address = (uint16_t)(v->address + REG_AUTOINC(v));
    while (len--) {
        v->vram[(v->address ^ 1) & 0xFFFF] = fill;
        v->address = (uint16_t)(v->address + REG_AUTOINC(v));
    }
    v->dma_fill_pending = 0;
}

static void maybe_start_dma(GVDP *v)
{
    if (!(v->code & CODE_DMA_BIT)) return;
    if (!MODE2_DMA_ON(v)) {
        evt_push(v, GVDP_EVT_DMA_SKIP, v->code, v->address, 0, REG_AUTOINC(v),
                 (uint16_t)dma_length(v), dma_source_68k(v), GVDP_SKIP_DMA_OFF);
        return;
    }
    /* reg[23] bits 7-6 select the DMA flavour. */
    uint8_t mode = REG_DMA_SRC_HI(v) & 0xC0;
    if ((mode & 0x80) == 0) {            /* 68k -> VDP                         */
        evt_push(v, GVDP_EVT_DMA_68K, v->code, v->address, 0, REG_AUTOINC(v),
                 (uint16_t)dma_length(v), dma_source_68k(v),
                 v->bus_read ? 0 : GVDP_SKIP_NO_BUSREAD);
        v->dma_active = 1;
        dma_run_68k_to_vdp(v);
        v->dma_active = 0;
    } else if ((mode & 0x40) == 0) {     /* VRAM fill (waits for data write)   */
        evt_push(v, GVDP_EVT_DMA_FILL_ARM, v->code, v->address, 0, REG_AUTOINC(v),
                 (uint16_t)dma_length(v), 0, 0);
        v->dma_fill_pending = 1;
    } else {                             /* VRAM copy                          */
        evt_push(v, GVDP_EVT_DMA_COPY, v->code, v->address, 0, REG_AUTOINC(v),
                 (uint16_t)dma_length(v),
                 ((uint32_t)REG_DMA_SRC_LO(v)) | ((uint32_t)REG_DMA_SRC_MID(v) << 8), 0);
        v->dma_active = 1;
        dma_run_vram_copy(v);
        v->dma_active = 0;
    }
}

/* ---- 68K port interface --------------------------------------------------- */
static void set_register(GVDP *v, unsigned index, uint8_t value)
{
    if (index < GVDP_NUM_REGISTERS) v->reg[index] = value;
}

void gvdp_write_control(GVDP *v, uint16_t value)
{
    if (!v->control_pending) {
        if ((value & 0xC000) == 0x8000) {
            /* Register write: 10rr rrrr dddd dddd */
            set_register(v, (value >> 8) & 0x1F, (uint8_t)value);
            evt_push(v, GVDP_EVT_REG, (uint8_t)((value >> 8) & 0x1F), 0,
                     (uint16_t)(value & 0xFF), 0, 0, 0, 0);
            v->code = 0;            /* register writes reset the code         */
            return;
        }
        /* First half of an address/code set. */
        v->address = (uint16_t)((v->address & 0xC000) | (value & 0x3FFF));
        v->code = (uint8_t)((v->code & 0x3C) | ((value >> 14) & 0x03));
        v->control_pending = 1;
    } else {
        /* Second half: A15-A14 in bits 1-0, CD5-CD2 in bits 7-4. */
        v->address = (uint16_t)((v->address & 0x3FFF) | ((value & 0x0003) << 14));
        v->code = (uint8_t)((v->code & 0x03) | ((value >> 2) & 0x3C));
        v->control_pending = 0;
        evt_push(v, GVDP_EVT_CMD, v->code, v->address, value, REG_AUTOINC(v), 0, 0, 0);
        maybe_start_dma(v);
    }
}

void gvdp_write_data(GVDP *v, uint16_t value)
{
    v->control_pending = 0;
    evt_push(v, GVDP_EVT_DATA, v->code, v->address, value, REG_AUTOINC(v), 0, 0,
             v->dma_fill_pending ? GVDP_SKIP_FILL_TRIGGER : 0);
    if (v->dma_fill_pending) { dma_run_vram_fill_data(v, value); return; }

    switch (v->code & 0x0F) {
        case CODE_VRAM_WRITE:  vram_write_word(v, v->address, value); break;
        case CODE_CRAM_WRITE:  cram_write(v, v->address, value);      break;
        case CODE_VSRAM_WRITE: vsram_write(v, v->address, value);     break;
        default:               vram_write_word(v, v->address, value); break;
    }
    v->address = (uint16_t)(v->address + REG_AUTOINC(v));
}

uint16_t gvdp_read_data(GVDP *v)
{
    uint16_t out;
    v->control_pending = 0;
    switch (v->code & 0x0F) {
        case CODE_CRAM_READ:
            out = v->cram[(v->address >> 1) & (GVDP_CRAM_ENTRIES - 1)];
            break;
        case CODE_VSRAM_READ: {
            unsigned idx = (v->address >> 1);
            out = (idx < GVDP_VSRAM_ENTRIES) ? v->vsram[idx] : 0;
            break;
        }
        case CODE_VRAM_READ:
        default:
            out = vram_read_word(v, v->address);
            break;
    }
    v->address = (uint16_t)(v->address + REG_AUTOINC(v));
    return out;
}

uint16_t gvdp_peek_data(const GVDP *v)
{
    switch (v->code & 0x0F) {
        case CODE_CRAM_READ:
            return v->cram[(v->address >> 1) & (GVDP_CRAM_ENTRIES - 1)];
        case CODE_VSRAM_READ: {
            unsigned idx = (v->address >> 1);
            return (idx < GVDP_VSRAM_ENTRIES) ? v->vsram[idx] : 0;
        }
        case CODE_VRAM_READ:
        default:
            return vram_read_word(v, v->address);
    }
}

uint16_t gvdp_peek_status(const GVDP *v)
{
    uint16_t s = 0x3400 | 0x0200;        /* open-bus high bits + FIFO empty    */
    if (v->vint_pending)     s |= 0x0080;
    if (v->sprite_overflow)  s |= 0x0040;
    if (v->sprite_collision) s |= 0x0020;
    if (v->in_vblank)        s |= 0x0008;
    if (v->in_hblank)        s |= 0x0004;
    if (v->dma_active)       s |= 0x0002;
    return s;
}

uint16_t gvdp_read_control(GVDP *v)
{
    /* Reading the control port resets the write FSM and clears the V-int flag. */
    v->control_pending = 0;
    uint16_t s = 0x3400;                 /* open-bus pattern in the high bits  */
    s |= 0x0200;                         /* FIFO empty                         */
    if (v->vint_pending)     s |= 0x0080;
    if (v->sprite_overflow)  s |= 0x0040;
    if (v->sprite_collision) s |= 0x0020;
    if (v->in_vblank)        s |= 0x0008;
    if (v->in_hblank)        s |= 0x0004;
    if (v->dma_active)       s |= 0x0002;
    v->vint_pending = 0;
    /* Advance a phantom H-blank between status reads so 68K routines that pace
     * on the H-blank flag (e.g. Sonic 1's SEGA-chant DAC feeder, which polls
     * $C00004 bit 2 between samples) make progress under our per-whole-line
     * renderer instead of spinning forever. */
    v->in_hblank ^= 1;
    return s;
}

uint16_t gvdp_read_hv_counter(const GVDP *v)
{
    /* Approximate: V counter in the high byte, H counter low. Refined during
     * raster-timing validation. */
    return (uint16_t)(((v->scanline & 0xFF) << 8) | (v->in_hblank ? 0x00 : 0x80));
}

/* ---- Per-scanline timing -------------------------------------------------- */
unsigned gvdp_begin_scanline(GVDP *v, int line)
{
    unsigned irq = 0;
    int active_h = gvdp_screen_height(v);

    v->scanline = (uint16_t)line;

    if (line < active_h) {
        /* H-int counter: reloads with reg[10] and fires when it underflows. */
        if (v->hint_counter == 0) {
            v->hint_counter = REG_HINT_RATE(v);
            if (MODE1_HINT_ON(v)) irq |= GVDP_IRQ_HBLANK;
        } else {
            v->hint_counter--;
        }
    } else {
        v->hint_counter = REG_HINT_RATE(v);
        if (line == active_h) {        /* entering vblank                     */
            v->in_vblank = 1;
            v->vint_pending = 1;
            if (MODE2_VINT_ON(v)) irq |= GVDP_IRQ_VBLANK;
        }
    }
    if (line == 0) v->in_vblank = 0;
    return irq;
}

/* ---- Rendering ------------------------------------------------------------ */
/* Per-scanline sprite layer, filled by the sprite engine and read by the
 * compositor below. */
static uint8_t s_spr_idx[GVDP_MAX_WIDTH];   /* palette index 0..63            */
static uint8_t s_spr_op [GVDP_MAX_WIDTH];   /* opaque sprite pixel            */
static uint8_t s_spr_hi [GVDP_MAX_WIDTH];   /* sprite priority bit            */
static uint8_t s_spr_shadow_op[GVDP_MAX_WIDTH]; /* operator: force shadow     */
static uint8_t s_spr_hilite_op[GVDP_MAX_WIDTH]; /* operator: highlight        */

/* ---- Widescreen (16:9) opt-in --------------------------------------------
 * Extra pixels rendered on EACH side of the authentic active window. 0 =
 * authentic 4:3 (byte-identical output). Kept OUTSIDE the GVDP struct on
 * purpose: it is a present-time render parameter, not VDP hardware state, so
 * it must not enter the raw-struct save-state image (see gvdp_consume_68k_stall
 * note in the header). The engine sets it per frame from per-game config; the
 * recompiled 68K independently widens its own object-cull / tile-load bounds
 * via a game-RAM word the engine writes (see runner/main.c). */
/* Host presentation option, independent of serialized VDP hardware state. */
static int s_unlimited_sprites;
void gvdp_set_unlimited_sprites(int enabled) { s_unlimited_sprites=!!enabled; }
int  gvdp_unlimited_sprites(void) { return s_unlimited_sprites; }
static GVDPHostSprites s_host_sprites;
static void *s_host_sprites_user;
static uint32_t s_host_palette[GVDP_HOST_PALETTE_SIZE];
static int s_host_palette_enabled;
int gvdp_set_host_palette(const uint32_t *argb, unsigned count)
{
    if (count > GVDP_HOST_PALETTE_SIZE) return 0;
    for (unsigned i = 0; i < GVDP_HOST_PALETTE_SIZE; ++i)
        s_host_palette[i] = argb && i < count ? argb[i] : 0xFF000000u;
    s_host_palette_enabled = argb && count;
    return 1;
}
const uint32_t *gvdp_host_palette(void)
{
    return s_host_palette_enabled ? s_host_palette : NULL;
}
void gvdp_set_host_sprites(GVDPHostSprites draw, void *user)
{
    s_host_sprites = draw;
    s_host_sprites_user = user;
    if (!draw) gvdp_set_host_palette(NULL, 0);
}
static uint16_t s_spr_attr[GVDP_MAX_WIDTH];
static uint32_t s_visible_spr_attr[GVDP_MAX_WIDTH];
const uint32_t *gvdp_visible_sprite_attributes(void) {return s_visible_spr_attr;}
static int s_ws_extra = 0;

/* Clamp the requested extra to what the output buffer can hold for width `w`
 * (the per-side margin can never push total past GVDP_MAX_WIDTH). */
static int clamp_ws_extra(int w)
{
    int e = s_ws_extra;
    int max_e = (GVDP_MAX_WIDTH - w) / 2;
    if (e < 0) e = 0;
    if (e > max_e) e = max_e;
    return e;
}

void gvdp_set_ws_extra(int extra_px) { s_ws_extra = extra_px; }

/* Fixed 16:9 output canvas (pixels), armed while widescreen is on. 0 = off
 * (output width follows the per-frame content margin, i.e. authentic 4:3).
 * When armed, EVERY frame emits this width: gameplay fills it with widened
 * content; non-gameplay centers the authentic view and pillarboxes the rest,
 * so the window never resizes between menus and gameplay. Clamped to the
 * output buffer. Like s_ws_extra, kept OUTSIDE the GVDP struct (present-time
 * render parameter, not hardware state — must not enter save images). */
static int s_ws_canvas_w = 0;
void gvdp_set_ws_canvas(int canvas_w)
{
    if (canvas_w < 0) canvas_w = 0;
    if (canvas_w > GVDP_MAX_WIDTH) canvas_w = GVDP_MAX_WIDTH;
    s_ws_canvas_w = canvas_w;
}

/* Pillarbox bar colour: 0 = per-scanline backdrop (seamless), 1 = black. */
static int s_ws_bar_black = 0;
void gvdp_set_ws_bar_black(int black) { s_ws_bar_black = black ? 1 : 0; }

/* Widescreen Plane-B diagnostic (GENESIS_WS_BGDIAG): force Plane B's horizontal
 * scroll to a single constant (line-0) value on every scanline — removing the
 * per-line parallax — while keeping the widened (448) render. If the EHZ
 * background diagonal vanishes with this on, the cause is the per-line-hscroll
 * (parallax) interaction, not the game-side tile redraw. Also marks the output
 * column where Plane B sampling wraps (511->0) with a shadowed vertical line. */
static int s_ws_bgdiag = 0;
void gvdp_set_bgdiag(int on) { s_ws_bgdiag = on; }

int gvdp_active_width(const GVDP *v)
{
    int w = gvdp_screen_width(v);
    int content = w + 2 * clamp_ws_extra(w);
    /* Armed canvas wins, but never emit fewer columns than the content needs
     * (a content margin wider than the canvas would otherwise clip). */
    if (s_ws_canvas_w > content) return s_ws_canvas_w;
    return content;
}

/* Sprite engine: evaluate the sprite attribute table in link-list order for
 * `line`, fill the per-pixel sprite layer, and update overflow/collision. In
 * shadow/highlight mode, palette-line-3 colours 14/15 are operator pixels
 * (transparent, they modulate the underlying pixel) rather than drawn colours.
 *
 * Sprite cell ordering is column-major (cells go down a column, then across),
 * the tile layout the Genesis hardware uses.
 *
 * `line` is an OUTPUT row: a raster line normally, a double-res row in
 * interlace mode 2, where sprite Y/height are in double-res units (Y origin
 * 256 instead of 128), cells are 8x16 and patterns 64 bytes. */
static void sprite_render_line(GVDP *v, int line, int total, int offset)
{
    /* `total` = output columns this row (incl. widescreen margins / pillarbox);
     * `offset` = output column that authentic screen column 0 maps to (centers
     * the view in the canvas). */
    memset(s_spr_op, 0, (size_t)total);
    memset(s_spr_shadow_op, 0, (size_t)total);
    memset(s_spr_hilite_op, 0, (size_t)total);

    int h40 = MODE4_H40(v);
    int im2 = MODE4_IM2(v);
    int max_sprites   = h40 ? 80 : 64;
    int max_per_line  = h40 ? 20 : 16;
    int sh_mode       = MODE4_SHI(v) != 0;
    int cell_h_shift  = im2 ? 4 : 3;          /* cell height 16 or 8 px        */
    int tile_bytes    = im2 ? 64 : 32;
    uint16_t sat = (uint16_t)((REG_SPRITE_NT(v) & 0x7F) << 9);

    /* Tracks the first opaque sprite owner per pixel (first-wins; a second
     * opaque hit raises the collision flag). */
    static uint8_t drawn[GVDP_MAX_WIDTH];
    memset(drawn, 0, (size_t)total);

    int link = 0, on_line = 0, pixels_budget = total;

    for (int n = 0; n < max_sprites; n++) {
        uint16_t e = (uint16_t)(sat + link * 8);
        int y      = (vram_read_word(v, e) & 0x3FF) - (im2 ? 256 : 128);
        uint8_t sz = v->vram[(uint16_t)(e + 2)];
        int hsz    = ((sz >> 2) & 3) + 1;     /* width  in cells (1..4)        */
        int vsz    = (sz & 3) + 1;            /* height in cells (1..4)        */
        int height = vsz << cell_h_shift;
        int next   = v->vram[(uint16_t)(e + 3)] & 0x7F;

        if (line >= y && line < y + height) {
            if (++on_line > max_per_line && !s_unlimited_sprites) { v->sprite_overflow = 1; break; }

            uint16_t attr = vram_read_word(v, (uint16_t)(e + 4));
            /* 10-bit sprite X (was 0x1FF). The centered widescreen view needs
             * sprite X up to ~512 at the right edge; with a 9-bit mask that
             * wraps to ~0 and renders off the left, leaving wide objects drawn
             * partially as they scroll in. Reading 10 bits lets off-edge pieces
             * clip cleanly (screen_x >= total below). Authentic 4:3 never sets
             * bit 9 (max sprite X ~480), so this is identical there. The game's
             * BuildSprites/Render_Sprites must likewise mask to $3FF in
             * widescreen so the high bit survives to the sprite table. */
            int xword     = vram_read_word(v, (uint16_t)(e + 6)) & 0x3FF;
            int screen_x  = xword - 128 + offset;  /* +offset: center in the output canvas */

            /* Sprite masking: an x==0 sprite after another on-line sprite
             * masks the rest of the line. */
            if (xword == 0 && on_line > 1) break;

            int tile = attr & 0x07FF;
            int pal  = (attr >> 13) & 0x3;
            int pri  = (attr & 0x8000) != 0;
            int hf   = (attr & 0x0800) != 0;
            int vf   = (attr & 0x1000) != 0;
            int width = hsz * 8;

            int iy = vf ? (height - 1 - (line - y)) : (line - y);
            int celly = iy >> cell_h_shift, fy = iy & ((1 << cell_h_shift) - 1);

            for (int lx = 0; lx < width; lx++) {
                int sx = screen_x + lx;
                if (sx < 0 || sx >= total) continue;
                int ix = hf ? (width - 1 - lx) : lx;
                int cellx = ix >> 3, fx = ix & 7;
                int tileno = (tile + cellx * vsz + celly) & 0x07FF;
                uint16_t pa = (uint16_t)(tileno * tile_bytes + fy * 4 + (fx >> 1));
                uint8_t byte = v->vram[pa & 0xFFFF];
                int nib = (fx & 1) ? (byte & 0x0F) : (byte >> 4);
                if (nib == 0) continue;            /* transparent             */

                if (drawn[sx]) { v->sprite_collision = 1; continue; } /* first wins */

                if (sh_mode && pal == 3 && nib == 14) {        /* highlight op */
                    s_spr_hilite_op[sx] = 1;
                } else if (sh_mode && pal == 3 && nib == 15) { /* shadow op    */
                    s_spr_shadow_op[sx] = 1;
                } else {
                    s_spr_attr[sx] = attr;
                    s_spr_idx[sx] = (uint8_t)(pal * 16 + nib);
                    s_spr_op[sx]  = 1;
                    s_spr_hi[sx]  = (uint8_t)pri;
                    drawn[sx] = 1;
                }
            }

            pixels_budget -= width;
            if (pixels_budget <= 0 && !s_unlimited_sprites) { v->sprite_overflow = 1; break; }
        }

        if (next == 0) break;     /* link 0 terminates the list */
        link = next;
    }
}

/* Plane geometry: tiles wide/high from reg[16] (00=32,01=64,11=128). */
static int plane_tiles(unsigned code2)
{
    switch (code2 & 0x3) { case 1: return 64; case 3: return 128; default: return 32; }
}

/* Fetch one plane pixel at plane-space (px,py). Returns palette index 0..63,
 * opaque flag (pixel != 0), and the tile's priority bit.
 * In interlace mode 2 (im2), py is in double-res lines: cells are 8x16
 * (64-byte patterns) and the plane covers ht*16 double-res lines. */
typedef struct PlanePixelCache {
    uint32_t next_coord;
    uint16_t attr;
} PlanePixelCache;

#if defined(NDEBUG) && defined(_MSC_VER)
#define GVDP_HOT_INLINE __forceinline
#elif defined(NDEBUG) && (defined(__GNUC__) || defined(__clang__))
#define GVDP_HOT_INLINE inline __attribute__((always_inline))
#else
#define GVDP_HOT_INLINE
#endif
static GVDP_HOT_INLINE void
fetch_plane_pixel(const GVDP *v, PlanePixelCache *cache,
                  uint16_t base, int wt, int ht,
                  int px, int py, int im2,
                  uint8_t *idx, int *opaque, int *hi)
{
    int cell_h_shift = im2 ? 4 : 3;
    int fy_mask      = (1 << cell_h_shift) - 1;
    int tile_bytes   = im2 ? 64 : 32;
    int wpx = wt * 8, hpx = ht << cell_h_shift;
    px &= (wpx - 1); py &= (hpx - 1);
    uint32_t coord = ((uint32_t)(uint16_t)py << 16) | (uint16_t)px;
    uint16_t e;
    if (cache->next_coord == coord) {
        e = cache->attr;
    } else {
        uint16_t nt = (uint16_t)(base + (uint16_t)(((py >> cell_h_shift) * wt + (px >> 3)) * 2));
        e = vram_read_word(v, nt);
        cache->attr = e;
    }
    /* Reuse is valid only for the immediately adjacent pixel within this
     * name-table cell. Invalidate at each 8-pixel boundary; a row/scroll or
     * window discontinuity naturally fails the packed-coordinate comparison. */
    cache->next_coord = ((px & 7) != 7) ? coord + 1u : ~0u;
    int ti = e & 0x07FF;
    int fx = px & 7, fy = py & fy_mask;
    if (e & 0x0800) fx ^= 7;        /* H flip */
    if (e & 0x1000) fy ^= fy_mask;  /* V flip */
    uint16_t pa = (uint16_t)(ti * tile_bytes + fy * 4 + (fx >> 1));
    uint8_t byte = v->vram[pa];
    int nib = (fx & 1) ? (byte & 0x0F) : (byte >> 4);
    *opaque = (nib != 0);
    *hi     = (e & 0x8000) != 0;
    *idx    = (uint8_t)(((e >> 13) & 0x3) * 16 + nib);
}
#undef GVDP_HOT_INLINE

/* Render one OUTPUT row. `line` is a raster line normally; in interlace
 * mode 2 it is a double-res row (0..447) — the scheduler calls this twice
 * per raster line. Raster-indexed lookups (hscroll table, window boundary)
 * use the raster line; plane/sprite vertical addressing runs in double-res
 * space with 8x16 cells. */
int gvdp_render_scanline(GVDP *v, int line, uint8_t *out)
{
    memset(s_visible_spr_attr,0,sizeof s_visible_spr_attr);
    int w = gvdp_screen_width(v);
    int content_extra = clamp_ws_extra(w);  /* genuine widened content per side; 0 = authentic */
    int content_block = w + 2 * content_extra;
    /* Output width: the armed 16:9 canvas (emitted EVERY frame so the window
     * never resizes between menus and gameplay), else just the content block
     * (authentic 4:3, byte-identical, when widescreen is off). */
    int total  = (s_ws_canvas_w > content_block) ? s_ws_canvas_w : content_block;
    int pillar = (total - content_block) / 2;     /* pillarbox bar width per side (>=0) */
    int offset = pillar + content_extra;           /* output col that screen col 0 maps to */
    int im2 = MODE4_IM2(v);
    int rline = im2 ? (line >> 1) : line;   /* raster line for table lookups */
    uint8_t backdrop = (uint8_t)(REG_BACKDROP(v) & 0x3F);
    /* Pillarbox bar fill: per-scanline backdrop (seamless) or the black
     * sentinel the host maps to opaque black. */
    uint8_t bar_idx = s_ws_bar_black ? (uint8_t)GVDP_WS_BAR_INDEX : backdrop;
    int content_start = pillar;
    int content_end = pillar + content_block;
    int right_bar = total - content_end;

    if (!gvdp_display_enabled(v)) {
        if (pillar > 0) memset(out, bar_idx, (size_t)pillar);
        memset(out + content_start, backdrop, (size_t)content_block);
        if (right_bar > 0) memset(out + content_end, bar_idx, (size_t)right_bar);
        return total;
    }

    /* Plane geometry. */
    int wt = plane_tiles(REG_PLANE_SIZE(v) & 0x3);
    int ht = plane_tiles((REG_PLANE_SIZE(v) >> 4) & 0x3);
    uint16_t base_a = (uint16_t)((REG_PLANEA_NT(v) & 0x38) << 10);
    uint16_t base_b = (uint16_t)((REG_PLANEB_NT(v) & 0x07) << 13);
    int win_wt = MODE4_H40(v) ? 64 : 32;
    uint16_t base_w = MODE4_H40(v) ? (uint16_t)((REG_WINDOW_NT(v) & 0x3E) << 10)
                                   : (uint16_t)((REG_WINDOW_NT(v) & 0x3F) << 10);

    /* Horizontal scroll for this line (table is per RASTER line). */
    uint16_t hbase = (uint16_t)((REG_HSCROLL_NT(v) & 0x3F) << 10);
    int hmode = REG_MODE3(v) & 0x3;
    int hidx  = (hmode == 0) ? 0 : (hmode == 2) ? (rline & ~7) : rline; /* 3=line */
    int hs_a = vram_read_word(v, (uint16_t)(hbase + hidx * 4 + 0)) & 0x3FF;
    int hidx_b = s_ws_bgdiag ? 0 : hidx;   /* diag: force Plane B hscroll constant (line 0) */
    int hs_b = vram_read_word(v, (uint16_t)(hbase + hidx_b * 4 + 2)) & 0x3FF;

    int vmode_2cell = (REG_MODE3(v) & 0x4) != 0;
    /* Vertical scroll: 10 bits normally; 11 bits in interlace mode 2, in
     * double-res units (the game scrolls each split-screen viewport with
     * these). */
    int vs_mask = im2 ? 0x7FF : 0x3FF;
    int full_vs_a = v->vsram[0] & vs_mask;
    int full_vs_b = v->vsram[1] & vs_mask;

    /* These registers cannot change while a completed scanline is rendered.
     * Resolve their row-invariant portions once rather than once per pixel. */
    unsigned wx = REG_WINDOW_X(v), wy = REG_WINDOW_Y(v);
    int window_x = (wx & 0x1F) * 16;
    int window_y = (wy & 0x1F) * 8;
    int window_h_right = (wx & 0x80) != 0;
    int window_v_in = (wy & 0x80) ? (rline >= window_y) : (rline < window_y);
    int sh_mode = MODE4_SHI(v) != 0;

    /* Sprite layer for this output row (placed in centered output-column space). */
    sprite_render_line(v, line, total, offset);
    if (s_host_sprites) {
        GVDPSpriteLayer layer = { line, total, offset, s_spr_idx, s_spr_op, s_spr_hi };
        s_host_sprites(s_host_sprites_user, v, &layer);
    }

    /* A name-table entry covers eight adjacent pixels and each pattern byte
     * covers two. Rendering runs after the line's CPU/Z80 slice, so VRAM
     * cannot change underneath this row; keep separate caches for A, B, and
     * window addressing so their independent tables never alias each other. */
    PlanePixelCache cache_a = { ~0u, 0 };
    PlanePixelCache cache_b = { ~0u, 0 };
    PlanePixelCache cache_w = { ~0u, 0 };

    if (pillar > 0) memset(out, bar_idx, (size_t)pillar);
    if (right_bar > 0) memset(out + content_end, bar_idx, (size_t)right_bar);

    for (int x = -content_extra, xo = content_start; xo < content_end; x++, xo++) {
        /* Bars were prefilled above. This loop covers only the authentic view
         * plus genuine widescreen margins, which the planes wrap-sample. */
        /* Vertical scroll per plane (full, or per-16px-column 2-cell). */
        int vs_a, vs_b;
        if (vmode_2cell) {
            /* The 2-cell VSRAM table is defined only across the active window;
             * clamp margin columns to the nearest edge column to avoid a
             * negative/out-of-range index. */
            int xc = x < 0 ? 0 : (x >= w ? w - 1 : x);
            int col = (xc >> 4) * 2;
            vs_a = v->vsram[(col + 0) % GVDP_VSRAM_ENTRIES] & vs_mask;
            vs_b = v->vsram[(col + 1) % GVDP_VSRAM_ENTRIES] & vs_mask;
        } else {
            vs_a = full_vs_a;
            vs_b = full_vs_b;
        }

        uint8_t a_idx, b_idx; int a_op, a_hi, b_op, b_hi;

        /* Plane A — or the window plane (unscrolled) where the window covers.
         * The window is unscrolled and cell-addressed: in IM2 its vertical
         * addressing is still double-res (8x16 cells over the output rows). */
        int window_h_in = window_h_right ? (x >= window_x) : (x < window_x);
        if (x >= 0 && x < w && (window_h_in || window_v_in)) {
            fetch_plane_pixel(v, &cache_w, base_w, win_wt, ht,
                              x, line, im2, &a_idx, &a_op, &a_hi);
        } else {
            fetch_plane_pixel(v, &cache_a, base_a, wt, ht,
                              (x - hs_a), (line + vs_a), im2, &a_idx, &a_op, &a_hi);
        }
        /* Plane B. */
        fetch_plane_pixel(v, &cache_b, base_b, wt, ht,
                          (x - hs_b), (line + vs_b), im2, &b_idx, &b_op, &b_hi);

        /* Sprite layer (indexed in output-column space). */
        int s_op = s_spr_op[xo], s_hi = s_spr_hi[xo];
        uint8_t s_idx = s_spr_idx[xo];

        /* Genesis priority order: S-hi > A-hi > B-hi > S-lo > A-lo > B-lo > bg. */
        uint8_t px;
        if      (s_op && s_hi) px = s_idx;
        else if (a_op && a_hi) px = a_idx;
        else if (b_op && b_hi) px = b_idx;
        else if (s_op)         px = s_idx;
        else if (a_op)         px = a_idx;
        else if (b_op)         px = b_idx;
        else                   px = backdrop;

        /* Shadow/highlight: when enabled, a pixel with no high-priority layer
         * is shadowed; operator sprites (pal3 colours 14/15) force highlight or
         * shadow on the underlying pixel. */
        if (sh_mode && px < GVDP_CRAM_ENTRIES) {
            int hi_present = (s_op && s_hi) || (a_op && a_hi) || (b_op && b_hi);
            int sh = !hi_present;
            int hl = 0;
            if (s_spr_shadow_op[xo]) sh = 1;
            if (s_spr_hilite_op[xo]) { if (sh) sh = 0; else hl = 1; }
            if (hl)      px += GVDP_PALETTE_HIGHLIGHT;
            else if (sh) px += GVDP_PALETTE_SHADOW;
        }

        if(s_op && (s_hi || !((a_op && a_hi) || (b_op && b_hi))))s_visible_spr_attr[xo]=0x10000u|s_spr_attr[xo];
        out[xo] = px;
        if (s_ws_bgdiag && px < GVDP_HOST_PALETTE_BASE) {
            int wpx = wt * 8;               /* Plane B wraps every plane-width px */
            if (((x - hs_b) & (wpx - 1)) == 0)   /* output column where B sampling hits 0 */
                out[xo] = (uint8_t)((px & 0x3F) + GVDP_PALETTE_SHADOW);
        }
    }
    return total;
}
