
radioDriverExample.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006294  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000340  080063d4  080063d4  000073d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006714  08006714  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006714  08006714  00007714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800671c  0800671c  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800671c  0800671c  0000771c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006720  08006720  00007720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006724  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000348  20000068  0800678c  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003b0  0800678c  000083b0  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014d2e  00000000  00000000  00008092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003368  00000000  00000000  0001cdc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001500  00000000  00000000  00020128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fcd  00000000  00000000  00021628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e60b  00000000  00000000  000225f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014743  00000000  00000000  00040c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b6646  00000000  00000000  00055343  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010b989  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ad0  00000000  00000000  0010b9cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  0011149c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000068 	.word	0x20000068
 800015c:	00000000 	.word	0x00000000
 8000160:	080063bc 	.word	0x080063bc

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000006c 	.word	0x2000006c
 800017c:	080063bc 	.word	0x080063bc

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_uldivmod>:
 8000230:	b953      	cbnz	r3, 8000248 <__aeabi_uldivmod+0x18>
 8000232:	b94a      	cbnz	r2, 8000248 <__aeabi_uldivmod+0x18>
 8000234:	2900      	cmp	r1, #0
 8000236:	bf08      	it	eq
 8000238:	2800      	cmpeq	r0, #0
 800023a:	bf1c      	itt	ne
 800023c:	f04f 31ff 	movne.w	r1, #4294967295
 8000240:	f04f 30ff 	movne.w	r0, #4294967295
 8000244:	f000 b988 	b.w	8000558 <__aeabi_idiv0>
 8000248:	f1ad 0c08 	sub.w	ip, sp, #8
 800024c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025c:	b004      	add	sp, #16
 800025e:	4770      	bx	lr

08000260 <__udivmoddi4>:
 8000260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000264:	9d08      	ldr	r5, [sp, #32]
 8000266:	468e      	mov	lr, r1
 8000268:	4604      	mov	r4, r0
 800026a:	4688      	mov	r8, r1
 800026c:	2b00      	cmp	r3, #0
 800026e:	d14a      	bne.n	8000306 <__udivmoddi4+0xa6>
 8000270:	428a      	cmp	r2, r1
 8000272:	4617      	mov	r7, r2
 8000274:	d962      	bls.n	800033c <__udivmoddi4+0xdc>
 8000276:	fab2 f682 	clz	r6, r2
 800027a:	b14e      	cbz	r6, 8000290 <__udivmoddi4+0x30>
 800027c:	f1c6 0320 	rsb	r3, r6, #32
 8000280:	fa01 f806 	lsl.w	r8, r1, r6
 8000284:	fa20 f303 	lsr.w	r3, r0, r3
 8000288:	40b7      	lsls	r7, r6
 800028a:	ea43 0808 	orr.w	r8, r3, r8
 800028e:	40b4      	lsls	r4, r6
 8000290:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000294:	fa1f fc87 	uxth.w	ip, r7
 8000298:	fbb8 f1fe 	udiv	r1, r8, lr
 800029c:	0c23      	lsrs	r3, r4, #16
 800029e:	fb0e 8811 	mls	r8, lr, r1, r8
 80002a2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002a6:	fb01 f20c 	mul.w	r2, r1, ip
 80002aa:	429a      	cmp	r2, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x62>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002b4:	f080 80ea 	bcs.w	800048c <__udivmoddi4+0x22c>
 80002b8:	429a      	cmp	r2, r3
 80002ba:	f240 80e7 	bls.w	800048c <__udivmoddi4+0x22c>
 80002be:	3902      	subs	r1, #2
 80002c0:	443b      	add	r3, r7
 80002c2:	1a9a      	subs	r2, r3, r2
 80002c4:	b2a3      	uxth	r3, r4
 80002c6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ca:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002d2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002d6:	459c      	cmp	ip, r3
 80002d8:	d909      	bls.n	80002ee <__udivmoddi4+0x8e>
 80002da:	18fb      	adds	r3, r7, r3
 80002dc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002e0:	f080 80d6 	bcs.w	8000490 <__udivmoddi4+0x230>
 80002e4:	459c      	cmp	ip, r3
 80002e6:	f240 80d3 	bls.w	8000490 <__udivmoddi4+0x230>
 80002ea:	443b      	add	r3, r7
 80002ec:	3802      	subs	r0, #2
 80002ee:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002f2:	eba3 030c 	sub.w	r3, r3, ip
 80002f6:	2100      	movs	r1, #0
 80002f8:	b11d      	cbz	r5, 8000302 <__udivmoddi4+0xa2>
 80002fa:	40f3      	lsrs	r3, r6
 80002fc:	2200      	movs	r2, #0
 80002fe:	e9c5 3200 	strd	r3, r2, [r5]
 8000302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000306:	428b      	cmp	r3, r1
 8000308:	d905      	bls.n	8000316 <__udivmoddi4+0xb6>
 800030a:	b10d      	cbz	r5, 8000310 <__udivmoddi4+0xb0>
 800030c:	e9c5 0100 	strd	r0, r1, [r5]
 8000310:	2100      	movs	r1, #0
 8000312:	4608      	mov	r0, r1
 8000314:	e7f5      	b.n	8000302 <__udivmoddi4+0xa2>
 8000316:	fab3 f183 	clz	r1, r3
 800031a:	2900      	cmp	r1, #0
 800031c:	d146      	bne.n	80003ac <__udivmoddi4+0x14c>
 800031e:	4573      	cmp	r3, lr
 8000320:	d302      	bcc.n	8000328 <__udivmoddi4+0xc8>
 8000322:	4282      	cmp	r2, r0
 8000324:	f200 8105 	bhi.w	8000532 <__udivmoddi4+0x2d2>
 8000328:	1a84      	subs	r4, r0, r2
 800032a:	eb6e 0203 	sbc.w	r2, lr, r3
 800032e:	2001      	movs	r0, #1
 8000330:	4690      	mov	r8, r2
 8000332:	2d00      	cmp	r5, #0
 8000334:	d0e5      	beq.n	8000302 <__udivmoddi4+0xa2>
 8000336:	e9c5 4800 	strd	r4, r8, [r5]
 800033a:	e7e2      	b.n	8000302 <__udivmoddi4+0xa2>
 800033c:	2a00      	cmp	r2, #0
 800033e:	f000 8090 	beq.w	8000462 <__udivmoddi4+0x202>
 8000342:	fab2 f682 	clz	r6, r2
 8000346:	2e00      	cmp	r6, #0
 8000348:	f040 80a4 	bne.w	8000494 <__udivmoddi4+0x234>
 800034c:	1a8a      	subs	r2, r1, r2
 800034e:	0c03      	lsrs	r3, r0, #16
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	b280      	uxth	r0, r0
 8000356:	b2bc      	uxth	r4, r7
 8000358:	2101      	movs	r1, #1
 800035a:	fbb2 fcfe 	udiv	ip, r2, lr
 800035e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000362:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000366:	fb04 f20c 	mul.w	r2, r4, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d907      	bls.n	800037e <__udivmoddi4+0x11e>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000374:	d202      	bcs.n	800037c <__udivmoddi4+0x11c>
 8000376:	429a      	cmp	r2, r3
 8000378:	f200 80e0 	bhi.w	800053c <__udivmoddi4+0x2dc>
 800037c:	46c4      	mov	ip, r8
 800037e:	1a9b      	subs	r3, r3, r2
 8000380:	fbb3 f2fe 	udiv	r2, r3, lr
 8000384:	fb0e 3312 	mls	r3, lr, r2, r3
 8000388:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800038c:	fb02 f404 	mul.w	r4, r2, r4
 8000390:	429c      	cmp	r4, r3
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0x144>
 8000394:	18fb      	adds	r3, r7, r3
 8000396:	f102 30ff 	add.w	r0, r2, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0x142>
 800039c:	429c      	cmp	r4, r3
 800039e:	f200 80ca 	bhi.w	8000536 <__udivmoddi4+0x2d6>
 80003a2:	4602      	mov	r2, r0
 80003a4:	1b1b      	subs	r3, r3, r4
 80003a6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003aa:	e7a5      	b.n	80002f8 <__udivmoddi4+0x98>
 80003ac:	f1c1 0620 	rsb	r6, r1, #32
 80003b0:	408b      	lsls	r3, r1
 80003b2:	fa22 f706 	lsr.w	r7, r2, r6
 80003b6:	431f      	orrs	r7, r3
 80003b8:	fa0e f401 	lsl.w	r4, lr, r1
 80003bc:	fa20 f306 	lsr.w	r3, r0, r6
 80003c0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003c4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003c8:	4323      	orrs	r3, r4
 80003ca:	fa00 f801 	lsl.w	r8, r0, r1
 80003ce:	fa1f fc87 	uxth.w	ip, r7
 80003d2:	fbbe f0f9 	udiv	r0, lr, r9
 80003d6:	0c1c      	lsrs	r4, r3, #16
 80003d8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003dc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003e0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003e4:	45a6      	cmp	lr, r4
 80003e6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ea:	d909      	bls.n	8000400 <__udivmoddi4+0x1a0>
 80003ec:	193c      	adds	r4, r7, r4
 80003ee:	f100 3aff 	add.w	sl, r0, #4294967295
 80003f2:	f080 809c 	bcs.w	800052e <__udivmoddi4+0x2ce>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f240 8099 	bls.w	800052e <__udivmoddi4+0x2ce>
 80003fc:	3802      	subs	r0, #2
 80003fe:	443c      	add	r4, r7
 8000400:	eba4 040e 	sub.w	r4, r4, lr
 8000404:	fa1f fe83 	uxth.w	lr, r3
 8000408:	fbb4 f3f9 	udiv	r3, r4, r9
 800040c:	fb09 4413 	mls	r4, r9, r3, r4
 8000410:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000414:	fb03 fc0c 	mul.w	ip, r3, ip
 8000418:	45a4      	cmp	ip, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x1ce>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000422:	f080 8082 	bcs.w	800052a <__udivmoddi4+0x2ca>
 8000426:	45a4      	cmp	ip, r4
 8000428:	d97f      	bls.n	800052a <__udivmoddi4+0x2ca>
 800042a:	3b02      	subs	r3, #2
 800042c:	443c      	add	r4, r7
 800042e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000432:	eba4 040c 	sub.w	r4, r4, ip
 8000436:	fba0 ec02 	umull	lr, ip, r0, r2
 800043a:	4564      	cmp	r4, ip
 800043c:	4673      	mov	r3, lr
 800043e:	46e1      	mov	r9, ip
 8000440:	d362      	bcc.n	8000508 <__udivmoddi4+0x2a8>
 8000442:	d05f      	beq.n	8000504 <__udivmoddi4+0x2a4>
 8000444:	b15d      	cbz	r5, 800045e <__udivmoddi4+0x1fe>
 8000446:	ebb8 0203 	subs.w	r2, r8, r3
 800044a:	eb64 0409 	sbc.w	r4, r4, r9
 800044e:	fa04 f606 	lsl.w	r6, r4, r6
 8000452:	fa22 f301 	lsr.w	r3, r2, r1
 8000456:	431e      	orrs	r6, r3
 8000458:	40cc      	lsrs	r4, r1
 800045a:	e9c5 6400 	strd	r6, r4, [r5]
 800045e:	2100      	movs	r1, #0
 8000460:	e74f      	b.n	8000302 <__udivmoddi4+0xa2>
 8000462:	fbb1 fcf2 	udiv	ip, r1, r2
 8000466:	0c01      	lsrs	r1, r0, #16
 8000468:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800046c:	b280      	uxth	r0, r0
 800046e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000472:	463b      	mov	r3, r7
 8000474:	4638      	mov	r0, r7
 8000476:	463c      	mov	r4, r7
 8000478:	46b8      	mov	r8, r7
 800047a:	46be      	mov	lr, r7
 800047c:	2620      	movs	r6, #32
 800047e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000482:	eba2 0208 	sub.w	r2, r2, r8
 8000486:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800048a:	e766      	b.n	800035a <__udivmoddi4+0xfa>
 800048c:	4601      	mov	r1, r0
 800048e:	e718      	b.n	80002c2 <__udivmoddi4+0x62>
 8000490:	4610      	mov	r0, r2
 8000492:	e72c      	b.n	80002ee <__udivmoddi4+0x8e>
 8000494:	f1c6 0220 	rsb	r2, r6, #32
 8000498:	fa2e f302 	lsr.w	r3, lr, r2
 800049c:	40b7      	lsls	r7, r6
 800049e:	40b1      	lsls	r1, r6
 80004a0:	fa20 f202 	lsr.w	r2, r0, r2
 80004a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a8:	430a      	orrs	r2, r1
 80004aa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ae:	b2bc      	uxth	r4, r7
 80004b0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004b4:	0c11      	lsrs	r1, r2, #16
 80004b6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ba:	fb08 f904 	mul.w	r9, r8, r4
 80004be:	40b0      	lsls	r0, r6
 80004c0:	4589      	cmp	r9, r1
 80004c2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004c6:	b280      	uxth	r0, r0
 80004c8:	d93e      	bls.n	8000548 <__udivmoddi4+0x2e8>
 80004ca:	1879      	adds	r1, r7, r1
 80004cc:	f108 3cff 	add.w	ip, r8, #4294967295
 80004d0:	d201      	bcs.n	80004d6 <__udivmoddi4+0x276>
 80004d2:	4589      	cmp	r9, r1
 80004d4:	d81f      	bhi.n	8000516 <__udivmoddi4+0x2b6>
 80004d6:	eba1 0109 	sub.w	r1, r1, r9
 80004da:	fbb1 f9fe 	udiv	r9, r1, lr
 80004de:	fb09 f804 	mul.w	r8, r9, r4
 80004e2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004e6:	b292      	uxth	r2, r2
 80004e8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004ec:	4542      	cmp	r2, r8
 80004ee:	d229      	bcs.n	8000544 <__udivmoddi4+0x2e4>
 80004f0:	18ba      	adds	r2, r7, r2
 80004f2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004f6:	d2c4      	bcs.n	8000482 <__udivmoddi4+0x222>
 80004f8:	4542      	cmp	r2, r8
 80004fa:	d2c2      	bcs.n	8000482 <__udivmoddi4+0x222>
 80004fc:	f1a9 0102 	sub.w	r1, r9, #2
 8000500:	443a      	add	r2, r7
 8000502:	e7be      	b.n	8000482 <__udivmoddi4+0x222>
 8000504:	45f0      	cmp	r8, lr
 8000506:	d29d      	bcs.n	8000444 <__udivmoddi4+0x1e4>
 8000508:	ebbe 0302 	subs.w	r3, lr, r2
 800050c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000510:	3801      	subs	r0, #1
 8000512:	46e1      	mov	r9, ip
 8000514:	e796      	b.n	8000444 <__udivmoddi4+0x1e4>
 8000516:	eba7 0909 	sub.w	r9, r7, r9
 800051a:	4449      	add	r1, r9
 800051c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000520:	fbb1 f9fe 	udiv	r9, r1, lr
 8000524:	fb09 f804 	mul.w	r8, r9, r4
 8000528:	e7db      	b.n	80004e2 <__udivmoddi4+0x282>
 800052a:	4673      	mov	r3, lr
 800052c:	e77f      	b.n	800042e <__udivmoddi4+0x1ce>
 800052e:	4650      	mov	r0, sl
 8000530:	e766      	b.n	8000400 <__udivmoddi4+0x1a0>
 8000532:	4608      	mov	r0, r1
 8000534:	e6fd      	b.n	8000332 <__udivmoddi4+0xd2>
 8000536:	443b      	add	r3, r7
 8000538:	3a02      	subs	r2, #2
 800053a:	e733      	b.n	80003a4 <__udivmoddi4+0x144>
 800053c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000540:	443b      	add	r3, r7
 8000542:	e71c      	b.n	800037e <__udivmoddi4+0x11e>
 8000544:	4649      	mov	r1, r9
 8000546:	e79c      	b.n	8000482 <__udivmoddi4+0x222>
 8000548:	eba1 0109 	sub.w	r1, r1, r9
 800054c:	46c4      	mov	ip, r8
 800054e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000552:	fb09 f804 	mul.w	r8, r9, r4
 8000556:	e7c4      	b.n	80004e2 <__udivmoddi4+0x282>

08000558 <__aeabi_idiv0>:
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop

0800055c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800055c:	b480      	push	{r7}
 800055e:	b085      	sub	sp, #20
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000564:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000568:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800056a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4313      	orrs	r3, r2
 8000572:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000574:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000578:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	4013      	ands	r3, r2
 800057e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000580:	68fb      	ldr	r3, [r7, #12]
}
 8000582:	bf00      	nop
 8000584:	3714      	adds	r7, #20
 8000586:	46bd      	mov	sp, r7
 8000588:	bc80      	pop	{r7}
 800058a:	4770      	bx	lr

0800058c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b086      	sub	sp, #24
 8000590:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000592:	1d3b      	adds	r3, r7, #4
 8000594:	2200      	movs	r2, #0
 8000596:	601a      	str	r2, [r3, #0]
 8000598:	605a      	str	r2, [r3, #4]
 800059a:	609a      	str	r2, [r3, #8]
 800059c:	60da      	str	r2, [r3, #12]
 800059e:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005a0:	2004      	movs	r0, #4
 80005a2:	f7ff ffdb 	bl	800055c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005a6:	2001      	movs	r0, #1
 80005a8:	f7ff ffd8 	bl	800055c <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FE_CTRL3_Pin|FE_CTRL2_Pin|FE_CTRL1_Pin, GPIO_PIN_RESET);
 80005ac:	2200      	movs	r2, #0
 80005ae:	2138      	movs	r1, #56	@ 0x38
 80005b0:	4809      	ldr	r0, [pc, #36]	@ (80005d8 <MX_GPIO_Init+0x4c>)
 80005b2:	f002 fbd9 	bl	8002d68 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : FE_CTRL3_Pin FE_CTRL2_Pin FE_CTRL1_Pin */
  GPIO_InitStruct.Pin = FE_CTRL3_Pin|FE_CTRL2_Pin|FE_CTRL1_Pin;
 80005b6:	2338      	movs	r3, #56	@ 0x38
 80005b8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ba:	2301      	movs	r3, #1
 80005bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005be:	2300      	movs	r3, #0
 80005c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005c2:	2303      	movs	r3, #3
 80005c4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005c6:	1d3b      	adds	r3, r7, #4
 80005c8:	4619      	mov	r1, r3
 80005ca:	4803      	ldr	r0, [pc, #12]	@ (80005d8 <MX_GPIO_Init+0x4c>)
 80005cc:	f002 fa6c 	bl	8002aa8 <HAL_GPIO_Init>

}
 80005d0:	bf00      	nop
 80005d2:	3718      	adds	r7, #24
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	48000800 	.word	0x48000800

080005dc <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80005e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80005e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80005ec:	f023 0218 	bic.w	r2, r3, #24
 80005f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	4313      	orrs	r3, r2
 80005f8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80005fc:	bf00      	nop
 80005fe:	370c      	adds	r7, #12
 8000600:	46bd      	mov	sp, r7
 8000602:	bc80      	pop	{r7}
 8000604:	4770      	bx	lr

08000606 <LL_AHB2_GRP1_EnableClock>:
{
 8000606:	b480      	push	{r7}
 8000608:	b085      	sub	sp, #20
 800060a:	af00      	add	r7, sp, #0
 800060c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800060e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000612:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000614:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	4313      	orrs	r3, r2
 800061c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800061e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000622:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	4013      	ands	r3, r2
 8000628:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800062a:	68fb      	ldr	r3, [r7, #12]
}
 800062c:	bf00      	nop
 800062e:	3714      	adds	r7, #20
 8000630:	46bd      	mov	sp, r7
 8000632:	bc80      	pop	{r7}
 8000634:	4770      	bx	lr
	...

08000638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000638:	b5b0      	push	{r4, r5, r7, lr}
 800063a:	b0a0      	sub	sp, #128	@ 0x80
 800063c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800063e:	f002 f88d 	bl	800275c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000642:	f000 f8ed 	bl	8000820 <SystemClock_Config>
   * RF_IRQ0 = PB3
   * RF_IRQ1 = PB5
   * RF_IRQ2 = PB8
   */

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000646:	1d3b      	adds	r3, r7, #4
 8000648:	2200      	movs	r2, #0
 800064a:	601a      	str	r2, [r3, #0]
 800064c:	605a      	str	r2, [r3, #4]
 800064e:	609a      	str	r2, [r3, #8]
 8000650:	60da      	str	r2, [r3, #12]
 8000652:	611a      	str	r2, [r3, #16]

  // Enable GPIO Clocks
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000654:	2001      	movs	r0, #1
 8000656:	f7ff ffd6 	bl	8000606 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800065a:	2002      	movs	r0, #2
 800065c:	f7ff ffd3 	bl	8000606 <LL_AHB2_GRP1_EnableClock>

  // DEBUG_SUBGHZSPI_{NSSOUT, SCKOUT, MSIOOUT, MOSIOUT} pins
  GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
 8000660:	23f0      	movs	r3, #240	@ 0xf0
 8000662:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000664:	2302      	movs	r3, #2
 8000666:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000668:	2300      	movs	r3, #0
 800066a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800066c:	2303      	movs	r3, #3
 800066e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF13_DEBUG_SUBGHZSPI;
 8000670:	230d      	movs	r3, #13
 8000672:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000674:	1d3b      	adds	r3, r7, #4
 8000676:	4619      	mov	r1, r3
 8000678:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800067c:	f002 fa14 	bl	8002aa8 <HAL_GPIO_Init>

  // DEBUG_RF_{HSE32RDY, NRESET} pins
  GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_11;
 8000680:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000684:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Alternate = GPIO_AF13_DEBUG_RF;
 8000686:	230d      	movs	r3, #13
 8000688:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800068a:	1d3b      	adds	r3, r7, #4
 800068c:	4619      	mov	r1, r3
 800068e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000692:	f002 fa09 	bl	8002aa8 <HAL_GPIO_Init>

  // DEBUG_RF_{SMPSRDY, LDORDY} pins
  GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_4;
 8000696:	2314      	movs	r3, #20
 8000698:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800069a:	1d3b      	adds	r3, r7, #4
 800069c:	4619      	mov	r1, r3
 800069e:	4859      	ldr	r0, [pc, #356]	@ (8000804 <main+0x1cc>)
 80006a0:	f002 fa02 	bl	8002aa8 <HAL_GPIO_Init>

  // RF_BUSY pin
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80006a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006a8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Alternate = GPIO_AF6_RF_BUSY;
 80006aa:	2306      	movs	r3, #6
 80006ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ae:	1d3b      	adds	r3, r7, #4
 80006b0:	4619      	mov	r1, r3
 80006b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006b6:	f002 f9f7 	bl	8002aa8 <HAL_GPIO_Init>

  // RF_{IRQ0, IRQ1, IRQ2} pins
  GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_8;
 80006ba:	f44f 7394 	mov.w	r3, #296	@ 0x128
 80006be:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006c0:	1d3b      	adds	r3, r7, #4
 80006c2:	4619      	mov	r1, r3
 80006c4:	484f      	ldr	r0, [pc, #316]	@ (8000804 <main+0x1cc>)
 80006c6:	f002 f9ef 	bl	8002aa8 <HAL_GPIO_Init>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ca:	f7ff ff5f 	bl	800058c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006ce:	f000 fd2d 	bl	800112c <MX_USART2_UART_Init>
  MX_SUBGHZ_Init();
 80006d2:	f000 fc99 	bl	8001008 <MX_SUBGHZ_Init>
  /* USER CODE BEGIN 2 */

  BSP_LED_Init(LED_GREEN);
 80006d6:	2001      	movs	r0, #1
 80006d8:	f000 fdfc 	bl	80012d4 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80006dc:	2002      	movs	r0, #2
 80006de:	f000 fdf9 	bl	80012d4 <BSP_LED_Init>

  strcpy(uartBuff, "\n\rPING PONG\r\nAPP_VERSION=0.0.2\r\n---------------\r\n");
 80006e2:	f107 0318 	add.w	r3, r7, #24
 80006e6:	4a48      	ldr	r2, [pc, #288]	@ (8000808 <main+0x1d0>)
 80006e8:	461c      	mov	r4, r3
 80006ea:	4615      	mov	r5, r2
 80006ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006f8:	682b      	ldr	r3, [r5, #0]
 80006fa:	8023      	strh	r3, [r4, #0]
  HAL_UART_Transmit(&huart2, (uint8_t *)uartBuff, strlen(uartBuff), HAL_MAX_DELAY);
 80006fc:	f107 0318 	add.w	r3, r7, #24
 8000700:	4618      	mov	r0, r3
 8000702:	f7ff fd3d 	bl	8000180 <strlen>
 8000706:	4603      	mov	r3, r0
 8000708:	b29a      	uxth	r2, r3
 800070a:	f107 0118 	add.w	r1, r7, #24
 800070e:	f04f 33ff 	mov.w	r3, #4294967295
 8000712:	483e      	ldr	r0, [pc, #248]	@ (800080c <main+0x1d4>)
 8000714:	f004 fbcb 	bl	8004eae <HAL_UART_Transmit>
  sprintf(uartBuff, "FSK_MODULATION\r\nFSK_BW=%d Hz\r\nFSK_DR=%d bits/s\r\n", FSK_BANDWIDTH, FSK_DATARATE);
 8000718:	f107 0018 	add.w	r0, r7, #24
 800071c:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8000720:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8000724:	493a      	ldr	r1, [pc, #232]	@ (8000810 <main+0x1d8>)
 8000726:	f005 f997 	bl	8005a58 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t *)uartBuff, strlen(uartBuff), HAL_MAX_DELAY);
 800072a:	f107 0318 	add.w	r3, r7, #24
 800072e:	4618      	mov	r0, r3
 8000730:	f7ff fd26 	bl	8000180 <strlen>
 8000734:	4603      	mov	r3, r0
 8000736:	b29a      	uxth	r2, r3
 8000738:	f107 0118 	add.w	r1, r7, #24
 800073c:	f04f 33ff 	mov.w	r3, #4294967295
 8000740:	4832      	ldr	r0, [pc, #200]	@ (800080c <main+0x1d4>)
 8000742:	f004 fbb4 	bl	8004eae <HAL_UART_Transmit>
  radioInit();
 8000746:	f000 f8c3 	bl	80008d0 <radioInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // get random number
  uint32_t rnd = 0;
 800074a:	2300      	movs	r3, #0
 800074c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  SUBGRF_SetDioIrqParams(IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE);
 800074e:	2300      	movs	r3, #0
 8000750:	2200      	movs	r2, #0
 8000752:	2100      	movs	r1, #0
 8000754:	2000      	movs	r0, #0
 8000756:	f001 f9cd 	bl	8001af4 <SUBGRF_SetDioIrqParams>
  rnd = SUBGRF_GetRandom();
 800075a:	f001 f84e 	bl	80017fa <SUBGRF_GetRandom>
 800075e:	67f8      	str	r0, [r7, #124]	@ 0x7c

  fsm.state = STATE_NULL;
 8000760:	4b2c      	ldr	r3, [pc, #176]	@ (8000814 <main+0x1dc>)
 8000762:	2200      	movs	r2, #0
 8000764:	701a      	strb	r2, [r3, #0]
  fsm.subState = SSTATE_NULL;
 8000766:	4b2b      	ldr	r3, [pc, #172]	@ (8000814 <main+0x1dc>)
 8000768:	2200      	movs	r2, #0
 800076a:	705a      	strb	r2, [r3, #1]
  fsm.rxTimeout = 3000; // 3000 ms
 800076c:	4b29      	ldr	r3, [pc, #164]	@ (8000814 <main+0x1dc>)
 800076e:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000772:	605a      	str	r2, [r3, #4]
  fsm.rxMargin = 200;   // 200 ms
 8000774:	4b27      	ldr	r3, [pc, #156]	@ (8000814 <main+0x1dc>)
 8000776:	22c8      	movs	r2, #200	@ 0xc8
 8000778:	609a      	str	r2, [r3, #8]
  fsm.randomDelay = rnd >> 22; // [0, 1023] ms
 800077a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800077c:	0d9b      	lsrs	r3, r3, #22
 800077e:	4a25      	ldr	r2, [pc, #148]	@ (8000814 <main+0x1dc>)
 8000780:	60d3      	str	r3, [r2, #12]
  sprintf(uartBuff, "rand=%lu\r\n", fsm.randomDelay);
 8000782:	4b24      	ldr	r3, [pc, #144]	@ (8000814 <main+0x1dc>)
 8000784:	68da      	ldr	r2, [r3, #12]
 8000786:	f107 0318 	add.w	r3, r7, #24
 800078a:	4923      	ldr	r1, [pc, #140]	@ (8000818 <main+0x1e0>)
 800078c:	4618      	mov	r0, r3
 800078e:	f005 f963 	bl	8005a58 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t *)uartBuff, strlen(uartBuff), HAL_MAX_DELAY);
 8000792:	f107 0318 	add.w	r3, r7, #24
 8000796:	4618      	mov	r0, r3
 8000798:	f7ff fcf2 	bl	8000180 <strlen>
 800079c:	4603      	mov	r3, r0
 800079e:	b29a      	uxth	r2, r3
 80007a0:	f107 0118 	add.w	r1, r7, #24
 80007a4:	f04f 33ff 	mov.w	r3, #4294967295
 80007a8:	4818      	ldr	r0, [pc, #96]	@ (800080c <main+0x1d4>)
 80007aa:	f004 fb80 	bl	8004eae <HAL_UART_Transmit>

  HAL_Delay(fsm.randomDelay);
 80007ae:	4b19      	ldr	r3, [pc, #100]	@ (8000814 <main+0x1dc>)
 80007b0:	68db      	ldr	r3, [r3, #12]
 80007b2:	4618      	mov	r0, r3
 80007b4:	f002 f848 	bl	8002848 <HAL_Delay>
  SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR,
 80007b8:	2300      	movs	r3, #0
 80007ba:	2200      	movs	r2, #0
 80007bc:	f240 2142 	movw	r1, #578	@ 0x242
 80007c0:	f240 2042 	movw	r0, #578	@ 0x242
 80007c4:	f001 f996 	bl	8001af4 <SUBGRF_SetDioIrqParams>
                          IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR,
                          IRQ_RADIO_NONE,
                          IRQ_RADIO_NONE );
  SUBGRF_SetSwitch(RFO_LP, RFSWITCH_RX);
 80007c8:	2100      	movs	r1, #0
 80007ca:	2001      	movs	r0, #1
 80007cc:	f001 fe1c 	bl	8002408 <SUBGRF_SetSwitch>
  SUBGRF_SetRx(fsm.rxTimeout << 6);
 80007d0:	4b10      	ldr	r3, [pc, #64]	@ (8000814 <main+0x1dc>)
 80007d2:	685b      	ldr	r3, [r3, #4]
 80007d4:	019b      	lsls	r3, r3, #6
 80007d6:	4618      	mov	r0, r3
 80007d8:	f001 f892 	bl	8001900 <SUBGRF_SetRx>
  fsm.state = STATE_MASTER;
 80007dc:	4b0d      	ldr	r3, [pc, #52]	@ (8000814 <main+0x1dc>)
 80007de:	2201      	movs	r2, #1
 80007e0:	701a      	strb	r2, [r3, #0]
  fsm.subState = SSTATE_RX;
 80007e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000814 <main+0x1dc>)
 80007e4:	2201      	movs	r2, #1
 80007e6:	705a      	strb	r2, [r3, #1]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    eventReceptor = NULL;
 80007e8:	4b0c      	ldr	r3, [pc, #48]	@ (800081c <main+0x1e4>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	601a      	str	r2, [r3, #0]
    while (eventReceptor == NULL);
 80007ee:	bf00      	nop
 80007f0:	4b0a      	ldr	r3, [pc, #40]	@ (800081c <main+0x1e4>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d0fb      	beq.n	80007f0 <main+0x1b8>
    eventReceptor(&fsm);
 80007f8:	4b08      	ldr	r3, [pc, #32]	@ (800081c <main+0x1e4>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	4805      	ldr	r0, [pc, #20]	@ (8000814 <main+0x1dc>)
 80007fe:	4798      	blx	r3
    eventReceptor = NULL;
 8000800:	e7f2      	b.n	80007e8 <main+0x1b0>
 8000802:	bf00      	nop
 8000804:	48000400 	.word	0x48000400
 8000808:	080063d4 	.word	0x080063d4
 800080c:	200001c0 	.word	0x200001c0
 8000810:	08006408 	.word	0x08006408
 8000814:	20000084 	.word	0x20000084
 8000818:	0800643c 	.word	0x0800643c
 800081c:	20000198 	.word	0x20000198

08000820 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b09a      	sub	sp, #104	@ 0x68
 8000824:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000826:	f107 0320 	add.w	r3, r7, #32
 800082a:	2248      	movs	r2, #72	@ 0x48
 800082c:	2100      	movs	r1, #0
 800082e:	4618      	mov	r0, r3
 8000830:	f005 f934 	bl	8005a9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000834:	1d3b      	adds	r3, r7, #4
 8000836:	2200      	movs	r2, #0
 8000838:	601a      	str	r2, [r3, #0]
 800083a:	605a      	str	r2, [r3, #4]
 800083c:	609a      	str	r2, [r3, #8]
 800083e:	60da      	str	r2, [r3, #12]
 8000840:	611a      	str	r2, [r3, #16]
 8000842:	615a      	str	r2, [r3, #20]
 8000844:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000846:	f002 fabf 	bl	8002dc8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800084a:	2000      	movs	r0, #0
 800084c:	f7ff fec6 	bl	80005dc <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000850:	4b1e      	ldr	r3, [pc, #120]	@ (80008cc <SystemClock_Config+0xac>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000858:	4a1c      	ldr	r2, [pc, #112]	@ (80008cc <SystemClock_Config+0xac>)
 800085a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800085e:	6013      	str	r3, [r2, #0]
 8000860:	4b1a      	ldr	r3, [pc, #104]	@ (80008cc <SystemClock_Config+0xac>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000868:	603b      	str	r3, [r7, #0]
 800086a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 800086c:	2324      	movs	r3, #36	@ 0x24
 800086e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000870:	2381      	movs	r3, #129	@ 0x81
 8000872:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000874:	2301      	movs	r3, #1
 8000876:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000878:	2300      	movs	r3, #0
 800087a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 800087c:	23b0      	movs	r3, #176	@ 0xb0
 800087e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000880:	2300      	movs	r3, #0
 8000882:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000884:	f107 0320 	add.w	r3, r7, #32
 8000888:	4618      	mov	r0, r3
 800088a:	f002 fd6f 	bl	800336c <HAL_RCC_OscConfig>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000894:	f000 fb5e 	bl	8000f54 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8000898:	234f      	movs	r3, #79	@ 0x4f
 800089a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800089c:	2300      	movs	r3, #0
 800089e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008a0:	2300      	movs	r3, #0
 80008a2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008a4:	2300      	movs	r3, #0
 80008a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008a8:	2300      	movs	r3, #0
 80008aa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 80008ac:	2300      	movs	r3, #0
 80008ae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008b0:	1d3b      	adds	r3, r7, #4
 80008b2:	2102      	movs	r1, #2
 80008b4:	4618      	mov	r0, r3
 80008b6:	f003 f8db 	bl	8003a70 <HAL_RCC_ClockConfig>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80008c0:	f000 fb48 	bl	8000f54 <Error_Handler>
  }
}
 80008c4:	bf00      	nop
 80008c6:	3768      	adds	r7, #104	@ 0x68
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	58000400 	.word	0x58000400

080008d0 <radioInit>:
/**
  * @brief  Initialize the Sub-GHz radio and dependent hardware.
  * @retval None
  */
void radioInit(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b08a      	sub	sp, #40	@ 0x28
 80008d4:	af00      	add	r7, sp, #0
  // Initialize the hardware (SPI bus, TCXO control, RF switch)
  SUBGRF_Init(RadioOnDioIrq);
 80008d6:	4833      	ldr	r0, [pc, #204]	@ (80009a4 <radioInit+0xd4>)
 80008d8:	f000 fe7c 	bl	80015d4 <SUBGRF_Init>

  // Use DCDC converter if `DCDC_ENABLE` is defined in radio_conf.h
  // "By default, the SMPS clock detection is disabled and must be enabled before enabling the SMPS." (6.1 in RM0453)
  SUBGRF_WriteRegister(SUBGHZ_SMPSC0R, (SUBGRF_ReadRegister(SUBGHZ_SMPSC0R) | SMPS_CLK_DET_ENABLE));
 80008dc:	f640 1016 	movw	r0, #2326	@ 0x916
 80008e0:	f001 fcb2 	bl	8002248 <SUBGRF_ReadRegister>
 80008e4:	4603      	mov	r3, r0
 80008e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008ea:	b2db      	uxtb	r3, r3
 80008ec:	4619      	mov	r1, r3
 80008ee:	f640 1016 	movw	r0, #2326	@ 0x916
 80008f2:	f001 fc95 	bl	8002220 <SUBGRF_WriteRegister>
  SUBGRF_SetRegulatorMode();
 80008f6:	f001 f832 	bl	800195e <SUBGRF_SetRegulatorMode>

  // Use the whole 256-byte buffer for both TX and RX
  SUBGRF_SetBufferBaseAddress(0x00, 0x00);
 80008fa:	2100      	movs	r1, #0
 80008fc:	2000      	movs	r0, #0
 80008fe:	f001 fbf9 	bl	80020f4 <SUBGRF_SetBufferBaseAddress>

  SUBGRF_SetRfFrequency(RF_FREQUENCY);
 8000902:	4829      	ldr	r0, [pc, #164]	@ (80009a8 <radioInit+0xd8>)
 8000904:	f001 f952 	bl	8001bac <SUBGRF_SetRfFrequency>
  SUBGRF_SetRfTxPower(TX_OUTPUT_POWER);
 8000908:	200e      	movs	r0, #14
 800090a:	f001 fda5 	bl	8002458 <SUBGRF_SetRfTxPower>
  SUBGRF_SetStopRxTimerOnPreambleDetect(false);
 800090e:	2000      	movs	r0, #0
 8000910:	f001 f816 	bl	8001940 <SUBGRF_SetStopRxTimerOnPreambleDetect>

  SUBGRF_SetPacketType(PACKET_TYPE_GFSK);
 8000914:	2000      	movs	r0, #0
 8000916:	f001 f98f 	bl	8001c38 <SUBGRF_SetPacketType>

  ModulationParams_t modulationParams;
  modulationParams.PacketType = PACKET_TYPE_GFSK;
 800091a:	2300      	movs	r3, #0
 800091c:	733b      	strb	r3, [r7, #12]
  modulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue(FSK_BANDWIDTH);
 800091e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000922:	f001 fe7f 	bl	8002624 <SUBGRF_GetFskBandwidthRegValue>
 8000926:	4603      	mov	r3, r0
 8000928:	767b      	strb	r3, [r7, #25]
  modulationParams.Params.Gfsk.BitRate = FSK_DATARATE;
 800092a:	f24c 3350 	movw	r3, #50000	@ 0xc350
 800092e:	613b      	str	r3, [r7, #16]
  modulationParams.Params.Gfsk.Fdev = FSK_FDEV;
 8000930:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8000934:	617b      	str	r3, [r7, #20]
  modulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8000936:	230b      	movs	r3, #11
 8000938:	763b      	strb	r3, [r7, #24]
  SUBGRF_SetModulationParams(&modulationParams);
 800093a:	f107 030c 	add.w	r3, r7, #12
 800093e:	4618      	mov	r0, r3
 8000940:	f001 fa6e 	bl	8001e20 <SUBGRF_SetModulationParams>

  packetParams.PacketType = PACKET_TYPE_GFSK;
 8000944:	4b19      	ldr	r3, [pc, #100]	@ (80009ac <radioInit+0xdc>)
 8000946:	2200      	movs	r2, #0
 8000948:	701a      	strb	r2, [r3, #0]
  packetParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800094a:	4b18      	ldr	r3, [pc, #96]	@ (80009ac <radioInit+0xdc>)
 800094c:	2200      	movs	r2, #0
 800094e:	719a      	strb	r2, [r3, #6]
  packetParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8000950:	4b16      	ldr	r3, [pc, #88]	@ (80009ac <radioInit+0xdc>)
 8000952:	22f2      	movs	r2, #242	@ 0xf2
 8000954:	725a      	strb	r2, [r3, #9]
  packetParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8000956:	4b15      	ldr	r3, [pc, #84]	@ (80009ac <radioInit+0xdc>)
 8000958:	2201      	movs	r2, #1
 800095a:	729a      	strb	r2, [r3, #10]
  packetParams.Params.Gfsk.HeaderType = RADIO_PACKET_VARIABLE_LENGTH;
 800095c:	4b13      	ldr	r3, [pc, #76]	@ (80009ac <radioInit+0xdc>)
 800095e:	2201      	movs	r2, #1
 8000960:	71da      	strb	r2, [r3, #7]
  packetParams.Params.Gfsk.PayloadLength = 0xFF;
 8000962:	4b12      	ldr	r3, [pc, #72]	@ (80009ac <radioInit+0xdc>)
 8000964:	22ff      	movs	r2, #255	@ 0xff
 8000966:	721a      	strb	r2, [r3, #8]
  packetParams.Params.Gfsk.PreambleLength = (FSK_PREAMBLE_LENGTH << 3); // bytes to bits
 8000968:	4b10      	ldr	r3, [pc, #64]	@ (80009ac <radioInit+0xdc>)
 800096a:	2228      	movs	r2, #40	@ 0x28
 800096c:	805a      	strh	r2, [r3, #2]
  packetParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800096e:	4b0f      	ldr	r3, [pc, #60]	@ (80009ac <radioInit+0xdc>)
 8000970:	2204      	movs	r2, #4
 8000972:	711a      	strb	r2, [r3, #4]
  packetParams.Params.Gfsk.SyncWordLength = (FSK_SYNCWORD_LENGTH << 3); // bytes to bits
 8000974:	4b0d      	ldr	r3, [pc, #52]	@ (80009ac <radioInit+0xdc>)
 8000976:	2218      	movs	r2, #24
 8000978:	715a      	strb	r2, [r3, #5]
  SUBGRF_SetPacketParams(&packetParams);
 800097a:	480c      	ldr	r0, [pc, #48]	@ (80009ac <radioInit+0xdc>)
 800097c:	f001 fb1e 	bl	8001fbc <SUBGRF_SetPacketParams>

  SUBGRF_SetSyncWord((uint8_t[]){0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00});
 8000980:	4a0b      	ldr	r2, [pc, #44]	@ (80009b0 <radioInit+0xe0>)
 8000982:	1d3b      	adds	r3, r7, #4
 8000984:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000988:	e883 0003 	stmia.w	r3, {r0, r1}
 800098c:	1d3b      	adds	r3, r7, #4
 800098e:	4618      	mov	r0, r3
 8000990:	f000 feb1 	bl	80016f6 <SUBGRF_SetSyncWord>
  SUBGRF_SetWhiteningSeed(0x01FF);
 8000994:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8000998:	f000 fefc 	bl	8001794 <SUBGRF_SetWhiteningSeed>
}
 800099c:	bf00      	nop
 800099e:	3728      	adds	r7, #40	@ 0x28
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	080009b5 	.word	0x080009b5
 80009a8:	3689cac0 	.word	0x3689cac0
 80009ac:	2000019c 	.word	0x2000019c
 80009b0:	08006448 	.word	0x08006448

080009b4 <RadioOnDioIrq>:
  * @brief  Receive data trough SUBGHZSPI peripheral
  * @param  radioIrq  interrupt pending status information
  * @retval None
  */
void RadioOnDioIrq(RadioIrqMasks_t radioIrq)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	4603      	mov	r3, r0
 80009bc:	80fb      	strh	r3, [r7, #6]
  switch (radioIrq)
 80009be:	88fb      	ldrh	r3, [r7, #6]
 80009c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80009c4:	d013      	beq.n	80009ee <RadioOnDioIrq+0x3a>
 80009c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80009ca:	dc26      	bgt.n	8000a1a <RadioOnDioIrq+0x66>
 80009cc:	2b40      	cmp	r3, #64	@ 0x40
 80009ce:	d020      	beq.n	8000a12 <RadioOnDioIrq+0x5e>
 80009d0:	2b40      	cmp	r3, #64	@ 0x40
 80009d2:	dc22      	bgt.n	8000a1a <RadioOnDioIrq+0x66>
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	d002      	beq.n	80009de <RadioOnDioIrq+0x2a>
 80009d8:	2b02      	cmp	r3, #2
 80009da:	d004      	beq.n	80009e6 <RadioOnDioIrq+0x32>
      break;
    case IRQ_CRC_ERROR:
      eventReceptor = eventRxError;
      break;
    default:
      break;
 80009dc:	e01d      	b.n	8000a1a <RadioOnDioIrq+0x66>
      eventReceptor = eventTxDone;
 80009de:	4b12      	ldr	r3, [pc, #72]	@ (8000a28 <RadioOnDioIrq+0x74>)
 80009e0:	4a12      	ldr	r2, [pc, #72]	@ (8000a2c <RadioOnDioIrq+0x78>)
 80009e2:	601a      	str	r2, [r3, #0]
      break;
 80009e4:	e01c      	b.n	8000a20 <RadioOnDioIrq+0x6c>
      eventReceptor = eventRxDone;
 80009e6:	4b10      	ldr	r3, [pc, #64]	@ (8000a28 <RadioOnDioIrq+0x74>)
 80009e8:	4a11      	ldr	r2, [pc, #68]	@ (8000a30 <RadioOnDioIrq+0x7c>)
 80009ea:	601a      	str	r2, [r3, #0]
      break;
 80009ec:	e018      	b.n	8000a20 <RadioOnDioIrq+0x6c>
      if (SUBGRF_GetOperatingMode() == MODE_TX)
 80009ee:	f000 fe33 	bl	8001658 <SUBGRF_GetOperatingMode>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b04      	cmp	r3, #4
 80009f6:	d103      	bne.n	8000a00 <RadioOnDioIrq+0x4c>
        eventReceptor = eventTxTimeout;
 80009f8:	4b0b      	ldr	r3, [pc, #44]	@ (8000a28 <RadioOnDioIrq+0x74>)
 80009fa:	4a0e      	ldr	r2, [pc, #56]	@ (8000a34 <RadioOnDioIrq+0x80>)
 80009fc:	601a      	str	r2, [r3, #0]
      break;
 80009fe:	e00e      	b.n	8000a1e <RadioOnDioIrq+0x6a>
      else if (SUBGRF_GetOperatingMode() == MODE_RX)
 8000a00:	f000 fe2a 	bl	8001658 <SUBGRF_GetOperatingMode>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b05      	cmp	r3, #5
 8000a08:	d109      	bne.n	8000a1e <RadioOnDioIrq+0x6a>
        eventReceptor = eventRxTimeout;
 8000a0a:	4b07      	ldr	r3, [pc, #28]	@ (8000a28 <RadioOnDioIrq+0x74>)
 8000a0c:	4a0a      	ldr	r2, [pc, #40]	@ (8000a38 <RadioOnDioIrq+0x84>)
 8000a0e:	601a      	str	r2, [r3, #0]
      break;
 8000a10:	e005      	b.n	8000a1e <RadioOnDioIrq+0x6a>
      eventReceptor = eventRxError;
 8000a12:	4b05      	ldr	r3, [pc, #20]	@ (8000a28 <RadioOnDioIrq+0x74>)
 8000a14:	4a09      	ldr	r2, [pc, #36]	@ (8000a3c <RadioOnDioIrq+0x88>)
 8000a16:	601a      	str	r2, [r3, #0]
      break;
 8000a18:	e002      	b.n	8000a20 <RadioOnDioIrq+0x6c>
      break;
 8000a1a:	bf00      	nop
 8000a1c:	e000      	b.n	8000a20 <RadioOnDioIrq+0x6c>
      break;
 8000a1e:	bf00      	nop
  }
}
 8000a20:	bf00      	nop
 8000a22:	3708      	adds	r7, #8
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	20000198 	.word	0x20000198
 8000a2c:	08000a41 	.word	0x08000a41
 8000a30:	08000aa9 	.word	0x08000aa9
 8000a34:	08000b9d 	.word	0x08000b9d
 8000a38:	08000c05 	.word	0x08000c05
 8000a3c:	08000c71 	.word	0x08000c71

08000a40 <eventTxDone>:
  * @brief  Process the TX Done event
  * @param  fsm pointer to FSM context
  * @retval None
  */
void eventTxDone(pingPongFSM_t *const fsm)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)"Event TX Done\r\n", 15, HAL_MAX_DELAY);
 8000a48:	f04f 33ff 	mov.w	r3, #4294967295
 8000a4c:	220f      	movs	r2, #15
 8000a4e:	4914      	ldr	r1, [pc, #80]	@ (8000aa0 <eventTxDone+0x60>)
 8000a50:	4814      	ldr	r0, [pc, #80]	@ (8000aa4 <eventTxDone+0x64>)
 8000a52:	f004 fa2c 	bl	8004eae <HAL_UART_Transmit>
  switch (fsm->state)
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	781b      	ldrb	r3, [r3, #0]
 8000a5a:	2b01      	cmp	r3, #1
 8000a5c:	d002      	beq.n	8000a64 <eventTxDone+0x24>
 8000a5e:	2b02      	cmp	r3, #2
 8000a60:	d00d      	beq.n	8000a7e <eventTxDone+0x3e>
        default:
          break;
      }
      break;
    default:
      break;
 8000a62:	e019      	b.n	8000a98 <eventTxDone+0x58>
      switch (fsm->subState)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	785b      	ldrb	r3, [r3, #1]
 8000a68:	2b02      	cmp	r3, #2
 8000a6a:	d106      	bne.n	8000a7a <eventTxDone+0x3a>
          enterMasterRx(fsm);
 8000a6c:	6878      	ldr	r0, [r7, #4]
 8000a6e:	f000 f935 	bl	8000cdc <enterMasterRx>
          fsm->subState = SSTATE_RX;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	2201      	movs	r2, #1
 8000a76:	705a      	strb	r2, [r3, #1]
          break;
 8000a78:	e000      	b.n	8000a7c <eventTxDone+0x3c>
          break;
 8000a7a:	bf00      	nop
      break;
 8000a7c:	e00c      	b.n	8000a98 <eventTxDone+0x58>
      switch (fsm->subState)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	785b      	ldrb	r3, [r3, #1]
 8000a82:	2b02      	cmp	r3, #2
 8000a84:	d106      	bne.n	8000a94 <eventTxDone+0x54>
          enterSlaveRx(fsm);
 8000a86:	6878      	ldr	r0, [r7, #4]
 8000a88:	f000 f956 	bl	8000d38 <enterSlaveRx>
          fsm->subState = SSTATE_RX;
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	2201      	movs	r2, #1
 8000a90:	705a      	strb	r2, [r3, #1]
          break;
 8000a92:	e000      	b.n	8000a96 <eventTxDone+0x56>
          break;
 8000a94:	bf00      	nop
      break;
 8000a96:	bf00      	nop
  }
}
 8000a98:	bf00      	nop
 8000a9a:	3708      	adds	r7, #8
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	08006450 	.word	0x08006450
 8000aa4:	200001c0 	.word	0x200001c0

08000aa8 <eventRxDone>:
  * @brief  Process the RX Done event
  * @param  fsm pointer to FSM context
  * @retval None
  */
void eventRxDone(pingPongFSM_t *const fsm)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)"Event RX Done\r\n", 15, HAL_MAX_DELAY);
 8000ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ab4:	220f      	movs	r2, #15
 8000ab6:	4935      	ldr	r1, [pc, #212]	@ (8000b8c <eventRxDone+0xe4>)
 8000ab8:	4835      	ldr	r0, [pc, #212]	@ (8000b90 <eventRxDone+0xe8>)
 8000aba:	f004 f9f8 	bl	8004eae <HAL_UART_Transmit>
  switch(fsm->state)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	2b01      	cmp	r3, #1
 8000ac4:	d002      	beq.n	8000acc <eventRxDone+0x24>
 8000ac6:	2b02      	cmp	r3, #2
 8000ac8:	d035      	beq.n	8000b36 <eventRxDone+0x8e>
        default:
          break;
      }
      break;
    default:
      break;
 8000aca:	e05b      	b.n	8000b84 <eventRxDone+0xdc>
      switch (fsm->subState)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	785b      	ldrb	r3, [r3, #1]
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d12e      	bne.n	8000b32 <eventRxDone+0x8a>
          transitionRxDone(fsm);
 8000ad4:	6878      	ldr	r0, [r7, #4]
 8000ad6:	f000 f9f1 	bl	8000ebc <transitionRxDone>
          if (strncmp(fsm->rxBuffer, "PONG", 4) == 0)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	3310      	adds	r3, #16
 8000ade:	2204      	movs	r2, #4
 8000ae0:	492c      	ldr	r1, [pc, #176]	@ (8000b94 <eventRxDone+0xec>)
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f004 ffe2 	bl	8005aac <strncmp>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d10c      	bne.n	8000b08 <eventRxDone+0x60>
            BSP_LED_Off(LED_GREEN);
 8000aee:	2001      	movs	r0, #1
 8000af0:	f000 fc2a 	bl	8001348 <BSP_LED_Off>
            BSP_LED_Toggle(LED_RED);
 8000af4:	2002      	movs	r0, #2
 8000af6:	f000 fc41 	bl	800137c <BSP_LED_Toggle>
            enterMasterTx(fsm);
 8000afa:	6878      	ldr	r0, [r7, #4]
 8000afc:	f000 f94a 	bl	8000d94 <enterMasterTx>
            fsm->subState = SSTATE_TX;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	2202      	movs	r2, #2
 8000b04:	705a      	strb	r2, [r3, #1]
          break;
 8000b06:	e015      	b.n	8000b34 <eventRxDone+0x8c>
          else if (strncmp(fsm->rxBuffer, "PING", 4) == 0)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	3310      	adds	r3, #16
 8000b0c:	2204      	movs	r2, #4
 8000b0e:	4922      	ldr	r1, [pc, #136]	@ (8000b98 <eventRxDone+0xf0>)
 8000b10:	4618      	mov	r0, r3
 8000b12:	f004 ffcb 	bl	8005aac <strncmp>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d106      	bne.n	8000b2a <eventRxDone+0x82>
            enterSlaveRx(fsm);
 8000b1c:	6878      	ldr	r0, [r7, #4]
 8000b1e:	f000 f90b 	bl	8000d38 <enterSlaveRx>
            fsm->state = STATE_SLAVE;
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	2202      	movs	r2, #2
 8000b26:	701a      	strb	r2, [r3, #0]
          break;
 8000b28:	e004      	b.n	8000b34 <eventRxDone+0x8c>
            enterMasterRx(fsm);
 8000b2a:	6878      	ldr	r0, [r7, #4]
 8000b2c:	f000 f8d6 	bl	8000cdc <enterMasterRx>
          break;
 8000b30:	e000      	b.n	8000b34 <eventRxDone+0x8c>
          break;
 8000b32:	bf00      	nop
      break;
 8000b34:	e026      	b.n	8000b84 <eventRxDone+0xdc>
      switch (fsm->subState)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	785b      	ldrb	r3, [r3, #1]
 8000b3a:	2b01      	cmp	r3, #1
 8000b3c:	d120      	bne.n	8000b80 <eventRxDone+0xd8>
          transitionRxDone(fsm);
 8000b3e:	6878      	ldr	r0, [r7, #4]
 8000b40:	f000 f9bc 	bl	8000ebc <transitionRxDone>
          if (strncmp(fsm->rxBuffer, "PING", 4) == 0)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	3310      	adds	r3, #16
 8000b48:	2204      	movs	r2, #4
 8000b4a:	4913      	ldr	r1, [pc, #76]	@ (8000b98 <eventRxDone+0xf0>)
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f004 ffad 	bl	8005aac <strncmp>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d10c      	bne.n	8000b72 <eventRxDone+0xca>
            BSP_LED_Off(LED_RED);
 8000b58:	2002      	movs	r0, #2
 8000b5a:	f000 fbf5 	bl	8001348 <BSP_LED_Off>
            BSP_LED_Toggle(LED_GREEN);
 8000b5e:	2001      	movs	r0, #1
 8000b60:	f000 fc0c 	bl	800137c <BSP_LED_Toggle>
            enterSlaveTx(fsm);
 8000b64:	6878      	ldr	r0, [r7, #4]
 8000b66:	f000 f95f 	bl	8000e28 <enterSlaveTx>
            fsm->subState = SSTATE_TX;
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	2202      	movs	r2, #2
 8000b6e:	705a      	strb	r2, [r3, #1]
          break;
 8000b70:	e007      	b.n	8000b82 <eventRxDone+0xda>
            enterMasterRx(fsm);
 8000b72:	6878      	ldr	r0, [r7, #4]
 8000b74:	f000 f8b2 	bl	8000cdc <enterMasterRx>
            fsm->state = STATE_MASTER;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	701a      	strb	r2, [r3, #0]
          break;
 8000b7e:	e000      	b.n	8000b82 <eventRxDone+0xda>
          break;
 8000b80:	bf00      	nop
      break;
 8000b82:	bf00      	nop
  }
}
 8000b84:	bf00      	nop
 8000b86:	3708      	adds	r7, #8
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	08006460 	.word	0x08006460
 8000b90:	200001c0 	.word	0x200001c0
 8000b94:	08006470 	.word	0x08006470
 8000b98:	08006478 	.word	0x08006478

08000b9c <eventTxTimeout>:
  * @brief  Process the TX Timeout event
  * @param  fsm pointer to FSM context
  * @retval None
  */
void eventTxTimeout(pingPongFSM_t *const fsm)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)"Event TX Timeout\r\n", 18, HAL_MAX_DELAY);
 8000ba4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ba8:	2212      	movs	r2, #18
 8000baa:	4914      	ldr	r1, [pc, #80]	@ (8000bfc <eventTxTimeout+0x60>)
 8000bac:	4814      	ldr	r0, [pc, #80]	@ (8000c00 <eventTxTimeout+0x64>)
 8000bae:	f004 f97e 	bl	8004eae <HAL_UART_Transmit>
  switch (fsm->state)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	2b01      	cmp	r3, #1
 8000bb8:	d002      	beq.n	8000bc0 <eventTxTimeout+0x24>
 8000bba:	2b02      	cmp	r3, #2
 8000bbc:	d00d      	beq.n	8000bda <eventTxTimeout+0x3e>
        default:
          break;
      }
      break;
    default:
      break;
 8000bbe:	e019      	b.n	8000bf4 <eventTxTimeout+0x58>
      switch (fsm->subState)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	785b      	ldrb	r3, [r3, #1]
 8000bc4:	2b02      	cmp	r3, #2
 8000bc6:	d106      	bne.n	8000bd6 <eventTxTimeout+0x3a>
          enterMasterRx(fsm);
 8000bc8:	6878      	ldr	r0, [r7, #4]
 8000bca:	f000 f887 	bl	8000cdc <enterMasterRx>
          fsm->subState = SSTATE_RX;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	705a      	strb	r2, [r3, #1]
          break;
 8000bd4:	e000      	b.n	8000bd8 <eventTxTimeout+0x3c>
          break;
 8000bd6:	bf00      	nop
      break;
 8000bd8:	e00c      	b.n	8000bf4 <eventTxTimeout+0x58>
      switch (fsm->subState)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	785b      	ldrb	r3, [r3, #1]
 8000bde:	2b02      	cmp	r3, #2
 8000be0:	d106      	bne.n	8000bf0 <eventTxTimeout+0x54>
          enterSlaveRx(fsm);
 8000be2:	6878      	ldr	r0, [r7, #4]
 8000be4:	f000 f8a8 	bl	8000d38 <enterSlaveRx>
          fsm->subState = SSTATE_RX;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	2201      	movs	r2, #1
 8000bec:	705a      	strb	r2, [r3, #1]
          break;
 8000bee:	e000      	b.n	8000bf2 <eventTxTimeout+0x56>
          break;
 8000bf0:	bf00      	nop
      break;
 8000bf2:	bf00      	nop
  }
}
 8000bf4:	bf00      	nop
 8000bf6:	3708      	adds	r7, #8
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	08006480 	.word	0x08006480
 8000c00:	200001c0 	.word	0x200001c0

08000c04 <eventRxTimeout>:
  * @brief  Process the RX Timeout event
  * @param  fsm pointer to FSM context
  * @retval None
  */
void eventRxTimeout(pingPongFSM_t *const fsm)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)"Event RX Timeout\r\n", 18, HAL_MAX_DELAY);
 8000c0c:	f04f 33ff 	mov.w	r3, #4294967295
 8000c10:	2212      	movs	r2, #18
 8000c12:	4915      	ldr	r1, [pc, #84]	@ (8000c68 <eventRxTimeout+0x64>)
 8000c14:	4815      	ldr	r0, [pc, #84]	@ (8000c6c <eventRxTimeout+0x68>)
 8000c16:	f004 f94a 	bl	8004eae <HAL_UART_Transmit>
  switch (fsm->state)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	2b01      	cmp	r3, #1
 8000c20:	d002      	beq.n	8000c28 <eventRxTimeout+0x24>
 8000c22:	2b02      	cmp	r3, #2
 8000c24:	d012      	beq.n	8000c4c <eventRxTimeout+0x48>
        default:
          break;
      }
      break;
    default:
      break;
 8000c26:	e01b      	b.n	8000c60 <eventRxTimeout+0x5c>
      switch (fsm->subState)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	785b      	ldrb	r3, [r3, #1]
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d10b      	bne.n	8000c48 <eventRxTimeout+0x44>
          HAL_Delay(fsm->randomDelay);
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	68db      	ldr	r3, [r3, #12]
 8000c34:	4618      	mov	r0, r3
 8000c36:	f001 fe07 	bl	8002848 <HAL_Delay>
          enterMasterTx(fsm);
 8000c3a:	6878      	ldr	r0, [r7, #4]
 8000c3c:	f000 f8aa 	bl	8000d94 <enterMasterTx>
          fsm->subState = SSTATE_TX;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	2202      	movs	r2, #2
 8000c44:	705a      	strb	r2, [r3, #1]
          break;
 8000c46:	e000      	b.n	8000c4a <eventRxTimeout+0x46>
          break;
 8000c48:	bf00      	nop
      break;
 8000c4a:	e009      	b.n	8000c60 <eventRxTimeout+0x5c>
      switch (fsm->subState)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	785b      	ldrb	r3, [r3, #1]
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	d103      	bne.n	8000c5c <eventRxTimeout+0x58>
          enterSlaveRx(fsm);
 8000c54:	6878      	ldr	r0, [r7, #4]
 8000c56:	f000 f86f 	bl	8000d38 <enterSlaveRx>
          break;
 8000c5a:	e000      	b.n	8000c5e <eventRxTimeout+0x5a>
          break;
 8000c5c:	bf00      	nop
      break;
 8000c5e:	bf00      	nop
  }
}
 8000c60:	bf00      	nop
 8000c62:	3708      	adds	r7, #8
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	08006494 	.word	0x08006494
 8000c6c:	200001c0 	.word	0x200001c0

08000c70 <eventRxError>:
  * @brief  Process the RX Error event
  * @param  fsm pointer to FSM context
  * @retval None
  */
void eventRxError(pingPongFSM_t *const fsm)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)"Event Rx Error\r\n", 16, HAL_MAX_DELAY);
 8000c78:	f04f 33ff 	mov.w	r3, #4294967295
 8000c7c:	2210      	movs	r2, #16
 8000c7e:	4915      	ldr	r1, [pc, #84]	@ (8000cd4 <eventRxError+0x64>)
 8000c80:	4815      	ldr	r0, [pc, #84]	@ (8000cd8 <eventRxError+0x68>)
 8000c82:	f004 f914 	bl	8004eae <HAL_UART_Transmit>
  switch (fsm->state)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	2b01      	cmp	r3, #1
 8000c8c:	d002      	beq.n	8000c94 <eventRxError+0x24>
 8000c8e:	2b02      	cmp	r3, #2
 8000c90:	d012      	beq.n	8000cb8 <eventRxError+0x48>
        default:
          break;
      }
      break;
    default:
      break;
 8000c92:	e01b      	b.n	8000ccc <eventRxError+0x5c>
      switch (fsm->subState)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	785b      	ldrb	r3, [r3, #1]
 8000c98:	2b01      	cmp	r3, #1
 8000c9a:	d10b      	bne.n	8000cb4 <eventRxError+0x44>
          HAL_Delay(fsm->randomDelay);
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	68db      	ldr	r3, [r3, #12]
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f001 fdd1 	bl	8002848 <HAL_Delay>
          enterMasterTx(fsm);
 8000ca6:	6878      	ldr	r0, [r7, #4]
 8000ca8:	f000 f874 	bl	8000d94 <enterMasterTx>
          fsm->subState = SSTATE_TX;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2202      	movs	r2, #2
 8000cb0:	705a      	strb	r2, [r3, #1]
          break;
 8000cb2:	e000      	b.n	8000cb6 <eventRxError+0x46>
          break;
 8000cb4:	bf00      	nop
      break;
 8000cb6:	e009      	b.n	8000ccc <eventRxError+0x5c>
      switch (fsm->subState)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	785b      	ldrb	r3, [r3, #1]
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	d103      	bne.n	8000cc8 <eventRxError+0x58>
          enterSlaveRx(fsm);
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f000 f839 	bl	8000d38 <enterSlaveRx>
          break;
 8000cc6:	e000      	b.n	8000cca <eventRxError+0x5a>
          break;
 8000cc8:	bf00      	nop
      break;
 8000cca:	bf00      	nop
  }
}
 8000ccc:	bf00      	nop
 8000cce:	3708      	adds	r7, #8
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	080064a8 	.word	0x080064a8
 8000cd8:	200001c0 	.word	0x200001c0

08000cdc <enterMasterRx>:
  * @brief  Entry actions for the RX sub-state of the Master state
  * @param  fsm pointer to FSM context
  * @retval None
  */
void enterMasterRx(pingPongFSM_t *const fsm)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)"Master Rx start\r\n", 17, HAL_MAX_DELAY);
 8000ce4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ce8:	2211      	movs	r2, #17
 8000cea:	4910      	ldr	r1, [pc, #64]	@ (8000d2c <enterMasterRx+0x50>)
 8000cec:	4810      	ldr	r0, [pc, #64]	@ (8000d30 <enterMasterRx+0x54>)
 8000cee:	f004 f8de 	bl	8004eae <HAL_UART_Transmit>
  SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR,
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	f240 2142 	movw	r1, #578	@ 0x242
 8000cfa:	f240 2042 	movw	r0, #578	@ 0x242
 8000cfe:	f000 fef9 	bl	8001af4 <SUBGRF_SetDioIrqParams>
                          IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR,
                          IRQ_RADIO_NONE,
                          IRQ_RADIO_NONE );
  SUBGRF_SetSwitch(RFO_LP, RFSWITCH_RX);
 8000d02:	2100      	movs	r1, #0
 8000d04:	2001      	movs	r0, #1
 8000d06:	f001 fb7f 	bl	8002408 <SUBGRF_SetSwitch>
  packetParams.Params.Gfsk.PayloadLength = 0xFF;
 8000d0a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d34 <enterMasterRx+0x58>)
 8000d0c:	22ff      	movs	r2, #255	@ 0xff
 8000d0e:	721a      	strb	r2, [r3, #8]
  SUBGRF_SetPacketParams(&packetParams);
 8000d10:	4808      	ldr	r0, [pc, #32]	@ (8000d34 <enterMasterRx+0x58>)
 8000d12:	f001 f953 	bl	8001fbc <SUBGRF_SetPacketParams>
  SUBGRF_SetRx(fsm->rxTimeout << 6);
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	019b      	lsls	r3, r3, #6
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f000 fdef 	bl	8001900 <SUBGRF_SetRx>
}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	080064bc 	.word	0x080064bc
 8000d30:	200001c0 	.word	0x200001c0
 8000d34:	2000019c 	.word	0x2000019c

08000d38 <enterSlaveRx>:
  * @brief  Entry actions for the RX sub-state of the Slave state
  * @param  fsm pointer to FSM context
  * @retval None
  */
void enterSlaveRx(pingPongFSM_t *const fsm)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)"Slave Rx start\r\n", 16, HAL_MAX_DELAY);
 8000d40:	f04f 33ff 	mov.w	r3, #4294967295
 8000d44:	2210      	movs	r2, #16
 8000d46:	4910      	ldr	r1, [pc, #64]	@ (8000d88 <enterSlaveRx+0x50>)
 8000d48:	4810      	ldr	r0, [pc, #64]	@ (8000d8c <enterSlaveRx+0x54>)
 8000d4a:	f004 f8b0 	bl	8004eae <HAL_UART_Transmit>
  SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR,
 8000d4e:	2300      	movs	r3, #0
 8000d50:	2200      	movs	r2, #0
 8000d52:	f240 2142 	movw	r1, #578	@ 0x242
 8000d56:	f240 2042 	movw	r0, #578	@ 0x242
 8000d5a:	f000 fecb 	bl	8001af4 <SUBGRF_SetDioIrqParams>
                          IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR,
                          IRQ_RADIO_NONE,
                          IRQ_RADIO_NONE );
  SUBGRF_SetSwitch(RFO_LP, RFSWITCH_RX);
 8000d5e:	2100      	movs	r1, #0
 8000d60:	2001      	movs	r0, #1
 8000d62:	f001 fb51 	bl	8002408 <SUBGRF_SetSwitch>
  packetParams.Params.Gfsk.PayloadLength = 0xFF;
 8000d66:	4b0a      	ldr	r3, [pc, #40]	@ (8000d90 <enterSlaveRx+0x58>)
 8000d68:	22ff      	movs	r2, #255	@ 0xff
 8000d6a:	721a      	strb	r2, [r3, #8]
  SUBGRF_SetPacketParams(&packetParams);
 8000d6c:	4808      	ldr	r0, [pc, #32]	@ (8000d90 <enterSlaveRx+0x58>)
 8000d6e:	f001 f925 	bl	8001fbc <SUBGRF_SetPacketParams>
  SUBGRF_SetRx(fsm->rxTimeout << 6);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	685b      	ldr	r3, [r3, #4]
 8000d76:	019b      	lsls	r3, r3, #6
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f000 fdc1 	bl	8001900 <SUBGRF_SetRx>
}
 8000d7e:	bf00      	nop
 8000d80:	3708      	adds	r7, #8
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	080064d0 	.word	0x080064d0
 8000d8c:	200001c0 	.word	0x200001c0
 8000d90:	2000019c 	.word	0x2000019c

08000d94 <enterMasterTx>:
  * @brief  Entry actions for the TX sub-state of the Master state
  * @param  fsm pointer to FSM context
  * @retval None
  */
void enterMasterTx(pingPongFSM_t *const fsm)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  HAL_Delay(fsm->rxMargin);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	689b      	ldr	r3, [r3, #8]
 8000da0:	4618      	mov	r0, r3
 8000da2:	f001 fd51 	bl	8002848 <HAL_Delay>

  HAL_UART_Transmit(&huart2, (uint8_t *)"...PING\r\n", 9, HAL_MAX_DELAY);
 8000da6:	f04f 33ff 	mov.w	r3, #4294967295
 8000daa:	2209      	movs	r2, #9
 8000dac:	4919      	ldr	r1, [pc, #100]	@ (8000e14 <enterMasterTx+0x80>)
 8000dae:	481a      	ldr	r0, [pc, #104]	@ (8000e18 <enterMasterTx+0x84>)
 8000db0:	f004 f87d 	bl	8004eae <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2, (uint8_t *)"Master Tx start\r\n", 17, HAL_MAX_DELAY);
 8000db4:	f04f 33ff 	mov.w	r3, #4294967295
 8000db8:	2211      	movs	r2, #17
 8000dba:	4918      	ldr	r1, [pc, #96]	@ (8000e1c <enterMasterTx+0x88>)
 8000dbc:	4816      	ldr	r0, [pc, #88]	@ (8000e18 <enterMasterTx+0x84>)
 8000dbe:	f004 f876 	bl	8004eae <HAL_UART_Transmit>
  SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	f240 2101 	movw	r1, #513	@ 0x201
 8000dca:	f240 2001 	movw	r0, #513	@ 0x201
 8000dce:	f000 fe91 	bl	8001af4 <SUBGRF_SetDioIrqParams>
                          IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
                          IRQ_RADIO_NONE,
                          IRQ_RADIO_NONE );
  SUBGRF_SetSwitch(RFO_LP, RFSWITCH_TX);
 8000dd2:	2101      	movs	r1, #1
 8000dd4:	2001      	movs	r0, #1
 8000dd6:	f001 fb17 	bl	8002408 <SUBGRF_SetSwitch>
  // Workaround 5.1 in DS.SX1261-2.W.APP (before each packet transmission)
  SUBGRF_WriteRegister(0x0889, (SUBGRF_ReadRegister(0x0889) | 0x04));
 8000dda:	f640 0089 	movw	r0, #2185	@ 0x889
 8000dde:	f001 fa33 	bl	8002248 <SUBGRF_ReadRegister>
 8000de2:	4603      	mov	r3, r0
 8000de4:	f043 0304 	orr.w	r3, r3, #4
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	4619      	mov	r1, r3
 8000dec:	f640 0089 	movw	r0, #2185	@ 0x889
 8000df0:	f001 fa16 	bl	8002220 <SUBGRF_WriteRegister>
  packetParams.Params.Gfsk.PayloadLength = 0x4;
 8000df4:	4b0a      	ldr	r3, [pc, #40]	@ (8000e20 <enterMasterTx+0x8c>)
 8000df6:	2204      	movs	r2, #4
 8000df8:	721a      	strb	r2, [r3, #8]
  SUBGRF_SetPacketParams(&packetParams);
 8000dfa:	4809      	ldr	r0, [pc, #36]	@ (8000e20 <enterMasterTx+0x8c>)
 8000dfc:	f001 f8de 	bl	8001fbc <SUBGRF_SetPacketParams>
  SUBGRF_SendPayload((uint8_t *)"PING", 4, 0);
 8000e00:	2200      	movs	r2, #0
 8000e02:	2104      	movs	r1, #4
 8000e04:	4807      	ldr	r0, [pc, #28]	@ (8000e24 <enterMasterTx+0x90>)
 8000e06:	f000 fc63 	bl	80016d0 <SUBGRF_SendPayload>
}
 8000e0a:	bf00      	nop
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	080064e4 	.word	0x080064e4
 8000e18:	200001c0 	.word	0x200001c0
 8000e1c:	080064f0 	.word	0x080064f0
 8000e20:	2000019c 	.word	0x2000019c
 8000e24:	08006478 	.word	0x08006478

08000e28 <enterSlaveTx>:
  * @brief  Entry actions for the TX sub-state of the Slave state
  * @param  fsm pointer to FSM context
  * @retval None
  */
void enterSlaveTx(pingPongFSM_t *const fsm)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  HAL_Delay(fsm->rxMargin);
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	689b      	ldr	r3, [r3, #8]
 8000e34:	4618      	mov	r0, r3
 8000e36:	f001 fd07 	bl	8002848 <HAL_Delay>

  HAL_UART_Transmit(&huart2, (uint8_t *)"...PONG\r\n", 9, HAL_MAX_DELAY);
 8000e3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e3e:	2209      	movs	r2, #9
 8000e40:	4919      	ldr	r1, [pc, #100]	@ (8000ea8 <enterSlaveTx+0x80>)
 8000e42:	481a      	ldr	r0, [pc, #104]	@ (8000eac <enterSlaveTx+0x84>)
 8000e44:	f004 f833 	bl	8004eae <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2, (uint8_t *)"Slave Tx start\r\n", 16, HAL_MAX_DELAY);
 8000e48:	f04f 33ff 	mov.w	r3, #4294967295
 8000e4c:	2210      	movs	r2, #16
 8000e4e:	4918      	ldr	r1, [pc, #96]	@ (8000eb0 <enterSlaveTx+0x88>)
 8000e50:	4816      	ldr	r0, [pc, #88]	@ (8000eac <enterSlaveTx+0x84>)
 8000e52:	f004 f82c 	bl	8004eae <HAL_UART_Transmit>
  SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 8000e56:	2300      	movs	r3, #0
 8000e58:	2200      	movs	r2, #0
 8000e5a:	f240 2101 	movw	r1, #513	@ 0x201
 8000e5e:	f240 2001 	movw	r0, #513	@ 0x201
 8000e62:	f000 fe47 	bl	8001af4 <SUBGRF_SetDioIrqParams>
                          IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
                          IRQ_RADIO_NONE,
                          IRQ_RADIO_NONE );
  SUBGRF_SetSwitch(RFO_LP, RFSWITCH_TX);
 8000e66:	2101      	movs	r1, #1
 8000e68:	2001      	movs	r0, #1
 8000e6a:	f001 facd 	bl	8002408 <SUBGRF_SetSwitch>
  // Workaround 5.1 in DS.SX1261-2.W.APP (before each packet transmission)
  SUBGRF_WriteRegister(0x0889, (SUBGRF_ReadRegister(0x0889) | 0x04));
 8000e6e:	f640 0089 	movw	r0, #2185	@ 0x889
 8000e72:	f001 f9e9 	bl	8002248 <SUBGRF_ReadRegister>
 8000e76:	4603      	mov	r3, r0
 8000e78:	f043 0304 	orr.w	r3, r3, #4
 8000e7c:	b2db      	uxtb	r3, r3
 8000e7e:	4619      	mov	r1, r3
 8000e80:	f640 0089 	movw	r0, #2185	@ 0x889
 8000e84:	f001 f9cc 	bl	8002220 <SUBGRF_WriteRegister>
  packetParams.Params.Gfsk.PayloadLength = 0x4;
 8000e88:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb4 <enterSlaveTx+0x8c>)
 8000e8a:	2204      	movs	r2, #4
 8000e8c:	721a      	strb	r2, [r3, #8]
  SUBGRF_SetPacketParams(&packetParams);
 8000e8e:	4809      	ldr	r0, [pc, #36]	@ (8000eb4 <enterSlaveTx+0x8c>)
 8000e90:	f001 f894 	bl	8001fbc <SUBGRF_SetPacketParams>
  SUBGRF_SendPayload((uint8_t *)"PONG", 4, 0);
 8000e94:	2200      	movs	r2, #0
 8000e96:	2104      	movs	r1, #4
 8000e98:	4807      	ldr	r0, [pc, #28]	@ (8000eb8 <enterSlaveTx+0x90>)
 8000e9a:	f000 fc19 	bl	80016d0 <SUBGRF_SendPayload>
}
 8000e9e:	bf00      	nop
 8000ea0:	3708      	adds	r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	08006504 	.word	0x08006504
 8000eac:	200001c0 	.word	0x200001c0
 8000eb0:	08006510 	.word	0x08006510
 8000eb4:	2000019c 	.word	0x2000019c
 8000eb8:	08006470 	.word	0x08006470

08000ebc <transitionRxDone>:
  * @brief  Transition actions executed on every RX Done event (helper function)
  * @param  fsm pointer to FSM context
  * @retval None
  */
void transitionRxDone(pingPongFSM_t *const fsm)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b096      	sub	sp, #88	@ 0x58
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  PacketStatus_t packetStatus;
  int32_t cfo;
  char uartBuff[50];

  // Workaround 15.3 in DS.SX1261-2.W.APP (because following RX w/ timeout sequence)
  SUBGRF_WriteRegister(0x0920, 0x00);
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	f44f 6012 	mov.w	r0, #2336	@ 0x920
 8000eca:	f001 f9a9 	bl	8002220 <SUBGRF_WriteRegister>
  SUBGRF_WriteRegister(0x0944, (SUBGRF_ReadRegister(0x0944) | 0x02));
 8000ece:	f640 1044 	movw	r0, #2372	@ 0x944
 8000ed2:	f001 f9b9 	bl	8002248 <SUBGRF_ReadRegister>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	f043 0302 	orr.w	r3, r3, #2
 8000edc:	b2db      	uxtb	r3, r3
 8000ede:	4619      	mov	r1, r3
 8000ee0:	f640 1044 	movw	r0, #2372	@ 0x944
 8000ee4:	f001 f99c 	bl	8002220 <SUBGRF_WriteRegister>

  SUBGRF_GetPayload((uint8_t *)fsm->rxBuffer, &fsm->rxSize, 0xFF);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	f103 0010 	add.w	r0, r3, #16
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8000ef4:	22ff      	movs	r2, #255	@ 0xff
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	f000 fbc8 	bl	800168c <SUBGRF_GetPayload>
  SUBGRF_GetPacketStatus(&packetStatus);
 8000efc:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000f00:	4618      	mov	r0, r3
 8000f02:	f001 f93b 	bl	800217c <SUBGRF_GetPacketStatus>
  SUBGRF_GetCFO(FSK_DATARATE, &cfo);
 8000f06:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000f10:	f001 fbb0 	bl	8002674 <SUBGRF_GetCFO>

  sprintf(uartBuff, "RssiValue=%d dBm, Cfo=%ld Hz\r\n", packetStatus.Params.Gfsk.RssiAvg, cfo);
 8000f14:	f997 3049 	ldrsb.w	r3, [r7, #73]	@ 0x49
 8000f18:	461a      	mov	r2, r3
 8000f1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f1c:	f107 000c 	add.w	r0, r7, #12
 8000f20:	490a      	ldr	r1, [pc, #40]	@ (8000f4c <transitionRxDone+0x90>)
 8000f22:	f004 fd99 	bl	8005a58 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t *)uartBuff, strlen(uartBuff), HAL_MAX_DELAY);
 8000f26:	f107 030c 	add.w	r3, r7, #12
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff f928 	bl	8000180 <strlen>
 8000f30:	4603      	mov	r3, r0
 8000f32:	b29a      	uxth	r2, r3
 8000f34:	f107 010c 	add.w	r1, r7, #12
 8000f38:	f04f 33ff 	mov.w	r3, #4294967295
 8000f3c:	4804      	ldr	r0, [pc, #16]	@ (8000f50 <transitionRxDone+0x94>)
 8000f3e:	f003 ffb6 	bl	8004eae <HAL_UART_Transmit>
}
 8000f42:	bf00      	nop
 8000f44:	3758      	adds	r7, #88	@ 0x58
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	08006524 	.word	0x08006524
 8000f50:	200001c0 	.word	0x200001c0

08000f54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f58:	b672      	cpsid	i
}
 8000f5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f5c:	bf00      	nop
 8000f5e:	e7fd      	b.n	8000f5c <Error_Handler+0x8>

08000f60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f64:	bf00      	nop
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bc80      	pop	{r7}
 8000f6a:	4770      	bx	lr

08000f6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f70:	bf00      	nop
 8000f72:	e7fd      	b.n	8000f70 <NMI_Handler+0x4>

08000f74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f78:	bf00      	nop
 8000f7a:	e7fd      	b.n	8000f78 <HardFault_Handler+0x4>

08000f7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f80:	bf00      	nop
 8000f82:	e7fd      	b.n	8000f80 <MemManage_Handler+0x4>

08000f84 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f88:	bf00      	nop
 8000f8a:	e7fd      	b.n	8000f88 <BusFault_Handler+0x4>

08000f8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f90:	bf00      	nop
 8000f92:	e7fd      	b.n	8000f90 <UsageFault_Handler+0x4>

08000f94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f98:	bf00      	nop
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bc80      	pop	{r7}
 8000f9e:	4770      	bx	lr

08000fa0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fa4:	bf00      	nop
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bc80      	pop	{r7}
 8000faa:	4770      	bx	lr

08000fac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fb0:	bf00      	nop
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bc80      	pop	{r7}
 8000fb6:	4770      	bx	lr

08000fb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fbc:	f001 fc28 	bl	8002810 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fc0:	bf00      	nop
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8000fc8:	4802      	ldr	r0, [pc, #8]	@ (8000fd4 <SUBGHZ_Radio_IRQHandler+0x10>)
 8000fca:	f003 fd47 	bl	8004a5c <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8000fce:	bf00      	nop
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	200001b0 	.word	0x200001b0

08000fd8 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b085      	sub	sp, #20
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8000fe0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fe4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000fe6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4313      	orrs	r3, r2
 8000fee:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8000ff0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ff4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ffc:	68fb      	ldr	r3, [r7, #12]
}
 8000ffe:	bf00      	nop
 8001000:	3714      	adds	r7, #20
 8001002:	46bd      	mov	sp, r7
 8001004:	bc80      	pop	{r7}
 8001006:	4770      	bx	lr

08001008 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 800100c:	4b06      	ldr	r3, [pc, #24]	@ (8001028 <MX_SUBGHZ_Init+0x20>)
 800100e:	2208      	movs	r2, #8
 8001010:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8001012:	4805      	ldr	r0, [pc, #20]	@ (8001028 <MX_SUBGHZ_Init+0x20>)
 8001014:	f003 faa0 	bl	8004558 <HAL_SUBGHZ_Init>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 800101e:	f7ff ff99 	bl	8000f54 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8001022:	bf00      	nop
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	200001b0 	.word	0x200001b0

0800102c <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8001034:	2001      	movs	r0, #1
 8001036:	f7ff ffcf 	bl	8000fd8 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 800103a:	2200      	movs	r2, #0
 800103c:	2100      	movs	r1, #0
 800103e:	2032      	movs	r0, #50	@ 0x32
 8001040:	f001 fcfd 	bl	8002a3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8001044:	2032      	movs	r0, #50	@ 0x32
 8001046:	f001 fd14 	bl	8002a72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 800104a:	bf00      	nop
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
	...

08001054 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b086      	sub	sp, #24
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800105c:	4a14      	ldr	r2, [pc, #80]	@ (80010b0 <_sbrk+0x5c>)
 800105e:	4b15      	ldr	r3, [pc, #84]	@ (80010b4 <_sbrk+0x60>)
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001068:	4b13      	ldr	r3, [pc, #76]	@ (80010b8 <_sbrk+0x64>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d102      	bne.n	8001076 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001070:	4b11      	ldr	r3, [pc, #68]	@ (80010b8 <_sbrk+0x64>)
 8001072:	4a12      	ldr	r2, [pc, #72]	@ (80010bc <_sbrk+0x68>)
 8001074:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001076:	4b10      	ldr	r3, [pc, #64]	@ (80010b8 <_sbrk+0x64>)
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4413      	add	r3, r2
 800107e:	693a      	ldr	r2, [r7, #16]
 8001080:	429a      	cmp	r2, r3
 8001082:	d207      	bcs.n	8001094 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001084:	f004 fd24 	bl	8005ad0 <__errno>
 8001088:	4603      	mov	r3, r0
 800108a:	220c      	movs	r2, #12
 800108c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800108e:	f04f 33ff 	mov.w	r3, #4294967295
 8001092:	e009      	b.n	80010a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001094:	4b08      	ldr	r3, [pc, #32]	@ (80010b8 <_sbrk+0x64>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800109a:	4b07      	ldr	r3, [pc, #28]	@ (80010b8 <_sbrk+0x64>)
 800109c:	681a      	ldr	r2, [r3, #0]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4413      	add	r3, r2
 80010a2:	4a05      	ldr	r2, [pc, #20]	@ (80010b8 <_sbrk+0x64>)
 80010a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010a6:	68fb      	ldr	r3, [r7, #12]
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3718      	adds	r7, #24
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	20010000 	.word	0x20010000
 80010b4:	00000400 	.word	0x00000400
 80010b8:	200001bc 	.word	0x200001bc
 80010bc:	200003b0 	.word	0x200003b0

080010c0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 80010c4:	bf00      	nop
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bc80      	pop	{r7}
 80010ca:	4770      	bx	lr

080010cc <LL_AHB2_GRP1_EnableClock>:
{
 80010cc:	b480      	push	{r7}
 80010ce:	b085      	sub	sp, #20
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80010d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80010d8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80010da:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4313      	orrs	r3, r2
 80010e2:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80010e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80010e8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4013      	ands	r3, r2
 80010ee:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80010f0:	68fb      	ldr	r3, [r7, #12]
}
 80010f2:	bf00      	nop
 80010f4:	3714      	adds	r7, #20
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bc80      	pop	{r7}
 80010fa:	4770      	bx	lr

080010fc <LL_APB1_GRP1_EnableClock>:
{
 80010fc:	b480      	push	{r7}
 80010fe:	b085      	sub	sp, #20
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001104:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001108:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800110a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4313      	orrs	r3, r2
 8001112:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001114:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001118:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4013      	ands	r3, r2
 800111e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001120:	68fb      	ldr	r3, [r7, #12]
}
 8001122:	bf00      	nop
 8001124:	3714      	adds	r7, #20
 8001126:	46bd      	mov	sp, r7
 8001128:	bc80      	pop	{r7}
 800112a:	4770      	bx	lr

0800112c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001130:	4b22      	ldr	r3, [pc, #136]	@ (80011bc <MX_USART2_UART_Init+0x90>)
 8001132:	4a23      	ldr	r2, [pc, #140]	@ (80011c0 <MX_USART2_UART_Init+0x94>)
 8001134:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001136:	4b21      	ldr	r3, [pc, #132]	@ (80011bc <MX_USART2_UART_Init+0x90>)
 8001138:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800113c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800113e:	4b1f      	ldr	r3, [pc, #124]	@ (80011bc <MX_USART2_UART_Init+0x90>)
 8001140:	2200      	movs	r2, #0
 8001142:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001144:	4b1d      	ldr	r3, [pc, #116]	@ (80011bc <MX_USART2_UART_Init+0x90>)
 8001146:	2200      	movs	r2, #0
 8001148:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800114a:	4b1c      	ldr	r3, [pc, #112]	@ (80011bc <MX_USART2_UART_Init+0x90>)
 800114c:	2200      	movs	r2, #0
 800114e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001150:	4b1a      	ldr	r3, [pc, #104]	@ (80011bc <MX_USART2_UART_Init+0x90>)
 8001152:	220c      	movs	r2, #12
 8001154:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001156:	4b19      	ldr	r3, [pc, #100]	@ (80011bc <MX_USART2_UART_Init+0x90>)
 8001158:	2200      	movs	r2, #0
 800115a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800115c:	4b17      	ldr	r3, [pc, #92]	@ (80011bc <MX_USART2_UART_Init+0x90>)
 800115e:	2200      	movs	r2, #0
 8001160:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001162:	4b16      	ldr	r3, [pc, #88]	@ (80011bc <MX_USART2_UART_Init+0x90>)
 8001164:	2200      	movs	r2, #0
 8001166:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001168:	4b14      	ldr	r3, [pc, #80]	@ (80011bc <MX_USART2_UART_Init+0x90>)
 800116a:	2200      	movs	r2, #0
 800116c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800116e:	4b13      	ldr	r3, [pc, #76]	@ (80011bc <MX_USART2_UART_Init+0x90>)
 8001170:	2200      	movs	r2, #0
 8001172:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001174:	4811      	ldr	r0, [pc, #68]	@ (80011bc <MX_USART2_UART_Init+0x90>)
 8001176:	f003 fe4a 	bl	8004e0e <HAL_UART_Init>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001180:	f7ff fee8 	bl	8000f54 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001184:	2100      	movs	r1, #0
 8001186:	480d      	ldr	r0, [pc, #52]	@ (80011bc <MX_USART2_UART_Init+0x90>)
 8001188:	f004 fb81 	bl	800588e <HAL_UARTEx_SetTxFifoThreshold>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001192:	f7ff fedf 	bl	8000f54 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001196:	2100      	movs	r1, #0
 8001198:	4808      	ldr	r0, [pc, #32]	@ (80011bc <MX_USART2_UART_Init+0x90>)
 800119a:	f004 fbb6 	bl	800590a <HAL_UARTEx_SetRxFifoThreshold>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80011a4:	f7ff fed6 	bl	8000f54 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80011a8:	4804      	ldr	r0, [pc, #16]	@ (80011bc <MX_USART2_UART_Init+0x90>)
 80011aa:	f004 fb38 	bl	800581e <HAL_UARTEx_DisableFifoMode>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80011b4:	f7ff fece 	bl	8000f54 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011b8:	bf00      	nop
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	200001c0 	.word	0x200001c0
 80011c0:	40004400 	.word	0x40004400

080011c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b096      	sub	sp, #88	@ 0x58
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011cc:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011dc:	f107 030c 	add.w	r3, r7, #12
 80011e0:	2238      	movs	r2, #56	@ 0x38
 80011e2:	2100      	movs	r1, #0
 80011e4:	4618      	mov	r0, r3
 80011e6:	f004 fc59 	bl	8005a9c <memset>
  if(uartHandle->Instance==USART2)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4a17      	ldr	r2, [pc, #92]	@ (800124c <HAL_UART_MspInit+0x88>)
 80011f0:	4293      	cmp	r3, r2
 80011f2:	d126      	bne.n	8001242 <HAL_UART_MspInit+0x7e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80011f4:	2302      	movs	r3, #2
 80011f6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80011f8:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 80011fc:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011fe:	f107 030c 	add.w	r3, r7, #12
 8001202:	4618      	mov	r0, r3
 8001204:	f002 fff4 	bl	80041f0 <HAL_RCCEx_PeriphCLKConfig>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800120e:	f7ff fea1 	bl	8000f54 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001212:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001216:	f7ff ff71 	bl	80010fc <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800121a:	2001      	movs	r0, #1
 800121c:	f7ff ff56 	bl	80010cc <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_RXA2_Pin;
 8001220:	230c      	movs	r3, #12
 8001222:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001224:	2302      	movs	r3, #2
 8001226:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001228:	2300      	movs	r3, #0
 800122a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122c:	2300      	movs	r3, #0
 800122e:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001230:	2307      	movs	r3, #7
 8001232:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001234:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001238:	4619      	mov	r1, r3
 800123a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800123e:	f001 fc33 	bl	8002aa8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001242:	bf00      	nop
 8001244:	3758      	adds	r7, #88	@ 0x58
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40004400 	.word	0x40004400

08001250 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001250:	480d      	ldr	r0, [pc, #52]	@ (8001288 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001252:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001254:	f7ff ff34 	bl	80010c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001258:	480c      	ldr	r0, [pc, #48]	@ (800128c <LoopForever+0x6>)
  ldr r1, =_edata
 800125a:	490d      	ldr	r1, [pc, #52]	@ (8001290 <LoopForever+0xa>)
  ldr r2, =_sidata
 800125c:	4a0d      	ldr	r2, [pc, #52]	@ (8001294 <LoopForever+0xe>)
  movs r3, #0
 800125e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001260:	e002      	b.n	8001268 <LoopCopyDataInit>

08001262 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001262:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001264:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001266:	3304      	adds	r3, #4

08001268 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001268:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800126a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800126c:	d3f9      	bcc.n	8001262 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800126e:	4a0a      	ldr	r2, [pc, #40]	@ (8001298 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001270:	4c0a      	ldr	r4, [pc, #40]	@ (800129c <LoopForever+0x16>)
  movs r3, #0
 8001272:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001274:	e001      	b.n	800127a <LoopFillZerobss>

08001276 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001276:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001278:	3204      	adds	r2, #4

0800127a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800127a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800127c:	d3fb      	bcc.n	8001276 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800127e:	f004 fc2d 	bl	8005adc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001282:	f7ff f9d9 	bl	8000638 <main>

08001286 <LoopForever>:

LoopForever:
    b LoopForever
 8001286:	e7fe      	b.n	8001286 <LoopForever>
  ldr   r0, =_estack
 8001288:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800128c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001290:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001294:	08006724 	.word	0x08006724
  ldr r2, =_sbss
 8001298:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800129c:	200003b0 	.word	0x200003b0

080012a0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012a0:	e7fe      	b.n	80012a0 <ADC_IRQHandler>

080012a2 <LL_AHB2_GRP1_EnableClock>:
{
 80012a2:	b480      	push	{r7}
 80012a4:	b085      	sub	sp, #20
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80012aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80012b0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80012ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	4013      	ands	r3, r2
 80012c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012c6:	68fb      	ldr	r3, [r7, #12]
}
 80012c8:	bf00      	nop
 80012ca:	3714      	adds	r7, #20
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bc80      	pop	{r7}
 80012d0:	4770      	bx	lr
	...

080012d4 <BSP_LED_Init>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b088      	sub	sp, #32
 80012d8:	af00      	add	r7, sp, #0
 80012da:	4603      	mov	r3, r0
 80012dc:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 80012de:	f107 030c 	add.w	r3, r7, #12
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	605a      	str	r2, [r3, #4]
 80012e8:	609a      	str	r2, [r3, #8]
 80012ea:	60da      	str	r2, [r3, #12]
 80012ec:	611a      	str	r2, [r3, #16]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80012ee:	2002      	movs	r0, #2
 80012f0:	f7ff ffd7 	bl	80012a2 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin = LED_PIN[Led];
 80012f4:	79fb      	ldrb	r3, [r7, #7]
 80012f6:	4a12      	ldr	r2, [pc, #72]	@ (8001340 <BSP_LED_Init+0x6c>)
 80012f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012fc:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 80012fe:	2301      	movs	r3, #1
 8001300:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8001302:	2300      	movs	r3, #0
 8001304:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001306:	2302      	movs	r3, #2
 8001308:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 800130a:	79fb      	ldrb	r3, [r7, #7]
 800130c:	4a0d      	ldr	r2, [pc, #52]	@ (8001344 <BSP_LED_Init+0x70>)
 800130e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001312:	f107 020c 	add.w	r2, r7, #12
 8001316:	4611      	mov	r1, r2
 8001318:	4618      	mov	r0, r3
 800131a:	f001 fbc5 	bl	8002aa8 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 800131e:	79fb      	ldrb	r3, [r7, #7]
 8001320:	4a08      	ldr	r2, [pc, #32]	@ (8001344 <BSP_LED_Init+0x70>)
 8001322:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	4a05      	ldr	r2, [pc, #20]	@ (8001340 <BSP_LED_Init+0x6c>)
 800132a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800132e:	2200      	movs	r2, #0
 8001330:	4619      	mov	r1, r3
 8001332:	f001 fd19 	bl	8002d68 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001336:	2300      	movs	r3, #0
}
 8001338:	4618      	mov	r0, r3
 800133a:	3720      	adds	r7, #32
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	08006600 	.word	0x08006600
 8001344:	20000004 	.word	0x20000004

08001348 <BSP_LED_Off>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	4603      	mov	r3, r0
 8001350:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 8001352:	79fb      	ldrb	r3, [r7, #7]
 8001354:	4a07      	ldr	r2, [pc, #28]	@ (8001374 <BSP_LED_Off+0x2c>)
 8001356:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800135a:	79fb      	ldrb	r3, [r7, #7]
 800135c:	4a06      	ldr	r2, [pc, #24]	@ (8001378 <BSP_LED_Off+0x30>)
 800135e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001362:	2200      	movs	r2, #0
 8001364:	4619      	mov	r1, r3
 8001366:	f001 fcff 	bl	8002d68 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 800136a:	2300      	movs	r3, #0
}
 800136c:	4618      	mov	r0, r3
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	20000004 	.word	0x20000004
 8001378:	08006600 	.word	0x08006600

0800137c <BSP_LED_Toggle>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	4603      	mov	r3, r0
 8001384:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8001386:	79fb      	ldrb	r3, [r7, #7]
 8001388:	4a07      	ldr	r2, [pc, #28]	@ (80013a8 <BSP_LED_Toggle+0x2c>)
 800138a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800138e:	79fb      	ldrb	r3, [r7, #7]
 8001390:	4906      	ldr	r1, [pc, #24]	@ (80013ac <BSP_LED_Toggle+0x30>)
 8001392:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001396:	4619      	mov	r1, r3
 8001398:	4610      	mov	r0, r2
 800139a:	f001 fcfc 	bl	8002d96 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 800139e:	2300      	movs	r3, #0
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	20000004 	.word	0x20000004
 80013ac:	08006600 	.word	0x08006600

080013b0 <LL_AHB2_GRP1_EnableClock>:
{
 80013b0:	b480      	push	{r7}
 80013b2:	b085      	sub	sp, #20
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80013b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013bc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80013be:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4313      	orrs	r3, r2
 80013c6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80013c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013cc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4013      	ands	r3, r2
 80013d2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013d4:	68fb      	ldr	r3, [r7, #12]
}
 80013d6:	bf00      	nop
 80013d8:	3714      	adds	r7, #20
 80013da:	46bd      	mov	sp, r7
 80013dc:	bc80      	pop	{r7}
 80013de:	4770      	bx	lr

080013e0 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b086      	sub	sp, #24
 80013e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 80013e6:	1d3b      	adds	r3, r7, #4
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	605a      	str	r2, [r3, #4]
 80013ee:	609a      	str	r2, [r3, #8]
 80013f0:	60da      	str	r2, [r3, #12]
 80013f2:	611a      	str	r2, [r3, #16]
  
  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 80013f4:	2004      	movs	r0, #4
 80013f6:	f7ff ffdb 	bl	80013b0 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 80013fa:	2310      	movs	r3, #16
 80013fc:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80013fe:	2301      	movs	r3, #1
 8001400:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8001402:	2300      	movs	r3, #0
 8001404:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001406:	2303      	movs	r3, #3
 8001408:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	4619      	mov	r1, r3
 800140e:	4812      	ldr	r0, [pc, #72]	@ (8001458 <BSP_RADIO_Init+0x78>)
 8001410:	f001 fb4a 	bl	8002aa8 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8001414:	2320      	movs	r3, #32
 8001416:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8001418:	1d3b      	adds	r3, r7, #4
 800141a:	4619      	mov	r1, r3
 800141c:	480e      	ldr	r0, [pc, #56]	@ (8001458 <BSP_RADIO_Init+0x78>)
 800141e:	f001 fb43 	bl	8002aa8 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8001422:	2308      	movs	r3, #8
 8001424:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 8001426:	1d3b      	adds	r3, r7, #4
 8001428:	4619      	mov	r1, r3
 800142a:	480b      	ldr	r0, [pc, #44]	@ (8001458 <BSP_RADIO_Init+0x78>)
 800142c:	f001 fb3c 	bl	8002aa8 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8001430:	2200      	movs	r2, #0
 8001432:	2120      	movs	r1, #32
 8001434:	4808      	ldr	r0, [pc, #32]	@ (8001458 <BSP_RADIO_Init+0x78>)
 8001436:	f001 fc97 	bl	8002d68 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 800143a:	2200      	movs	r2, #0
 800143c:	2110      	movs	r1, #16
 800143e:	4806      	ldr	r0, [pc, #24]	@ (8001458 <BSP_RADIO_Init+0x78>)
 8001440:	f001 fc92 	bl	8002d68 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET); 
 8001444:	2200      	movs	r2, #0
 8001446:	2108      	movs	r1, #8
 8001448:	4803      	ldr	r0, [pc, #12]	@ (8001458 <BSP_RADIO_Init+0x78>)
 800144a:	f001 fc8d 	bl	8002d68 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 800144e:	2300      	movs	r3, #0
}
 8001450:	4618      	mov	r0, r3
 8001452:	3718      	adds	r7, #24
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	48000800 	.word	0x48000800

0800145c <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 8001466:	79fb      	ldrb	r3, [r7, #7]
 8001468:	2b03      	cmp	r3, #3
 800146a:	d84b      	bhi.n	8001504 <BSP_RADIO_ConfigRFSwitch+0xa8>
 800146c:	a201      	add	r2, pc, #4	@ (adr r2, 8001474 <BSP_RADIO_ConfigRFSwitch+0x18>)
 800146e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001472:	bf00      	nop
 8001474:	08001485 	.word	0x08001485
 8001478:	080014a5 	.word	0x080014a5
 800147c:	080014c5 	.word	0x080014c5
 8001480:	080014e5 	.word	0x080014e5
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8001484:	2200      	movs	r2, #0
 8001486:	2108      	movs	r1, #8
 8001488:	4821      	ldr	r0, [pc, #132]	@ (8001510 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800148a:	f001 fc6d 	bl	8002d68 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800148e:	2200      	movs	r2, #0
 8001490:	2110      	movs	r1, #16
 8001492:	481f      	ldr	r0, [pc, #124]	@ (8001510 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001494:	f001 fc68 	bl	8002d68 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8001498:	2200      	movs	r2, #0
 800149a:	2120      	movs	r1, #32
 800149c:	481c      	ldr	r0, [pc, #112]	@ (8001510 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800149e:	f001 fc63 	bl	8002d68 <HAL_GPIO_WritePin>
      break;      
 80014a2:	e030      	b.n	8001506 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80014a4:	2201      	movs	r2, #1
 80014a6:	2108      	movs	r1, #8
 80014a8:	4819      	ldr	r0, [pc, #100]	@ (8001510 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 80014aa:	f001 fc5d 	bl	8002d68 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 80014ae:	2201      	movs	r2, #1
 80014b0:	2110      	movs	r1, #16
 80014b2:	4817      	ldr	r0, [pc, #92]	@ (8001510 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 80014b4:	f001 fc58 	bl	8002d68 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 80014b8:	2200      	movs	r2, #0
 80014ba:	2120      	movs	r1, #32
 80014bc:	4814      	ldr	r0, [pc, #80]	@ (8001510 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 80014be:	f001 fc53 	bl	8002d68 <HAL_GPIO_WritePin>
      break;
 80014c2:	e020      	b.n	8001506 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80014c4:	2201      	movs	r2, #1
 80014c6:	2108      	movs	r1, #8
 80014c8:	4811      	ldr	r0, [pc, #68]	@ (8001510 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 80014ca:	f001 fc4d 	bl	8002d68 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 80014ce:	2201      	movs	r2, #1
 80014d0:	2110      	movs	r1, #16
 80014d2:	480f      	ldr	r0, [pc, #60]	@ (8001510 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 80014d4:	f001 fc48 	bl	8002d68 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 80014d8:	2201      	movs	r2, #1
 80014da:	2120      	movs	r1, #32
 80014dc:	480c      	ldr	r0, [pc, #48]	@ (8001510 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 80014de:	f001 fc43 	bl	8002d68 <HAL_GPIO_WritePin>
      break;
 80014e2:	e010      	b.n	8001506 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80014e4:	2201      	movs	r2, #1
 80014e6:	2108      	movs	r1, #8
 80014e8:	4809      	ldr	r0, [pc, #36]	@ (8001510 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 80014ea:	f001 fc3d 	bl	8002d68 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 80014ee:	2200      	movs	r2, #0
 80014f0:	2110      	movs	r1, #16
 80014f2:	4807      	ldr	r0, [pc, #28]	@ (8001510 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 80014f4:	f001 fc38 	bl	8002d68 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 80014f8:	2201      	movs	r2, #1
 80014fa:	2120      	movs	r1, #32
 80014fc:	4804      	ldr	r0, [pc, #16]	@ (8001510 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 80014fe:	f001 fc33 	bl	8002d68 <HAL_GPIO_WritePin>
      break;
 8001502:	e000      	b.n	8001506 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    default:
      break;    
 8001504:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 8001506:	2300      	movs	r3, #0
}
 8001508:	4618      	mov	r0, r3
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	48000800 	.word	0x48000800

08001514 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_LP_HP;
 8001518:	2300      	movs	r3, #0
}
 800151a:	4618      	mov	r0, r3
 800151c:	46bd      	mov	sp, r7
 800151e:	bc80      	pop	{r7}
 8001520:	4770      	bx	lr

08001522 <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 8001522:	b480      	push	{r7}
 8001524:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 8001526:	2301      	movs	r3, #1
}
 8001528:	4618      	mov	r0, r3
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr

08001530 <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 8001534:	2301      	movs	r3, #1
}
 8001536:	4618      	mov	r0, r3
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr

0800153e <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 800153e:	b480      	push	{r7}
 8001540:	b085      	sub	sp, #20
 8001542:	af00      	add	r7, sp, #0
 8001544:	4603      	mov	r3, r0
 8001546:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8001548:	79fb      	ldrb	r3, [r7, #7]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d102      	bne.n	8001554 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 800154e:	230f      	movs	r3, #15
 8001550:	60fb      	str	r3, [r7, #12]
 8001552:	e001      	b.n	8001558 <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8001554:	2316      	movs	r3, #22
 8001556:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001558:	68fb      	ldr	r3, [r7, #12]
}
 800155a:	4618      	mov	r0, r3
 800155c:	3714      	adds	r7, #20
 800155e:	46bd      	mov	sp, r7
 8001560:	bc80      	pop	{r7}
 8001562:	4770      	bx	lr

08001564 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 8001568:	f7ff ff3a 	bl	80013e0 <BSP_RADIO_Init>
 800156c:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800156e:	4618      	mov	r0, r3
 8001570:	bd80      	pop	{r7, pc}

08001572 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8001572:	b580      	push	{r7, lr}
 8001574:	b082      	sub	sp, #8
 8001576:	af00      	add	r7, sp, #0
 8001578:	4603      	mov	r3, r0
 800157a:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800157c:	79fb      	ldrb	r3, [r7, #7]
 800157e:	4618      	mov	r0, r3
 8001580:	f7ff ff6c 	bl	800145c <BSP_RADIO_ConfigRFSwitch>
 8001584:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 8001586:	4618      	mov	r0, r3
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}

0800158e <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800158e:	b580      	push	{r7, lr}
 8001590:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 8001592:	f7ff ffbf 	bl	8001514 <BSP_RADIO_GetTxConfig>
 8001596:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 8001598:	4618      	mov	r0, r3
 800159a:	bd80      	pop	{r7, pc}

0800159c <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 80015a0:	f7ff ffbf 	bl	8001522 <BSP_RADIO_IsTCXO>
 80015a4:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	bd80      	pop	{r7, pc}

080015aa <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 80015ae:	f7ff ffbf 	bl	8001530 <BSP_RADIO_IsDCDC>
 80015b2:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 80015c2:	79fb      	ldrb	r3, [r7, #7]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff ffba 	bl	800153e <BSP_RADIO_GetRFOMaxPowerConfig>
 80015ca:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3708      	adds	r7, #8
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <SUBGRF_Init>:
static void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size );

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d002      	beq.n	80015e8 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 80015e2:	4a1a      	ldr	r2, [pc, #104]	@ (800164c <SUBGRF_Init+0x78>)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 80015e8:	f7ff fd0e 	bl	8001008 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 80015ec:	2002      	movs	r0, #2
 80015ee:	f000 fff7 	bl	80025e0 <Radio_SMPS_Set>

    ImageCalibrated = false;
 80015f2:	4b17      	ldr	r3, [pc, #92]	@ (8001650 <SUBGRF_Init+0x7c>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 80015f8:	2000      	movs	r0, #0
 80015fa:	f000 f945 	bl	8001888 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 80015fe:	f7ff ffcd 	bl	800159c <RBI_IsTCXO>
 8001602:	4603      	mov	r3, r0
 8001604:	2b01      	cmp	r3, #1
 8001606:	d10e      	bne.n	8001626 <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 8001608:	2140      	movs	r1, #64	@ 0x40
 800160a:	2001      	movs	r0, #1
 800160c:	f000 faac 	bl	8001b68 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8001610:	2100      	movs	r1, #0
 8001612:	f640 1011 	movw	r0, #2321	@ 0x911
 8001616:	f000 fe03 	bl	8002220 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 800161a:	237f      	movs	r3, #127	@ 0x7f
 800161c:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 800161e:	7b38      	ldrb	r0, [r7, #12]
 8001620:	f000 f9b4 	bl	800198c <SUBGRF_Calibrate>
 8001624:	e009      	b.n	800163a <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8001626:	2120      	movs	r1, #32
 8001628:	f640 1011 	movw	r0, #2321	@ 0x911
 800162c:	f000 fdf8 	bl	8002220 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8001630:	2120      	movs	r1, #32
 8001632:	f640 1012 	movw	r0, #2322	@ 0x912
 8001636:	f000 fdf3 	bl	8002220 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 800163a:	f7ff ff93 	bl	8001564 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 800163e:	4b05      	ldr	r3, [pc, #20]	@ (8001654 <SUBGRF_Init+0x80>)
 8001640:	2201      	movs	r2, #1
 8001642:	701a      	strb	r2, [r3, #0]
}
 8001644:	bf00      	nop
 8001646:	3710      	adds	r7, #16
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20000260 	.word	0x20000260
 8001650:	2000025c 	.word	0x2000025c
 8001654:	20000254 	.word	0x20000254

08001658 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
    return OperatingMode;
 800165c:	4b02      	ldr	r3, [pc, #8]	@ (8001668 <SUBGRF_GetOperatingMode+0x10>)
 800165e:	781b      	ldrb	r3, [r3, #0]
}
 8001660:	4618      	mov	r0, r3
 8001662:	46bd      	mov	sp, r7
 8001664:	bc80      	pop	{r7}
 8001666:	4770      	bx	lr
 8001668:	20000254 	.word	0x20000254

0800166c <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	460b      	mov	r3, r1
 8001676:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8001678:	78fb      	ldrb	r3, [r7, #3]
 800167a:	461a      	mov	r2, r3
 800167c:	6879      	ldr	r1, [r7, #4]
 800167e:	2000      	movs	r0, #0
 8001680:	f000 fe3a 	bl	80022f8 <SUBGRF_WriteBuffer>
}
 8001684:	bf00      	nop
 8001686:	3708      	adds	r7, #8
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}

0800168c <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	4613      	mov	r3, r2
 8001698:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 800169a:	2300      	movs	r3, #0
 800169c:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 800169e:	f107 0317 	add.w	r3, r7, #23
 80016a2:	4619      	mov	r1, r3
 80016a4:	68b8      	ldr	r0, [r7, #8]
 80016a6:	f000 fd3d 	bl	8002124 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	79fa      	ldrb	r2, [r7, #7]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d201      	bcs.n	80016b8 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 80016b4:	2301      	movs	r3, #1
 80016b6:	e007      	b.n	80016c8 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 80016b8:	7df8      	ldrb	r0, [r7, #23]
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	461a      	mov	r2, r3
 80016c0:	68f9      	ldr	r1, [r7, #12]
 80016c2:	f000 fe3b 	bl	800233c <SUBGRF_ReadBuffer>

    return 0;
 80016c6:	2300      	movs	r3, #0
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3718      	adds	r7, #24
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	60f8      	str	r0, [r7, #12]
 80016d8:	460b      	mov	r3, r1
 80016da:	607a      	str	r2, [r7, #4]
 80016dc:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 80016de:	7afb      	ldrb	r3, [r7, #11]
 80016e0:	4619      	mov	r1, r3
 80016e2:	68f8      	ldr	r0, [r7, #12]
 80016e4:	f7ff ffc2 	bl	800166c <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f000 f8e9 	bl	80018c0 <SUBGRF_SetTx>
}
 80016ee:	bf00      	nop
 80016f0:	3710      	adds	r7, #16
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}

080016f6 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 80016f6:	b580      	push	{r7, lr}
 80016f8:	b082      	sub	sp, #8
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 80016fe:	2208      	movs	r2, #8
 8001700:	6879      	ldr	r1, [r7, #4]
 8001702:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 8001706:	f000 fdb3 	bl	8002270 <SUBGRF_WriteRegisters>
    return 0;
 800170a:	2300      	movs	r3, #0
}
 800170c:	4618      	mov	r0, r3
 800170e:	3708      	adds	r7, #8
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	4603      	mov	r3, r0
 800171c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 800171e:	88fb      	ldrh	r3, [r7, #6]
 8001720:	0a1b      	lsrs	r3, r3, #8
 8001722:	b29b      	uxth	r3, r3
 8001724:	b2db      	uxtb	r3, r3
 8001726:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8001728:	88fb      	ldrh	r3, [r7, #6]
 800172a:	b2db      	uxtb	r3, r3
 800172c:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800172e:	f000 fa9f 	bl	8001c70 <SUBGRF_GetPacketType>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d108      	bne.n	800174a <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8001738:	f107 030c 	add.w	r3, r7, #12
 800173c:	2202      	movs	r2, #2
 800173e:	4619      	mov	r1, r3
 8001740:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 8001744:	f000 fd94 	bl	8002270 <SUBGRF_WriteRegisters>
            break;
 8001748:	e000      	b.n	800174c <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 800174a:	bf00      	nop
    }
}
 800174c:	bf00      	nop
 800174e:	3710      	adds	r7, #16
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}

08001754 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 800175e:	88fb      	ldrh	r3, [r7, #6]
 8001760:	0a1b      	lsrs	r3, r3, #8
 8001762:	b29b      	uxth	r3, r3
 8001764:	b2db      	uxtb	r3, r3
 8001766:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8001768:	88fb      	ldrh	r3, [r7, #6]
 800176a:	b2db      	uxtb	r3, r3
 800176c:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800176e:	f000 fa7f 	bl	8001c70 <SUBGRF_GetPacketType>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d108      	bne.n	800178a <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8001778:	f107 030c 	add.w	r3, r7, #12
 800177c:	2202      	movs	r2, #2
 800177e:	4619      	mov	r1, r3
 8001780:	f240 60be 	movw	r0, #1726	@ 0x6be
 8001784:	f000 fd74 	bl	8002270 <SUBGRF_WriteRegisters>
            break;
 8001788:	e000      	b.n	800178c <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 800178a:	bf00      	nop
    }
}
 800178c:	bf00      	nop
 800178e:	3710      	adds	r7, #16
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}

08001794 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	4603      	mov	r3, r0
 800179c:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 800179e:	2300      	movs	r3, #0
 80017a0:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 80017a2:	f000 fa65 	bl	8001c70 <SUBGRF_GetPacketType>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d121      	bne.n	80017f0 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 80017ac:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 80017b0:	f000 fd4a 	bl	8002248 <SUBGRF_ReadRegister>
 80017b4:	4603      	mov	r3, r0
 80017b6:	f023 0301 	bic.w	r3, r3, #1
 80017ba:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 80017bc:	88fb      	ldrh	r3, [r7, #6]
 80017be:	0a1b      	lsrs	r3, r3, #8
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	b25b      	sxtb	r3, r3
 80017c4:	f003 0301 	and.w	r3, r3, #1
 80017c8:	b25a      	sxtb	r2, r3
 80017ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	b25b      	sxtb	r3, r3
 80017d2:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 80017d4:	7bfb      	ldrb	r3, [r7, #15]
 80017d6:	4619      	mov	r1, r3
 80017d8:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 80017dc:	f000 fd20 	bl	8002220 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 80017e0:	88fb      	ldrh	r3, [r7, #6]
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	4619      	mov	r1, r3
 80017e6:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 80017ea:	f000 fd19 	bl	8002220 <SUBGRF_WriteRegister>
            break;
 80017ee:	e000      	b.n	80017f2 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 80017f0:	bf00      	nop
    }
}
 80017f2:	bf00      	nop
 80017f4:	3710      	adds	r7, #16
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}

080017fa <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b082      	sub	sp, #8
 80017fe:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 8001800:	2300      	movs	r3, #0
 8001802:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 8001804:	2300      	movs	r3, #0
 8001806:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 8001808:	2300      	movs	r3, #0
 800180a:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 800180c:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8001810:	f000 fd1a 	bl	8002248 <SUBGRF_ReadRegister>
 8001814:	4603      	mov	r3, r0
 8001816:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 8001818:	79fb      	ldrb	r3, [r7, #7]
 800181a:	f023 0301 	bic.w	r3, r3, #1
 800181e:	b2db      	uxtb	r3, r3
 8001820:	4619      	mov	r1, r3
 8001822:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8001826:	f000 fcfb 	bl	8002220 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 800182a:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 800182e:	f000 fd0b 	bl	8002248 <SUBGRF_ReadRegister>
 8001832:	4603      	mov	r3, r0
 8001834:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 8001836:	79bb      	ldrb	r3, [r7, #6]
 8001838:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800183c:	b2db      	uxtb	r3, r3
 800183e:	4619      	mov	r1, r3
 8001840:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8001844:	f000 fcec 	bl	8002220 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8001848:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 800184c:	f000 f858 	bl	8001900 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8001850:	463b      	mov	r3, r7
 8001852:	2204      	movs	r2, #4
 8001854:	4619      	mov	r1, r3
 8001856:	f640 0019 	movw	r0, #2073	@ 0x819
 800185a:	f000 fd2b 	bl	80022b4 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 800185e:	2000      	movs	r0, #0
 8001860:	f000 f812 	bl	8001888 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 8001864:	79fb      	ldrb	r3, [r7, #7]
 8001866:	4619      	mov	r1, r3
 8001868:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 800186c:	f000 fcd8 	bl	8002220 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 8001870:	79bb      	ldrb	r3, [r7, #6]
 8001872:	4619      	mov	r1, r3
 8001874:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8001878:	f000 fcd2 	bl	8002220 <SUBGRF_WriteRegister>

    return number;
 800187c:	683b      	ldr	r3, [r7, #0]
}
 800187e:	4618      	mov	r0, r3
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
	...

08001888 <SUBGRF_SetStandby>:
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
    OperatingMode = MODE_SLEEP;
}

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	4603      	mov	r3, r0
 8001890:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 8001892:	1dfb      	adds	r3, r7, #7
 8001894:	2201      	movs	r2, #1
 8001896:	4619      	mov	r1, r3
 8001898:	2080      	movs	r0, #128	@ 0x80
 800189a:	f000 fd71 	bl	8002380 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 800189e:	79fb      	ldrb	r3, [r7, #7]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d103      	bne.n	80018ac <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 80018a4:	4b05      	ldr	r3, [pc, #20]	@ (80018bc <SUBGRF_SetStandby+0x34>)
 80018a6:	2201      	movs	r2, #1
 80018a8:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 80018aa:	e002      	b.n	80018b2 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 80018ac:	4b03      	ldr	r3, [pc, #12]	@ (80018bc <SUBGRF_SetStandby+0x34>)
 80018ae:	2202      	movs	r2, #2
 80018b0:	701a      	strb	r2, [r3, #0]
}
 80018b2:	bf00      	nop
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20000254 	.word	0x20000254

080018c0 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 80018c8:	4b0c      	ldr	r3, [pc, #48]	@ (80018fc <SUBGRF_SetTx+0x3c>)
 80018ca:	2204      	movs	r2, #4
 80018cc:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	0c1b      	lsrs	r3, r3, #16
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	0a1b      	lsrs	r3, r3, #8
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 80018e4:	f107 030c 	add.w	r3, r7, #12
 80018e8:	2203      	movs	r2, #3
 80018ea:	4619      	mov	r1, r3
 80018ec:	2083      	movs	r0, #131	@ 0x83
 80018ee:	f000 fd47 	bl	8002380 <SUBGRF_WriteCommand>
}
 80018f2:	bf00      	nop
 80018f4:	3710      	adds	r7, #16
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	20000254 	.word	0x20000254

08001900 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8001908:	4b0c      	ldr	r3, [pc, #48]	@ (800193c <SUBGRF_SetRx+0x3c>)
 800190a:	2205      	movs	r2, #5
 800190c:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	0c1b      	lsrs	r3, r3, #16
 8001912:	b2db      	uxtb	r3, r3
 8001914:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	0a1b      	lsrs	r3, r3, #8
 800191a:	b2db      	uxtb	r3, r3
 800191c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	b2db      	uxtb	r3, r3
 8001922:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8001924:	f107 030c 	add.w	r3, r7, #12
 8001928:	2203      	movs	r2, #3
 800192a:	4619      	mov	r1, r3
 800192c:	2082      	movs	r0, #130	@ 0x82
 800192e:	f000 fd27 	bl	8002380 <SUBGRF_WriteCommand>
}
 8001932:	bf00      	nop
 8001934:	3710      	adds	r7, #16
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	20000254 	.word	0x20000254

08001940 <SUBGRF_SetStopRxTimerOnPreambleDetect>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
}

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	4603      	mov	r3, r0
 8001948:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 800194a:	1dfb      	adds	r3, r7, #7
 800194c:	2201      	movs	r2, #1
 800194e:	4619      	mov	r1, r3
 8001950:	209f      	movs	r0, #159	@ 0x9f
 8001952:	f000 fd15 	bl	8002380 <SUBGRF_WriteCommand>
}
 8001956:	bf00      	nop
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}

0800195e <SUBGRF_SetRegulatorMode>:
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
    }
}

void SUBGRF_SetRegulatorMode( void )
{
 800195e:	b580      	push	{r7, lr}
 8001960:	b082      	sub	sp, #8
 8001962:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 8001964:	f7ff fe21 	bl	80015aa <RBI_IsDCDC>
 8001968:	4603      	mov	r3, r0
 800196a:	2b01      	cmp	r3, #1
 800196c:	d102      	bne.n	8001974 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 800196e:	2301      	movs	r3, #1
 8001970:	71fb      	strb	r3, [r7, #7]
 8001972:	e001      	b.n	8001978 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 8001974:	2300      	movs	r3, #0
 8001976:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 8001978:	1dfb      	adds	r3, r7, #7
 800197a:	2201      	movs	r2, #1
 800197c:	4619      	mov	r1, r3
 800197e:	2096      	movs	r0, #150	@ 0x96
 8001980:	f000 fcfe 	bl	8002380 <SUBGRF_WriteCommand>
}
 8001984:	bf00      	nop
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8001994:	793b      	ldrb	r3, [r7, #4]
 8001996:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800199a:	b2db      	uxtb	r3, r3
 800199c:	b25b      	sxtb	r3, r3
 800199e:	019b      	lsls	r3, r3, #6
 80019a0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 80019a2:	793b      	ldrb	r3, [r7, #4]
 80019a4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80019a8:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80019aa:	b25b      	sxtb	r3, r3
 80019ac:	015b      	lsls	r3, r3, #5
 80019ae:	b25b      	sxtb	r3, r3
 80019b0:	4313      	orrs	r3, r2
 80019b2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 80019b4:	793b      	ldrb	r3, [r7, #4]
 80019b6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80019ba:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 80019bc:	b25b      	sxtb	r3, r3
 80019be:	011b      	lsls	r3, r3, #4
 80019c0:	b25b      	sxtb	r3, r3
 80019c2:	4313      	orrs	r3, r2
 80019c4:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 80019c6:	793b      	ldrb	r3, [r7, #4]
 80019c8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80019cc:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 80019ce:	b25b      	sxtb	r3, r3
 80019d0:	00db      	lsls	r3, r3, #3
 80019d2:	b25b      	sxtb	r3, r3
 80019d4:	4313      	orrs	r3, r2
 80019d6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 80019d8:	793b      	ldrb	r3, [r7, #4]
 80019da:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80019de:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 80019e0:	b25b      	sxtb	r3, r3
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	b25b      	sxtb	r3, r3
 80019e6:	4313      	orrs	r3, r2
 80019e8:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 80019ea:	793b      	ldrb	r3, [r7, #4]
 80019ec:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80019f0:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 80019f2:	b25b      	sxtb	r3, r3
 80019f4:	005b      	lsls	r3, r3, #1
 80019f6:	b25b      	sxtb	r3, r3
 80019f8:	4313      	orrs	r3, r2
 80019fa:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 80019fc:	793b      	ldrb	r3, [r7, #4]
 80019fe:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8001a06:	4313      	orrs	r3, r2
 8001a08:	b25b      	sxtb	r3, r3
 8001a0a:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8001a0c:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 8001a0e:	f107 030f 	add.w	r3, r7, #15
 8001a12:	2201      	movs	r2, #1
 8001a14:	4619      	mov	r1, r3
 8001a16:	2089      	movs	r0, #137	@ 0x89
 8001a18:	f000 fcb2 	bl	8002380 <SUBGRF_WriteCommand>
}
 8001a1c:	bf00      	nop
 8001a1e:	3710      	adds	r7, #16
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	4a1b      	ldr	r2, [pc, #108]	@ (8001a9c <SUBGRF_CalibrateImage+0x78>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d904      	bls.n	8001a3e <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 8001a34:	23e1      	movs	r3, #225	@ 0xe1
 8001a36:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 8001a38:	23e9      	movs	r3, #233	@ 0xe9
 8001a3a:	737b      	strb	r3, [r7, #13]
 8001a3c:	e022      	b.n	8001a84 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4a17      	ldr	r2, [pc, #92]	@ (8001aa0 <SUBGRF_CalibrateImage+0x7c>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d904      	bls.n	8001a50 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 8001a46:	23d7      	movs	r3, #215	@ 0xd7
 8001a48:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 8001a4a:	23db      	movs	r3, #219	@ 0xdb
 8001a4c:	737b      	strb	r3, [r7, #13]
 8001a4e:	e019      	b.n	8001a84 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	4a14      	ldr	r2, [pc, #80]	@ (8001aa4 <SUBGRF_CalibrateImage+0x80>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d904      	bls.n	8001a62 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 8001a58:	23c1      	movs	r3, #193	@ 0xc1
 8001a5a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 8001a5c:	23c5      	movs	r3, #197	@ 0xc5
 8001a5e:	737b      	strb	r3, [r7, #13]
 8001a60:	e010      	b.n	8001a84 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4a10      	ldr	r2, [pc, #64]	@ (8001aa8 <SUBGRF_CalibrateImage+0x84>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d904      	bls.n	8001a74 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 8001a6a:	2375      	movs	r3, #117	@ 0x75
 8001a6c:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 8001a6e:	2381      	movs	r3, #129	@ 0x81
 8001a70:	737b      	strb	r3, [r7, #13]
 8001a72:	e007      	b.n	8001a84 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	4a0d      	ldr	r2, [pc, #52]	@ (8001aac <SUBGRF_CalibrateImage+0x88>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d903      	bls.n	8001a84 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 8001a7c:	236b      	movs	r3, #107	@ 0x6b
 8001a7e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 8001a80:	236f      	movs	r3, #111	@ 0x6f
 8001a82:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 8001a84:	f107 030c 	add.w	r3, r7, #12
 8001a88:	2202      	movs	r2, #2
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	2098      	movs	r0, #152	@ 0x98
 8001a8e:	f000 fc77 	bl	8002380 <SUBGRF_WriteCommand>
}
 8001a92:	bf00      	nop
 8001a94:	3710      	adds	r7, #16
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	35a4e900 	.word	0x35a4e900
 8001aa0:	32a9f880 	.word	0x32a9f880
 8001aa4:	2de54480 	.word	0x2de54480
 8001aa8:	1b6b0b00 	.word	0x1b6b0b00
 8001aac:	1954fc40 	.word	0x1954fc40

08001ab0 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8001ab0:	b590      	push	{r4, r7, lr}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4604      	mov	r4, r0
 8001ab8:	4608      	mov	r0, r1
 8001aba:	4611      	mov	r1, r2
 8001abc:	461a      	mov	r2, r3
 8001abe:	4623      	mov	r3, r4
 8001ac0:	71fb      	strb	r3, [r7, #7]
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	71bb      	strb	r3, [r7, #6]
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	717b      	strb	r3, [r7, #5]
 8001aca:	4613      	mov	r3, r2
 8001acc:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 8001ace:	79fb      	ldrb	r3, [r7, #7]
 8001ad0:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 8001ad2:	79bb      	ldrb	r3, [r7, #6]
 8001ad4:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 8001ad6:	797b      	ldrb	r3, [r7, #5]
 8001ad8:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 8001ada:	793b      	ldrb	r3, [r7, #4]
 8001adc:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8001ade:	f107 030c 	add.w	r3, r7, #12
 8001ae2:	2204      	movs	r2, #4
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	2095      	movs	r0, #149	@ 0x95
 8001ae8:	f000 fc4a 	bl	8002380 <SUBGRF_WriteCommand>
}
 8001aec:	bf00      	nop
 8001aee:	3714      	adds	r7, #20
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd90      	pop	{r4, r7, pc}

08001af4 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 8001af4:	b590      	push	{r4, r7, lr}
 8001af6:	b085      	sub	sp, #20
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	4604      	mov	r4, r0
 8001afc:	4608      	mov	r0, r1
 8001afe:	4611      	mov	r1, r2
 8001b00:	461a      	mov	r2, r3
 8001b02:	4623      	mov	r3, r4
 8001b04:	80fb      	strh	r3, [r7, #6]
 8001b06:	4603      	mov	r3, r0
 8001b08:	80bb      	strh	r3, [r7, #4]
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	807b      	strh	r3, [r7, #2]
 8001b0e:	4613      	mov	r3, r2
 8001b10:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8001b12:	88fb      	ldrh	r3, [r7, #6]
 8001b14:	0a1b      	lsrs	r3, r3, #8
 8001b16:	b29b      	uxth	r3, r3
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8001b1c:	88fb      	ldrh	r3, [r7, #6]
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8001b22:	88bb      	ldrh	r3, [r7, #4]
 8001b24:	0a1b      	lsrs	r3, r3, #8
 8001b26:	b29b      	uxth	r3, r3
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8001b2c:	88bb      	ldrh	r3, [r7, #4]
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8001b32:	887b      	ldrh	r3, [r7, #2]
 8001b34:	0a1b      	lsrs	r3, r3, #8
 8001b36:	b29b      	uxth	r3, r3
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8001b3c:	887b      	ldrh	r3, [r7, #2]
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8001b42:	883b      	ldrh	r3, [r7, #0]
 8001b44:	0a1b      	lsrs	r3, r3, #8
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8001b4c:	883b      	ldrh	r3, [r7, #0]
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8001b52:	f107 0308 	add.w	r3, r7, #8
 8001b56:	2208      	movs	r2, #8
 8001b58:	4619      	mov	r1, r3
 8001b5a:	2008      	movs	r0, #8
 8001b5c:	f000 fc10 	bl	8002380 <SUBGRF_WriteCommand>
}
 8001b60:	bf00      	nop
 8001b62:	3714      	adds	r7, #20
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd90      	pop	{r4, r7, pc}

08001b68 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	4603      	mov	r3, r0
 8001b70:	6039      	str	r1, [r7, #0]
 8001b72:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 8001b74:	79fb      	ldrb	r3, [r7, #7]
 8001b76:	f003 0307 	and.w	r3, r3, #7
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	0c1b      	lsrs	r3, r3, #16
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	0a1b      	lsrs	r3, r3, #8
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8001b94:	f107 030c 	add.w	r3, r7, #12
 8001b98:	2204      	movs	r2, #4
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	2097      	movs	r0, #151	@ 0x97
 8001b9e:	f000 fbef 	bl	8002380 <SUBGRF_WriteCommand>
}
 8001ba2:	bf00      	nop
 8001ba4:	3710      	adds	r7, #16
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
	...

08001bac <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 8001bac:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001bb0:	b084      	sub	sp, #16
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 8001bba:	4b1d      	ldr	r3, [pc, #116]	@ (8001c30 <SUBGRF_SetRfFrequency+0x84>)
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	f083 0301 	eor.w	r3, r3, #1
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d005      	beq.n	8001bd4 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 8001bc8:	6878      	ldr	r0, [r7, #4]
 8001bca:	f7ff ff2b 	bl	8001a24 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8001bce:	4b18      	ldr	r3, [pc, #96]	@ (8001c30 <SUBGRF_SetRfFrequency+0x84>)
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	461c      	mov	r4, r3
 8001bda:	4615      	mov	r5, r2
 8001bdc:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 8001be0:	ea4f 6844 	mov.w	r8, r4, lsl #25
 8001be4:	4a13      	ldr	r2, [pc, #76]	@ (8001c34 <SUBGRF_SetRfFrequency+0x88>)
 8001be6:	f04f 0300 	mov.w	r3, #0
 8001bea:	4640      	mov	r0, r8
 8001bec:	4649      	mov	r1, r9
 8001bee:	f7fe fb1f 	bl	8000230 <__aeabi_uldivmod>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	0e1b      	lsrs	r3, r3, #24
 8001bfe:	b2db      	uxtb	r3, r3
 8001c00:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	0c1b      	lsrs	r3, r3, #16
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	0a1b      	lsrs	r3, r3, #8
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8001c18:	f107 0308 	add.w	r3, r7, #8
 8001c1c:	2204      	movs	r2, #4
 8001c1e:	4619      	mov	r1, r3
 8001c20:	2086      	movs	r0, #134	@ 0x86
 8001c22:	f000 fbad 	bl	8002380 <SUBGRF_WriteCommand>
}
 8001c26:	bf00      	nop
 8001c28:	3710      	adds	r7, #16
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001c30:	2000025c 	.word	0x2000025c
 8001c34:	01e84800 	.word	0x01e84800

08001c38 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	4603      	mov	r3, r0
 8001c40:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 8001c42:	79fa      	ldrb	r2, [r7, #7]
 8001c44:	4b09      	ldr	r3, [pc, #36]	@ (8001c6c <SUBGRF_SetPacketType+0x34>)
 8001c46:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 8001c48:	79fb      	ldrb	r3, [r7, #7]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d104      	bne.n	8001c58 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 8001c4e:	2100      	movs	r1, #0
 8001c50:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8001c54:	f000 fae4 	bl	8002220 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8001c58:	1dfb      	adds	r3, r7, #7
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	208a      	movs	r0, #138	@ 0x8a
 8001c60:	f000 fb8e 	bl	8002380 <SUBGRF_WriteCommand>
}
 8001c64:	bf00      	nop
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	20000255 	.word	0x20000255

08001c70 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
    return PacketType;
 8001c74:	4b02      	ldr	r3, [pc, #8]	@ (8001c80 <SUBGRF_GetPacketType+0x10>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bc80      	pop	{r7}
 8001c7e:	4770      	bx	lr
 8001c80:	20000255 	.word	0x20000255

08001c84 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	71fb      	strb	r3, [r7, #7]
 8001c8e:	460b      	mov	r3, r1
 8001c90:	71bb      	strb	r3, [r7, #6]
 8001c92:	4613      	mov	r3, r2
 8001c94:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 8001c96:	79fb      	ldrb	r3, [r7, #7]
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d149      	bne.n	8001d30 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 8001c9c:	2000      	movs	r0, #0
 8001c9e:	f7ff fc8b 	bl	80015b8 <RBI_GetRFOMaxPowerConfig>
 8001ca2:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 8001ca4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001ca8:	68fa      	ldr	r2, [r7, #12]
 8001caa:	429a      	cmp	r2, r3
 8001cac:	da01      	bge.n	8001cb2 <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	2b0e      	cmp	r3, #14
 8001cb6:	d10e      	bne.n	8001cd6 <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 8001cb8:	2301      	movs	r3, #1
 8001cba:	2201      	movs	r2, #1
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	2004      	movs	r0, #4
 8001cc0:	f7ff fef6 	bl	8001ab0 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8001cc4:	79ba      	ldrb	r2, [r7, #6]
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	1ad3      	subs	r3, r2, r3
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	330e      	adds	r3, #14
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	71bb      	strb	r3, [r7, #6]
 8001cd4:	e01f      	b.n	8001d16 <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	2b0a      	cmp	r3, #10
 8001cda:	d10e      	bne.n	8001cfa <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 8001cdc:	2301      	movs	r3, #1
 8001cde:	2201      	movs	r2, #1
 8001ce0:	2100      	movs	r1, #0
 8001ce2:	2001      	movs	r0, #1
 8001ce4:	f7ff fee4 	bl	8001ab0 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 8001ce8:	79ba      	ldrb	r2, [r7, #6]
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	1ad3      	subs	r3, r2, r3
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	330d      	adds	r3, #13
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	71bb      	strb	r3, [r7, #6]
 8001cf8:	e00d      	b.n	8001d16 <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x06, 0x00, 0x01, 0x01);
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	2100      	movs	r1, #0
 8001d00:	2006      	movs	r0, #6
 8001d02:	f7ff fed5 	bl	8001ab0 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8001d06:	79ba      	ldrb	r2, [r7, #6]
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	330e      	adds	r3, #14
 8001d12:	b2db      	uxtb	r3, r3
 8001d14:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 8001d16:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001d1a:	f113 0f11 	cmn.w	r3, #17
 8001d1e:	da01      	bge.n	8001d24 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 8001d20:	23ef      	movs	r3, #239	@ 0xef
 8001d22:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 8001d24:	2118      	movs	r1, #24
 8001d26:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 8001d2a:	f000 fa79 	bl	8002220 <SUBGRF_WriteRegister>
 8001d2e:	e067      	b.n	8001e00 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 8001d30:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 8001d34:	f000 fa88 	bl	8002248 <SUBGRF_ReadRegister>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	f043 031e 	orr.w	r3, r3, #30
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	4619      	mov	r1, r3
 8001d42:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 8001d46:	f000 fa6b 	bl	8002220 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 8001d4a:	2001      	movs	r0, #1
 8001d4c:	f7ff fc34 	bl	80015b8 <RBI_GetRFOMaxPowerConfig>
 8001d50:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 8001d52:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001d56:	68fa      	ldr	r2, [r7, #12]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	da01      	bge.n	8001d60 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	2b14      	cmp	r3, #20
 8001d64:	d10e      	bne.n	8001d84 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 8001d66:	2301      	movs	r3, #1
 8001d68:	2200      	movs	r2, #0
 8001d6a:	2105      	movs	r1, #5
 8001d6c:	2003      	movs	r0, #3
 8001d6e:	f7ff fe9f 	bl	8001ab0 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8001d72:	79ba      	ldrb	r2, [r7, #6]
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	3316      	adds	r3, #22
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	71bb      	strb	r3, [r7, #6]
 8001d82:	e031      	b.n	8001de8 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	2b11      	cmp	r3, #17
 8001d88:	d10e      	bne.n	8001da8 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	2103      	movs	r1, #3
 8001d90:	2002      	movs	r0, #2
 8001d92:	f7ff fe8d 	bl	8001ab0 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8001d96:	79ba      	ldrb	r2, [r7, #6]
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	b2db      	uxtb	r3, r3
 8001da0:	3316      	adds	r3, #22
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	71bb      	strb	r3, [r7, #6]
 8001da6:	e01f      	b.n	8001de8 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2b0e      	cmp	r3, #14
 8001dac:	d10e      	bne.n	8001dcc <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 8001dae:	2301      	movs	r3, #1
 8001db0:	2200      	movs	r2, #0
 8001db2:	2102      	movs	r1, #2
 8001db4:	2002      	movs	r0, #2
 8001db6:	f7ff fe7b 	bl	8001ab0 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8001dba:	79ba      	ldrb	r2, [r7, #6]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	330e      	adds	r3, #14
 8001dc6:	b2db      	uxtb	r3, r3
 8001dc8:	71bb      	strb	r3, [r7, #6]
 8001dca:	e00d      	b.n	8001de8 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 8001dcc:	2301      	movs	r3, #1
 8001dce:	2200      	movs	r2, #0
 8001dd0:	2107      	movs	r1, #7
 8001dd2:	2004      	movs	r0, #4
 8001dd4:	f7ff fe6c 	bl	8001ab0 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8001dd8:	79ba      	ldrb	r2, [r7, #6]
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	3316      	adds	r3, #22
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 8001de8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001dec:	f113 0f09 	cmn.w	r3, #9
 8001df0:	da01      	bge.n	8001df6 <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 8001df2:	23f7      	movs	r3, #247	@ 0xf7
 8001df4:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 8001df6:	2138      	movs	r1, #56	@ 0x38
 8001df8:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 8001dfc:	f000 fa10 	bl	8002220 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 8001e00:	79bb      	ldrb	r3, [r7, #6]
 8001e02:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 8001e04:	797b      	ldrb	r3, [r7, #5]
 8001e06:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 8001e08:	f107 0308 	add.w	r3, r7, #8
 8001e0c:	2202      	movs	r2, #2
 8001e0e:	4619      	mov	r1, r3
 8001e10:	208e      	movs	r0, #142	@ 0x8e
 8001e12:	f000 fab5 	bl	8002380 <SUBGRF_WriteCommand>
}
 8001e16:	bf00      	nop
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
	...

08001e20 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 8001e20:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001e24:	b086      	sub	sp, #24
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8001e2e:	f107 0308 	add.w	r3, r7, #8
 8001e32:	2200      	movs	r2, #0
 8001e34:	601a      	str	r2, [r3, #0]
 8001e36:	605a      	str	r2, [r3, #4]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	781a      	ldrb	r2, [r3, #0]
 8001e3c:	4b5c      	ldr	r3, [pc, #368]	@ (8001fb0 <SUBGRF_SetModulationParams+0x190>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d004      	beq.n	8001e4e <SUBGRF_SetModulationParams+0x2e>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f7ff fef5 	bl	8001c38 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	2b03      	cmp	r3, #3
 8001e54:	f200 80a5 	bhi.w	8001fa2 <SUBGRF_SetModulationParams+0x182>
 8001e58:	a201      	add	r2, pc, #4	@ (adr r2, 8001e60 <SUBGRF_SetModulationParams+0x40>)
 8001e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e5e:	bf00      	nop
 8001e60:	08001e71 	.word	0x08001e71
 8001e64:	08001f31 	.word	0x08001f31
 8001e68:	08001ef3 	.word	0x08001ef3
 8001e6c:	08001f5f 	.word	0x08001f5f
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8001e70:	2308      	movs	r3, #8
 8001e72:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	4a4e      	ldr	r2, [pc, #312]	@ (8001fb4 <SUBGRF_SetModulationParams+0x194>)
 8001e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e7e:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	0c1b      	lsrs	r3, r3, #16
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	0a1b      	lsrs	r3, r3, #8
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	7b1b      	ldrb	r3, [r3, #12]
 8001e9a:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	7b5b      	ldrb	r3, [r3, #13]
 8001ea0:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	461c      	mov	r4, r3
 8001eaa:	4615      	mov	r5, r2
 8001eac:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 8001eb0:	ea4f 6844 	mov.w	r8, r4, lsl #25
 8001eb4:	4a40      	ldr	r2, [pc, #256]	@ (8001fb8 <SUBGRF_SetModulationParams+0x198>)
 8001eb6:	f04f 0300 	mov.w	r3, #0
 8001eba:	4640      	mov	r0, r8
 8001ebc:	4649      	mov	r1, r9
 8001ebe:	f7fe f9b7 	bl	8000230 <__aeabi_uldivmod>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	0c1b      	lsrs	r3, r3, #16
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	0a1b      	lsrs	r3, r3, #8
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8001ee0:	7cfb      	ldrb	r3, [r7, #19]
 8001ee2:	b29a      	uxth	r2, r3
 8001ee4:	f107 0308 	add.w	r3, r7, #8
 8001ee8:	4619      	mov	r1, r3
 8001eea:	208b      	movs	r0, #139	@ 0x8b
 8001eec:	f000 fa48 	bl	8002380 <SUBGRF_WriteCommand>
        break;
 8001ef0:	e058      	b.n	8001fa4 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_BPSK:
        n = 4;
 8001ef2:	2304      	movs	r3, #4
 8001ef4:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	691b      	ldr	r3, [r3, #16]
 8001efa:	4a2e      	ldr	r2, [pc, #184]	@ (8001fb4 <SUBGRF_SetModulationParams+0x194>)
 8001efc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f00:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	0c1b      	lsrs	r3, r3, #16
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	0a1b      	lsrs	r3, r3, #8
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	7d1b      	ldrb	r3, [r3, #20]
 8001f1c:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8001f1e:	7cfb      	ldrb	r3, [r7, #19]
 8001f20:	b29a      	uxth	r2, r3
 8001f22:	f107 0308 	add.w	r3, r7, #8
 8001f26:	4619      	mov	r1, r3
 8001f28:	208b      	movs	r0, #139	@ 0x8b
 8001f2a:	f000 fa29 	bl	8002380 <SUBGRF_WriteCommand>
        break;
 8001f2e:	e039      	b.n	8001fa4 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_LORA:
        n = 4;
 8001f30:	2304      	movs	r3, #4
 8001f32:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	7e1b      	ldrb	r3, [r3, #24]
 8001f38:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	7e5b      	ldrb	r3, [r3, #25]
 8001f3e:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	7e9b      	ldrb	r3, [r3, #26]
 8001f44:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	7edb      	ldrb	r3, [r3, #27]
 8001f4a:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8001f4c:	7cfb      	ldrb	r3, [r7, #19]
 8001f4e:	b29a      	uxth	r2, r3
 8001f50:	f107 0308 	add.w	r3, r7, #8
 8001f54:	4619      	mov	r1, r3
 8001f56:	208b      	movs	r0, #139	@ 0x8b
 8001f58:	f000 fa12 	bl	8002380 <SUBGRF_WriteCommand>

        break;
 8001f5c:	e022      	b.n	8001fa4 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_GMSK:
        n = 5;
 8001f5e:	2305      	movs	r3, #5
 8001f60:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	4a13      	ldr	r2, [pc, #76]	@ (8001fb4 <SUBGRF_SetModulationParams+0x194>)
 8001f68:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f6c:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	0c1b      	lsrs	r3, r3, #16
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	0a1b      	lsrs	r3, r3, #8
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	7b1b      	ldrb	r3, [r3, #12]
 8001f88:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	7b5b      	ldrb	r3, [r3, #13]
 8001f8e:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8001f90:	7cfb      	ldrb	r3, [r7, #19]
 8001f92:	b29a      	uxth	r2, r3
 8001f94:	f107 0308 	add.w	r3, r7, #8
 8001f98:	4619      	mov	r1, r3
 8001f9a:	208b      	movs	r0, #139	@ 0x8b
 8001f9c:	f000 f9f0 	bl	8002380 <SUBGRF_WriteCommand>
        break;
 8001fa0:	e000      	b.n	8001fa4 <SUBGRF_SetModulationParams+0x184>
    default:
    case PACKET_TYPE_NONE:
      break;
 8001fa2:	bf00      	nop
    }
}
 8001fa4:	bf00      	nop
 8001fa6:	3718      	adds	r7, #24
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001fae:	bf00      	nop
 8001fb0:	20000255 	.word	0x20000255
 8001fb4:	3d090000 	.word	0x3d090000
 8001fb8:	01e84800 	.word	0x01e84800

08001fbc <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8001fc8:	f107 030c 	add.w	r3, r7, #12
 8001fcc:	2200      	movs	r2, #0
 8001fce:	601a      	str	r2, [r3, #0]
 8001fd0:	605a      	str	r2, [r3, #4]
 8001fd2:	721a      	strb	r2, [r3, #8]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	781a      	ldrb	r2, [r3, #0]
 8001fd8:	4b44      	ldr	r3, [pc, #272]	@ (80020ec <SUBGRF_SetPacketParams+0x130>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d004      	beq.n	8001fea <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f7ff fe27 	bl	8001c38 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	2b03      	cmp	r3, #3
 8001ff0:	d878      	bhi.n	80020e4 <SUBGRF_SetPacketParams+0x128>
 8001ff2:	a201      	add	r2, pc, #4	@ (adr r2, 8001ff8 <SUBGRF_SetPacketParams+0x3c>)
 8001ff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ff8:	08002009 	.word	0x08002009
 8001ffc:	08002099 	.word	0x08002099
 8002000:	0800208d 	.word	0x0800208d
 8002004:	08002009 	.word	0x08002009
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	7a5b      	ldrb	r3, [r3, #9]
 800200c:	2bf1      	cmp	r3, #241	@ 0xf1
 800200e:	d10a      	bne.n	8002026 <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8002010:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002014:	f7ff fb7e 	bl	8001714 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8002018:	f248 0005 	movw	r0, #32773	@ 0x8005
 800201c:	f7ff fb9a 	bl	8001754 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8002020:	2302      	movs	r3, #2
 8002022:	75bb      	strb	r3, [r7, #22]
 8002024:	e011      	b.n	800204a <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	7a5b      	ldrb	r3, [r3, #9]
 800202a:	2bf2      	cmp	r3, #242	@ 0xf2
 800202c:	d10a      	bne.n	8002044 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 800202e:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 8002032:	f7ff fb6f 	bl	8001714 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 8002036:	f241 0021 	movw	r0, #4129	@ 0x1021
 800203a:	f7ff fb8b 	bl	8001754 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 800203e:	2306      	movs	r3, #6
 8002040:	75bb      	strb	r3, [r7, #22]
 8002042:	e002      	b.n	800204a <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	7a5b      	ldrb	r3, [r3, #9]
 8002048:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 800204a:	2309      	movs	r3, #9
 800204c:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	885b      	ldrh	r3, [r3, #2]
 8002052:	0a1b      	lsrs	r3, r3, #8
 8002054:	b29b      	uxth	r3, r3
 8002056:	b2db      	uxtb	r3, r3
 8002058:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	885b      	ldrh	r3, [r3, #2]
 800205e:	b2db      	uxtb	r3, r3
 8002060:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	791b      	ldrb	r3, [r3, #4]
 8002066:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	795b      	ldrb	r3, [r3, #5]
 800206c:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	799b      	ldrb	r3, [r3, #6]
 8002072:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	79db      	ldrb	r3, [r3, #7]
 8002078:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	7a1b      	ldrb	r3, [r3, #8]
 800207e:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 8002080:	7dbb      	ldrb	r3, [r7, #22]
 8002082:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	7a9b      	ldrb	r3, [r3, #10]
 8002088:	753b      	strb	r3, [r7, #20]
        break;
 800208a:	e022      	b.n	80020d2 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 800208c:	2301      	movs	r3, #1
 800208e:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	7b1b      	ldrb	r3, [r3, #12]
 8002094:	733b      	strb	r3, [r7, #12]
        break;
 8002096:	e01c      	b.n	80020d2 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 8002098:	2306      	movs	r3, #6
 800209a:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	89db      	ldrh	r3, [r3, #14]
 80020a0:	0a1b      	lsrs	r3, r3, #8
 80020a2:	b29b      	uxth	r3, r3
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	89db      	ldrh	r3, [r3, #14]
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	7c1a      	ldrb	r2, [r3, #16]
 80020b4:	4b0e      	ldr	r3, [pc, #56]	@ (80020f0 <SUBGRF_SetPacketParams+0x134>)
 80020b6:	4611      	mov	r1, r2
 80020b8:	7019      	strb	r1, [r3, #0]
 80020ba:	4613      	mov	r3, r2
 80020bc:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	7c5b      	ldrb	r3, [r3, #17]
 80020c2:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	7c9b      	ldrb	r3, [r3, #18]
 80020c8:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	7cdb      	ldrb	r3, [r3, #19]
 80020ce:	747b      	strb	r3, [r7, #17]
        break;
 80020d0:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 80020d2:	7dfb      	ldrb	r3, [r7, #23]
 80020d4:	b29a      	uxth	r2, r3
 80020d6:	f107 030c 	add.w	r3, r7, #12
 80020da:	4619      	mov	r1, r3
 80020dc:	208c      	movs	r0, #140	@ 0x8c
 80020de:	f000 f94f 	bl	8002380 <SUBGRF_WriteCommand>
 80020e2:	e000      	b.n	80020e6 <SUBGRF_SetPacketParams+0x12a>
        return;
 80020e4:	bf00      	nop
}
 80020e6:	3718      	adds	r7, #24
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	20000255 	.word	0x20000255
 80020f0:	20000256 	.word	0x20000256

080020f4 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	460a      	mov	r2, r1
 80020fe:	71fb      	strb	r3, [r7, #7]
 8002100:	4613      	mov	r3, r2
 8002102:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 8002104:	79fb      	ldrb	r3, [r7, #7]
 8002106:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8002108:	79bb      	ldrb	r3, [r7, #6]
 800210a:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 800210c:	f107 030c 	add.w	r3, r7, #12
 8002110:	2202      	movs	r2, #2
 8002112:	4619      	mov	r1, r3
 8002114:	208f      	movs	r0, #143	@ 0x8f
 8002116:	f000 f933 	bl	8002380 <SUBGRF_WriteCommand>
}
 800211a:	bf00      	nop
 800211c:	3710      	adds	r7, #16
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
	...

08002124 <SUBGRF_GetRxBufferStatus>:
    rssi = -buf[0] >> 1;
    return rssi;
}

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b084      	sub	sp, #16
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 800212e:	f107 030c 	add.w	r3, r7, #12
 8002132:	2202      	movs	r2, #2
 8002134:	4619      	mov	r1, r3
 8002136:	2013      	movs	r0, #19
 8002138:	f000 f944 	bl	80023c4 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 800213c:	f7ff fd98 	bl	8001c70 <SUBGRF_GetPacketType>
 8002140:	4603      	mov	r3, r0
 8002142:	2b01      	cmp	r3, #1
 8002144:	d10d      	bne.n	8002162 <SUBGRF_GetRxBufferStatus+0x3e>
 8002146:	4b0c      	ldr	r3, [pc, #48]	@ (8002178 <SUBGRF_GetRxBufferStatus+0x54>)
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	b2db      	uxtb	r3, r3
 800214c:	2b01      	cmp	r3, #1
 800214e:	d108      	bne.n	8002162 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8002150:	f240 7002 	movw	r0, #1794	@ 0x702
 8002154:	f000 f878 	bl	8002248 <SUBGRF_ReadRegister>
 8002158:	4603      	mov	r3, r0
 800215a:	461a      	mov	r2, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	701a      	strb	r2, [r3, #0]
 8002160:	e002      	b.n	8002168 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 8002162:	7b3a      	ldrb	r2, [r7, #12]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 8002168:	7b7a      	ldrb	r2, [r7, #13]
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	701a      	strb	r2, [r3, #0]
}
 800216e:	bf00      	nop
 8002170:	3710      	adds	r7, #16
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	20000256 	.word	0x20000256

0800217c <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b084      	sub	sp, #16
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8002184:	f107 030c 	add.w	r3, r7, #12
 8002188:	2203      	movs	r2, #3
 800218a:	4619      	mov	r1, r3
 800218c:	2014      	movs	r0, #20
 800218e:	f000 f919 	bl	80023c4 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 8002192:	f7ff fd6d 	bl	8001c70 <SUBGRF_GetPacketType>
 8002196:	4603      	mov	r3, r0
 8002198:	461a      	mov	r2, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	781b      	ldrb	r3, [r3, #0]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d002      	beq.n	80021ac <SUBGRF_GetPacketStatus+0x30>
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d013      	beq.n	80021d2 <SUBGRF_GetPacketStatus+0x56>
 80021aa:	e02a      	b.n	8002202 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 80021ac:	7b3a      	ldrb	r2, [r7, #12]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 80021b2:	7b7b      	ldrb	r3, [r7, #13]
 80021b4:	425b      	negs	r3, r3
 80021b6:	105b      	asrs	r3, r3, #1
 80021b8:	b25a      	sxtb	r2, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 80021be:	7bbb      	ldrb	r3, [r7, #14]
 80021c0:	425b      	negs	r3, r3
 80021c2:	105b      	asrs	r3, r3, #1
 80021c4:	b25a      	sxtb	r2, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2200      	movs	r2, #0
 80021ce:	609a      	str	r2, [r3, #8]
            break;
 80021d0:	e020      	b.n	8002214 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 80021d2:	7b3b      	ldrb	r3, [r7, #12]
 80021d4:	425b      	negs	r3, r3
 80021d6:	105b      	asrs	r3, r3, #1
 80021d8:	b25a      	sxtb	r2, r3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 80021de:	7b7b      	ldrb	r3, [r7, #13]
 80021e0:	b25b      	sxtb	r3, r3
 80021e2:	3302      	adds	r3, #2
 80021e4:	109b      	asrs	r3, r3, #2
 80021e6:	b25a      	sxtb	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 80021ec:	7bbb      	ldrb	r3, [r7, #14]
 80021ee:	425b      	negs	r3, r3
 80021f0:	105b      	asrs	r3, r3, #1
 80021f2:	b25a      	sxtb	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 80021f8:	4b08      	ldr	r3, [pc, #32]	@ (800221c <SUBGRF_GetPacketStatus+0xa0>)
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	611a      	str	r2, [r3, #16]
            break;
 8002200:	e008      	b.n	8002214 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 8002202:	2214      	movs	r2, #20
 8002204:	2100      	movs	r1, #0
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f003 fc0a 	bl	8005a20 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	220f      	movs	r2, #15
 8002210:	701a      	strb	r2, [r3, #0]
            break;
 8002212:	bf00      	nop
    }
}
 8002214:	bf00      	nop
 8002216:	3710      	adds	r7, #16
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}
 800221c:	20000258 	.word	0x20000258

08002220 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	4603      	mov	r3, r0
 8002228:	460a      	mov	r2, r1
 800222a:	80fb      	strh	r3, [r7, #6]
 800222c:	4613      	mov	r3, r2
 800222e:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 8002230:	1d7a      	adds	r2, r7, #5
 8002232:	88f9      	ldrh	r1, [r7, #6]
 8002234:	2301      	movs	r3, #1
 8002236:	4803      	ldr	r0, [pc, #12]	@ (8002244 <SUBGRF_WriteRegister+0x24>)
 8002238:	f002 f9f2 	bl	8004620 <HAL_SUBGHZ_WriteRegisters>
}
 800223c:	bf00      	nop
 800223e:	3708      	adds	r7, #8
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	200001b0 	.word	0x200001b0

08002248 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	4603      	mov	r3, r0
 8002250:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 8002252:	f107 020f 	add.w	r2, r7, #15
 8002256:	88f9      	ldrh	r1, [r7, #6]
 8002258:	2301      	movs	r3, #1
 800225a:	4804      	ldr	r0, [pc, #16]	@ (800226c <SUBGRF_ReadRegister+0x24>)
 800225c:	f002 fa3f 	bl	80046de <HAL_SUBGHZ_ReadRegisters>
    return data;
 8002260:	7bfb      	ldrb	r3, [r7, #15]
}
 8002262:	4618      	mov	r0, r3
 8002264:	3710      	adds	r7, #16
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	200001b0 	.word	0x200001b0

08002270 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b086      	sub	sp, #24
 8002274:	af00      	add	r7, sp, #0
 8002276:	4603      	mov	r3, r0
 8002278:	6039      	str	r1, [r7, #0]
 800227a:	80fb      	strh	r3, [r7, #6]
 800227c:	4613      	mov	r3, r2
 800227e:	80bb      	strh	r3, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002280:	f3ef 8310 	mrs	r3, PRIMASK
 8002284:	60fb      	str	r3, [r7, #12]
  return(result);
 8002286:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8002288:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800228a:	b672      	cpsid	i
}
 800228c:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 800228e:	88bb      	ldrh	r3, [r7, #4]
 8002290:	88f9      	ldrh	r1, [r7, #6]
 8002292:	683a      	ldr	r2, [r7, #0]
 8002294:	4806      	ldr	r0, [pc, #24]	@ (80022b0 <SUBGRF_WriteRegisters+0x40>)
 8002296:	f002 f9c3 	bl	8004620 <HAL_SUBGHZ_WriteRegisters>
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	f383 8810 	msr	PRIMASK, r3
}
 80022a4:	bf00      	nop
    CRITICAL_SECTION_END();
}
 80022a6:	bf00      	nop
 80022a8:	3718      	adds	r7, #24
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	200001b0 	.word	0x200001b0

080022b4 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b086      	sub	sp, #24
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	4603      	mov	r3, r0
 80022bc:	6039      	str	r1, [r7, #0]
 80022be:	80fb      	strh	r3, [r7, #6]
 80022c0:	4613      	mov	r3, r2
 80022c2:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022c4:	f3ef 8310 	mrs	r3, PRIMASK
 80022c8:	60fb      	str	r3, [r7, #12]
  return(result);
 80022ca:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 80022cc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80022ce:	b672      	cpsid	i
}
 80022d0:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 80022d2:	88bb      	ldrh	r3, [r7, #4]
 80022d4:	88f9      	ldrh	r1, [r7, #6]
 80022d6:	683a      	ldr	r2, [r7, #0]
 80022d8:	4806      	ldr	r0, [pc, #24]	@ (80022f4 <SUBGRF_ReadRegisters+0x40>)
 80022da:	f002 fa00 	bl	80046de <HAL_SUBGHZ_ReadRegisters>
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	f383 8810 	msr	PRIMASK, r3
}
 80022e8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 80022ea:	bf00      	nop
 80022ec:	3718      	adds	r7, #24
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	200001b0 	.word	0x200001b0

080022f8 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b086      	sub	sp, #24
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	4603      	mov	r3, r0
 8002300:	6039      	str	r1, [r7, #0]
 8002302:	71fb      	strb	r3, [r7, #7]
 8002304:	4613      	mov	r3, r2
 8002306:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002308:	f3ef 8310 	mrs	r3, PRIMASK
 800230c:	60fb      	str	r3, [r7, #12]
  return(result);
 800230e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8002310:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002312:	b672      	cpsid	i
}
 8002314:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 8002316:	79bb      	ldrb	r3, [r7, #6]
 8002318:	b29b      	uxth	r3, r3
 800231a:	79f9      	ldrb	r1, [r7, #7]
 800231c:	683a      	ldr	r2, [r7, #0]
 800231e:	4806      	ldr	r0, [pc, #24]	@ (8002338 <SUBGRF_WriteBuffer+0x40>)
 8002320:	f002 faf1 	bl	8004906 <HAL_SUBGHZ_WriteBuffer>
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	f383 8810 	msr	PRIMASK, r3
}
 800232e:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8002330:	bf00      	nop
 8002332:	3718      	adds	r7, #24
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	200001b0 	.word	0x200001b0

0800233c <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b086      	sub	sp, #24
 8002340:	af00      	add	r7, sp, #0
 8002342:	4603      	mov	r3, r0
 8002344:	6039      	str	r1, [r7, #0]
 8002346:	71fb      	strb	r3, [r7, #7]
 8002348:	4613      	mov	r3, r2
 800234a:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800234c:	f3ef 8310 	mrs	r3, PRIMASK
 8002350:	60fb      	str	r3, [r7, #12]
  return(result);
 8002352:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8002354:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002356:	b672      	cpsid	i
}
 8002358:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 800235a:	79bb      	ldrb	r3, [r7, #6]
 800235c:	b29b      	uxth	r3, r3
 800235e:	79f9      	ldrb	r1, [r7, #7]
 8002360:	683a      	ldr	r2, [r7, #0]
 8002362:	4806      	ldr	r0, [pc, #24]	@ (800237c <SUBGRF_ReadBuffer+0x40>)
 8002364:	f002 fb22 	bl	80049ac <HAL_SUBGHZ_ReadBuffer>
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	f383 8810 	msr	PRIMASK, r3
}
 8002372:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8002374:	bf00      	nop
 8002376:	3718      	adds	r7, #24
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	200001b0 	.word	0x200001b0

08002380 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b086      	sub	sp, #24
 8002384:	af00      	add	r7, sp, #0
 8002386:	4603      	mov	r3, r0
 8002388:	6039      	str	r1, [r7, #0]
 800238a:	71fb      	strb	r3, [r7, #7]
 800238c:	4613      	mov	r3, r2
 800238e:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002390:	f3ef 8310 	mrs	r3, PRIMASK
 8002394:	60fb      	str	r3, [r7, #12]
  return(result);
 8002396:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8002398:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800239a:	b672      	cpsid	i
}
 800239c:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 800239e:	88bb      	ldrh	r3, [r7, #4]
 80023a0:	79f9      	ldrb	r1, [r7, #7]
 80023a2:	683a      	ldr	r2, [r7, #0]
 80023a4:	4806      	ldr	r0, [pc, #24]	@ (80023c0 <SUBGRF_WriteCommand+0x40>)
 80023a6:	f002 f9fb 	bl	80047a0 <HAL_SUBGHZ_ExecSetCmd>
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	f383 8810 	msr	PRIMASK, r3
}
 80023b4:	bf00      	nop
    CRITICAL_SECTION_END();
}
 80023b6:	bf00      	nop
 80023b8:	3718      	adds	r7, #24
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	200001b0 	.word	0x200001b0

080023c4 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b086      	sub	sp, #24
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	4603      	mov	r3, r0
 80023cc:	6039      	str	r1, [r7, #0]
 80023ce:	71fb      	strb	r3, [r7, #7]
 80023d0:	4613      	mov	r3, r2
 80023d2:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023d4:	f3ef 8310 	mrs	r3, PRIMASK
 80023d8:	60fb      	str	r3, [r7, #12]
  return(result);
 80023da:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 80023dc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80023de:	b672      	cpsid	i
}
 80023e0:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 80023e2:	88bb      	ldrh	r3, [r7, #4]
 80023e4:	79f9      	ldrb	r1, [r7, #7]
 80023e6:	683a      	ldr	r2, [r7, #0]
 80023e8:	4806      	ldr	r0, [pc, #24]	@ (8002404 <SUBGRF_ReadCommand+0x40>)
 80023ea:	f002 fa38 	bl	800485e <HAL_SUBGHZ_ExecGetCmd>
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	f383 8810 	msr	PRIMASK, r3
}
 80023f8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 80023fa:	bf00      	nop
 80023fc:	3718      	adds	r7, #24
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	200001b0 	.word	0x200001b0

08002408 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	4603      	mov	r3, r0
 8002410:	460a      	mov	r2, r1
 8002412:	71fb      	strb	r3, [r7, #7]
 8002414:	4613      	mov	r3, r2
 8002416:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 8002418:	2301      	movs	r3, #1
 800241a:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 800241c:	79bb      	ldrb	r3, [r7, #6]
 800241e:	2b01      	cmp	r3, #1
 8002420:	d10d      	bne.n	800243e <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 8002422:	79fb      	ldrb	r3, [r7, #7]
 8002424:	2b01      	cmp	r3, #1
 8002426:	d104      	bne.n	8002432 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 8002428:	2302      	movs	r3, #2
 800242a:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 800242c:	2004      	movs	r0, #4
 800242e:	f000 f8d7 	bl	80025e0 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 8002432:	79fb      	ldrb	r3, [r7, #7]
 8002434:	2b02      	cmp	r3, #2
 8002436:	d107      	bne.n	8002448 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 8002438:	2303      	movs	r3, #3
 800243a:	73fb      	strb	r3, [r7, #15]
 800243c:	e004      	b.n	8002448 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 800243e:	79bb      	ldrb	r3, [r7, #6]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d101      	bne.n	8002448 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 8002444:	2301      	movs	r3, #1
 8002446:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 8002448:	7bfb      	ldrb	r3, [r7, #15]
 800244a:	4618      	mov	r0, r3
 800244c:	f7ff f891 	bl	8001572 <RBI_ConfigRFSwitch>
}
 8002450:	bf00      	nop
 8002452:	3710      	adds	r7, #16
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}

08002458 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	4603      	mov	r3, r0
 8002460:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 8002462:	2301      	movs	r3, #1
 8002464:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 8002466:	f7ff f892 	bl	800158e <RBI_GetTxConfig>
 800246a:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	2b02      	cmp	r3, #2
 8002470:	d016      	beq.n	80024a0 <SUBGRF_SetRfTxPower+0x48>
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	2b02      	cmp	r3, #2
 8002476:	dc16      	bgt.n	80024a6 <SUBGRF_SetRfTxPower+0x4e>
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d003      	beq.n	8002486 <SUBGRF_SetRfTxPower+0x2e>
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	2b01      	cmp	r3, #1
 8002482:	d00a      	beq.n	800249a <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 8002484:	e00f      	b.n	80024a6 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 8002486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800248a:	2b0f      	cmp	r3, #15
 800248c:	dd02      	ble.n	8002494 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 800248e:	2302      	movs	r3, #2
 8002490:	73fb      	strb	r3, [r7, #15]
            break;
 8002492:	e009      	b.n	80024a8 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 8002494:	2301      	movs	r3, #1
 8002496:	73fb      	strb	r3, [r7, #15]
            break;
 8002498:	e006      	b.n	80024a8 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 800249a:	2301      	movs	r3, #1
 800249c:	73fb      	strb	r3, [r7, #15]
            break;
 800249e:	e003      	b.n	80024a8 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 80024a0:	2302      	movs	r3, #2
 80024a2:	73fb      	strb	r3, [r7, #15]
            break;
 80024a4:	e000      	b.n	80024a8 <SUBGRF_SetRfTxPower+0x50>
            break;
 80024a6:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 80024a8:	f997 1007 	ldrsb.w	r1, [r7, #7]
 80024ac:	7bfb      	ldrb	r3, [r7, #15]
 80024ae:	2202      	movs	r2, #2
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7ff fbe7 	bl	8001c84 <SUBGRF_SetTxParams>

    return paSelect;
 80024b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3710      	adds	r7, #16
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}

080024c0 <HAL_SUBGHZ_TxCpltCallback>:
    return RF_WAKEUP_TIME;
}

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 80024c8:	4b03      	ldr	r3, [pc, #12]	@ (80024d8 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2001      	movs	r0, #1
 80024ce:	4798      	blx	r3
}
 80024d0:	bf00      	nop
 80024d2:	3708      	adds	r7, #8
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	20000260 	.word	0x20000260

080024dc <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 80024e4:	4b03      	ldr	r3, [pc, #12]	@ (80024f4 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2002      	movs	r0, #2
 80024ea:	4798      	blx	r3
}
 80024ec:	bf00      	nop
 80024ee:	3708      	adds	r7, #8
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	20000260 	.word	0x20000260

080024f8 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b082      	sub	sp, #8
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 8002500:	4b03      	ldr	r3, [pc, #12]	@ (8002510 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2040      	movs	r0, #64	@ 0x40
 8002506:	4798      	blx	r3
}
 8002508:	bf00      	nop
 800250a:	3708      	adds	r7, #8
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	20000260 	.word	0x20000260

08002514 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	460b      	mov	r3, r1
 800251e:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 8002520:	78fb      	ldrb	r3, [r7, #3]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d002      	beq.n	800252c <HAL_SUBGHZ_CADStatusCallback+0x18>
 8002526:	2b01      	cmp	r3, #1
 8002528:	d005      	beq.n	8002536 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 800252a:	e00a      	b.n	8002542 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 800252c:	4b07      	ldr	r3, [pc, #28]	@ (800254c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	2080      	movs	r0, #128	@ 0x80
 8002532:	4798      	blx	r3
            break;
 8002534:	e005      	b.n	8002542 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 8002536:	4b05      	ldr	r3, [pc, #20]	@ (800254c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800253e:	4798      	blx	r3
            break;
 8002540:	bf00      	nop
    }
}
 8002542:	bf00      	nop
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	20000260 	.word	0x20000260

08002550 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 8002558:	4b04      	ldr	r3, [pc, #16]	@ (800256c <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002560:	4798      	blx	r3
}
 8002562:	bf00      	nop
 8002564:	3708      	adds	r7, #8
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	20000260 	.word	0x20000260

08002570 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 8002578:	4b03      	ldr	r3, [pc, #12]	@ (8002588 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2020      	movs	r0, #32
 800257e:	4798      	blx	r3
}
 8002580:	bf00      	nop
 8002582:	3708      	adds	r7, #8
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	20000260 	.word	0x20000260

0800258c <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 8002594:	4b03      	ldr	r3, [pc, #12]	@ (80025a4 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2004      	movs	r0, #4
 800259a:	4798      	blx	r3
}
 800259c:	bf00      	nop
 800259e:	3708      	adds	r7, #8
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	20000260 	.word	0x20000260

080025a8 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 80025b0:	4b03      	ldr	r3, [pc, #12]	@ (80025c0 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2008      	movs	r0, #8
 80025b6:	4798      	blx	r3
}
 80025b8:	bf00      	nop
 80025ba:	3708      	adds	r7, #8
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	20000260 	.word	0x20000260

080025c4 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 80025cc:	4b03      	ldr	r3, [pc, #12]	@ (80025dc <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	2010      	movs	r0, #16
 80025d2:	4798      	blx	r3
}
 80025d4:	bf00      	nop
 80025d6:	3708      	adds	r7, #8
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	20000260 	.word	0x20000260

080025e0 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b084      	sub	sp, #16
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	4603      	mov	r3, r0
 80025e8:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 80025ea:	f7fe ffde 	bl	80015aa <RBI_IsDCDC>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d112      	bne.n	800261a <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 80025f4:	f640 1023 	movw	r0, #2339	@ 0x923
 80025f8:	f7ff fe26 	bl	8002248 <SUBGRF_ReadRegister>
 80025fc:	4603      	mov	r3, r0
 80025fe:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 8002600:	7bfb      	ldrb	r3, [r7, #15]
 8002602:	f023 0306 	bic.w	r3, r3, #6
 8002606:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 8002608:	7bfa      	ldrb	r2, [r7, #15]
 800260a:	79fb      	ldrb	r3, [r7, #7]
 800260c:	4313      	orrs	r3, r2
 800260e:	b2db      	uxtb	r3, r3
 8002610:	4619      	mov	r1, r3
 8002612:	f640 1023 	movw	r0, #2339	@ 0x923
 8002616:	f7ff fe03 	bl	8002220 <SUBGRF_WriteRegister>
  }
}
 800261a:	bf00      	nop
 800261c:	3710      	adds	r7, #16
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
	...

08002624 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 8002624:	b480      	push	{r7}
 8002626:	b085      	sub	sp, #20
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d101      	bne.n	8002636 <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 8002632:	231f      	movs	r3, #31
 8002634:	e017      	b.n	8002666 <SUBGRF_GetFskBandwidthRegValue+0x42>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8002636:	2300      	movs	r3, #0
 8002638:	73fb      	strb	r3, [r7, #15]
 800263a:	e00f      	b.n	800265c <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 800263c:	7bfb      	ldrb	r3, [r7, #15]
 800263e:	4a0c      	ldr	r2, [pc, #48]	@ (8002670 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 8002640:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	429a      	cmp	r2, r3
 8002648:	d205      	bcs.n	8002656 <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 800264a:	7bfb      	ldrb	r3, [r7, #15]
 800264c:	4a08      	ldr	r2, [pc, #32]	@ (8002670 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 800264e:	00db      	lsls	r3, r3, #3
 8002650:	4413      	add	r3, r2
 8002652:	791b      	ldrb	r3, [r3, #4]
 8002654:	e007      	b.n	8002666 <SUBGRF_GetFskBandwidthRegValue+0x42>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8002656:	7bfb      	ldrb	r3, [r7, #15]
 8002658:	3301      	adds	r3, #1
 800265a:	73fb      	strb	r3, [r7, #15]
 800265c:	7bfb      	ldrb	r3, [r7, #15]
 800265e:	2b15      	cmp	r3, #21
 8002660:	d9ec      	bls.n	800263c <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 8002662:	bf00      	nop
 8002664:	e7fd      	b.n	8002662 <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 8002666:	4618      	mov	r0, r3
 8002668:	3714      	adds	r7, #20
 800266a:	46bd      	mov	sp, r7
 800266c:	bc80      	pop	{r7}
 800266e:	4770      	bx	lr
 8002670:	08006608 	.word	0x08006608

08002674 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b08a      	sub	sp, #40	@ 0x28
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
 800267c:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 800267e:	4b35      	ldr	r3, [pc, #212]	@ (8002754 <SUBGRF_GetCFO+0xe0>)
 8002680:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 8002682:	f640 0007 	movw	r0, #2055	@ 0x807
 8002686:	f7ff fddf 	bl	8002248 <SUBGRF_ReadRegister>
 800268a:	4603      	mov	r3, r0
 800268c:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 800268e:	7ffb      	ldrb	r3, [r7, #31]
 8002690:	08db      	lsrs	r3, r3, #3
 8002692:	b2db      	uxtb	r3, r3
 8002694:	f003 0303 	and.w	r3, r3, #3
 8002698:	3328      	adds	r3, #40	@ 0x28
 800269a:	443b      	add	r3, r7
 800269c:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80026a0:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 80026a2:	7ffb      	ldrb	r3, [r7, #31]
 80026a4:	f003 0307 	and.w	r3, r3, #7
 80026a8:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp - 1 )));
 80026aa:	7fba      	ldrb	r2, [r7, #30]
 80026ac:	7f7b      	ldrb	r3, [r7, #29]
 80026ae:	3b01      	subs	r3, #1
 80026b0:	fa02 f303 	lsl.w	r3, r2, r3
 80026b4:	461a      	mov	r2, r3
 80026b6:	4b28      	ldr	r3, [pc, #160]	@ (8002758 <SUBGRF_GetCFO+0xe4>)
 80026b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80026bc:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 80026be:	69ba      	ldr	r2, [r7, #24]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80026c6:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 80026c8:	2301      	movs	r3, #1
 80026ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 80026ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80026d2:	697a      	ldr	r2, [r7, #20]
 80026d4:	fb02 f303 	mul.w	r3, r2, r3
 80026d8:	2b07      	cmp	r3, #7
 80026da:	d802      	bhi.n	80026e2 <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 80026dc:	2302      	movs	r3, #2
 80026de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  if (cf_osr * interp < 4)
 80026e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80026e6:	697a      	ldr	r2, [r7, #20]
 80026e8:	fb02 f303 	mul.w	r3, r2, r3
 80026ec:	2b03      	cmp	r3, #3
 80026ee:	d802      	bhi.n	80026f6 <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 80026f0:	2304      	movs	r3, #4
 80026f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 80026f6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80026fa:	69bb      	ldr	r3, [r7, #24]
 80026fc:	fb02 f303 	mul.w	r3, r2, r3
 8002700:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 8002702:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
 8002706:	f7ff fd9f 	bl	8002248 <SUBGRF_ReadRegister>
 800270a:	4603      	mov	r3, r0
 800270c:	021b      	lsls	r3, r3, #8
 800270e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002712:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 8002714:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 8002718:	f7ff fd96 	bl	8002248 <SUBGRF_ReadRegister>
 800271c:	4603      	mov	r3, r0
 800271e:	461a      	mov	r2, r3
 8002720:	6a3b      	ldr	r3, [r7, #32]
 8002722:	4313      	orrs	r3, r2
 8002724:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 8002726:	6a3b      	ldr	r3, [r7, #32]
 8002728:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800272c:	2b00      	cmp	r3, #0
 800272e:	d005      	beq.n	800273c <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 8002730:	6a3b      	ldr	r3, [r7, #32]
 8002732:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8002736:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800273a:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	095b      	lsrs	r3, r3, #5
 8002740:	6a3a      	ldr	r2, [r7, #32]
 8002742:	fb02 f303 	mul.w	r3, r2, r3
 8002746:	11da      	asrs	r2, r3, #7
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	601a      	str	r2, [r3, #0]
}
 800274c:	bf00      	nop
 800274e:	3728      	adds	r7, #40	@ 0x28
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	0c0a0804 	.word	0x0c0a0804
 8002758:	01e84800 	.word	0x01e84800

0800275c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002762:	2300      	movs	r3, #0
 8002764:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002766:	2003      	movs	r0, #3
 8002768:	f000 f95e 	bl	8002a28 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800276c:	f001 fb62 	bl	8003e34 <HAL_RCC_GetHCLKFreq>
 8002770:	4603      	mov	r3, r0
 8002772:	4a09      	ldr	r2, [pc, #36]	@ (8002798 <HAL_Init+0x3c>)
 8002774:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002776:	2000      	movs	r0, #0
 8002778:	f000 f810 	bl	800279c <HAL_InitTick>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d002      	beq.n	8002788 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	71fb      	strb	r3, [r7, #7]
 8002786:	e001      	b.n	800278c <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002788:	f7fe fbea 	bl	8000f60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800278c:	79fb      	ldrb	r3, [r7, #7]
}
 800278e:	4618      	mov	r0, r3
 8002790:	3708      	adds	r7, #8
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	20000000 	.word	0x20000000

0800279c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80027a4:	2300      	movs	r3, #0
 80027a6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80027a8:	4b17      	ldr	r3, [pc, #92]	@ (8002808 <HAL_InitTick+0x6c>)
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d024      	beq.n	80027fa <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80027b0:	f001 fb40 	bl	8003e34 <HAL_RCC_GetHCLKFreq>
 80027b4:	4602      	mov	r2, r0
 80027b6:	4b14      	ldr	r3, [pc, #80]	@ (8002808 <HAL_InitTick+0x6c>)
 80027b8:	781b      	ldrb	r3, [r3, #0]
 80027ba:	4619      	mov	r1, r3
 80027bc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027c0:	fbb3 f3f1 	udiv	r3, r3, r1
 80027c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80027c8:	4618      	mov	r0, r3
 80027ca:	f000 f960 	bl	8002a8e <HAL_SYSTICK_Config>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d10f      	bne.n	80027f4 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2b0f      	cmp	r3, #15
 80027d8:	d809      	bhi.n	80027ee <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027da:	2200      	movs	r2, #0
 80027dc:	6879      	ldr	r1, [r7, #4]
 80027de:	f04f 30ff 	mov.w	r0, #4294967295
 80027e2:	f000 f92c 	bl	8002a3e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80027e6:	4a09      	ldr	r2, [pc, #36]	@ (800280c <HAL_InitTick+0x70>)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6013      	str	r3, [r2, #0]
 80027ec:	e007      	b.n	80027fe <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	73fb      	strb	r3, [r7, #15]
 80027f2:	e004      	b.n	80027fe <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	73fb      	strb	r3, [r7, #15]
 80027f8:	e001      	b.n	80027fe <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80027fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002800:	4618      	mov	r0, r3
 8002802:	3710      	adds	r7, #16
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	20000014 	.word	0x20000014
 800280c:	20000010 	.word	0x20000010

08002810 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002810:	b480      	push	{r7}
 8002812:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002814:	4b05      	ldr	r3, [pc, #20]	@ (800282c <HAL_IncTick+0x1c>)
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	461a      	mov	r2, r3
 800281a:	4b05      	ldr	r3, [pc, #20]	@ (8002830 <HAL_IncTick+0x20>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4413      	add	r3, r2
 8002820:	4a03      	ldr	r2, [pc, #12]	@ (8002830 <HAL_IncTick+0x20>)
 8002822:	6013      	str	r3, [r2, #0]
}
 8002824:	bf00      	nop
 8002826:	46bd      	mov	sp, r7
 8002828:	bc80      	pop	{r7}
 800282a:	4770      	bx	lr
 800282c:	20000014 	.word	0x20000014
 8002830:	20000264 	.word	0x20000264

08002834 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
  return uwTick;
 8002838:	4b02      	ldr	r3, [pc, #8]	@ (8002844 <HAL_GetTick+0x10>)
 800283a:	681b      	ldr	r3, [r3, #0]
}
 800283c:	4618      	mov	r0, r3
 800283e:	46bd      	mov	sp, r7
 8002840:	bc80      	pop	{r7}
 8002842:	4770      	bx	lr
 8002844:	20000264 	.word	0x20000264

08002848 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002850:	f7ff fff0 	bl	8002834 <HAL_GetTick>
 8002854:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002860:	d005      	beq.n	800286e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002862:	4b0a      	ldr	r3, [pc, #40]	@ (800288c <HAL_Delay+0x44>)
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	461a      	mov	r2, r3
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	4413      	add	r3, r2
 800286c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800286e:	bf00      	nop
 8002870:	f7ff ffe0 	bl	8002834 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	68fa      	ldr	r2, [r7, #12]
 800287c:	429a      	cmp	r2, r3
 800287e:	d8f7      	bhi.n	8002870 <HAL_Delay+0x28>
  {
  }
}
 8002880:	bf00      	nop
 8002882:	bf00      	nop
 8002884:	3710      	adds	r7, #16
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	20000014 	.word	0x20000014

08002890 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002890:	b480      	push	{r7}
 8002892:	b085      	sub	sp, #20
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	f003 0307 	and.w	r3, r3, #7
 800289e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028a0:	4b0c      	ldr	r3, [pc, #48]	@ (80028d4 <__NVIC_SetPriorityGrouping+0x44>)
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028a6:	68ba      	ldr	r2, [r7, #8]
 80028a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028ac:	4013      	ands	r3, r2
 80028ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80028bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028c2:	4a04      	ldr	r2, [pc, #16]	@ (80028d4 <__NVIC_SetPriorityGrouping+0x44>)
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	60d3      	str	r3, [r2, #12]
}
 80028c8:	bf00      	nop
 80028ca:	3714      	adds	r7, #20
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bc80      	pop	{r7}
 80028d0:	4770      	bx	lr
 80028d2:	bf00      	nop
 80028d4:	e000ed00 	.word	0xe000ed00

080028d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028dc:	4b04      	ldr	r3, [pc, #16]	@ (80028f0 <__NVIC_GetPriorityGrouping+0x18>)
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	0a1b      	lsrs	r3, r3, #8
 80028e2:	f003 0307 	and.w	r3, r3, #7
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bc80      	pop	{r7}
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	e000ed00 	.word	0xe000ed00

080028f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	4603      	mov	r3, r0
 80028fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002902:	2b00      	cmp	r3, #0
 8002904:	db0b      	blt.n	800291e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002906:	79fb      	ldrb	r3, [r7, #7]
 8002908:	f003 021f 	and.w	r2, r3, #31
 800290c:	4906      	ldr	r1, [pc, #24]	@ (8002928 <__NVIC_EnableIRQ+0x34>)
 800290e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002912:	095b      	lsrs	r3, r3, #5
 8002914:	2001      	movs	r0, #1
 8002916:	fa00 f202 	lsl.w	r2, r0, r2
 800291a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800291e:	bf00      	nop
 8002920:	370c      	adds	r7, #12
 8002922:	46bd      	mov	sp, r7
 8002924:	bc80      	pop	{r7}
 8002926:	4770      	bx	lr
 8002928:	e000e100 	.word	0xe000e100

0800292c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	4603      	mov	r3, r0
 8002934:	6039      	str	r1, [r7, #0]
 8002936:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002938:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800293c:	2b00      	cmp	r3, #0
 800293e:	db0a      	blt.n	8002956 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	b2da      	uxtb	r2, r3
 8002944:	490c      	ldr	r1, [pc, #48]	@ (8002978 <__NVIC_SetPriority+0x4c>)
 8002946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800294a:	0112      	lsls	r2, r2, #4
 800294c:	b2d2      	uxtb	r2, r2
 800294e:	440b      	add	r3, r1
 8002950:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002954:	e00a      	b.n	800296c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	b2da      	uxtb	r2, r3
 800295a:	4908      	ldr	r1, [pc, #32]	@ (800297c <__NVIC_SetPriority+0x50>)
 800295c:	79fb      	ldrb	r3, [r7, #7]
 800295e:	f003 030f 	and.w	r3, r3, #15
 8002962:	3b04      	subs	r3, #4
 8002964:	0112      	lsls	r2, r2, #4
 8002966:	b2d2      	uxtb	r2, r2
 8002968:	440b      	add	r3, r1
 800296a:	761a      	strb	r2, [r3, #24]
}
 800296c:	bf00      	nop
 800296e:	370c      	adds	r7, #12
 8002970:	46bd      	mov	sp, r7
 8002972:	bc80      	pop	{r7}
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	e000e100 	.word	0xe000e100
 800297c:	e000ed00 	.word	0xe000ed00

08002980 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002980:	b480      	push	{r7}
 8002982:	b089      	sub	sp, #36	@ 0x24
 8002984:	af00      	add	r7, sp, #0
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	f003 0307 	and.w	r3, r3, #7
 8002992:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	f1c3 0307 	rsb	r3, r3, #7
 800299a:	2b04      	cmp	r3, #4
 800299c:	bf28      	it	cs
 800299e:	2304      	movcs	r3, #4
 80029a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	3304      	adds	r3, #4
 80029a6:	2b06      	cmp	r3, #6
 80029a8:	d902      	bls.n	80029b0 <NVIC_EncodePriority+0x30>
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	3b03      	subs	r3, #3
 80029ae:	e000      	b.n	80029b2 <NVIC_EncodePriority+0x32>
 80029b0:	2300      	movs	r3, #0
 80029b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029b4:	f04f 32ff 	mov.w	r2, #4294967295
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	fa02 f303 	lsl.w	r3, r2, r3
 80029be:	43da      	mvns	r2, r3
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	401a      	ands	r2, r3
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029c8:	f04f 31ff 	mov.w	r1, #4294967295
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	fa01 f303 	lsl.w	r3, r1, r3
 80029d2:	43d9      	mvns	r1, r3
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029d8:	4313      	orrs	r3, r2
         );
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3724      	adds	r7, #36	@ 0x24
 80029de:	46bd      	mov	sp, r7
 80029e0:	bc80      	pop	{r7}
 80029e2:	4770      	bx	lr

080029e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	3b01      	subs	r3, #1
 80029f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029f4:	d301      	bcc.n	80029fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029f6:	2301      	movs	r3, #1
 80029f8:	e00f      	b.n	8002a1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002a24 <SysTick_Config+0x40>)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	3b01      	subs	r3, #1
 8002a00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a02:	210f      	movs	r1, #15
 8002a04:	f04f 30ff 	mov.w	r0, #4294967295
 8002a08:	f7ff ff90 	bl	800292c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a0c:	4b05      	ldr	r3, [pc, #20]	@ (8002a24 <SysTick_Config+0x40>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a12:	4b04      	ldr	r3, [pc, #16]	@ (8002a24 <SysTick_Config+0x40>)
 8002a14:	2207      	movs	r2, #7
 8002a16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a18:	2300      	movs	r3, #0
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3708      	adds	r7, #8
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	e000e010 	.word	0xe000e010

08002a28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f7ff ff2d 	bl	8002890 <__NVIC_SetPriorityGrouping>
}
 8002a36:	bf00      	nop
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b086      	sub	sp, #24
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	4603      	mov	r3, r0
 8002a46:	60b9      	str	r1, [r7, #8]
 8002a48:	607a      	str	r2, [r7, #4]
 8002a4a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002a4c:	f7ff ff44 	bl	80028d8 <__NVIC_GetPriorityGrouping>
 8002a50:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a52:	687a      	ldr	r2, [r7, #4]
 8002a54:	68b9      	ldr	r1, [r7, #8]
 8002a56:	6978      	ldr	r0, [r7, #20]
 8002a58:	f7ff ff92 	bl	8002980 <NVIC_EncodePriority>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a62:	4611      	mov	r1, r2
 8002a64:	4618      	mov	r0, r3
 8002a66:	f7ff ff61 	bl	800292c <__NVIC_SetPriority>
}
 8002a6a:	bf00      	nop
 8002a6c:	3718      	adds	r7, #24
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}

08002a72 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a72:	b580      	push	{r7, lr}
 8002a74:	b082      	sub	sp, #8
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	4603      	mov	r3, r0
 8002a7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a80:	4618      	mov	r0, r3
 8002a82:	f7ff ff37 	bl	80028f4 <__NVIC_EnableIRQ>
}
 8002a86:	bf00      	nop
 8002a88:	3708      	adds	r7, #8
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}

08002a8e <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a8e:	b580      	push	{r7, lr}
 8002a90:	b082      	sub	sp, #8
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f7ff ffa4 	bl	80029e4 <SysTick_Config>
 8002a9c:	4603      	mov	r3, r0
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3708      	adds	r7, #8
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
	...

08002aa8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b087      	sub	sp, #28
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ab6:	e140      	b.n	8002d3a <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	2101      	movs	r1, #1
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f000 8132 	beq.w	8002d34 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f003 0303 	and.w	r3, r3, #3
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d005      	beq.n	8002ae8 <HAL_GPIO_Init+0x40>
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f003 0303 	and.w	r3, r3, #3
 8002ae4:	2b02      	cmp	r3, #2
 8002ae6:	d130      	bne.n	8002b4a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	005b      	lsls	r3, r3, #1
 8002af2:	2203      	movs	r2, #3
 8002af4:	fa02 f303 	lsl.w	r3, r2, r3
 8002af8:	43db      	mvns	r3, r3
 8002afa:	693a      	ldr	r2, [r7, #16]
 8002afc:	4013      	ands	r3, r2
 8002afe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	68da      	ldr	r2, [r3, #12]
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0c:	693a      	ldr	r2, [r7, #16]
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	693a      	ldr	r2, [r7, #16]
 8002b16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b1e:	2201      	movs	r2, #1
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	fa02 f303 	lsl.w	r3, r2, r3
 8002b26:	43db      	mvns	r3, r3
 8002b28:	693a      	ldr	r2, [r7, #16]
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	091b      	lsrs	r3, r3, #4
 8002b34:	f003 0201 	and.w	r2, r3, #1
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3e:	693a      	ldr	r2, [r7, #16]
 8002b40:	4313      	orrs	r3, r2
 8002b42:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	693a      	ldr	r2, [r7, #16]
 8002b48:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f003 0303 	and.w	r3, r3, #3
 8002b52:	2b03      	cmp	r3, #3
 8002b54:	d017      	beq.n	8002b86 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	005b      	lsls	r3, r3, #1
 8002b60:	2203      	movs	r2, #3
 8002b62:	fa02 f303 	lsl.w	r3, r2, r3
 8002b66:	43db      	mvns	r3, r3
 8002b68:	693a      	ldr	r2, [r7, #16]
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	689a      	ldr	r2, [r3, #8]
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	005b      	lsls	r3, r3, #1
 8002b76:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7a:	693a      	ldr	r2, [r7, #16]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	693a      	ldr	r2, [r7, #16]
 8002b84:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	f003 0303 	and.w	r3, r3, #3
 8002b8e:	2b02      	cmp	r3, #2
 8002b90:	d123      	bne.n	8002bda <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	08da      	lsrs	r2, r3, #3
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	3208      	adds	r2, #8
 8002b9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b9e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	f003 0307 	and.w	r3, r3, #7
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	220f      	movs	r2, #15
 8002baa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bae:	43db      	mvns	r3, r3
 8002bb0:	693a      	ldr	r2, [r7, #16]
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	691a      	ldr	r2, [r3, #16]
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	f003 0307 	and.w	r3, r3, #7
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc6:	693a      	ldr	r2, [r7, #16]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	08da      	lsrs	r2, r3, #3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	3208      	adds	r2, #8
 8002bd4:	6939      	ldr	r1, [r7, #16]
 8002bd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	005b      	lsls	r3, r3, #1
 8002be4:	2203      	movs	r2, #3
 8002be6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bea:	43db      	mvns	r3, r3
 8002bec:	693a      	ldr	r2, [r7, #16]
 8002bee:	4013      	ands	r3, r2
 8002bf0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	f003 0203 	and.w	r2, r3, #3
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	005b      	lsls	r3, r3, #1
 8002bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002c02:	693a      	ldr	r2, [r7, #16]
 8002c04:	4313      	orrs	r3, r2
 8002c06:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	693a      	ldr	r2, [r7, #16]
 8002c0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	f000 808c 	beq.w	8002d34 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8002c1c:	4a4e      	ldr	r2, [pc, #312]	@ (8002d58 <HAL_GPIO_Init+0x2b0>)
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	089b      	lsrs	r3, r3, #2
 8002c22:	3302      	adds	r3, #2
 8002c24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c28:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	f003 0303 	and.w	r3, r3, #3
 8002c30:	009b      	lsls	r3, r3, #2
 8002c32:	2207      	movs	r2, #7
 8002c34:	fa02 f303 	lsl.w	r3, r2, r3
 8002c38:	43db      	mvns	r3, r3
 8002c3a:	693a      	ldr	r2, [r7, #16]
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002c46:	d00d      	beq.n	8002c64 <HAL_GPIO_Init+0x1bc>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	4a44      	ldr	r2, [pc, #272]	@ (8002d5c <HAL_GPIO_Init+0x2b4>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d007      	beq.n	8002c60 <HAL_GPIO_Init+0x1b8>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	4a43      	ldr	r2, [pc, #268]	@ (8002d60 <HAL_GPIO_Init+0x2b8>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d101      	bne.n	8002c5c <HAL_GPIO_Init+0x1b4>
 8002c58:	2302      	movs	r3, #2
 8002c5a:	e004      	b.n	8002c66 <HAL_GPIO_Init+0x1be>
 8002c5c:	2307      	movs	r3, #7
 8002c5e:	e002      	b.n	8002c66 <HAL_GPIO_Init+0x1be>
 8002c60:	2301      	movs	r3, #1
 8002c62:	e000      	b.n	8002c66 <HAL_GPIO_Init+0x1be>
 8002c64:	2300      	movs	r3, #0
 8002c66:	697a      	ldr	r2, [r7, #20]
 8002c68:	f002 0203 	and.w	r2, r2, #3
 8002c6c:	0092      	lsls	r2, r2, #2
 8002c6e:	4093      	lsls	r3, r2
 8002c70:	693a      	ldr	r2, [r7, #16]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002c76:	4938      	ldr	r1, [pc, #224]	@ (8002d58 <HAL_GPIO_Init+0x2b0>)
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	089b      	lsrs	r3, r3, #2
 8002c7c:	3302      	adds	r3, #2
 8002c7e:	693a      	ldr	r2, [r7, #16]
 8002c80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002c84:	4b37      	ldr	r3, [pc, #220]	@ (8002d64 <HAL_GPIO_Init+0x2bc>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	43db      	mvns	r3, r3
 8002c8e:	693a      	ldr	r2, [r7, #16]
 8002c90:	4013      	ands	r3, r2
 8002c92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d003      	beq.n	8002ca8 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8002ca0:	693a      	ldr	r2, [r7, #16]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ca8:	4a2e      	ldr	r2, [pc, #184]	@ (8002d64 <HAL_GPIO_Init+0x2bc>)
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002cae:	4b2d      	ldr	r3, [pc, #180]	@ (8002d64 <HAL_GPIO_Init+0x2bc>)
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	43db      	mvns	r3, r3
 8002cb8:	693a      	ldr	r2, [r7, #16]
 8002cba:	4013      	ands	r3, r2
 8002cbc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d003      	beq.n	8002cd2 <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8002cca:	693a      	ldr	r2, [r7, #16]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002cd2:	4a24      	ldr	r2, [pc, #144]	@ (8002d64 <HAL_GPIO_Init+0x2bc>)
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8002cd8:	4b22      	ldr	r3, [pc, #136]	@ (8002d64 <HAL_GPIO_Init+0x2bc>)
 8002cda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cde:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	43db      	mvns	r3, r3
 8002ce4:	693a      	ldr	r2, [r7, #16]
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d003      	beq.n	8002cfe <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8002cf6:	693a      	ldr	r2, [r7, #16]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8002cfe:	4a19      	ldr	r2, [pc, #100]	@ (8002d64 <HAL_GPIO_Init+0x2bc>)
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8002d06:	4b17      	ldr	r3, [pc, #92]	@ (8002d64 <HAL_GPIO_Init+0x2bc>)
 8002d08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d0c:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	43db      	mvns	r3, r3
 8002d12:	693a      	ldr	r2, [r7, #16]
 8002d14:	4013      	ands	r3, r2
 8002d16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d003      	beq.n	8002d2c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002d24:	693a      	ldr	r2, [r7, #16]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8002d2c:	4a0d      	ldr	r2, [pc, #52]	@ (8002d64 <HAL_GPIO_Init+0x2bc>)
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	3301      	adds	r3, #1
 8002d38:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	fa22 f303 	lsr.w	r3, r2, r3
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	f47f aeb7 	bne.w	8002ab8 <HAL_GPIO_Init+0x10>
  }
}
 8002d4a:	bf00      	nop
 8002d4c:	bf00      	nop
 8002d4e:	371c      	adds	r7, #28
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bc80      	pop	{r7}
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	40010000 	.word	0x40010000
 8002d5c:	48000400 	.word	0x48000400
 8002d60:	48000800 	.word	0x48000800
 8002d64:	58000800 	.word	0x58000800

08002d68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	460b      	mov	r3, r1
 8002d72:	807b      	strh	r3, [r7, #2]
 8002d74:	4613      	mov	r3, r2
 8002d76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d78:	787b      	ldrb	r3, [r7, #1]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d003      	beq.n	8002d86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d7e:	887a      	ldrh	r2, [r7, #2]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002d84:	e002      	b.n	8002d8c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d86:	887a      	ldrh	r2, [r7, #2]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002d8c:	bf00      	nop
 8002d8e:	370c      	adds	r7, #12
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bc80      	pop	{r7}
 8002d94:	4770      	bx	lr

08002d96 <HAL_GPIO_TogglePin>:
  * @param GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d96:	b480      	push	{r7}
 8002d98:	b085      	sub	sp, #20
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
 8002d9e:	460b      	mov	r3, r1
 8002da0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	695b      	ldr	r3, [r3, #20]
 8002da6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002da8:	887a      	ldrh	r2, [r7, #2]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	4013      	ands	r3, r2
 8002dae:	041a      	lsls	r2, r3, #16
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	43d9      	mvns	r1, r3
 8002db4:	887b      	ldrh	r3, [r7, #2]
 8002db6:	400b      	ands	r3, r1
 8002db8:	431a      	orrs	r2, r3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	619a      	str	r2, [r3, #24]
}
 8002dbe:	bf00      	nop
 8002dc0:	3714      	adds	r7, #20
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bc80      	pop	{r7}
 8002dc6:	4770      	bx	lr

08002dc8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002dcc:	4b04      	ldr	r3, [pc, #16]	@ (8002de0 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a03      	ldr	r2, [pc, #12]	@ (8002de0 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002dd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dd6:	6013      	str	r3, [r2, #0]
}
 8002dd8:	bf00      	nop
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bc80      	pop	{r7}
 8002dde:	4770      	bx	lr
 8002de0:	58000400 	.word	0x58000400

08002de4 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8002de8:	4b03      	ldr	r3, [pc, #12]	@ (8002df8 <HAL_PWREx_GetVoltageRange+0x14>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bc80      	pop	{r7}
 8002df6:	4770      	bx	lr
 8002df8:	58000400 	.word	0x58000400

08002dfc <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8002e00:	4b06      	ldr	r3, [pc, #24]	@ (8002e1c <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e0c:	d101      	bne.n	8002e12 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e000      	b.n	8002e14 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8002e12:	2300      	movs	r3, #0
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bc80      	pop	{r7}
 8002e1a:	4770      	bx	lr
 8002e1c:	58000400 	.word	0x58000400

08002e20 <LL_RCC_HSE_EnableTcxo>:
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002e24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e2e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002e32:	6013      	str	r3, [r2, #0]
}
 8002e34:	bf00      	nop
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bc80      	pop	{r7}
 8002e3a:	4770      	bx	lr

08002e3c <LL_RCC_HSE_DisableTcxo>:
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002e40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e4a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002e4e:	6013      	str	r3, [r2, #0]
}
 8002e50:	bf00      	nop
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bc80      	pop	{r7}
 8002e56:	4770      	bx	lr

08002e58 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8002e5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002e6a:	d101      	bne.n	8002e70 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e000      	b.n	8002e72 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bc80      	pop	{r7}
 8002e78:	4770      	bx	lr

08002e7a <LL_RCC_HSE_Enable>:
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002e7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e8c:	6013      	str	r3, [r2, #0]
}
 8002e8e:	bf00      	nop
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bc80      	pop	{r7}
 8002e94:	4770      	bx	lr

08002e96 <LL_RCC_HSE_Disable>:
{
 8002e96:	b480      	push	{r7}
 8002e98:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8002e9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ea4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ea8:	6013      	str	r3, [r2, #0]
}
 8002eaa:	bf00      	nop
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bc80      	pop	{r7}
 8002eb0:	4770      	bx	lr

08002eb2 <LL_RCC_HSE_IsReady>:
{
 8002eb2:	b480      	push	{r7}
 8002eb4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8002eb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ec0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002ec4:	d101      	bne.n	8002eca <LL_RCC_HSE_IsReady+0x18>
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e000      	b.n	8002ecc <LL_RCC_HSE_IsReady+0x1a>
 8002eca:	2300      	movs	r3, #0
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bc80      	pop	{r7}
 8002ed2:	4770      	bx	lr

08002ed4 <LL_RCC_HSI_Enable>:
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002ed8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ee2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ee6:	6013      	str	r3, [r2, #0]
}
 8002ee8:	bf00      	nop
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bc80      	pop	{r7}
 8002eee:	4770      	bx	lr

08002ef0 <LL_RCC_HSI_Disable>:
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8002ef4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002efe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f02:	6013      	str	r3, [r2, #0]
}
 8002f04:	bf00      	nop
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bc80      	pop	{r7}
 8002f0a:	4770      	bx	lr

08002f0c <LL_RCC_HSI_IsReady>:
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002f10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f1e:	d101      	bne.n	8002f24 <LL_RCC_HSI_IsReady+0x18>
 8002f20:	2301      	movs	r3, #1
 8002f22:	e000      	b.n	8002f26 <LL_RCC_HSI_IsReady+0x1a>
 8002f24:	2300      	movs	r3, #0
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bc80      	pop	{r7}
 8002f2c:	4770      	bx	lr

08002f2e <LL_RCC_HSI_SetCalibTrimming>:
{
 8002f2e:	b480      	push	{r7}
 8002f30:	b083      	sub	sp, #12
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002f36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	061b      	lsls	r3, r3, #24
 8002f44:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	604b      	str	r3, [r1, #4]
}
 8002f4c:	bf00      	nop
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bc80      	pop	{r7}
 8002f54:	4770      	bx	lr

08002f56 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8002f56:	b480      	push	{r7}
 8002f58:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002f5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f62:	f003 0302 	and.w	r3, r3, #2
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d101      	bne.n	8002f6e <LL_RCC_LSE_IsReady+0x18>
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e000      	b.n	8002f70 <LL_RCC_LSE_IsReady+0x1a>
 8002f6e:	2300      	movs	r3, #0
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bc80      	pop	{r7}
 8002f76:	4770      	bx	lr

08002f78 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8002f7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f84:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002f88:	f043 0301 	orr.w	r3, r3, #1
 8002f8c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002f90:	bf00      	nop
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bc80      	pop	{r7}
 8002f96:	4770      	bx	lr

08002f98 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8002f9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fa4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002fa8:	f023 0301 	bic.w	r3, r3, #1
 8002fac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002fb0:	bf00      	nop
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bc80      	pop	{r7}
 8002fb6:	4770      	bx	lr

08002fb8 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8002fbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fc4:	f003 0302 	and.w	r3, r3, #2
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	d101      	bne.n	8002fd0 <LL_RCC_LSI_IsReady+0x18>
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e000      	b.n	8002fd2 <LL_RCC_LSI_IsReady+0x1a>
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bc80      	pop	{r7}
 8002fd8:	4770      	bx	lr

08002fda <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8002fda:	b480      	push	{r7}
 8002fdc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8002fde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002fe8:	f043 0301 	orr.w	r3, r3, #1
 8002fec:	6013      	str	r3, [r2, #0]
}
 8002fee:	bf00      	nop
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bc80      	pop	{r7}
 8002ff4:	4770      	bx	lr

08002ff6 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8002ff6:	b480      	push	{r7}
 8002ff8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8002ffa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003004:	f023 0301 	bic.w	r3, r3, #1
 8003008:	6013      	str	r3, [r2, #0]
}
 800300a:	bf00      	nop
 800300c:	46bd      	mov	sp, r7
 800300e:	bc80      	pop	{r7}
 8003010:	4770      	bx	lr

08003012 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8003012:	b480      	push	{r7}
 8003014:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8003016:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0302 	and.w	r3, r3, #2
 8003020:	2b02      	cmp	r3, #2
 8003022:	d101      	bne.n	8003028 <LL_RCC_MSI_IsReady+0x16>
 8003024:	2301      	movs	r3, #1
 8003026:	e000      	b.n	800302a <LL_RCC_MSI_IsReady+0x18>
 8003028:	2300      	movs	r3, #0
}
 800302a:	4618      	mov	r0, r3
 800302c:	46bd      	mov	sp, r7
 800302e:	bc80      	pop	{r7}
 8003030:	4770      	bx	lr

08003032 <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 8003032:	b480      	push	{r7}
 8003034:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8003036:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0308 	and.w	r3, r3, #8
 8003040:	2b08      	cmp	r3, #8
 8003042:	d101      	bne.n	8003048 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8003044:	2301      	movs	r3, #1
 8003046:	e000      	b.n	800304a <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8003048:	2300      	movs	r3, #0
}
 800304a:	4618      	mov	r0, r3
 800304c:	46bd      	mov	sp, r7
 800304e:	bc80      	pop	{r7}
 8003050:	4770      	bx	lr

08003052 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8003052:	b480      	push	{r7}
 8003054:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8003056:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8003060:	4618      	mov	r0, r3
 8003062:	46bd      	mov	sp, r7
 8003064:	bc80      	pop	{r7}
 8003066:	4770      	bx	lr

08003068 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8003068:	b480      	push	{r7}
 800306a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 800306c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003070:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003074:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8003078:	4618      	mov	r0, r3
 800307a:	46bd      	mov	sp, r7
 800307c:	bc80      	pop	{r7}
 800307e:	4770      	bx	lr

08003080 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8003088:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	021b      	lsls	r3, r3, #8
 8003096:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800309a:	4313      	orrs	r3, r2
 800309c:	604b      	str	r3, [r1, #4]
}
 800309e:	bf00      	nop
 80030a0:	370c      	adds	r7, #12
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bc80      	pop	{r7}
 80030a6:	4770      	bx	lr

080030a8 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80030b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f023 0203 	bic.w	r2, r3, #3
 80030ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	608b      	str	r3, [r1, #8]
}
 80030c4:	bf00      	nop
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bc80      	pop	{r7}
 80030cc:	4770      	bx	lr

080030ce <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80030ce:	b480      	push	{r7}
 80030d0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80030d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	f003 030c 	and.w	r3, r3, #12
}
 80030dc:	4618      	mov	r0, r3
 80030de:	46bd      	mov	sp, r7
 80030e0:	bc80      	pop	{r7}
 80030e2:	4770      	bx	lr

080030e4 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80030ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030f6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	608b      	str	r3, [r1, #8]
}
 8003100:	bf00      	nop
 8003102:	370c      	adds	r7, #12
 8003104:	46bd      	mov	sp, r7
 8003106:	bc80      	pop	{r7}
 8003108:	4770      	bx	lr

0800310a <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800310a:	b480      	push	{r7}
 800310c:	b083      	sub	sp, #12
 800310e:	af00      	add	r7, sp, #0
 8003110:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8003112:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003116:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800311a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800311e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4313      	orrs	r3, r2
 8003126:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800312a:	bf00      	nop
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	bc80      	pop	{r7}
 8003132:	4770      	bx	lr

08003134 <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800313c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003140:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003144:	f023 020f 	bic.w	r2, r3, #15
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	091b      	lsrs	r3, r3, #4
 800314c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003150:	4313      	orrs	r3, r2
 8003152:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8003156:	bf00      	nop
 8003158:	370c      	adds	r7, #12
 800315a:	46bd      	mov	sp, r7
 800315c:	bc80      	pop	{r7}
 800315e:	4770      	bx	lr

08003160 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8003160:	b480      	push	{r7}
 8003162:	b083      	sub	sp, #12
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8003168:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003172:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4313      	orrs	r3, r2
 800317a:	608b      	str	r3, [r1, #8]
}
 800317c:	bf00      	nop
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	bc80      	pop	{r7}
 8003184:	4770      	bx	lr

08003186 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8003186:	b480      	push	{r7}
 8003188:	b083      	sub	sp, #12
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800318e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003198:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4313      	orrs	r3, r2
 80031a0:	608b      	str	r3, [r1, #8]
}
 80031a2:	bf00      	nop
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bc80      	pop	{r7}
 80031aa:	4770      	bx	lr

080031ac <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80031ac:	b480      	push	{r7}
 80031ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80031b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	46bd      	mov	sp, r7
 80031be:	bc80      	pop	{r7}
 80031c0:	4770      	bx	lr

080031c2 <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 80031c2:	b480      	push	{r7}
 80031c4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80031c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031ca:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80031ce:	011b      	lsls	r3, r3, #4
 80031d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bc80      	pop	{r7}
 80031da:	4770      	bx	lr

080031dc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80031dc:	b480      	push	{r7}
 80031de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80031e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bc80      	pop	{r7}
 80031f0:	4770      	bx	lr

080031f2 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80031f2:	b480      	push	{r7}
 80031f4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80031f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8003200:	4618      	mov	r0, r3
 8003202:	46bd      	mov	sp, r7
 8003204:	bc80      	pop	{r7}
 8003206:	4770      	bx	lr

08003208 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8003208:	b480      	push	{r7}
 800320a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800320c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003216:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800321a:	6013      	str	r3, [r2, #0]
}
 800321c:	bf00      	nop
 800321e:	46bd      	mov	sp, r7
 8003220:	bc80      	pop	{r7}
 8003222:	4770      	bx	lr

08003224 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8003224:	b480      	push	{r7}
 8003226:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003228:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003232:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003236:	6013      	str	r3, [r2, #0]
}
 8003238:	bf00      	nop
 800323a:	46bd      	mov	sp, r7
 800323c:	bc80      	pop	{r7}
 800323e:	4770      	bx	lr

08003240 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8003240:	b480      	push	{r7}
 8003242:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8003244:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800324e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003252:	d101      	bne.n	8003258 <LL_RCC_PLL_IsReady+0x18>
 8003254:	2301      	movs	r3, #1
 8003256:	e000      	b.n	800325a <LL_RCC_PLL_IsReady+0x1a>
 8003258:	2300      	movs	r3, #0
}
 800325a:	4618      	mov	r0, r3
 800325c:	46bd      	mov	sp, r7
 800325e:	bc80      	pop	{r7}
 8003260:	4770      	bx	lr

08003262 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8003262:	b480      	push	{r7}
 8003264:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003266:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	0a1b      	lsrs	r3, r3, #8
 800326e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8003272:	4618      	mov	r0, r3
 8003274:	46bd      	mov	sp, r7
 8003276:	bc80      	pop	{r7}
 8003278:	4770      	bx	lr

0800327a <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800327a:	b480      	push	{r7}
 800327c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800327e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8003288:	4618      	mov	r0, r3
 800328a:	46bd      	mov	sp, r7
 800328c:	bc80      	pop	{r7}
 800328e:	4770      	bx	lr

08003290 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003290:	b480      	push	{r7}
 8003292:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003294:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800329e:	4618      	mov	r0, r3
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bc80      	pop	{r7}
 80032a4:	4770      	bx	lr

080032a6 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80032a6:	b480      	push	{r7}
 80032a8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80032aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	f003 0303 	and.w	r3, r3, #3
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bc80      	pop	{r7}
 80032ba:	4770      	bx	lr

080032bc <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80032bc:	b480      	push	{r7}
 80032be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80032c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032ce:	d101      	bne.n	80032d4 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80032d0:	2301      	movs	r3, #1
 80032d2:	e000      	b.n	80032d6 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	46bd      	mov	sp, r7
 80032da:	bc80      	pop	{r7}
 80032dc:	4770      	bx	lr

080032de <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80032de:	b480      	push	{r7}
 80032e0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80032e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032e6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80032ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80032f2:	d101      	bne.n	80032f8 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80032f4:	2301      	movs	r3, #1
 80032f6:	e000      	b.n	80032fa <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80032f8:	2300      	movs	r3, #0
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bc80      	pop	{r7}
 8003300:	4770      	bx	lr

08003302 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8003302:	b480      	push	{r7}
 8003304:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8003306:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800330a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800330e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003312:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003316:	d101      	bne.n	800331c <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8003318:	2301      	movs	r3, #1
 800331a:	e000      	b.n	800331e <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	46bd      	mov	sp, r7
 8003322:	bc80      	pop	{r7}
 8003324:	4770      	bx	lr

08003326 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8003326:	b480      	push	{r7}
 8003328:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800332a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003334:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003338:	d101      	bne.n	800333e <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800333a:	2301      	movs	r3, #1
 800333c:	e000      	b.n	8003340 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800333e:	2300      	movs	r3, #0
}
 8003340:	4618      	mov	r0, r3
 8003342:	46bd      	mov	sp, r7
 8003344:	bc80      	pop	{r7}
 8003346:	4770      	bx	lr

08003348 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800334c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003356:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800335a:	d101      	bne.n	8003360 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800335c:	2301      	movs	r3, #1
 800335e:	e000      	b.n	8003362 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8003360:	2300      	movs	r3, #0
}
 8003362:	4618      	mov	r0, r3
 8003364:	46bd      	mov	sp, r7
 8003366:	bc80      	pop	{r7}
 8003368:	4770      	bx	lr
	...

0800336c <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b088      	sub	sp, #32
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d101      	bne.n	800337e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e36f      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800337e:	f7ff fea6 	bl	80030ce <LL_RCC_GetSysClkSource>
 8003382:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003384:	f7ff ff8f 	bl	80032a6 <LL_RCC_PLL_GetMainSource>
 8003388:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 0320 	and.w	r3, r3, #32
 8003392:	2b00      	cmp	r3, #0
 8003394:	f000 80c4 	beq.w	8003520 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d005      	beq.n	80033aa <HAL_RCC_OscConfig+0x3e>
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	2b0c      	cmp	r3, #12
 80033a2:	d176      	bne.n	8003492 <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80033a4:	69bb      	ldr	r3, [r7, #24]
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d173      	bne.n	8003492 <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a1b      	ldr	r3, [r3, #32]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d101      	bne.n	80033b6 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e353      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80033ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 0308 	and.w	r3, r3, #8
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d005      	beq.n	80033d4 <HAL_RCC_OscConfig+0x68>
 80033c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033d2:	e006      	b.n	80033e2 <HAL_RCC_OscConfig+0x76>
 80033d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033dc:	091b      	lsrs	r3, r3, #4
 80033de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d222      	bcs.n	800342c <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ea:	4618      	mov	r0, r3
 80033ec:	f000 fd5a 	bl	8003ea4 <RCC_SetFlashLatencyFromMSIRange>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d001      	beq.n	80033fa <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e331      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003404:	f043 0308 	orr.w	r3, r3, #8
 8003408:	6013      	str	r3, [r2, #0]
 800340a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003418:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800341c:	4313      	orrs	r3, r2
 800341e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003424:	4618      	mov	r0, r3
 8003426:	f7ff fe2b 	bl	8003080 <LL_RCC_MSI_SetCalibTrimming>
 800342a:	e021      	b.n	8003470 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800342c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003436:	f043 0308 	orr.w	r3, r3, #8
 800343a:	6013      	str	r3, [r2, #0]
 800343c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800344a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800344e:	4313      	orrs	r3, r2
 8003450:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003456:	4618      	mov	r0, r3
 8003458:	f7ff fe12 	bl	8003080 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003460:	4618      	mov	r0, r3
 8003462:	f000 fd1f 	bl	8003ea4 <RCC_SetFlashLatencyFromMSIRange>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d001      	beq.n	8003470 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e2f6      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003470:	f000 fce0 	bl	8003e34 <HAL_RCC_GetHCLKFreq>
 8003474:	4603      	mov	r3, r0
 8003476:	4aa7      	ldr	r2, [pc, #668]	@ (8003714 <HAL_RCC_OscConfig+0x3a8>)
 8003478:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 800347a:	4ba7      	ldr	r3, [pc, #668]	@ (8003718 <HAL_RCC_OscConfig+0x3ac>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4618      	mov	r0, r3
 8003480:	f7ff f98c 	bl	800279c <HAL_InitTick>
 8003484:	4603      	mov	r3, r0
 8003486:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8003488:	7cfb      	ldrb	r3, [r7, #19]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d047      	beq.n	800351e <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 800348e:	7cfb      	ldrb	r3, [r7, #19]
 8003490:	e2e5      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a1b      	ldr	r3, [r3, #32]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d02c      	beq.n	80034f4 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800349a:	f7ff fd9e 	bl	8002fda <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800349e:	f7ff f9c9 	bl	8002834 <HAL_GetTick>
 80034a2:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80034a4:	e008      	b.n	80034b8 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80034a6:	f7ff f9c5 	bl	8002834 <HAL_GetTick>
 80034aa:	4602      	mov	r2, r0
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	2b02      	cmp	r3, #2
 80034b2:	d901      	bls.n	80034b8 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 80034b4:	2303      	movs	r3, #3
 80034b6:	e2d2      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 80034b8:	f7ff fdab 	bl	8003012 <LL_RCC_MSI_IsReady>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d0f1      	beq.n	80034a6 <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80034c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80034cc:	f043 0308 	orr.w	r3, r3, #8
 80034d0:	6013      	str	r3, [r2, #0]
 80034d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034e0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80034e4:	4313      	orrs	r3, r2
 80034e6:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ec:	4618      	mov	r0, r3
 80034ee:	f7ff fdc7 	bl	8003080 <LL_RCC_MSI_SetCalibTrimming>
 80034f2:	e015      	b.n	8003520 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80034f4:	f7ff fd7f 	bl	8002ff6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80034f8:	f7ff f99c 	bl	8002834 <HAL_GetTick>
 80034fc:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80034fe:	e008      	b.n	8003512 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003500:	f7ff f998 	bl	8002834 <HAL_GetTick>
 8003504:	4602      	mov	r2, r0
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	2b02      	cmp	r3, #2
 800350c:	d901      	bls.n	8003512 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e2a5      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8003512:	f7ff fd7e 	bl	8003012 <LL_RCC_MSI_IsReady>
 8003516:	4603      	mov	r3, r0
 8003518:	2b00      	cmp	r3, #0
 800351a:	d1f1      	bne.n	8003500 <HAL_RCC_OscConfig+0x194>
 800351c:	e000      	b.n	8003520 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800351e:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 0301 	and.w	r3, r3, #1
 8003528:	2b00      	cmp	r3, #0
 800352a:	d058      	beq.n	80035de <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800352c:	69fb      	ldr	r3, [r7, #28]
 800352e:	2b08      	cmp	r3, #8
 8003530:	d005      	beq.n	800353e <HAL_RCC_OscConfig+0x1d2>
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	2b0c      	cmp	r3, #12
 8003536:	d108      	bne.n	800354a <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003538:	69bb      	ldr	r3, [r7, #24]
 800353a:	2b03      	cmp	r3, #3
 800353c:	d105      	bne.n	800354a <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d14b      	bne.n	80035de <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e289      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800354a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800355c:	4313      	orrs	r3, r2
 800355e:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003568:	d102      	bne.n	8003570 <HAL_RCC_OscConfig+0x204>
 800356a:	f7ff fc86 	bl	8002e7a <LL_RCC_HSE_Enable>
 800356e:	e00d      	b.n	800358c <HAL_RCC_OscConfig+0x220>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8003578:	d104      	bne.n	8003584 <HAL_RCC_OscConfig+0x218>
 800357a:	f7ff fc51 	bl	8002e20 <LL_RCC_HSE_EnableTcxo>
 800357e:	f7ff fc7c 	bl	8002e7a <LL_RCC_HSE_Enable>
 8003582:	e003      	b.n	800358c <HAL_RCC_OscConfig+0x220>
 8003584:	f7ff fc87 	bl	8002e96 <LL_RCC_HSE_Disable>
 8003588:	f7ff fc58 	bl	8002e3c <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d012      	beq.n	80035ba <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003594:	f7ff f94e 	bl	8002834 <HAL_GetTick>
 8003598:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800359a:	e008      	b.n	80035ae <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800359c:	f7ff f94a 	bl	8002834 <HAL_GetTick>
 80035a0:	4602      	mov	r2, r0
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	2b64      	cmp	r3, #100	@ 0x64
 80035a8:	d901      	bls.n	80035ae <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e257      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 80035ae:	f7ff fc80 	bl	8002eb2 <LL_RCC_HSE_IsReady>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d0f1      	beq.n	800359c <HAL_RCC_OscConfig+0x230>
 80035b8:	e011      	b.n	80035de <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ba:	f7ff f93b 	bl	8002834 <HAL_GetTick>
 80035be:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80035c0:	e008      	b.n	80035d4 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035c2:	f7ff f937 	bl	8002834 <HAL_GetTick>
 80035c6:	4602      	mov	r2, r0
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	1ad3      	subs	r3, r2, r3
 80035cc:	2b64      	cmp	r3, #100	@ 0x64
 80035ce:	d901      	bls.n	80035d4 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80035d0:	2303      	movs	r3, #3
 80035d2:	e244      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 80035d4:	f7ff fc6d 	bl	8002eb2 <LL_RCC_HSE_IsReady>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1f1      	bne.n	80035c2 <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 0302 	and.w	r3, r3, #2
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d046      	beq.n	8003678 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	2b04      	cmp	r3, #4
 80035ee:	d005      	beq.n	80035fc <HAL_RCC_OscConfig+0x290>
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	2b0c      	cmp	r3, #12
 80035f4:	d10e      	bne.n	8003614 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80035f6:	69bb      	ldr	r3, [r7, #24]
 80035f8:	2b02      	cmp	r3, #2
 80035fa:	d10b      	bne.n	8003614 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	691b      	ldr	r3, [r3, #16]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d101      	bne.n	8003608 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e22a      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	695b      	ldr	r3, [r3, #20]
 800360c:	4618      	mov	r0, r3
 800360e:	f7ff fc8e 	bl	8002f2e <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003612:	e031      	b.n	8003678 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	691b      	ldr	r3, [r3, #16]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d019      	beq.n	8003650 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800361c:	f7ff fc5a 	bl	8002ed4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003620:	f7ff f908 	bl	8002834 <HAL_GetTick>
 8003624:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8003626:	e008      	b.n	800363a <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003628:	f7ff f904 	bl	8002834 <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	2b02      	cmp	r3, #2
 8003634:	d901      	bls.n	800363a <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e211      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 800363a:	f7ff fc67 	bl	8002f0c <LL_RCC_HSI_IsReady>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d0f1      	beq.n	8003628 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	695b      	ldr	r3, [r3, #20]
 8003648:	4618      	mov	r0, r3
 800364a:	f7ff fc70 	bl	8002f2e <LL_RCC_HSI_SetCalibTrimming>
 800364e:	e013      	b.n	8003678 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003650:	f7ff fc4e 	bl	8002ef0 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003654:	f7ff f8ee 	bl	8002834 <HAL_GetTick>
 8003658:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800365a:	e008      	b.n	800366e <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800365c:	f7ff f8ea 	bl	8002834 <HAL_GetTick>
 8003660:	4602      	mov	r2, r0
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	2b02      	cmp	r3, #2
 8003668:	d901      	bls.n	800366e <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 800366a:	2303      	movs	r3, #3
 800366c:	e1f7      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 800366e:	f7ff fc4d 	bl	8002f0c <LL_RCC_HSI_IsReady>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d1f1      	bne.n	800365c <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f003 0308 	and.w	r3, r3, #8
 8003680:	2b00      	cmp	r3, #0
 8003682:	d06e      	beq.n	8003762 <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	699b      	ldr	r3, [r3, #24]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d056      	beq.n	800373a <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 800368c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003690:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003694:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	69da      	ldr	r2, [r3, #28]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	f003 0310 	and.w	r3, r3, #16
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d031      	beq.n	8003708 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	f003 0302 	and.w	r3, r3, #2
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d006      	beq.n	80036bc <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d101      	bne.n	80036bc <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	e1d0      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f003 0301 	and.w	r3, r3, #1
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d013      	beq.n	80036ee <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 80036c6:	f7ff fc67 	bl	8002f98 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80036ca:	f7ff f8b3 	bl	8002834 <HAL_GetTick>
 80036ce:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 80036d0:	e008      	b.n	80036e4 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036d2:	f7ff f8af 	bl	8002834 <HAL_GetTick>
 80036d6:	4602      	mov	r2, r0
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	2b11      	cmp	r3, #17
 80036de:	d901      	bls.n	80036e4 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 80036e0:	2303      	movs	r3, #3
 80036e2:	e1bc      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 80036e4:	f7ff fc68 	bl	8002fb8 <LL_RCC_LSI_IsReady>
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d1f1      	bne.n	80036d2 <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 80036ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036f6:	f023 0210 	bic.w	r2, r3, #16
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	69db      	ldr	r3, [r3, #28]
 80036fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003702:	4313      	orrs	r3, r2
 8003704:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003708:	f7ff fc36 	bl	8002f78 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800370c:	f7ff f892 	bl	8002834 <HAL_GetTick>
 8003710:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8003712:	e00c      	b.n	800372e <HAL_RCC_OscConfig+0x3c2>
 8003714:	20000000 	.word	0x20000000
 8003718:	20000010 	.word	0x20000010
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800371c:	f7ff f88a 	bl	8002834 <HAL_GetTick>
 8003720:	4602      	mov	r2, r0
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	1ad3      	subs	r3, r2, r3
 8003726:	2b11      	cmp	r3, #17
 8003728:	d901      	bls.n	800372e <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 800372a:	2303      	movs	r3, #3
 800372c:	e197      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 800372e:	f7ff fc43 	bl	8002fb8 <LL_RCC_LSI_IsReady>
 8003732:	4603      	mov	r3, r0
 8003734:	2b00      	cmp	r3, #0
 8003736:	d0f1      	beq.n	800371c <HAL_RCC_OscConfig+0x3b0>
 8003738:	e013      	b.n	8003762 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800373a:	f7ff fc2d 	bl	8002f98 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800373e:	f7ff f879 	bl	8002834 <HAL_GetTick>
 8003742:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8003744:	e008      	b.n	8003758 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003746:	f7ff f875 	bl	8002834 <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	2b11      	cmp	r3, #17
 8003752:	d901      	bls.n	8003758 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e182      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8003758:	f7ff fc2e 	bl	8002fb8 <LL_RCC_LSI_IsReady>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d1f1      	bne.n	8003746 <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0304 	and.w	r3, r3, #4
 800376a:	2b00      	cmp	r3, #0
 800376c:	f000 80d8 	beq.w	8003920 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8003770:	f7ff fb44 	bl	8002dfc <LL_PWR_IsEnabledBkUpAccess>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d113      	bne.n	80037a2 <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800377a:	f7ff fb25 	bl	8002dc8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800377e:	f7ff f859 	bl	8002834 <HAL_GetTick>
 8003782:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8003784:	e008      	b.n	8003798 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003786:	f7ff f855 	bl	8002834 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	2b02      	cmp	r3, #2
 8003792:	d901      	bls.n	8003798 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e162      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8003798:	f7ff fb30 	bl	8002dfc <LL_PWR_IsEnabledBkUpAccess>
 800379c:	4603      	mov	r3, r0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d0f1      	beq.n	8003786 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d07b      	beq.n	80038a2 <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	2b85      	cmp	r3, #133	@ 0x85
 80037b0:	d003      	beq.n	80037ba <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	2b05      	cmp	r3, #5
 80037b8:	d109      	bne.n	80037ce <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80037ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037c2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80037c6:	f043 0304 	orr.w	r3, r3, #4
 80037ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037ce:	f7ff f831 	bl	8002834 <HAL_GetTick>
 80037d2:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80037d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80037e0:	f043 0301 	orr.w	r3, r3, #1
 80037e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80037e8:	e00a      	b.n	8003800 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ea:	f7ff f823 	bl	8002834 <HAL_GetTick>
 80037ee:	4602      	mov	r2, r0
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d901      	bls.n	8003800 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 80037fc:	2303      	movs	r3, #3
 80037fe:	e12e      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8003800:	f7ff fba9 	bl	8002f56 <LL_RCC_LSE_IsReady>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d0ef      	beq.n	80037ea <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	68db      	ldr	r3, [r3, #12]
 800380e:	2b81      	cmp	r3, #129	@ 0x81
 8003810:	d003      	beq.n	800381a <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	2b85      	cmp	r3, #133	@ 0x85
 8003818:	d121      	bne.n	800385e <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800381a:	f7ff f80b 	bl	8002834 <HAL_GetTick>
 800381e:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003820:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003824:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003828:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800382c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003830:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003834:	e00a      	b.n	800384c <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003836:	f7fe fffd 	bl	8002834 <HAL_GetTick>
 800383a:	4602      	mov	r2, r0
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	1ad3      	subs	r3, r2, r3
 8003840:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003844:	4293      	cmp	r3, r2
 8003846:	d901      	bls.n	800384c <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8003848:	2303      	movs	r3, #3
 800384a:	e108      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800384c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003850:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003854:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003858:	2b00      	cmp	r3, #0
 800385a:	d0ec      	beq.n	8003836 <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800385c:	e060      	b.n	8003920 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800385e:	f7fe ffe9 	bl	8002834 <HAL_GetTick>
 8003862:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003864:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003868:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800386c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003870:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003874:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003878:	e00a      	b.n	8003890 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800387a:	f7fe ffdb 	bl	8002834 <HAL_GetTick>
 800387e:	4602      	mov	r2, r0
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	1ad3      	subs	r3, r2, r3
 8003884:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003888:	4293      	cmp	r3, r2
 800388a:	d901      	bls.n	8003890 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 800388c:	2303      	movs	r3, #3
 800388e:	e0e6      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003890:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003894:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003898:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800389c:	2b00      	cmp	r3, #0
 800389e:	d1ec      	bne.n	800387a <HAL_RCC_OscConfig+0x50e>
 80038a0:	e03e      	b.n	8003920 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038a2:	f7fe ffc7 	bl	8002834 <HAL_GetTick>
 80038a6:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80038a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80038b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80038b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80038bc:	e00a      	b.n	80038d4 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038be:	f7fe ffb9 	bl	8002834 <HAL_GetTick>
 80038c2:	4602      	mov	r2, r0
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	1ad3      	subs	r3, r2, r3
 80038c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d901      	bls.n	80038d4 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80038d0:	2303      	movs	r3, #3
 80038d2:	e0c4      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80038d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d1ec      	bne.n	80038be <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038e4:	f7fe ffa6 	bl	8002834 <HAL_GetTick>
 80038e8:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80038ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038f2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80038f6:	f023 0301 	bic.w	r3, r3, #1
 80038fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80038fe:	e00a      	b.n	8003916 <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003900:	f7fe ff98 	bl	8002834 <HAL_GetTick>
 8003904:	4602      	mov	r2, r0
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800390e:	4293      	cmp	r3, r2
 8003910:	d901      	bls.n	8003916 <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8003912:	2303      	movs	r3, #3
 8003914:	e0a3      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8003916:	f7ff fb1e 	bl	8002f56 <LL_RCC_LSE_IsReady>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d1ef      	bne.n	8003900 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003924:	2b00      	cmp	r3, #0
 8003926:	f000 8099 	beq.w	8003a5c <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800392a:	69fb      	ldr	r3, [r7, #28]
 800392c:	2b0c      	cmp	r3, #12
 800392e:	d06c      	beq.n	8003a0a <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003934:	2b02      	cmp	r3, #2
 8003936:	d14b      	bne.n	80039d0 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003938:	f7ff fc74 	bl	8003224 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800393c:	f7fe ff7a 	bl	8002834 <HAL_GetTick>
 8003940:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8003942:	e008      	b.n	8003956 <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003944:	f7fe ff76 	bl	8002834 <HAL_GetTick>
 8003948:	4602      	mov	r2, r0
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	2b0a      	cmp	r3, #10
 8003950:	d901      	bls.n	8003956 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8003952:	2303      	movs	r3, #3
 8003954:	e083      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8003956:	f7ff fc73 	bl	8003240 <LL_RCC_PLL_IsReady>
 800395a:	4603      	mov	r3, r0
 800395c:	2b00      	cmp	r3, #0
 800395e:	d1f1      	bne.n	8003944 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003960:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003964:	68da      	ldr	r2, [r3, #12]
 8003966:	4b40      	ldr	r3, [pc, #256]	@ (8003a68 <HAL_RCC_OscConfig+0x6fc>)
 8003968:	4013      	ands	r3, r2
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003972:	4311      	orrs	r1, r2
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003978:	0212      	lsls	r2, r2, #8
 800397a:	4311      	orrs	r1, r2
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003980:	4311      	orrs	r1, r2
 8003982:	687a      	ldr	r2, [r7, #4]
 8003984:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003986:	4311      	orrs	r1, r2
 8003988:	687a      	ldr	r2, [r7, #4]
 800398a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800398c:	430a      	orrs	r2, r1
 800398e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003992:	4313      	orrs	r3, r2
 8003994:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003996:	f7ff fc37 	bl	8003208 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800399a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80039a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039a8:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039aa:	f7fe ff43 	bl	8002834 <HAL_GetTick>
 80039ae:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 80039b0:	e008      	b.n	80039c4 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039b2:	f7fe ff3f 	bl	8002834 <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	2b0a      	cmp	r3, #10
 80039be:	d901      	bls.n	80039c4 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 80039c0:	2303      	movs	r3, #3
 80039c2:	e04c      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 80039c4:	f7ff fc3c 	bl	8003240 <LL_RCC_PLL_IsReady>
 80039c8:	4603      	mov	r3, r0
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d0f1      	beq.n	80039b2 <HAL_RCC_OscConfig+0x646>
 80039ce:	e045      	b.n	8003a5c <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039d0:	f7ff fc28 	bl	8003224 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039d4:	f7fe ff2e 	bl	8002834 <HAL_GetTick>
 80039d8:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80039da:	e008      	b.n	80039ee <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039dc:	f7fe ff2a 	bl	8002834 <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	2b0a      	cmp	r3, #10
 80039e8:	d901      	bls.n	80039ee <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80039ea:	2303      	movs	r3, #3
 80039ec:	e037      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 80039ee:	f7ff fc27 	bl	8003240 <LL_RCC_PLL_IsReady>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d1f1      	bne.n	80039dc <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80039f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039fc:	68da      	ldr	r2, [r3, #12]
 80039fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003a02:	4b1a      	ldr	r3, [pc, #104]	@ (8003a6c <HAL_RCC_OscConfig+0x700>)
 8003a04:	4013      	ands	r3, r2
 8003a06:	60cb      	str	r3, [r1, #12]
 8003a08:	e028      	b.n	8003a5c <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d101      	bne.n	8003a16 <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e023      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8003a1e:	69bb      	ldr	r3, [r7, #24]
 8003a20:	f003 0203 	and.w	r2, r3, #3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d115      	bne.n	8003a58 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d10e      	bne.n	8003a58 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8003a3a:	69bb      	ldr	r3, [r7, #24]
 8003a3c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a44:	021b      	lsls	r3, r3, #8
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d106      	bne.n	8003a58 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8003a4a:	69bb      	ldr	r3, [r7, #24]
 8003a4c:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d001      	beq.n	8003a5c <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e000      	b.n	8003a5e <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8003a5c:	2300      	movs	r3, #0
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3720      	adds	r7, #32
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop
 8003a68:	11c1808c 	.word	0x11c1808c
 8003a6c:	eefefffc 	.word	0xeefefffc

08003a70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b084      	sub	sp, #16
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d101      	bne.n	8003a84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e12c      	b.n	8003cde <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a84:	4b98      	ldr	r3, [pc, #608]	@ (8003ce8 <HAL_RCC_ClockConfig+0x278>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0307 	and.w	r3, r3, #7
 8003a8c:	683a      	ldr	r2, [r7, #0]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d91b      	bls.n	8003aca <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a92:	4b95      	ldr	r3, [pc, #596]	@ (8003ce8 <HAL_RCC_ClockConfig+0x278>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f023 0207 	bic.w	r2, r3, #7
 8003a9a:	4993      	ldr	r1, [pc, #588]	@ (8003ce8 <HAL_RCC_ClockConfig+0x278>)
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003aa2:	f7fe fec7 	bl	8002834 <HAL_GetTick>
 8003aa6:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aa8:	e008      	b.n	8003abc <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003aaa:	f7fe fec3 	bl	8002834 <HAL_GetTick>
 8003aae:	4602      	mov	r2, r0
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	1ad3      	subs	r3, r2, r3
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d901      	bls.n	8003abc <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8003ab8:	2303      	movs	r3, #3
 8003aba:	e110      	b.n	8003cde <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003abc:	4b8a      	ldr	r3, [pc, #552]	@ (8003ce8 <HAL_RCC_ClockConfig+0x278>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 0307 	and.w	r3, r3, #7
 8003ac4:	683a      	ldr	r2, [r7, #0]
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d1ef      	bne.n	8003aaa <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0302 	and.w	r3, r3, #2
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d016      	beq.n	8003b04 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	4618      	mov	r0, r3
 8003adc:	f7ff fb02 	bl	80030e4 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003ae0:	f7fe fea8 	bl	8002834 <HAL_GetTick>
 8003ae4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003ae6:	e008      	b.n	8003afa <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003ae8:	f7fe fea4 	bl	8002834 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d901      	bls.n	8003afa <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e0f1      	b.n	8003cde <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003afa:	f7ff fbdf 	bl	80032bc <LL_RCC_IsActiveFlag_HPRE>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d0f1      	beq.n	8003ae8 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0320 	and.w	r3, r3, #32
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d016      	beq.n	8003b3e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	695b      	ldr	r3, [r3, #20]
 8003b14:	4618      	mov	r0, r3
 8003b16:	f7ff faf8 	bl	800310a <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003b1a:	f7fe fe8b 	bl	8002834 <HAL_GetTick>
 8003b1e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8003b20:	e008      	b.n	8003b34 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003b22:	f7fe fe87 	bl	8002834 <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	d901      	bls.n	8003b34 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	e0d4      	b.n	8003cde <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8003b34:	f7ff fbd3 	bl	80032de <LL_RCC_IsActiveFlag_C2HPRE>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d0f1      	beq.n	8003b22 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d016      	beq.n	8003b78 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	699b      	ldr	r3, [r3, #24]
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7ff faf0 	bl	8003134 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003b54:	f7fe fe6e 	bl	8002834 <HAL_GetTick>
 8003b58:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003b5a:	e008      	b.n	8003b6e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003b5c:	f7fe fe6a 	bl	8002834 <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d901      	bls.n	8003b6e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e0b7      	b.n	8003cde <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003b6e:	f7ff fbc8 	bl	8003302 <LL_RCC_IsActiveFlag_SHDHPRE>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d0f1      	beq.n	8003b5c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0304 	and.w	r3, r3, #4
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d016      	beq.n	8003bb2 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f7ff fae9 	bl	8003160 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003b8e:	f7fe fe51 	bl	8002834 <HAL_GetTick>
 8003b92:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003b94:	e008      	b.n	8003ba8 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003b96:	f7fe fe4d 	bl	8002834 <HAL_GetTick>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	1ad3      	subs	r3, r2, r3
 8003ba0:	2b02      	cmp	r3, #2
 8003ba2:	d901      	bls.n	8003ba8 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8003ba4:	2303      	movs	r3, #3
 8003ba6:	e09a      	b.n	8003cde <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003ba8:	f7ff fbbd 	bl	8003326 <LL_RCC_IsActiveFlag_PPRE1>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d0f1      	beq.n	8003b96 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 0308 	and.w	r3, r3, #8
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d017      	beq.n	8003bee <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	691b      	ldr	r3, [r3, #16]
 8003bc2:	00db      	lsls	r3, r3, #3
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f7ff fade 	bl	8003186 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003bca:	f7fe fe33 	bl	8002834 <HAL_GetTick>
 8003bce:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003bd0:	e008      	b.n	8003be4 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003bd2:	f7fe fe2f 	bl	8002834 <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	2b02      	cmp	r3, #2
 8003bde:	d901      	bls.n	8003be4 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	e07c      	b.n	8003cde <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003be4:	f7ff fbb0 	bl	8003348 <LL_RCC_IsActiveFlag_PPRE2>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d0f1      	beq.n	8003bd2 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 0301 	and.w	r3, r3, #1
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d043      	beq.n	8003c82 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d106      	bne.n	8003c10 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8003c02:	f7ff f956 	bl	8002eb2 <LL_RCC_HSE_IsReady>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d11e      	bne.n	8003c4a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e066      	b.n	8003cde <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	2b03      	cmp	r3, #3
 8003c16:	d106      	bne.n	8003c26 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8003c18:	f7ff fb12 	bl	8003240 <LL_RCC_PLL_IsReady>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d113      	bne.n	8003c4a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e05b      	b.n	8003cde <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d106      	bne.n	8003c3c <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8003c2e:	f7ff f9f0 	bl	8003012 <LL_RCC_MSI_IsReady>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d108      	bne.n	8003c4a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e050      	b.n	8003cde <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8003c3c:	f7ff f966 	bl	8002f0c <LL_RCC_HSI_IsReady>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d101      	bne.n	8003c4a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e049      	b.n	8003cde <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f7ff fa2a 	bl	80030a8 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c54:	f7fe fdee 	bl	8002834 <HAL_GetTick>
 8003c58:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c5a:	e00a      	b.n	8003c72 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c5c:	f7fe fdea 	bl	8002834 <HAL_GetTick>
 8003c60:	4602      	mov	r2, r0
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d901      	bls.n	8003c72 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	e035      	b.n	8003cde <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c72:	f7ff fa2c 	bl	80030ce <LL_RCC_GetSysClkSource>
 8003c76:	4602      	mov	r2, r0
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	429a      	cmp	r2, r3
 8003c80:	d1ec      	bne.n	8003c5c <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c82:	4b19      	ldr	r3, [pc, #100]	@ (8003ce8 <HAL_RCC_ClockConfig+0x278>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0307 	and.w	r3, r3, #7
 8003c8a:	683a      	ldr	r2, [r7, #0]
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d21b      	bcs.n	8003cc8 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c90:	4b15      	ldr	r3, [pc, #84]	@ (8003ce8 <HAL_RCC_ClockConfig+0x278>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f023 0207 	bic.w	r2, r3, #7
 8003c98:	4913      	ldr	r1, [pc, #76]	@ (8003ce8 <HAL_RCC_ClockConfig+0x278>)
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ca0:	f7fe fdc8 	bl	8002834 <HAL_GetTick>
 8003ca4:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ca6:	e008      	b.n	8003cba <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003ca8:	f7fe fdc4 	bl	8002834 <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	2b02      	cmp	r3, #2
 8003cb4:	d901      	bls.n	8003cba <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	e011      	b.n	8003cde <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cba:	4b0b      	ldr	r3, [pc, #44]	@ (8003ce8 <HAL_RCC_ClockConfig+0x278>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0307 	and.w	r3, r3, #7
 8003cc2:	683a      	ldr	r2, [r7, #0]
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d1ef      	bne.n	8003ca8 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003cc8:	f000 f8b4 	bl	8003e34 <HAL_RCC_GetHCLKFreq>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	4a07      	ldr	r2, [pc, #28]	@ (8003cec <HAL_RCC_ClockConfig+0x27c>)
 8003cd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8003cd2:	4b07      	ldr	r3, [pc, #28]	@ (8003cf0 <HAL_RCC_ClockConfig+0x280>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f7fe fd60 	bl	800279c <HAL_InitTick>
 8003cdc:	4603      	mov	r3, r0
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3710      	adds	r7, #16
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	bf00      	nop
 8003ce8:	58004000 	.word	0x58004000
 8003cec:	20000000 	.word	0x20000000
 8003cf0:	20000010 	.word	0x20000010

08003cf4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cf4:	b590      	push	{r4, r7, lr}
 8003cf6:	b087      	sub	sp, #28
 8003cf8:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d02:	f7ff f9e4 	bl	80030ce <LL_RCC_GetSysClkSource>
 8003d06:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d08:	f7ff facd 	bl	80032a6 <LL_RCC_PLL_GetMainSource>
 8003d0c:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d005      	beq.n	8003d20 <HAL_RCC_GetSysClockFreq+0x2c>
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	2b0c      	cmp	r3, #12
 8003d18:	d139      	bne.n	8003d8e <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d136      	bne.n	8003d8e <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003d20:	f7ff f987 	bl	8003032 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003d24:	4603      	mov	r3, r0
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d115      	bne.n	8003d56 <HAL_RCC_GetSysClockFreq+0x62>
 8003d2a:	f7ff f982 	bl	8003032 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d106      	bne.n	8003d42 <HAL_RCC_GetSysClockFreq+0x4e>
 8003d34:	f7ff f98d 	bl	8003052 <LL_RCC_MSI_GetRange>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	0a1b      	lsrs	r3, r3, #8
 8003d3c:	f003 030f 	and.w	r3, r3, #15
 8003d40:	e005      	b.n	8003d4e <HAL_RCC_GetSysClockFreq+0x5a>
 8003d42:	f7ff f991 	bl	8003068 <LL_RCC_MSI_GetRangeAfterStandby>
 8003d46:	4603      	mov	r3, r0
 8003d48:	0a1b      	lsrs	r3, r3, #8
 8003d4a:	f003 030f 	and.w	r3, r3, #15
 8003d4e:	4a36      	ldr	r2, [pc, #216]	@ (8003e28 <HAL_RCC_GetSysClockFreq+0x134>)
 8003d50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d54:	e014      	b.n	8003d80 <HAL_RCC_GetSysClockFreq+0x8c>
 8003d56:	f7ff f96c 	bl	8003032 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d106      	bne.n	8003d6e <HAL_RCC_GetSysClockFreq+0x7a>
 8003d60:	f7ff f977 	bl	8003052 <LL_RCC_MSI_GetRange>
 8003d64:	4603      	mov	r3, r0
 8003d66:	091b      	lsrs	r3, r3, #4
 8003d68:	f003 030f 	and.w	r3, r3, #15
 8003d6c:	e005      	b.n	8003d7a <HAL_RCC_GetSysClockFreq+0x86>
 8003d6e:	f7ff f97b 	bl	8003068 <LL_RCC_MSI_GetRangeAfterStandby>
 8003d72:	4603      	mov	r3, r0
 8003d74:	091b      	lsrs	r3, r3, #4
 8003d76:	f003 030f 	and.w	r3, r3, #15
 8003d7a:	4a2b      	ldr	r2, [pc, #172]	@ (8003e28 <HAL_RCC_GetSysClockFreq+0x134>)
 8003d7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d80:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d115      	bne.n	8003db4 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003d8c:	e012      	b.n	8003db4 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	2b04      	cmp	r3, #4
 8003d92:	d102      	bne.n	8003d9a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003d94:	4b25      	ldr	r3, [pc, #148]	@ (8003e2c <HAL_RCC_GetSysClockFreq+0x138>)
 8003d96:	617b      	str	r3, [r7, #20]
 8003d98:	e00c      	b.n	8003db4 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	2b08      	cmp	r3, #8
 8003d9e:	d109      	bne.n	8003db4 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003da0:	f7ff f85a 	bl	8002e58 <LL_RCC_HSE_IsEnabledDiv2>
 8003da4:	4603      	mov	r3, r0
 8003da6:	2b01      	cmp	r3, #1
 8003da8:	d102      	bne.n	8003db0 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8003daa:	4b20      	ldr	r3, [pc, #128]	@ (8003e2c <HAL_RCC_GetSysClockFreq+0x138>)
 8003dac:	617b      	str	r3, [r7, #20]
 8003dae:	e001      	b.n	8003db4 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8003db0:	4b1f      	ldr	r3, [pc, #124]	@ (8003e30 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003db2:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003db4:	f7ff f98b 	bl	80030ce <LL_RCC_GetSysClkSource>
 8003db8:	4603      	mov	r3, r0
 8003dba:	2b0c      	cmp	r3, #12
 8003dbc:	d12f      	bne.n	8003e1e <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8003dbe:	f7ff fa72 	bl	80032a6 <LL_RCC_PLL_GetMainSource>
 8003dc2:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2b02      	cmp	r3, #2
 8003dc8:	d003      	beq.n	8003dd2 <HAL_RCC_GetSysClockFreq+0xde>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2b03      	cmp	r3, #3
 8003dce:	d003      	beq.n	8003dd8 <HAL_RCC_GetSysClockFreq+0xe4>
 8003dd0:	e00d      	b.n	8003dee <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8003dd2:	4b16      	ldr	r3, [pc, #88]	@ (8003e2c <HAL_RCC_GetSysClockFreq+0x138>)
 8003dd4:	60fb      	str	r3, [r7, #12]
        break;
 8003dd6:	e00d      	b.n	8003df4 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003dd8:	f7ff f83e 	bl	8002e58 <LL_RCC_HSE_IsEnabledDiv2>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d102      	bne.n	8003de8 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8003de2:	4b12      	ldr	r3, [pc, #72]	@ (8003e2c <HAL_RCC_GetSysClockFreq+0x138>)
 8003de4:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8003de6:	e005      	b.n	8003df4 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8003de8:	4b11      	ldr	r3, [pc, #68]	@ (8003e30 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003dea:	60fb      	str	r3, [r7, #12]
        break;
 8003dec:	e002      	b.n	8003df4 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	60fb      	str	r3, [r7, #12]
        break;
 8003df2:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003df4:	f7ff fa35 	bl	8003262 <LL_RCC_PLL_GetN>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	fb03 f402 	mul.w	r4, r3, r2
 8003e00:	f7ff fa46 	bl	8003290 <LL_RCC_PLL_GetDivider>
 8003e04:	4603      	mov	r3, r0
 8003e06:	091b      	lsrs	r3, r3, #4
 8003e08:	3301      	adds	r3, #1
 8003e0a:	fbb4 f4f3 	udiv	r4, r4, r3
 8003e0e:	f7ff fa34 	bl	800327a <LL_RCC_PLL_GetR>
 8003e12:	4603      	mov	r3, r0
 8003e14:	0f5b      	lsrs	r3, r3, #29
 8003e16:	3301      	adds	r3, #1
 8003e18:	fbb4 f3f3 	udiv	r3, r4, r3
 8003e1c:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8003e1e:	697b      	ldr	r3, [r7, #20]
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	371c      	adds	r7, #28
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd90      	pop	{r4, r7, pc}
 8003e28:	080065c0 	.word	0x080065c0
 8003e2c:	00f42400 	.word	0x00f42400
 8003e30:	01e84800 	.word	0x01e84800

08003e34 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e34:	b598      	push	{r3, r4, r7, lr}
 8003e36:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003e38:	f7ff ff5c 	bl	8003cf4 <HAL_RCC_GetSysClockFreq>
 8003e3c:	4604      	mov	r4, r0
 8003e3e:	f7ff f9b5 	bl	80031ac <LL_RCC_GetAHBPrescaler>
 8003e42:	4603      	mov	r3, r0
 8003e44:	091b      	lsrs	r3, r3, #4
 8003e46:	f003 030f 	and.w	r3, r3, #15
 8003e4a:	4a03      	ldr	r2, [pc, #12]	@ (8003e58 <HAL_RCC_GetHCLKFreq+0x24>)
 8003e4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e50:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	bd98      	pop	{r3, r4, r7, pc}
 8003e58:	08006560 	.word	0x08006560

08003e5c <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e5c:	b598      	push	{r3, r4, r7, lr}
 8003e5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003e60:	f7ff ffe8 	bl	8003e34 <HAL_RCC_GetHCLKFreq>
 8003e64:	4604      	mov	r4, r0
 8003e66:	f7ff f9b9 	bl	80031dc <LL_RCC_GetAPB1Prescaler>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	0a1b      	lsrs	r3, r3, #8
 8003e6e:	4a03      	ldr	r2, [pc, #12]	@ (8003e7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e74:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	bd98      	pop	{r3, r4, r7, pc}
 8003e7c:	080065a0 	.word	0x080065a0

08003e80 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e80:	b598      	push	{r3, r4, r7, lr}
 8003e82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8003e84:	f7ff ffd6 	bl	8003e34 <HAL_RCC_GetHCLKFreq>
 8003e88:	4604      	mov	r4, r0
 8003e8a:	f7ff f9b2 	bl	80031f2 <LL_RCC_GetAPB2Prescaler>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	0adb      	lsrs	r3, r3, #11
 8003e92:	4a03      	ldr	r2, [pc, #12]	@ (8003ea0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e98:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	bd98      	pop	{r3, r4, r7, pc}
 8003ea0:	080065a0 	.word	0x080065a0

08003ea4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8003ea4:	b590      	push	{r4, r7, lr}
 8003ea6:	b085      	sub	sp, #20
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	091b      	lsrs	r3, r3, #4
 8003eb0:	f003 030f 	and.w	r3, r3, #15
 8003eb4:	4a10      	ldr	r2, [pc, #64]	@ (8003ef8 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8003eb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003eba:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8003ebc:	f7ff f981 	bl	80031c2 <LL_RCC_GetAHB3Prescaler>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	091b      	lsrs	r3, r3, #4
 8003ec4:	f003 030f 	and.w	r3, r3, #15
 8003ec8:	4a0c      	ldr	r2, [pc, #48]	@ (8003efc <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8003eca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ece:	68fa      	ldr	r2, [r7, #12]
 8003ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ed4:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	4a09      	ldr	r2, [pc, #36]	@ (8003f00 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8003eda:	fba2 2303 	umull	r2, r3, r2, r3
 8003ede:	0c9c      	lsrs	r4, r3, #18
 8003ee0:	f7fe ff80 	bl	8002de4 <HAL_PWREx_GetVoltageRange>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	4619      	mov	r1, r3
 8003ee8:	4620      	mov	r0, r4
 8003eea:	f000 f80b 	bl	8003f04 <RCC_SetFlashLatency>
 8003eee:	4603      	mov	r3, r0
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	3714      	adds	r7, #20
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd90      	pop	{r4, r7, pc}
 8003ef8:	080065c0 	.word	0x080065c0
 8003efc:	08006560 	.word	0x08006560
 8003f00:	431bde83 	.word	0x431bde83

08003f04 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b08e      	sub	sp, #56	@ 0x38
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8003f0e:	4a3a      	ldr	r2, [pc, #232]	@ (8003ff8 <RCC_SetFlashLatency+0xf4>)
 8003f10:	f107 0320 	add.w	r3, r7, #32
 8003f14:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003f18:	6018      	str	r0, [r3, #0]
 8003f1a:	3304      	adds	r3, #4
 8003f1c:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8003f1e:	4a37      	ldr	r2, [pc, #220]	@ (8003ffc <RCC_SetFlashLatency+0xf8>)
 8003f20:	f107 0318 	add.w	r3, r7, #24
 8003f24:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003f28:	6018      	str	r0, [r3, #0]
 8003f2a:	3304      	adds	r3, #4
 8003f2c:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8003f2e:	4a34      	ldr	r2, [pc, #208]	@ (8004000 <RCC_SetFlashLatency+0xfc>)
 8003f30:	f107 030c 	add.w	r3, r7, #12
 8003f34:	ca07      	ldmia	r2, {r0, r1, r2}
 8003f36:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f44:	d11b      	bne.n	8003f7e <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003f46:	2300      	movs	r3, #0
 8003f48:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f4a:	e014      	b.n	8003f76 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8003f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f4e:	005b      	lsls	r3, r3, #1
 8003f50:	3338      	adds	r3, #56	@ 0x38
 8003f52:	443b      	add	r3, r7
 8003f54:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003f58:	461a      	mov	r2, r3
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d807      	bhi.n	8003f70 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	3338      	adds	r3, #56	@ 0x38
 8003f66:	443b      	add	r3, r7
 8003f68:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003f6c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003f6e:	e021      	b.n	8003fb4 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f72:	3301      	adds	r3, #1
 8003f74:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f78:	2b02      	cmp	r3, #2
 8003f7a:	d9e7      	bls.n	8003f4c <RCC_SetFlashLatency+0x48>
 8003f7c:	e01a      	b.n	8003fb4 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003f7e:	2300      	movs	r3, #0
 8003f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f82:	e014      	b.n	8003fae <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8003f84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f86:	005b      	lsls	r3, r3, #1
 8003f88:	3338      	adds	r3, #56	@ 0x38
 8003f8a:	443b      	add	r3, r7
 8003f8c:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8003f90:	461a      	mov	r2, r3
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d807      	bhi.n	8003fa8 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	3338      	adds	r3, #56	@ 0x38
 8003f9e:	443b      	add	r3, r7
 8003fa0:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003fa4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003fa6:	e005      	b.n	8003fb4 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003fa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003faa:	3301      	adds	r3, #1
 8003fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fb0:	2b02      	cmp	r3, #2
 8003fb2:	d9e7      	bls.n	8003f84 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003fb4:	4b13      	ldr	r3, [pc, #76]	@ (8004004 <RCC_SetFlashLatency+0x100>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f023 0207 	bic.w	r2, r3, #7
 8003fbc:	4911      	ldr	r1, [pc, #68]	@ (8004004 <RCC_SetFlashLatency+0x100>)
 8003fbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003fc4:	f7fe fc36 	bl	8002834 <HAL_GetTick>
 8003fc8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003fca:	e008      	b.n	8003fde <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003fcc:	f7fe fc32 	bl	8002834 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	2b02      	cmp	r3, #2
 8003fd8:	d901      	bls.n	8003fde <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e007      	b.n	8003fee <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003fde:	4b09      	ldr	r3, [pc, #36]	@ (8004004 <RCC_SetFlashLatency+0x100>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0307 	and.w	r3, r3, #7
 8003fe6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d1ef      	bne.n	8003fcc <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8003fec:	2300      	movs	r3, #0
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	3738      	adds	r7, #56	@ 0x38
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}
 8003ff6:	bf00      	nop
 8003ff8:	08006544 	.word	0x08006544
 8003ffc:	0800654c 	.word	0x0800654c
 8004000:	08006554 	.word	0x08006554
 8004004:	58004000 	.word	0x58004000

08004008 <LL_RCC_LSE_IsReady>:
{
 8004008:	b480      	push	{r7}
 800400a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800400c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004010:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004014:	f003 0302 	and.w	r3, r3, #2
 8004018:	2b02      	cmp	r3, #2
 800401a:	d101      	bne.n	8004020 <LL_RCC_LSE_IsReady+0x18>
 800401c:	2301      	movs	r3, #1
 800401e:	e000      	b.n	8004022 <LL_RCC_LSE_IsReady+0x1a>
 8004020:	2300      	movs	r3, #0
}
 8004022:	4618      	mov	r0, r3
 8004024:	46bd      	mov	sp, r7
 8004026:	bc80      	pop	{r7}
 8004028:	4770      	bx	lr

0800402a <LL_RCC_SetUSARTClockSource>:
{
 800402a:	b480      	push	{r7}
 800402c:	b083      	sub	sp, #12
 800402e:	af00      	add	r7, sp, #0
 8004030:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8004032:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004036:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	0c1b      	lsrs	r3, r3, #16
 800403e:	43db      	mvns	r3, r3
 8004040:	401a      	ands	r2, r3
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	b29b      	uxth	r3, r3
 8004046:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800404a:	4313      	orrs	r3, r2
 800404c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004050:	bf00      	nop
 8004052:	370c      	adds	r7, #12
 8004054:	46bd      	mov	sp, r7
 8004056:	bc80      	pop	{r7}
 8004058:	4770      	bx	lr

0800405a <LL_RCC_SetI2SClockSource>:
{
 800405a:	b480      	push	{r7}
 800405c:	b083      	sub	sp, #12
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8004062:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004066:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800406a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800406e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	4313      	orrs	r3, r2
 8004076:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800407a:	bf00      	nop
 800407c:	370c      	adds	r7, #12
 800407e:	46bd      	mov	sp, r7
 8004080:	bc80      	pop	{r7}
 8004082:	4770      	bx	lr

08004084 <LL_RCC_SetLPUARTClockSource>:
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800408c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004090:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004094:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004098:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	4313      	orrs	r3, r2
 80040a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80040a4:	bf00      	nop
 80040a6:	370c      	adds	r7, #12
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bc80      	pop	{r7}
 80040ac:	4770      	bx	lr

080040ae <LL_RCC_SetI2CClockSource>:
{
 80040ae:	b480      	push	{r7}
 80040b0:	b083      	sub	sp, #12
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80040b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80040ba:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	091b      	lsrs	r3, r3, #4
 80040c2:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80040c6:	43db      	mvns	r3, r3
 80040c8:	401a      	ands	r2, r3
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	011b      	lsls	r3, r3, #4
 80040ce:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80040d2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80040d6:	4313      	orrs	r3, r2
 80040d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80040dc:	bf00      	nop
 80040de:	370c      	adds	r7, #12
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bc80      	pop	{r7}
 80040e4:	4770      	bx	lr

080040e6 <LL_RCC_SetLPTIMClockSource>:
{
 80040e6:	b480      	push	{r7}
 80040e8:	b083      	sub	sp, #12
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80040ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80040f2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	0c1b      	lsrs	r3, r3, #16
 80040fa:	041b      	lsls	r3, r3, #16
 80040fc:	43db      	mvns	r3, r3
 80040fe:	401a      	ands	r2, r3
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	041b      	lsls	r3, r3, #16
 8004104:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004108:	4313      	orrs	r3, r2
 800410a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800410e:	bf00      	nop
 8004110:	370c      	adds	r7, #12
 8004112:	46bd      	mov	sp, r7
 8004114:	bc80      	pop	{r7}
 8004116:	4770      	bx	lr

08004118 <LL_RCC_SetRNGClockSource>:
{
 8004118:	b480      	push	{r7}
 800411a:	b083      	sub	sp, #12
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8004120:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004124:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004128:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800412c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	4313      	orrs	r3, r2
 8004134:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004138:	bf00      	nop
 800413a:	370c      	adds	r7, #12
 800413c:	46bd      	mov	sp, r7
 800413e:	bc80      	pop	{r7}
 8004140:	4770      	bx	lr

08004142 <LL_RCC_SetADCClockSource>:
{
 8004142:	b480      	push	{r7}
 8004144:	b083      	sub	sp, #12
 8004146:	af00      	add	r7, sp, #0
 8004148:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800414a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800414e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004152:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004156:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4313      	orrs	r3, r2
 800415e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004162:	bf00      	nop
 8004164:	370c      	adds	r7, #12
 8004166:	46bd      	mov	sp, r7
 8004168:	bc80      	pop	{r7}
 800416a:	4770      	bx	lr

0800416c <LL_RCC_SetRTCClockSource>:
{
 800416c:	b480      	push	{r7}
 800416e:	b083      	sub	sp, #12
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8004174:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004178:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800417c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004180:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	4313      	orrs	r3, r2
 8004188:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800418c:	bf00      	nop
 800418e:	370c      	adds	r7, #12
 8004190:	46bd      	mov	sp, r7
 8004192:	bc80      	pop	{r7}
 8004194:	4770      	bx	lr

08004196 <LL_RCC_GetRTCClockSource>:
{
 8004196:	b480      	push	{r7}
 8004198:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800419a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800419e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bc80      	pop	{r7}
 80041ac:	4770      	bx	lr

080041ae <LL_RCC_ForceBackupDomainReset>:
{
 80041ae:	b480      	push	{r7}
 80041b0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80041b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80041be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80041c6:	bf00      	nop
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bc80      	pop	{r7}
 80041cc:	4770      	bx	lr

080041ce <LL_RCC_ReleaseBackupDomainReset>:
{
 80041ce:	b480      	push	{r7}
 80041d0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80041d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041da:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80041de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80041e6:	bf00      	nop
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bc80      	pop	{r7}
 80041ec:	4770      	bx	lr
	...

080041f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b086      	sub	sp, #24
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80041f8:	2300      	movs	r3, #0
 80041fa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80041fc:	2300      	movs	r3, #0
 80041fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8004200:	2300      	movs	r3, #0
 8004202:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800420c:	2b00      	cmp	r3, #0
 800420e:	d058      	beq.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8004210:	f7fe fdda 	bl	8002dc8 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004214:	f7fe fb0e 	bl	8002834 <HAL_GetTick>
 8004218:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800421a:	e009      	b.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800421c:	f7fe fb0a 	bl	8002834 <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	2b02      	cmp	r3, #2
 8004228:	d902      	bls.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	74fb      	strb	r3, [r7, #19]
        break;
 800422e:	e006      	b.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8004230:	4b7b      	ldr	r3, [pc, #492]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004238:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800423c:	d1ee      	bne.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 800423e:	7cfb      	ldrb	r3, [r7, #19]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d13c      	bne.n	80042be <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8004244:	f7ff ffa7 	bl	8004196 <LL_RCC_GetRTCClockSource>
 8004248:	4602      	mov	r2, r0
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800424e:	429a      	cmp	r2, r3
 8004250:	d00f      	beq.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004252:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004256:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800425a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800425e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004260:	f7ff ffa5 	bl	80041ae <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004264:	f7ff ffb3 	bl	80041ce <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004268:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	f003 0302 	and.w	r3, r3, #2
 8004278:	2b00      	cmp	r3, #0
 800427a:	d014      	beq.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800427c:	f7fe fada 	bl	8002834 <HAL_GetTick>
 8004280:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8004282:	e00b      	b.n	800429c <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004284:	f7fe fad6 	bl	8002834 <HAL_GetTick>
 8004288:	4602      	mov	r2, r0
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004292:	4293      	cmp	r3, r2
 8004294:	d902      	bls.n	800429c <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8004296:	2303      	movs	r3, #3
 8004298:	74fb      	strb	r3, [r7, #19]
            break;
 800429a:	e004      	b.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 800429c:	f7ff feb4 	bl	8004008 <LL_RCC_LSE_IsReady>
 80042a0:	4603      	mov	r3, r0
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d1ee      	bne.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 80042a6:	7cfb      	ldrb	r3, [r7, #19]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d105      	bne.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042b0:	4618      	mov	r0, r3
 80042b2:	f7ff ff5b 	bl	800416c <LL_RCC_SetRTCClockSource>
 80042b6:	e004      	b.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80042b8:	7cfb      	ldrb	r3, [r7, #19]
 80042ba:	74bb      	strb	r3, [r7, #18]
 80042bc:	e001      	b.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042be:	7cfb      	ldrb	r3, [r7, #19]
 80042c0:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0301 	and.w	r3, r3, #1
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d004      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	4618      	mov	r0, r3
 80042d4:	f7ff fea9 	bl	800402a <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 0302 	and.w	r3, r3, #2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d004      	beq.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f7ff fe9e 	bl	800402a <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 0320 	and.w	r3, r3, #32
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d004      	beq.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	4618      	mov	r0, r3
 8004300:	f7ff fec0 	bl	8004084 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800430c:	2b00      	cmp	r3, #0
 800430e:	d004      	beq.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6a1b      	ldr	r3, [r3, #32]
 8004314:	4618      	mov	r0, r3
 8004316:	f7ff fee6 	bl	80040e6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004322:	2b00      	cmp	r3, #0
 8004324:	d004      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800432a:	4618      	mov	r0, r3
 800432c:	f7ff fedb 	bl	80040e6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004338:	2b00      	cmp	r3, #0
 800433a:	d004      	beq.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004340:	4618      	mov	r0, r3
 8004342:	f7ff fed0 	bl	80040e6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800434e:	2b00      	cmp	r3, #0
 8004350:	d004      	beq.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	4618      	mov	r0, r3
 8004358:	f7ff fea9 	bl	80040ae <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004364:	2b00      	cmp	r3, #0
 8004366:	d004      	beq.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	699b      	ldr	r3, [r3, #24]
 800436c:	4618      	mov	r0, r3
 800436e:	f7ff fe9e 	bl	80040ae <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800437a:	2b00      	cmp	r3, #0
 800437c:	d004      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	69db      	ldr	r3, [r3, #28]
 8004382:	4618      	mov	r0, r3
 8004384:	f7ff fe93 	bl	80040ae <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 0310 	and.w	r3, r3, #16
 8004390:	2b00      	cmp	r3, #0
 8004392:	d011      	beq.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	4618      	mov	r0, r3
 800439a:	f7ff fe5e 	bl	800405a <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	68db      	ldr	r3, [r3, #12]
 80043a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043a6:	d107      	bne.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 80043a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80043ac:	68db      	ldr	r3, [r3, #12]
 80043ae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80043b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80043b6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d010      	beq.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043c8:	4618      	mov	r0, r3
 80043ca:	f7ff fea5 	bl	8004118 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d107      	bne.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80043d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80043e0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80043e4:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d011      	beq.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f6:	4618      	mov	r0, r3
 80043f8:	f7ff fea3 	bl	8004142 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004400:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004404:	d107      	bne.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004406:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800440a:	68db      	ldr	r3, [r3, #12]
 800440c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004410:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004414:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8004416:	7cbb      	ldrb	r3, [r7, #18]
}
 8004418:	4618      	mov	r0, r3
 800441a:	3718      	adds	r7, #24
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}
 8004420:	58000400 	.word	0x58000400

08004424 <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 800442c:	4b06      	ldr	r3, [pc, #24]	@ (8004448 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004434:	4904      	ldr	r1, [pc, #16]	@ (8004448 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	4313      	orrs	r3, r2
 800443a:	608b      	str	r3, [r1, #8]
}
 800443c:	bf00      	nop
 800443e:	370c      	adds	r7, #12
 8004440:	46bd      	mov	sp, r7
 8004442:	bc80      	pop	{r7}
 8004444:	4770      	bx	lr
 8004446:	bf00      	nop
 8004448:	58000400 	.word	0x58000400

0800444c <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 800444c:	b480      	push	{r7}
 800444e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8004450:	4b05      	ldr	r3, [pc, #20]	@ (8004468 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8004452:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004456:	4a04      	ldr	r2, [pc, #16]	@ (8004468 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8004458:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800445c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004460:	bf00      	nop
 8004462:	46bd      	mov	sp, r7
 8004464:	bc80      	pop	{r7}
 8004466:	4770      	bx	lr
 8004468:	58000400 	.word	0x58000400

0800446c <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 800446c:	b480      	push	{r7}
 800446e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8004470:	4b05      	ldr	r3, [pc, #20]	@ (8004488 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8004472:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004476:	4a04      	ldr	r2, [pc, #16]	@ (8004488 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8004478:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800447c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004480:	bf00      	nop
 8004482:	46bd      	mov	sp, r7
 8004484:	bc80      	pop	{r7}
 8004486:	4770      	bx	lr
 8004488:	58000400 	.word	0x58000400

0800448c <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 800448c:	b480      	push	{r7}
 800448e:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8004490:	4b03      	ldr	r3, [pc, #12]	@ (80044a0 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8004492:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004496:	619a      	str	r2, [r3, #24]
}
 8004498:	bf00      	nop
 800449a:	46bd      	mov	sp, r7
 800449c:	bc80      	pop	{r7}
 800449e:	4770      	bx	lr
 80044a0:	58000400 	.word	0x58000400

080044a4 <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 80044a4:	b480      	push	{r7}
 80044a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 80044a8:	4b06      	ldr	r3, [pc, #24]	@ (80044c4 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 80044aa:	695b      	ldr	r3, [r3, #20]
 80044ac:	f003 0302 	and.w	r3, r3, #2
 80044b0:	2b02      	cmp	r3, #2
 80044b2:	d101      	bne.n	80044b8 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 80044b4:	2301      	movs	r3, #1
 80044b6:	e000      	b.n	80044ba <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 80044b8:	2300      	movs	r3, #0
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	46bd      	mov	sp, r7
 80044be:	bc80      	pop	{r7}
 80044c0:	4770      	bx	lr
 80044c2:	bf00      	nop
 80044c4:	58000400 	.word	0x58000400

080044c8 <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 80044c8:	b480      	push	{r7}
 80044ca:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 80044cc:	4b06      	ldr	r3, [pc, #24]	@ (80044e8 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 80044ce:	695b      	ldr	r3, [r3, #20]
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	2b04      	cmp	r3, #4
 80044d6:	d101      	bne.n	80044dc <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 80044d8:	2301      	movs	r3, #1
 80044da:	e000      	b.n	80044de <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 80044dc:	2300      	movs	r3, #0
}
 80044de:	4618      	mov	r0, r3
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bc80      	pop	{r7}
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop
 80044e8:	58000400 	.word	0x58000400

080044ec <LL_RCC_RF_DisableReset>:
{
 80044ec:	b480      	push	{r7}
 80044ee:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 80044f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80044fc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004500:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8004504:	bf00      	nop
 8004506:	46bd      	mov	sp, r7
 8004508:	bc80      	pop	{r7}
 800450a:	4770      	bx	lr

0800450c <LL_RCC_IsRFUnderReset>:
{
 800450c:	b480      	push	{r7}
 800450e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8004510:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004514:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004518:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800451c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004520:	d101      	bne.n	8004526 <LL_RCC_IsRFUnderReset+0x1a>
 8004522:	2301      	movs	r3, #1
 8004524:	e000      	b.n	8004528 <LL_RCC_IsRFUnderReset+0x1c>
 8004526:	2300      	movs	r3, #0
}
 8004528:	4618      	mov	r0, r3
 800452a:	46bd      	mov	sp, r7
 800452c:	bc80      	pop	{r7}
 800452e:	4770      	bx	lr

08004530 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8004530:	b480      	push	{r7}
 8004532:	b083      	sub	sp, #12
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8004538:	4b06      	ldr	r3, [pc, #24]	@ (8004554 <LL_EXTI_EnableIT_32_63+0x24>)
 800453a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800453e:	4905      	ldr	r1, [pc, #20]	@ (8004554 <LL_EXTI_EnableIT_32_63+0x24>)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	4313      	orrs	r3, r2
 8004544:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8004548:	bf00      	nop
 800454a:	370c      	adds	r7, #12
 800454c:	46bd      	mov	sp, r7
 800454e:	bc80      	pop	{r7}
 8004550:	4770      	bx	lr
 8004552:	bf00      	nop
 8004554:	58000800 	.word	0x58000800

08004558 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b084      	sub	sp, #16
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d103      	bne.n	800456e <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	73fb      	strb	r3, [r7, #15]
    return status;
 800456a:	7bfb      	ldrb	r3, [r7, #15]
 800456c:	e052      	b.n	8004614 <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 800456e:	2300      	movs	r3, #0
 8004570:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	799b      	ldrb	r3, [r3, #6]
 8004576:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8004578:	7bbb      	ldrb	r3, [r7, #14]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d002      	beq.n	8004584 <HAL_SUBGHZ_Init+0x2c>
 800457e:	7bbb      	ldrb	r3, [r7, #14]
 8004580:	2b03      	cmp	r3, #3
 8004582:	d109      	bne.n	8004598 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2200      	movs	r2, #0
 8004588:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f7fc fd4e 	bl	800102c <HAL_SUBGHZ_MspInit>
#if defined(CORE_CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8004590:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004594:	f7ff ffcc 	bl	8004530 <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8004598:	7bbb      	ldrb	r3, [r7, #14]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d126      	bne.n	80045ec <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2202      	movs	r2, #2
 80045a2:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 80045a4:	f7ff ffa2 	bl	80044ec <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80045a8:	4b1c      	ldr	r3, [pc, #112]	@ (800461c <HAL_SUBGHZ_Init+0xc4>)
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	4613      	mov	r3, r2
 80045ae:	00db      	lsls	r3, r3, #3
 80045b0:	1a9b      	subs	r3, r3, r2
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	0cdb      	lsrs	r3, r3, #19
 80045b6:	2264      	movs	r2, #100	@ 0x64
 80045b8:	fb02 f303 	mul.w	r3, r2, r3
 80045bc:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d105      	bne.n	80045d0 <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	609a      	str	r2, [r3, #8]
        break;
 80045ce:	e007      	b.n	80045e0 <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	3b01      	subs	r3, #1
 80045d4:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 80045d6:	f7ff ff99 	bl	800450c <LL_RCC_IsRFUnderReset>
 80045da:	4603      	mov	r3, r0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d1ee      	bne.n	80045be <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80045e0:	f7ff ff34 	bl	800444c <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CORE_CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 80045e4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80045e8:	f7ff ff1c 	bl	8004424 <LL_PWR_SetRadioBusyTrigger>
#endif /* CORE_CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 80045ec:	f7ff ff4e 	bl	800448c <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 80045f0:	7bfb      	ldrb	r3, [r7, #15]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d10a      	bne.n	800460c <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4618      	mov	r0, r3
 80045fc:	f000 fac6 	bl	8004b8c <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	719a      	strb	r2, [r3, #6]

  return status;
 8004612:	7bfb      	ldrb	r3, [r7, #15]
}
 8004614:	4618      	mov	r0, r3
 8004616:	3710      	adds	r7, #16
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}
 800461c:	20000000 	.word	0x20000000

08004620 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b086      	sub	sp, #24
 8004624:	af00      	add	r7, sp, #0
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	607a      	str	r2, [r7, #4]
 800462a:	461a      	mov	r2, r3
 800462c:	460b      	mov	r3, r1
 800462e:	817b      	strh	r3, [r7, #10]
 8004630:	4613      	mov	r3, r2
 8004632:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	799b      	ldrb	r3, [r3, #6]
 8004638:	b2db      	uxtb	r3, r3
 800463a:	2b01      	cmp	r3, #1
 800463c:	d14a      	bne.n	80046d4 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	795b      	ldrb	r3, [r3, #5]
 8004642:	2b01      	cmp	r3, #1
 8004644:	d101      	bne.n	800464a <HAL_SUBGHZ_WriteRegisters+0x2a>
 8004646:	2302      	movs	r3, #2
 8004648:	e045      	b.n	80046d6 <HAL_SUBGHZ_WriteRegisters+0xb6>
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2201      	movs	r2, #1
 800464e:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2202      	movs	r2, #2
 8004654:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004656:	68f8      	ldr	r0, [r7, #12]
 8004658:	f000 fb66 	bl	8004d28 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800465c:	f7ff ff06 	bl	800446c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8004660:	210d      	movs	r1, #13
 8004662:	68f8      	ldr	r0, [r7, #12]
 8004664:	f000 fab2 	bl	8004bcc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8004668:	897b      	ldrh	r3, [r7, #10]
 800466a:	0a1b      	lsrs	r3, r3, #8
 800466c:	b29b      	uxth	r3, r3
 800466e:	b2db      	uxtb	r3, r3
 8004670:	4619      	mov	r1, r3
 8004672:	68f8      	ldr	r0, [r7, #12]
 8004674:	f000 faaa 	bl	8004bcc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8004678:	897b      	ldrh	r3, [r7, #10]
 800467a:	b2db      	uxtb	r3, r3
 800467c:	4619      	mov	r1, r3
 800467e:	68f8      	ldr	r0, [r7, #12]
 8004680:	f000 faa4 	bl	8004bcc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004684:	2300      	movs	r3, #0
 8004686:	82bb      	strh	r3, [r7, #20]
 8004688:	e00a      	b.n	80046a0 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800468a:	8abb      	ldrh	r3, [r7, #20]
 800468c:	687a      	ldr	r2, [r7, #4]
 800468e:	4413      	add	r3, r2
 8004690:	781b      	ldrb	r3, [r3, #0]
 8004692:	4619      	mov	r1, r3
 8004694:	68f8      	ldr	r0, [r7, #12]
 8004696:	f000 fa99 	bl	8004bcc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800469a:	8abb      	ldrh	r3, [r7, #20]
 800469c:	3301      	adds	r3, #1
 800469e:	82bb      	strh	r3, [r7, #20]
 80046a0:	8aba      	ldrh	r2, [r7, #20]
 80046a2:	893b      	ldrh	r3, [r7, #8]
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d3f0      	bcc.n	800468a <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80046a8:	f7ff fed0 	bl	800444c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80046ac:	68f8      	ldr	r0, [r7, #12]
 80046ae:	f000 fb5f 	bl	8004d70 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d002      	beq.n	80046c0 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	75fb      	strb	r3, [r7, #23]
 80046be:	e001      	b.n	80046c4 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 80046c0:	2300      	movs	r3, #0
 80046c2:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2201      	movs	r2, #1
 80046c8:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2200      	movs	r2, #0
 80046ce:	715a      	strb	r2, [r3, #5]

    return status;
 80046d0:	7dfb      	ldrb	r3, [r7, #23]
 80046d2:	e000      	b.n	80046d6 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 80046d4:	2302      	movs	r3, #2
  }
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3718      	adds	r7, #24
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}

080046de <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 80046de:	b580      	push	{r7, lr}
 80046e0:	b088      	sub	sp, #32
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	60f8      	str	r0, [r7, #12]
 80046e6:	607a      	str	r2, [r7, #4]
 80046e8:	461a      	mov	r2, r3
 80046ea:	460b      	mov	r3, r1
 80046ec:	817b      	strh	r3, [r7, #10]
 80046ee:	4613      	mov	r3, r2
 80046f0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	799b      	ldrb	r3, [r3, #6]
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d14a      	bne.n	8004796 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	795b      	ldrb	r3, [r3, #5]
 8004704:	2b01      	cmp	r3, #1
 8004706:	d101      	bne.n	800470c <HAL_SUBGHZ_ReadRegisters+0x2e>
 8004708:	2302      	movs	r3, #2
 800470a:	e045      	b.n	8004798 <HAL_SUBGHZ_ReadRegisters+0xba>
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2201      	movs	r2, #1
 8004710:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004712:	68f8      	ldr	r0, [r7, #12]
 8004714:	f000 fb08 	bl	8004d28 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004718:	f7ff fea8 	bl	800446c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 800471c:	211d      	movs	r1, #29
 800471e:	68f8      	ldr	r0, [r7, #12]
 8004720:	f000 fa54 	bl	8004bcc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8004724:	897b      	ldrh	r3, [r7, #10]
 8004726:	0a1b      	lsrs	r3, r3, #8
 8004728:	b29b      	uxth	r3, r3
 800472a:	b2db      	uxtb	r3, r3
 800472c:	4619      	mov	r1, r3
 800472e:	68f8      	ldr	r0, [r7, #12]
 8004730:	f000 fa4c 	bl	8004bcc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8004734:	897b      	ldrh	r3, [r7, #10]
 8004736:	b2db      	uxtb	r3, r3
 8004738:	4619      	mov	r1, r3
 800473a:	68f8      	ldr	r0, [r7, #12]
 800473c:	f000 fa46 	bl	8004bcc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8004740:	2100      	movs	r1, #0
 8004742:	68f8      	ldr	r0, [r7, #12]
 8004744:	f000 fa42 	bl	8004bcc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004748:	2300      	movs	r3, #0
 800474a:	82fb      	strh	r3, [r7, #22]
 800474c:	e009      	b.n	8004762 <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800474e:	69b9      	ldr	r1, [r7, #24]
 8004750:	68f8      	ldr	r0, [r7, #12]
 8004752:	f000 fa91 	bl	8004c78 <SUBGHZSPI_Receive>
      pData++;
 8004756:	69bb      	ldr	r3, [r7, #24]
 8004758:	3301      	adds	r3, #1
 800475a:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800475c:	8afb      	ldrh	r3, [r7, #22]
 800475e:	3301      	adds	r3, #1
 8004760:	82fb      	strh	r3, [r7, #22]
 8004762:	8afa      	ldrh	r2, [r7, #22]
 8004764:	893b      	ldrh	r3, [r7, #8]
 8004766:	429a      	cmp	r2, r3
 8004768:	d3f1      	bcc.n	800474e <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800476a:	f7ff fe6f 	bl	800444c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800476e:	68f8      	ldr	r0, [r7, #12]
 8004770:	f000 fafe 	bl	8004d70 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d002      	beq.n	8004782 <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	77fb      	strb	r3, [r7, #31]
 8004780:	e001      	b.n	8004786 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8004782:	2300      	movs	r3, #0
 8004784:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2201      	movs	r2, #1
 800478a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2200      	movs	r2, #0
 8004790:	715a      	strb	r2, [r3, #5]

    return status;
 8004792:	7ffb      	ldrb	r3, [r7, #31]
 8004794:	e000      	b.n	8004798 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8004796:	2302      	movs	r3, #2
  }
}
 8004798:	4618      	mov	r0, r3
 800479a:	3720      	adds	r7, #32
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b086      	sub	sp, #24
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	60f8      	str	r0, [r7, #12]
 80047a8:	607a      	str	r2, [r7, #4]
 80047aa:	461a      	mov	r2, r3
 80047ac:	460b      	mov	r3, r1
 80047ae:	72fb      	strb	r3, [r7, #11]
 80047b0:	4613      	mov	r3, r2
 80047b2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	799b      	ldrb	r3, [r3, #6]
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d14a      	bne.n	8004854 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	795b      	ldrb	r3, [r3, #5]
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d101      	bne.n	80047ca <HAL_SUBGHZ_ExecSetCmd+0x2a>
 80047c6:	2302      	movs	r3, #2
 80047c8:	e045      	b.n	8004856 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2201      	movs	r2, #1
 80047ce:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80047d0:	68f8      	ldr	r0, [r7, #12]
 80047d2:	f000 faa9 	bl	8004d28 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 80047d6:	7afb      	ldrb	r3, [r7, #11]
 80047d8:	2b84      	cmp	r3, #132	@ 0x84
 80047da:	d002      	beq.n	80047e2 <HAL_SUBGHZ_ExecSetCmd+0x42>
 80047dc:	7afb      	ldrb	r3, [r7, #11]
 80047de:	2b94      	cmp	r3, #148	@ 0x94
 80047e0:	d103      	bne.n	80047ea <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2201      	movs	r2, #1
 80047e6:	711a      	strb	r2, [r3, #4]
 80047e8:	e002      	b.n	80047f0 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2200      	movs	r2, #0
 80047ee:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80047f0:	f7ff fe3c 	bl	800446c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80047f4:	7afb      	ldrb	r3, [r7, #11]
 80047f6:	4619      	mov	r1, r3
 80047f8:	68f8      	ldr	r0, [r7, #12]
 80047fa:	f000 f9e7 	bl	8004bcc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80047fe:	2300      	movs	r3, #0
 8004800:	82bb      	strh	r3, [r7, #20]
 8004802:	e00a      	b.n	800481a <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8004804:	8abb      	ldrh	r3, [r7, #20]
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	4413      	add	r3, r2
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	4619      	mov	r1, r3
 800480e:	68f8      	ldr	r0, [r7, #12]
 8004810:	f000 f9dc 	bl	8004bcc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8004814:	8abb      	ldrh	r3, [r7, #20]
 8004816:	3301      	adds	r3, #1
 8004818:	82bb      	strh	r3, [r7, #20]
 800481a:	8aba      	ldrh	r2, [r7, #20]
 800481c:	893b      	ldrh	r3, [r7, #8]
 800481e:	429a      	cmp	r2, r3
 8004820:	d3f0      	bcc.n	8004804 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004822:	f7ff fe13 	bl	800444c <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8004826:	7afb      	ldrb	r3, [r7, #11]
 8004828:	2b84      	cmp	r3, #132	@ 0x84
 800482a:	d002      	beq.n	8004832 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 800482c:	68f8      	ldr	r0, [r7, #12]
 800482e:	f000 fa9f 	bl	8004d70 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d002      	beq.n	8004840 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	75fb      	strb	r3, [r7, #23]
 800483e:	e001      	b.n	8004844 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8004840:	2300      	movs	r3, #0
 8004842:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2201      	movs	r2, #1
 8004848:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2200      	movs	r2, #0
 800484e:	715a      	strb	r2, [r3, #5]

    return status;
 8004850:	7dfb      	ldrb	r3, [r7, #23]
 8004852:	e000      	b.n	8004856 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8004854:	2302      	movs	r3, #2
  }
}
 8004856:	4618      	mov	r0, r3
 8004858:	3718      	adds	r7, #24
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}

0800485e <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800485e:	b580      	push	{r7, lr}
 8004860:	b088      	sub	sp, #32
 8004862:	af00      	add	r7, sp, #0
 8004864:	60f8      	str	r0, [r7, #12]
 8004866:	607a      	str	r2, [r7, #4]
 8004868:	461a      	mov	r2, r3
 800486a:	460b      	mov	r3, r1
 800486c:	72fb      	strb	r3, [r7, #11]
 800486e:	4613      	mov	r3, r2
 8004870:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	799b      	ldrb	r3, [r3, #6]
 800487a:	b2db      	uxtb	r3, r3
 800487c:	2b01      	cmp	r3, #1
 800487e:	d13d      	bne.n	80048fc <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	795b      	ldrb	r3, [r3, #5]
 8004884:	2b01      	cmp	r3, #1
 8004886:	d101      	bne.n	800488c <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8004888:	2302      	movs	r3, #2
 800488a:	e038      	b.n	80048fe <HAL_SUBGHZ_ExecGetCmd+0xa0>
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2201      	movs	r2, #1
 8004890:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004892:	68f8      	ldr	r0, [r7, #12]
 8004894:	f000 fa48 	bl	8004d28 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004898:	f7ff fde8 	bl	800446c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 800489c:	7afb      	ldrb	r3, [r7, #11]
 800489e:	4619      	mov	r1, r3
 80048a0:	68f8      	ldr	r0, [r7, #12]
 80048a2:	f000 f993 	bl	8004bcc <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80048a6:	2100      	movs	r1, #0
 80048a8:	68f8      	ldr	r0, [r7, #12]
 80048aa:	f000 f98f 	bl	8004bcc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80048ae:	2300      	movs	r3, #0
 80048b0:	82fb      	strh	r3, [r7, #22]
 80048b2:	e009      	b.n	80048c8 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80048b4:	69b9      	ldr	r1, [r7, #24]
 80048b6:	68f8      	ldr	r0, [r7, #12]
 80048b8:	f000 f9de 	bl	8004c78 <SUBGHZSPI_Receive>
      pData++;
 80048bc:	69bb      	ldr	r3, [r7, #24]
 80048be:	3301      	adds	r3, #1
 80048c0:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 80048c2:	8afb      	ldrh	r3, [r7, #22]
 80048c4:	3301      	adds	r3, #1
 80048c6:	82fb      	strh	r3, [r7, #22]
 80048c8:	8afa      	ldrh	r2, [r7, #22]
 80048ca:	893b      	ldrh	r3, [r7, #8]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d3f1      	bcc.n	80048b4 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80048d0:	f7ff fdbc 	bl	800444c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80048d4:	68f8      	ldr	r0, [r7, #12]
 80048d6:	f000 fa4b 	bl	8004d70 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d002      	beq.n	80048e8 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	77fb      	strb	r3, [r7, #31]
 80048e6:	e001      	b.n	80048ec <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 80048e8:	2300      	movs	r3, #0
 80048ea:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2201      	movs	r2, #1
 80048f0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2200      	movs	r2, #0
 80048f6:	715a      	strb	r2, [r3, #5]

    return status;
 80048f8:	7ffb      	ldrb	r3, [r7, #31]
 80048fa:	e000      	b.n	80048fe <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80048fc:	2302      	movs	r3, #2
  }
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3720      	adds	r7, #32
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}

08004906 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8004906:	b580      	push	{r7, lr}
 8004908:	b086      	sub	sp, #24
 800490a:	af00      	add	r7, sp, #0
 800490c:	60f8      	str	r0, [r7, #12]
 800490e:	607a      	str	r2, [r7, #4]
 8004910:	461a      	mov	r2, r3
 8004912:	460b      	mov	r3, r1
 8004914:	72fb      	strb	r3, [r7, #11]
 8004916:	4613      	mov	r3, r2
 8004918:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	799b      	ldrb	r3, [r3, #6]
 800491e:	b2db      	uxtb	r3, r3
 8004920:	2b01      	cmp	r3, #1
 8004922:	d13e      	bne.n	80049a2 <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	795b      	ldrb	r3, [r3, #5]
 8004928:	2b01      	cmp	r3, #1
 800492a:	d101      	bne.n	8004930 <HAL_SUBGHZ_WriteBuffer+0x2a>
 800492c:	2302      	movs	r3, #2
 800492e:	e039      	b.n	80049a4 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2201      	movs	r2, #1
 8004934:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004936:	68f8      	ldr	r0, [r7, #12]
 8004938:	f000 f9f6 	bl	8004d28 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800493c:	f7ff fd96 	bl	800446c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8004940:	210e      	movs	r1, #14
 8004942:	68f8      	ldr	r0, [r7, #12]
 8004944:	f000 f942 	bl	8004bcc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8004948:	7afb      	ldrb	r3, [r7, #11]
 800494a:	4619      	mov	r1, r3
 800494c:	68f8      	ldr	r0, [r7, #12]
 800494e:	f000 f93d 	bl	8004bcc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004952:	2300      	movs	r3, #0
 8004954:	82bb      	strh	r3, [r7, #20]
 8004956:	e00a      	b.n	800496e <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8004958:	8abb      	ldrh	r3, [r7, #20]
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	4413      	add	r3, r2
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	4619      	mov	r1, r3
 8004962:	68f8      	ldr	r0, [r7, #12]
 8004964:	f000 f932 	bl	8004bcc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8004968:	8abb      	ldrh	r3, [r7, #20]
 800496a:	3301      	adds	r3, #1
 800496c:	82bb      	strh	r3, [r7, #20]
 800496e:	8aba      	ldrh	r2, [r7, #20]
 8004970:	893b      	ldrh	r3, [r7, #8]
 8004972:	429a      	cmp	r2, r3
 8004974:	d3f0      	bcc.n	8004958 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004976:	f7ff fd69 	bl	800444c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800497a:	68f8      	ldr	r0, [r7, #12]
 800497c:	f000 f9f8 	bl	8004d70 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	689b      	ldr	r3, [r3, #8]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d002      	beq.n	800498e <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	75fb      	strb	r3, [r7, #23]
 800498c:	e001      	b.n	8004992 <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 800498e:	2300      	movs	r3, #0
 8004990:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2201      	movs	r2, #1
 8004996:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2200      	movs	r2, #0
 800499c:	715a      	strb	r2, [r3, #5]

    return status;
 800499e:	7dfb      	ldrb	r3, [r7, #23]
 80049a0:	e000      	b.n	80049a4 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80049a2:	2302      	movs	r3, #2
  }
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3718      	adds	r7, #24
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}

080049ac <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b088      	sub	sp, #32
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	607a      	str	r2, [r7, #4]
 80049b6:	461a      	mov	r2, r3
 80049b8:	460b      	mov	r3, r1
 80049ba:	72fb      	strb	r3, [r7, #11]
 80049bc:	4613      	mov	r3, r2
 80049be:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	799b      	ldrb	r3, [r3, #6]
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d141      	bne.n	8004a52 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	795b      	ldrb	r3, [r3, #5]
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	d101      	bne.n	80049da <HAL_SUBGHZ_ReadBuffer+0x2e>
 80049d6:	2302      	movs	r3, #2
 80049d8:	e03c      	b.n	8004a54 <HAL_SUBGHZ_ReadBuffer+0xa8>
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2201      	movs	r2, #1
 80049de:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80049e0:	68f8      	ldr	r0, [r7, #12]
 80049e2:	f000 f9a1 	bl	8004d28 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80049e6:	f7ff fd41 	bl	800446c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 80049ea:	211e      	movs	r1, #30
 80049ec:	68f8      	ldr	r0, [r7, #12]
 80049ee:	f000 f8ed 	bl	8004bcc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 80049f2:	7afb      	ldrb	r3, [r7, #11]
 80049f4:	4619      	mov	r1, r3
 80049f6:	68f8      	ldr	r0, [r7, #12]
 80049f8:	f000 f8e8 	bl	8004bcc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80049fc:	2100      	movs	r1, #0
 80049fe:	68f8      	ldr	r0, [r7, #12]
 8004a00:	f000 f8e4 	bl	8004bcc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004a04:	2300      	movs	r3, #0
 8004a06:	82fb      	strh	r3, [r7, #22]
 8004a08:	e009      	b.n	8004a1e <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8004a0a:	69b9      	ldr	r1, [r7, #24]
 8004a0c:	68f8      	ldr	r0, [r7, #12]
 8004a0e:	f000 f933 	bl	8004c78 <SUBGHZSPI_Receive>
      pData++;
 8004a12:	69bb      	ldr	r3, [r7, #24]
 8004a14:	3301      	adds	r3, #1
 8004a16:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8004a18:	8afb      	ldrh	r3, [r7, #22]
 8004a1a:	3301      	adds	r3, #1
 8004a1c:	82fb      	strh	r3, [r7, #22]
 8004a1e:	8afa      	ldrh	r2, [r7, #22]
 8004a20:	893b      	ldrh	r3, [r7, #8]
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d3f1      	bcc.n	8004a0a <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004a26:	f7ff fd11 	bl	800444c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004a2a:	68f8      	ldr	r0, [r7, #12]
 8004a2c:	f000 f9a0 	bl	8004d70 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d002      	beq.n	8004a3e <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	77fb      	strb	r3, [r7, #31]
 8004a3c:	e001      	b.n	8004a42 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2201      	movs	r2, #1
 8004a46:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	715a      	strb	r2, [r3, #5]

    return status;
 8004a4e:	7ffb      	ldrb	r3, [r7, #31]
 8004a50:	e000      	b.n	8004a54 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8004a52:	2302      	movs	r3, #2
  }
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3720      	adds	r7, #32
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}

08004a5c <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b084      	sub	sp, #16
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8004a64:	2300      	movs	r3, #0
 8004a66:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8004a68:	f107 020c 	add.w	r2, r7, #12
 8004a6c:	2302      	movs	r3, #2
 8004a6e:	2112      	movs	r1, #18
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f7ff fef4 	bl	800485e <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8004a76:	7b3b      	ldrb	r3, [r7, #12]
 8004a78:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8004a7a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004a7e:	021b      	lsls	r3, r3, #8
 8004a80:	b21a      	sxth	r2, r3
 8004a82:	7b7b      	ldrb	r3, [r7, #13]
 8004a84:	b21b      	sxth	r3, r3
 8004a86:	4313      	orrs	r3, r2
 8004a88:	b21b      	sxth	r3, r3
 8004a8a:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8004a8c:	f107 020c 	add.w	r2, r7, #12
 8004a90:	2302      	movs	r3, #2
 8004a92:	2102      	movs	r1, #2
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f7ff fe83 	bl	80047a0 <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8004a9a:	89fb      	ldrh	r3, [r7, #14]
 8004a9c:	f003 0301 	and.w	r3, r3, #1
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d002      	beq.n	8004aaa <HAL_SUBGHZ_IRQHandler+0x4e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8004aa4:	6878      	ldr	r0, [r7, #4]
 8004aa6:	f7fd fd0b 	bl	80024c0 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8004aaa:	89fb      	ldrh	r3, [r7, #14]
 8004aac:	085b      	lsrs	r3, r3, #1
 8004aae:	f003 0301 	and.w	r3, r3, #1
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d008      	beq.n	8004ac8 <HAL_SUBGHZ_IRQHandler+0x6c>
      (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) == RESET))
 8004ab6:	89fb      	ldrh	r3, [r7, #14]
 8004ab8:	099b      	lsrs	r3, r3, #6
 8004aba:	f003 0301 	and.w	r3, r3, #1
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d102      	bne.n	8004ac8 <HAL_SUBGHZ_IRQHandler+0x6c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f7fd fd0a 	bl	80024dc <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8004ac8:	89fb      	ldrh	r3, [r7, #14]
 8004aca:	089b      	lsrs	r3, r3, #2
 8004acc:	f003 0301 	and.w	r3, r3, #1
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d002      	beq.n	8004ada <HAL_SUBGHZ_IRQHandler+0x7e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8004ad4:	6878      	ldr	r0, [r7, #4]
 8004ad6:	f7fd fd59 	bl	800258c <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8004ada:	89fb      	ldrh	r3, [r7, #14]
 8004adc:	08db      	lsrs	r3, r3, #3
 8004ade:	f003 0301 	and.w	r3, r3, #1
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d002      	beq.n	8004aec <HAL_SUBGHZ_IRQHandler+0x90>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f7fd fd5e 	bl	80025a8 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8004aec:	89fb      	ldrh	r3, [r7, #14]
 8004aee:	091b      	lsrs	r3, r3, #4
 8004af0:	f003 0301 	and.w	r3, r3, #1
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d002      	beq.n	8004afe <HAL_SUBGHZ_IRQHandler+0xa2>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	f7fd fd63 	bl	80025c4 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8004afe:	89fb      	ldrh	r3, [r7, #14]
 8004b00:	095b      	lsrs	r3, r3, #5
 8004b02:	f003 0301 	and.w	r3, r3, #1
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d002      	beq.n	8004b10 <HAL_SUBGHZ_IRQHandler+0xb4>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f7fd fd30 	bl	8002570 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8004b10:	89fb      	ldrh	r3, [r7, #14]
 8004b12:	099b      	lsrs	r3, r3, #6
 8004b14:	f003 0301 	and.w	r3, r3, #1
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d002      	beq.n	8004b22 <HAL_SUBGHZ_IRQHandler+0xc6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f7fd fceb 	bl	80024f8 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8004b22:	89fb      	ldrh	r3, [r7, #14]
 8004b24:	09db      	lsrs	r3, r3, #7
 8004b26:	f003 0301 	and.w	r3, r3, #1
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d00e      	beq.n	8004b4c <HAL_SUBGHZ_IRQHandler+0xf0>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8004b2e:	89fb      	ldrh	r3, [r7, #14]
 8004b30:	0a1b      	lsrs	r3, r3, #8
 8004b32:	f003 0301 	and.w	r3, r3, #1
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d004      	beq.n	8004b44 <HAL_SUBGHZ_IRQHandler+0xe8>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8004b3a:	2101      	movs	r1, #1
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f7fd fce9 	bl	8002514 <HAL_SUBGHZ_CADStatusCallback>
 8004b42:	e003      	b.n	8004b4c <HAL_SUBGHZ_IRQHandler+0xf0>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8004b44:	2100      	movs	r1, #0
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f7fd fce4 	bl	8002514 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8004b4c:	89fb      	ldrh	r3, [r7, #14]
 8004b4e:	0a5b      	lsrs	r3, r3, #9
 8004b50:	f003 0301 	and.w	r3, r3, #1
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d002      	beq.n	8004b5e <HAL_SUBGHZ_IRQHandler+0x102>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f7fd fcf9 	bl	8002550 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8004b5e:	89fb      	ldrh	r3, [r7, #14]
 8004b60:	0b9b      	lsrs	r3, r3, #14
 8004b62:	f003 0301 	and.w	r3, r3, #1
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d002      	beq.n	8004b70 <HAL_SUBGHZ_IRQHandler+0x114>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f000 f804 	bl	8004b78 <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 8004b70:	bf00      	nop
 8004b72:	3710      	adds	r7, #16
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <HAL_SUBGHZ_LrFhssHopCallback>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for SUBGHZ module.
  * @retval None
  */
__weak void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b083      	sub	sp, #12
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  UNUSED(hsubghz);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SUBGHZ_LrFhssHopCallback should be implemented in the user file
   */
}
 8004b80:	bf00      	nop
 8004b82:	370c      	adds	r7, #12
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bc80      	pop	{r7}
 8004b88:	4770      	bx	lr
	...

08004b8c <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b083      	sub	sp, #12
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8004b94:	4b0c      	ldr	r3, [pc, #48]	@ (8004bc8 <SUBGHZSPI_Init+0x3c>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a0b      	ldr	r2, [pc, #44]	@ (8004bc8 <SUBGHZSPI_Init+0x3c>)
 8004b9a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b9e:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8004ba0:	4a09      	ldr	r2, [pc, #36]	@ (8004bc8 <SUBGHZSPI_Init+0x3c>)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8004ba8:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8004baa:	4b07      	ldr	r3, [pc, #28]	@ (8004bc8 <SUBGHZSPI_Init+0x3c>)
 8004bac:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8004bb0:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8004bb2:	4b05      	ldr	r3, [pc, #20]	@ (8004bc8 <SUBGHZSPI_Init+0x3c>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a04      	ldr	r2, [pc, #16]	@ (8004bc8 <SUBGHZSPI_Init+0x3c>)
 8004bb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bbc:	6013      	str	r3, [r2, #0]
}
 8004bbe:	bf00      	nop
 8004bc0:	370c      	adds	r7, #12
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bc80      	pop	{r7}
 8004bc6:	4770      	bx	lr
 8004bc8:	58010000 	.word	0x58010000

08004bcc <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b087      	sub	sp, #28
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
 8004bd4:	460b      	mov	r3, r1
 8004bd6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004bdc:	4b23      	ldr	r3, [pc, #140]	@ (8004c6c <SUBGHZSPI_Transmit+0xa0>)
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	4613      	mov	r3, r2
 8004be2:	00db      	lsls	r3, r3, #3
 8004be4:	1a9b      	subs	r3, r3, r2
 8004be6:	009b      	lsls	r3, r3, #2
 8004be8:	0cdb      	lsrs	r3, r3, #19
 8004bea:	2264      	movs	r2, #100	@ 0x64
 8004bec:	fb02 f303 	mul.w	r3, r2, r3
 8004bf0:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d105      	bne.n	8004c04 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	609a      	str	r2, [r3, #8]
      break;
 8004c02:	e008      	b.n	8004c16 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	3b01      	subs	r3, #1
 8004c08:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8004c0a:	4b19      	ldr	r3, [pc, #100]	@ (8004c70 <SUBGHZSPI_Transmit+0xa4>)
 8004c0c:	689b      	ldr	r3, [r3, #8]
 8004c0e:	f003 0302 	and.w	r3, r3, #2
 8004c12:	2b02      	cmp	r3, #2
 8004c14:	d1ed      	bne.n	8004bf2 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8004c16:	4b17      	ldr	r3, [pc, #92]	@ (8004c74 <SUBGHZSPI_Transmit+0xa8>)
 8004c18:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	78fa      	ldrb	r2, [r7, #3]
 8004c1e:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004c20:	4b12      	ldr	r3, [pc, #72]	@ (8004c6c <SUBGHZSPI_Transmit+0xa0>)
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	4613      	mov	r3, r2
 8004c26:	00db      	lsls	r3, r3, #3
 8004c28:	1a9b      	subs	r3, r3, r2
 8004c2a:	009b      	lsls	r3, r3, #2
 8004c2c:	0cdb      	lsrs	r3, r3, #19
 8004c2e:	2264      	movs	r2, #100	@ 0x64
 8004c30:	fb02 f303 	mul.w	r3, r2, r3
 8004c34:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d105      	bne.n	8004c48 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2201      	movs	r2, #1
 8004c44:	609a      	str	r2, [r3, #8]
      break;
 8004c46:	e008      	b.n	8004c5a <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	3b01      	subs	r3, #1
 8004c4c:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8004c4e:	4b08      	ldr	r3, [pc, #32]	@ (8004c70 <SUBGHZSPI_Transmit+0xa4>)
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	f003 0301 	and.w	r3, r3, #1
 8004c56:	2b01      	cmp	r3, #1
 8004c58:	d1ed      	bne.n	8004c36 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8004c5a:	4b05      	ldr	r3, [pc, #20]	@ (8004c70 <SUBGHZSPI_Transmit+0xa4>)
 8004c5c:	68db      	ldr	r3, [r3, #12]

  return status;
 8004c5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	371c      	adds	r7, #28
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bc80      	pop	{r7}
 8004c68:	4770      	bx	lr
 8004c6a:	bf00      	nop
 8004c6c:	20000000 	.word	0x20000000
 8004c70:	58010000 	.word	0x58010000
 8004c74:	5801000c 	.word	0x5801000c

08004c78 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b087      	sub	sp, #28
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
 8004c80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c82:	2300      	movs	r3, #0
 8004c84:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004c86:	4b25      	ldr	r3, [pc, #148]	@ (8004d1c <SUBGHZSPI_Receive+0xa4>)
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	4613      	mov	r3, r2
 8004c8c:	00db      	lsls	r3, r3, #3
 8004c8e:	1a9b      	subs	r3, r3, r2
 8004c90:	009b      	lsls	r3, r3, #2
 8004c92:	0cdb      	lsrs	r3, r3, #19
 8004c94:	2264      	movs	r2, #100	@ 0x64
 8004c96:	fb02 f303 	mul.w	r3, r2, r3
 8004c9a:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d105      	bne.n	8004cae <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2201      	movs	r2, #1
 8004caa:	609a      	str	r2, [r3, #8]
      break;
 8004cac:	e008      	b.n	8004cc0 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	3b01      	subs	r3, #1
 8004cb2:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8004cb4:	4b1a      	ldr	r3, [pc, #104]	@ (8004d20 <SUBGHZSPI_Receive+0xa8>)
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	f003 0302 	and.w	r3, r3, #2
 8004cbc:	2b02      	cmp	r3, #2
 8004cbe:	d1ed      	bne.n	8004c9c <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8004cc0:	4b18      	ldr	r3, [pc, #96]	@ (8004d24 <SUBGHZSPI_Receive+0xac>)
 8004cc2:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	22ff      	movs	r2, #255	@ 0xff
 8004cc8:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004cca:	4b14      	ldr	r3, [pc, #80]	@ (8004d1c <SUBGHZSPI_Receive+0xa4>)
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	4613      	mov	r3, r2
 8004cd0:	00db      	lsls	r3, r3, #3
 8004cd2:	1a9b      	subs	r3, r3, r2
 8004cd4:	009b      	lsls	r3, r3, #2
 8004cd6:	0cdb      	lsrs	r3, r3, #19
 8004cd8:	2264      	movs	r2, #100	@ 0x64
 8004cda:	fb02 f303 	mul.w	r3, r2, r3
 8004cde:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d105      	bne.n	8004cf2 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2201      	movs	r2, #1
 8004cee:	609a      	str	r2, [r3, #8]
      break;
 8004cf0:	e008      	b.n	8004d04 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	3b01      	subs	r3, #1
 8004cf6:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8004cf8:	4b09      	ldr	r3, [pc, #36]	@ (8004d20 <SUBGHZSPI_Receive+0xa8>)
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	f003 0301 	and.w	r3, r3, #1
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d1ed      	bne.n	8004ce0 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8004d04:	4b06      	ldr	r3, [pc, #24]	@ (8004d20 <SUBGHZSPI_Receive+0xa8>)
 8004d06:	68db      	ldr	r3, [r3, #12]
 8004d08:	b2da      	uxtb	r2, r3
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	701a      	strb	r2, [r3, #0]

  return status;
 8004d0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	371c      	adds	r7, #28
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bc80      	pop	{r7}
 8004d18:	4770      	bx	lr
 8004d1a:	bf00      	nop
 8004d1c:	20000000 	.word	0x20000000
 8004d20:	58010000 	.word	0x58010000
 8004d24:	5801000c 	.word	0x5801000c

08004d28 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b084      	sub	sp, #16
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	791b      	ldrb	r3, [r3, #4]
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d111      	bne.n	8004d5c <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8004d38:	4b0c      	ldr	r3, [pc, #48]	@ (8004d6c <SUBGHZ_CheckDeviceReady+0x44>)
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	4613      	mov	r3, r2
 8004d3e:	005b      	lsls	r3, r3, #1
 8004d40:	4413      	add	r3, r2
 8004d42:	00db      	lsls	r3, r3, #3
 8004d44:	0c1b      	lsrs	r3, r3, #16
 8004d46:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004d48:	f7ff fb90 	bl	800446c <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	3b01      	subs	r3, #1
 8004d50:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d1f9      	bne.n	8004d4c <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004d58:	f7ff fb78 	bl	800444c <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f000 f807 	bl	8004d70 <SUBGHZ_WaitOnBusy>
 8004d62:	4603      	mov	r3, r0
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3710      	adds	r7, #16
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	20000000 	.word	0x20000000

08004d70 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b086      	sub	sp, #24
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8004d7c:	4b12      	ldr	r3, [pc, #72]	@ (8004dc8 <SUBGHZ_WaitOnBusy+0x58>)
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	4613      	mov	r3, r2
 8004d82:	005b      	lsls	r3, r3, #1
 8004d84:	4413      	add	r3, r2
 8004d86:	00db      	lsls	r3, r3, #3
 8004d88:	0d1b      	lsrs	r3, r3, #20
 8004d8a:	2264      	movs	r2, #100	@ 0x64
 8004d8c:	fb02 f303 	mul.w	r3, r2, r3
 8004d90:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8004d92:	f7ff fb99 	bl	80044c8 <LL_PWR_IsActiveFlag_RFBUSYMS>
 8004d96:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d105      	bne.n	8004daa <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2202      	movs	r2, #2
 8004da6:	609a      	str	r2, [r3, #8]
      break;
 8004da8:	e009      	b.n	8004dbe <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	3b01      	subs	r3, #1
 8004dae:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8004db0:	f7ff fb78 	bl	80044a4 <LL_PWR_IsActiveFlag_RFBUSYS>
 8004db4:	4602      	mov	r2, r0
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	4013      	ands	r3, r2
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d0e9      	beq.n	8004d92 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8004dbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3718      	adds	r7, #24
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}
 8004dc8:	20000000 	.word	0x20000000

08004dcc <LL_RCC_GetUSARTClockSource>:
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b083      	sub	sp, #12
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8004dd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004dd8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	401a      	ands	r2, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	041b      	lsls	r3, r3, #16
 8004de4:	4313      	orrs	r3, r2
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	370c      	adds	r7, #12
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bc80      	pop	{r7}
 8004dee:	4770      	bx	lr

08004df0 <LL_RCC_GetLPUARTClockSource>:
{
 8004df0:	b480      	push	{r7}
 8004df2:	b083      	sub	sp, #12
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8004df8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004dfc:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	4013      	ands	r3, r2
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	370c      	adds	r7, #12
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bc80      	pop	{r7}
 8004e0c:	4770      	bx	lr

08004e0e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e0e:	b580      	push	{r7, lr}
 8004e10:	b082      	sub	sp, #8
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d101      	bne.n	8004e20 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e042      	b.n	8004ea6 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d106      	bne.n	8004e38 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f7fc f9c6 	bl	80011c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2224      	movs	r2, #36	@ 0x24
 8004e3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f022 0201 	bic.w	r2, r2, #1
 8004e4e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d002      	beq.n	8004e5e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f000 fb23 	bl	80054a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f000 f8ac 	bl	8004fbc <UART_SetConfig>
 8004e64:	4603      	mov	r3, r0
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d101      	bne.n	8004e6e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e01b      	b.n	8004ea6 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	685a      	ldr	r2, [r3, #4]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e7c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	689a      	ldr	r2, [r3, #8]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e8c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f042 0201 	orr.w	r2, r2, #1
 8004e9c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f000 fba1 	bl	80055e6 <UART_CheckIdleState>
 8004ea4:	4603      	mov	r3, r0
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3708      	adds	r7, #8
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}

08004eae <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004eae:	b580      	push	{r7, lr}
 8004eb0:	b08a      	sub	sp, #40	@ 0x28
 8004eb2:	af02      	add	r7, sp, #8
 8004eb4:	60f8      	str	r0, [r7, #12]
 8004eb6:	60b9      	str	r1, [r7, #8]
 8004eb8:	603b      	str	r3, [r7, #0]
 8004eba:	4613      	mov	r3, r2
 8004ebc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ec4:	2b20      	cmp	r3, #32
 8004ec6:	d173      	bne.n	8004fb0 <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d002      	beq.n	8004ed4 <HAL_UART_Transmit+0x26>
 8004ece:	88fb      	ldrh	r3, [r7, #6]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d101      	bne.n	8004ed8 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	e06c      	b.n	8004fb2 <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2221      	movs	r2, #33	@ 0x21
 8004ee4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ee8:	f7fd fca4 	bl	8002834 <HAL_GetTick>
 8004eec:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	88fa      	ldrh	r2, [r7, #6]
 8004ef2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	88fa      	ldrh	r2, [r7, #6]
 8004efa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f06:	d108      	bne.n	8004f1a <HAL_UART_Transmit+0x6c>
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	691b      	ldr	r3, [r3, #16]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d104      	bne.n	8004f1a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004f10:	2300      	movs	r3, #0
 8004f12:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	61bb      	str	r3, [r7, #24]
 8004f18:	e003      	b.n	8004f22 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f1e:	2300      	movs	r3, #0
 8004f20:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f22:	e02c      	b.n	8004f7e <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	9300      	str	r3, [sp, #0]
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	2180      	movs	r1, #128	@ 0x80
 8004f2e:	68f8      	ldr	r0, [r7, #12]
 8004f30:	f000 fba7 	bl	8005682 <UART_WaitOnFlagUntilTimeout>
 8004f34:	4603      	mov	r3, r0
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d001      	beq.n	8004f3e <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e039      	b.n	8004fb2 <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 8004f3e:	69fb      	ldr	r3, [r7, #28]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d10b      	bne.n	8004f5c <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f44:	69bb      	ldr	r3, [r7, #24]
 8004f46:	881b      	ldrh	r3, [r3, #0]
 8004f48:	461a      	mov	r2, r3
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f52:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004f54:	69bb      	ldr	r3, [r7, #24]
 8004f56:	3302      	adds	r3, #2
 8004f58:	61bb      	str	r3, [r7, #24]
 8004f5a:	e007      	b.n	8004f6c <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f5c:	69fb      	ldr	r3, [r7, #28]
 8004f5e:	781a      	ldrb	r2, [r3, #0]
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004f66:	69fb      	ldr	r3, [r7, #28]
 8004f68:	3301      	adds	r3, #1
 8004f6a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	3b01      	subs	r3, #1
 8004f76:	b29a      	uxth	r2, r3
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d1cc      	bne.n	8004f24 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	9300      	str	r3, [sp, #0]
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	2200      	movs	r2, #0
 8004f92:	2140      	movs	r1, #64	@ 0x40
 8004f94:	68f8      	ldr	r0, [r7, #12]
 8004f96:	f000 fb74 	bl	8005682 <UART_WaitOnFlagUntilTimeout>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d001      	beq.n	8004fa4 <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	e006      	b.n	8004fb2 <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2220      	movs	r2, #32
 8004fa8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004fac:	2300      	movs	r3, #0
 8004fae:	e000      	b.n	8004fb2 <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 8004fb0:	2302      	movs	r3, #2
  }
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3720      	adds	r7, #32
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}
	...

08004fbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004fc0:	b08c      	sub	sp, #48	@ 0x30
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	689a      	ldr	r2, [r3, #8]
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	691b      	ldr	r3, [r3, #16]
 8004fd4:	431a      	orrs	r2, r3
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	695b      	ldr	r3, [r3, #20]
 8004fda:	431a      	orrs	r2, r3
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	69db      	ldr	r3, [r3, #28]
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	4b94      	ldr	r3, [pc, #592]	@ (800523c <UART_SetConfig+0x280>)
 8004fec:	4013      	ands	r3, r2
 8004fee:	697a      	ldr	r2, [r7, #20]
 8004ff0:	6812      	ldr	r2, [r2, #0]
 8004ff2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ff4:	430b      	orrs	r3, r1
 8004ff6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	68da      	ldr	r2, [r3, #12]
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	430a      	orrs	r2, r1
 800500c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	699b      	ldr	r3, [r3, #24]
 8005012:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a89      	ldr	r2, [pc, #548]	@ (8005240 <UART_SetConfig+0x284>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d004      	beq.n	8005028 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	6a1b      	ldr	r3, [r3, #32]
 8005022:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005024:	4313      	orrs	r3, r2
 8005026:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005032:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005036:	697a      	ldr	r2, [r7, #20]
 8005038:	6812      	ldr	r2, [r2, #0]
 800503a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800503c:	430b      	orrs	r3, r1
 800503e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005046:	f023 010f 	bic.w	r1, r3, #15
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	430a      	orrs	r2, r1
 8005054:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a7a      	ldr	r2, [pc, #488]	@ (8005244 <UART_SetConfig+0x288>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d127      	bne.n	80050b0 <UART_SetConfig+0xf4>
 8005060:	2003      	movs	r0, #3
 8005062:	f7ff feb3 	bl	8004dcc <LL_RCC_GetUSARTClockSource>
 8005066:	4603      	mov	r3, r0
 8005068:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 800506c:	2b03      	cmp	r3, #3
 800506e:	d81b      	bhi.n	80050a8 <UART_SetConfig+0xec>
 8005070:	a201      	add	r2, pc, #4	@ (adr r2, 8005078 <UART_SetConfig+0xbc>)
 8005072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005076:	bf00      	nop
 8005078:	08005089 	.word	0x08005089
 800507c:	08005099 	.word	0x08005099
 8005080:	08005091 	.word	0x08005091
 8005084:	080050a1 	.word	0x080050a1
 8005088:	2301      	movs	r3, #1
 800508a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800508e:	e080      	b.n	8005192 <UART_SetConfig+0x1d6>
 8005090:	2302      	movs	r3, #2
 8005092:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005096:	e07c      	b.n	8005192 <UART_SetConfig+0x1d6>
 8005098:	2304      	movs	r3, #4
 800509a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800509e:	e078      	b.n	8005192 <UART_SetConfig+0x1d6>
 80050a0:	2308      	movs	r3, #8
 80050a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050a6:	e074      	b.n	8005192 <UART_SetConfig+0x1d6>
 80050a8:	2310      	movs	r3, #16
 80050aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050ae:	e070      	b.n	8005192 <UART_SetConfig+0x1d6>
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a64      	ldr	r2, [pc, #400]	@ (8005248 <UART_SetConfig+0x28c>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d138      	bne.n	800512c <UART_SetConfig+0x170>
 80050ba:	200c      	movs	r0, #12
 80050bc:	f7ff fe86 	bl	8004dcc <LL_RCC_GetUSARTClockSource>
 80050c0:	4603      	mov	r3, r0
 80050c2:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 80050c6:	2b0c      	cmp	r3, #12
 80050c8:	d82c      	bhi.n	8005124 <UART_SetConfig+0x168>
 80050ca:	a201      	add	r2, pc, #4	@ (adr r2, 80050d0 <UART_SetConfig+0x114>)
 80050cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050d0:	08005105 	.word	0x08005105
 80050d4:	08005125 	.word	0x08005125
 80050d8:	08005125 	.word	0x08005125
 80050dc:	08005125 	.word	0x08005125
 80050e0:	08005115 	.word	0x08005115
 80050e4:	08005125 	.word	0x08005125
 80050e8:	08005125 	.word	0x08005125
 80050ec:	08005125 	.word	0x08005125
 80050f0:	0800510d 	.word	0x0800510d
 80050f4:	08005125 	.word	0x08005125
 80050f8:	08005125 	.word	0x08005125
 80050fc:	08005125 	.word	0x08005125
 8005100:	0800511d 	.word	0x0800511d
 8005104:	2300      	movs	r3, #0
 8005106:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800510a:	e042      	b.n	8005192 <UART_SetConfig+0x1d6>
 800510c:	2302      	movs	r3, #2
 800510e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005112:	e03e      	b.n	8005192 <UART_SetConfig+0x1d6>
 8005114:	2304      	movs	r3, #4
 8005116:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800511a:	e03a      	b.n	8005192 <UART_SetConfig+0x1d6>
 800511c:	2308      	movs	r3, #8
 800511e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005122:	e036      	b.n	8005192 <UART_SetConfig+0x1d6>
 8005124:	2310      	movs	r3, #16
 8005126:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800512a:	e032      	b.n	8005192 <UART_SetConfig+0x1d6>
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a43      	ldr	r2, [pc, #268]	@ (8005240 <UART_SetConfig+0x284>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d12a      	bne.n	800518c <UART_SetConfig+0x1d0>
 8005136:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800513a:	f7ff fe59 	bl	8004df0 <LL_RCC_GetLPUARTClockSource>
 800513e:	4603      	mov	r3, r0
 8005140:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005144:	d01a      	beq.n	800517c <UART_SetConfig+0x1c0>
 8005146:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800514a:	d81b      	bhi.n	8005184 <UART_SetConfig+0x1c8>
 800514c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005150:	d00c      	beq.n	800516c <UART_SetConfig+0x1b0>
 8005152:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005156:	d815      	bhi.n	8005184 <UART_SetConfig+0x1c8>
 8005158:	2b00      	cmp	r3, #0
 800515a:	d003      	beq.n	8005164 <UART_SetConfig+0x1a8>
 800515c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005160:	d008      	beq.n	8005174 <UART_SetConfig+0x1b8>
 8005162:	e00f      	b.n	8005184 <UART_SetConfig+0x1c8>
 8005164:	2300      	movs	r3, #0
 8005166:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800516a:	e012      	b.n	8005192 <UART_SetConfig+0x1d6>
 800516c:	2302      	movs	r3, #2
 800516e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005172:	e00e      	b.n	8005192 <UART_SetConfig+0x1d6>
 8005174:	2304      	movs	r3, #4
 8005176:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800517a:	e00a      	b.n	8005192 <UART_SetConfig+0x1d6>
 800517c:	2308      	movs	r3, #8
 800517e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005182:	e006      	b.n	8005192 <UART_SetConfig+0x1d6>
 8005184:	2310      	movs	r3, #16
 8005186:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800518a:	e002      	b.n	8005192 <UART_SetConfig+0x1d6>
 800518c:	2310      	movs	r3, #16
 800518e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4a2a      	ldr	r2, [pc, #168]	@ (8005240 <UART_SetConfig+0x284>)
 8005198:	4293      	cmp	r3, r2
 800519a:	f040 80a4 	bne.w	80052e6 <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800519e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80051a2:	2b08      	cmp	r3, #8
 80051a4:	d823      	bhi.n	80051ee <UART_SetConfig+0x232>
 80051a6:	a201      	add	r2, pc, #4	@ (adr r2, 80051ac <UART_SetConfig+0x1f0>)
 80051a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ac:	080051d1 	.word	0x080051d1
 80051b0:	080051ef 	.word	0x080051ef
 80051b4:	080051d9 	.word	0x080051d9
 80051b8:	080051ef 	.word	0x080051ef
 80051bc:	080051df 	.word	0x080051df
 80051c0:	080051ef 	.word	0x080051ef
 80051c4:	080051ef 	.word	0x080051ef
 80051c8:	080051ef 	.word	0x080051ef
 80051cc:	080051e7 	.word	0x080051e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051d0:	f7fe fe44 	bl	8003e5c <HAL_RCC_GetPCLK1Freq>
 80051d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051d6:	e010      	b.n	80051fa <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051d8:	4b1c      	ldr	r3, [pc, #112]	@ (800524c <UART_SetConfig+0x290>)
 80051da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80051dc:	e00d      	b.n	80051fa <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051de:	f7fe fd89 	bl	8003cf4 <HAL_RCC_GetSysClockFreq>
 80051e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051e4:	e009      	b.n	80051fa <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80051ec:	e005      	b.n	80051fa <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 80051ee:	2300      	movs	r3, #0
 80051f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80051f8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80051fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	f000 8137 	beq.w	8005470 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005206:	4a12      	ldr	r2, [pc, #72]	@ (8005250 <UART_SetConfig+0x294>)
 8005208:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800520c:	461a      	mov	r2, r3
 800520e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005210:	fbb3 f3f2 	udiv	r3, r3, r2
 8005214:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	685a      	ldr	r2, [r3, #4]
 800521a:	4613      	mov	r3, r2
 800521c:	005b      	lsls	r3, r3, #1
 800521e:	4413      	add	r3, r2
 8005220:	69ba      	ldr	r2, [r7, #24]
 8005222:	429a      	cmp	r2, r3
 8005224:	d305      	bcc.n	8005232 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800522c:	69ba      	ldr	r2, [r7, #24]
 800522e:	429a      	cmp	r2, r3
 8005230:	d910      	bls.n	8005254 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005238:	e11a      	b.n	8005470 <UART_SetConfig+0x4b4>
 800523a:	bf00      	nop
 800523c:	cfff69f3 	.word	0xcfff69f3
 8005240:	40008000 	.word	0x40008000
 8005244:	40013800 	.word	0x40013800
 8005248:	40004400 	.word	0x40004400
 800524c:	00f42400 	.word	0x00f42400
 8005250:	080066b8 	.word	0x080066b8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005256:	2200      	movs	r2, #0
 8005258:	60bb      	str	r3, [r7, #8]
 800525a:	60fa      	str	r2, [r7, #12]
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005260:	4a8e      	ldr	r2, [pc, #568]	@ (800549c <UART_SetConfig+0x4e0>)
 8005262:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005266:	b29b      	uxth	r3, r3
 8005268:	2200      	movs	r2, #0
 800526a:	603b      	str	r3, [r7, #0]
 800526c:	607a      	str	r2, [r7, #4]
 800526e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005272:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005276:	f7fa ffdb 	bl	8000230 <__aeabi_uldivmod>
 800527a:	4602      	mov	r2, r0
 800527c:	460b      	mov	r3, r1
 800527e:	4610      	mov	r0, r2
 8005280:	4619      	mov	r1, r3
 8005282:	f04f 0200 	mov.w	r2, #0
 8005286:	f04f 0300 	mov.w	r3, #0
 800528a:	020b      	lsls	r3, r1, #8
 800528c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005290:	0202      	lsls	r2, r0, #8
 8005292:	6979      	ldr	r1, [r7, #20]
 8005294:	6849      	ldr	r1, [r1, #4]
 8005296:	0849      	lsrs	r1, r1, #1
 8005298:	2000      	movs	r0, #0
 800529a:	460c      	mov	r4, r1
 800529c:	4605      	mov	r5, r0
 800529e:	eb12 0804 	adds.w	r8, r2, r4
 80052a2:	eb43 0905 	adc.w	r9, r3, r5
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	469a      	mov	sl, r3
 80052ae:	4693      	mov	fp, r2
 80052b0:	4652      	mov	r2, sl
 80052b2:	465b      	mov	r3, fp
 80052b4:	4640      	mov	r0, r8
 80052b6:	4649      	mov	r1, r9
 80052b8:	f7fa ffba 	bl	8000230 <__aeabi_uldivmod>
 80052bc:	4602      	mov	r2, r0
 80052be:	460b      	mov	r3, r1
 80052c0:	4613      	mov	r3, r2
 80052c2:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80052c4:	6a3b      	ldr	r3, [r7, #32]
 80052c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052ca:	d308      	bcc.n	80052de <UART_SetConfig+0x322>
 80052cc:	6a3b      	ldr	r3, [r7, #32]
 80052ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052d2:	d204      	bcs.n	80052de <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	6a3a      	ldr	r2, [r7, #32]
 80052da:	60da      	str	r2, [r3, #12]
 80052dc:	e0c8      	b.n	8005470 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80052e4:	e0c4      	b.n	8005470 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	69db      	ldr	r3, [r3, #28]
 80052ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052ee:	d167      	bne.n	80053c0 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 80052f0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80052f4:	2b08      	cmp	r3, #8
 80052f6:	d828      	bhi.n	800534a <UART_SetConfig+0x38e>
 80052f8:	a201      	add	r2, pc, #4	@ (adr r2, 8005300 <UART_SetConfig+0x344>)
 80052fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052fe:	bf00      	nop
 8005300:	08005325 	.word	0x08005325
 8005304:	0800532d 	.word	0x0800532d
 8005308:	08005335 	.word	0x08005335
 800530c:	0800534b 	.word	0x0800534b
 8005310:	0800533b 	.word	0x0800533b
 8005314:	0800534b 	.word	0x0800534b
 8005318:	0800534b 	.word	0x0800534b
 800531c:	0800534b 	.word	0x0800534b
 8005320:	08005343 	.word	0x08005343
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005324:	f7fe fd9a 	bl	8003e5c <HAL_RCC_GetPCLK1Freq>
 8005328:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800532a:	e014      	b.n	8005356 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800532c:	f7fe fda8 	bl	8003e80 <HAL_RCC_GetPCLK2Freq>
 8005330:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005332:	e010      	b.n	8005356 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005334:	4b5a      	ldr	r3, [pc, #360]	@ (80054a0 <UART_SetConfig+0x4e4>)
 8005336:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005338:	e00d      	b.n	8005356 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800533a:	f7fe fcdb 	bl	8003cf4 <HAL_RCC_GetSysClockFreq>
 800533e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005340:	e009      	b.n	8005356 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005342:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005346:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005348:	e005      	b.n	8005356 <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 800534a:	2300      	movs	r3, #0
 800534c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005354:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005358:	2b00      	cmp	r3, #0
 800535a:	f000 8089 	beq.w	8005470 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005362:	4a4e      	ldr	r2, [pc, #312]	@ (800549c <UART_SetConfig+0x4e0>)
 8005364:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005368:	461a      	mov	r2, r3
 800536a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800536c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005370:	005a      	lsls	r2, r3, #1
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	085b      	lsrs	r3, r3, #1
 8005378:	441a      	add	r2, r3
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005382:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005384:	6a3b      	ldr	r3, [r7, #32]
 8005386:	2b0f      	cmp	r3, #15
 8005388:	d916      	bls.n	80053b8 <UART_SetConfig+0x3fc>
 800538a:	6a3b      	ldr	r3, [r7, #32]
 800538c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005390:	d212      	bcs.n	80053b8 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005392:	6a3b      	ldr	r3, [r7, #32]
 8005394:	b29b      	uxth	r3, r3
 8005396:	f023 030f 	bic.w	r3, r3, #15
 800539a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800539c:	6a3b      	ldr	r3, [r7, #32]
 800539e:	085b      	lsrs	r3, r3, #1
 80053a0:	b29b      	uxth	r3, r3
 80053a2:	f003 0307 	and.w	r3, r3, #7
 80053a6:	b29a      	uxth	r2, r3
 80053a8:	8bfb      	ldrh	r3, [r7, #30]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	8bfa      	ldrh	r2, [r7, #30]
 80053b4:	60da      	str	r2, [r3, #12]
 80053b6:	e05b      	b.n	8005470 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80053be:	e057      	b.n	8005470 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80053c0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80053c4:	2b08      	cmp	r3, #8
 80053c6:	d828      	bhi.n	800541a <UART_SetConfig+0x45e>
 80053c8:	a201      	add	r2, pc, #4	@ (adr r2, 80053d0 <UART_SetConfig+0x414>)
 80053ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ce:	bf00      	nop
 80053d0:	080053f5 	.word	0x080053f5
 80053d4:	080053fd 	.word	0x080053fd
 80053d8:	08005405 	.word	0x08005405
 80053dc:	0800541b 	.word	0x0800541b
 80053e0:	0800540b 	.word	0x0800540b
 80053e4:	0800541b 	.word	0x0800541b
 80053e8:	0800541b 	.word	0x0800541b
 80053ec:	0800541b 	.word	0x0800541b
 80053f0:	08005413 	.word	0x08005413
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053f4:	f7fe fd32 	bl	8003e5c <HAL_RCC_GetPCLK1Freq>
 80053f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80053fa:	e014      	b.n	8005426 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053fc:	f7fe fd40 	bl	8003e80 <HAL_RCC_GetPCLK2Freq>
 8005400:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005402:	e010      	b.n	8005426 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005404:	4b26      	ldr	r3, [pc, #152]	@ (80054a0 <UART_SetConfig+0x4e4>)
 8005406:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005408:	e00d      	b.n	8005426 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800540a:	f7fe fc73 	bl	8003cf4 <HAL_RCC_GetSysClockFreq>
 800540e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005410:	e009      	b.n	8005426 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005412:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005416:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005418:	e005      	b.n	8005426 <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 800541a:	2300      	movs	r3, #0
 800541c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800541e:	2301      	movs	r3, #1
 8005420:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005424:	bf00      	nop
    }

    if (pclk != 0U)
 8005426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005428:	2b00      	cmp	r3, #0
 800542a:	d021      	beq.n	8005470 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005430:	4a1a      	ldr	r2, [pc, #104]	@ (800549c <UART_SetConfig+0x4e0>)
 8005432:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005436:	461a      	mov	r2, r3
 8005438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800543a:	fbb3 f2f2 	udiv	r2, r3, r2
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	085b      	lsrs	r3, r3, #1
 8005444:	441a      	add	r2, r3
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	fbb2 f3f3 	udiv	r3, r2, r3
 800544e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005450:	6a3b      	ldr	r3, [r7, #32]
 8005452:	2b0f      	cmp	r3, #15
 8005454:	d909      	bls.n	800546a <UART_SetConfig+0x4ae>
 8005456:	6a3b      	ldr	r3, [r7, #32]
 8005458:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800545c:	d205      	bcs.n	800546a <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800545e:	6a3b      	ldr	r3, [r7, #32]
 8005460:	b29a      	uxth	r2, r3
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	60da      	str	r2, [r3, #12]
 8005468:	e002      	b.n	8005470 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	2201      	movs	r2, #1
 8005474:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	2201      	movs	r2, #1
 800547c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	2200      	movs	r2, #0
 8005484:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	2200      	movs	r2, #0
 800548a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800548c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005490:	4618      	mov	r0, r3
 8005492:	3730      	adds	r7, #48	@ 0x30
 8005494:	46bd      	mov	sp, r7
 8005496:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800549a:	bf00      	nop
 800549c:	080066b8 	.word	0x080066b8
 80054a0:	00f42400 	.word	0x00f42400

080054a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b083      	sub	sp, #12
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054b0:	f003 0308 	and.w	r3, r3, #8
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d00a      	beq.n	80054ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	430a      	orrs	r2, r1
 80054cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054d2:	f003 0301 	and.w	r3, r3, #1
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d00a      	beq.n	80054f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	430a      	orrs	r2, r1
 80054ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054f4:	f003 0302 	and.w	r3, r3, #2
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d00a      	beq.n	8005512 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	430a      	orrs	r2, r1
 8005510:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005516:	f003 0304 	and.w	r3, r3, #4
 800551a:	2b00      	cmp	r3, #0
 800551c:	d00a      	beq.n	8005534 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	685b      	ldr	r3, [r3, #4]
 8005524:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	430a      	orrs	r2, r1
 8005532:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005538:	f003 0310 	and.w	r3, r3, #16
 800553c:	2b00      	cmp	r3, #0
 800553e:	d00a      	beq.n	8005556 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	430a      	orrs	r2, r1
 8005554:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800555a:	f003 0320 	and.w	r3, r3, #32
 800555e:	2b00      	cmp	r3, #0
 8005560:	d00a      	beq.n	8005578 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	430a      	orrs	r2, r1
 8005576:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800557c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005580:	2b00      	cmp	r3, #0
 8005582:	d01a      	beq.n	80055ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	430a      	orrs	r2, r1
 8005598:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800559e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80055a2:	d10a      	bne.n	80055ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	430a      	orrs	r2, r1
 80055b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d00a      	beq.n	80055dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	430a      	orrs	r2, r1
 80055da:	605a      	str	r2, [r3, #4]
  }
}
 80055dc:	bf00      	nop
 80055de:	370c      	adds	r7, #12
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bc80      	pop	{r7}
 80055e4:	4770      	bx	lr

080055e6 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80055e6:	b580      	push	{r7, lr}
 80055e8:	b086      	sub	sp, #24
 80055ea:	af02      	add	r7, sp, #8
 80055ec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2200      	movs	r2, #0
 80055f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80055f6:	f7fd f91d 	bl	8002834 <HAL_GetTick>
 80055fa:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f003 0308 	and.w	r3, r3, #8
 8005606:	2b08      	cmp	r3, #8
 8005608:	d10e      	bne.n	8005628 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800560a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800560e:	9300      	str	r3, [sp, #0]
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2200      	movs	r2, #0
 8005614:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f000 f832 	bl	8005682 <UART_WaitOnFlagUntilTimeout>
 800561e:	4603      	mov	r3, r0
 8005620:	2b00      	cmp	r3, #0
 8005622:	d001      	beq.n	8005628 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005624:	2303      	movs	r3, #3
 8005626:	e028      	b.n	800567a <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f003 0304 	and.w	r3, r3, #4
 8005632:	2b04      	cmp	r3, #4
 8005634:	d10e      	bne.n	8005654 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005636:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800563a:	9300      	str	r3, [sp, #0]
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2200      	movs	r2, #0
 8005640:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f000 f81c 	bl	8005682 <UART_WaitOnFlagUntilTimeout>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	d001      	beq.n	8005654 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005650:	2303      	movs	r3, #3
 8005652:	e012      	b.n	800567a <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2220      	movs	r2, #32
 8005658:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2220      	movs	r2, #32
 8005660:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005678:	2300      	movs	r3, #0
}
 800567a:	4618      	mov	r0, r3
 800567c:	3710      	adds	r7, #16
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}

08005682 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005682:	b580      	push	{r7, lr}
 8005684:	b09c      	sub	sp, #112	@ 0x70
 8005686:	af00      	add	r7, sp, #0
 8005688:	60f8      	str	r0, [r7, #12]
 800568a:	60b9      	str	r1, [r7, #8]
 800568c:	603b      	str	r3, [r7, #0]
 800568e:	4613      	mov	r3, r2
 8005690:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005692:	e0af      	b.n	80057f4 <UART_WaitOnFlagUntilTimeout+0x172>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005694:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800569a:	f000 80ab 	beq.w	80057f4 <UART_WaitOnFlagUntilTimeout+0x172>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800569e:	f7fd f8c9 	bl	8002834 <HAL_GetTick>
 80056a2:	4602      	mov	r2, r0
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	1ad3      	subs	r3, r2, r3
 80056a8:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d302      	bcc.n	80056b4 <UART_WaitOnFlagUntilTimeout+0x32>
 80056ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d140      	bne.n	8005736 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056bc:	e853 3f00 	ldrex	r3, [r3]
 80056c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80056c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056c4:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80056c8:	667b      	str	r3, [r7, #100]	@ 0x64
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	461a      	mov	r2, r3
 80056d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80056d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80056d4:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80056d8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80056da:	e841 2300 	strex	r3, r2, [r1]
 80056de:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80056e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d1e6      	bne.n	80056b4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	3308      	adds	r3, #8
 80056ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056f0:	e853 3f00 	ldrex	r3, [r3]
 80056f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80056f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056f8:	f023 0301 	bic.w	r3, r3, #1
 80056fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	3308      	adds	r3, #8
 8005704:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005706:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005708:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800570a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800570c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800570e:	e841 2300 	strex	r3, r2, [r1]
 8005712:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005714:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005716:	2b00      	cmp	r3, #0
 8005718:	d1e5      	bne.n	80056e6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2220      	movs	r2, #32
 800571e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2220      	movs	r2, #32
 8005726:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2200      	movs	r2, #0
 800572e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

        return HAL_TIMEOUT;
 8005732:	2303      	movs	r3, #3
 8005734:	e06f      	b.n	8005816 <UART_WaitOnFlagUntilTimeout+0x194>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f003 0304 	and.w	r3, r3, #4
 8005740:	2b00      	cmp	r3, #0
 8005742:	d057      	beq.n	80057f4 <UART_WaitOnFlagUntilTimeout+0x172>
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	2b80      	cmp	r3, #128	@ 0x80
 8005748:	d054      	beq.n	80057f4 <UART_WaitOnFlagUntilTimeout+0x172>
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	2b40      	cmp	r3, #64	@ 0x40
 800574e:	d051      	beq.n	80057f4 <UART_WaitOnFlagUntilTimeout+0x172>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	69db      	ldr	r3, [r3, #28]
 8005756:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800575a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800575e:	d149      	bne.n	80057f4 <UART_WaitOnFlagUntilTimeout+0x172>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005768:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005772:	e853 3f00 	ldrex	r3, [r3]
 8005776:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800577a:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800577e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	461a      	mov	r2, r3
 8005786:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005788:	637b      	str	r3, [r7, #52]	@ 0x34
 800578a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800578c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800578e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005790:	e841 2300 	strex	r3, r2, [r1]
 8005794:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005798:	2b00      	cmp	r3, #0
 800579a:	d1e6      	bne.n	800576a <UART_WaitOnFlagUntilTimeout+0xe8>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	3308      	adds	r3, #8
 80057a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a4:	697b      	ldr	r3, [r7, #20]
 80057a6:	e853 3f00 	ldrex	r3, [r3]
 80057aa:	613b      	str	r3, [r7, #16]
   return(result);
 80057ac:	693b      	ldr	r3, [r7, #16]
 80057ae:	f023 0301 	bic.w	r3, r3, #1
 80057b2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	3308      	adds	r3, #8
 80057ba:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80057bc:	623a      	str	r2, [r7, #32]
 80057be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057c0:	69f9      	ldr	r1, [r7, #28]
 80057c2:	6a3a      	ldr	r2, [r7, #32]
 80057c4:	e841 2300 	strex	r3, r2, [r1]
 80057c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80057ca:	69bb      	ldr	r3, [r7, #24]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d1e5      	bne.n	800579c <UART_WaitOnFlagUntilTimeout+0x11a>

          huart->gState = HAL_UART_STATE_READY;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2220      	movs	r2, #32
 80057d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2220      	movs	r2, #32
 80057dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2220      	movs	r2, #32
 80057e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2200      	movs	r2, #0
 80057ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80057f0:	2303      	movs	r3, #3
 80057f2:	e010      	b.n	8005816 <UART_WaitOnFlagUntilTimeout+0x194>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	69da      	ldr	r2, [r3, #28]
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	4013      	ands	r3, r2
 80057fe:	68ba      	ldr	r2, [r7, #8]
 8005800:	429a      	cmp	r2, r3
 8005802:	bf0c      	ite	eq
 8005804:	2301      	moveq	r3, #1
 8005806:	2300      	movne	r3, #0
 8005808:	b2db      	uxtb	r3, r3
 800580a:	461a      	mov	r2, r3
 800580c:	79fb      	ldrb	r3, [r7, #7]
 800580e:	429a      	cmp	r2, r3
 8005810:	f43f af40 	beq.w	8005694 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005814:	2300      	movs	r3, #0
}
 8005816:	4618      	mov	r0, r3
 8005818:	3770      	adds	r7, #112	@ 0x70
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}

0800581e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800581e:	b480      	push	{r7}
 8005820:	b085      	sub	sp, #20
 8005822:	af00      	add	r7, sp, #0
 8005824:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800582c:	2b01      	cmp	r3, #1
 800582e:	d101      	bne.n	8005834 <HAL_UARTEx_DisableFifoMode+0x16>
 8005830:	2302      	movs	r3, #2
 8005832:	e027      	b.n	8005884 <HAL_UARTEx_DisableFifoMode+0x66>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2224      	movs	r2, #36	@ 0x24
 8005840:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	681a      	ldr	r2, [r3, #0]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f022 0201 	bic.w	r2, r2, #1
 800585a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005862:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2200      	movs	r2, #0
 8005868:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	68fa      	ldr	r2, [r7, #12]
 8005870:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2220      	movs	r2, #32
 8005876:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2200      	movs	r2, #0
 800587e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005882:	2300      	movs	r3, #0
}
 8005884:	4618      	mov	r0, r3
 8005886:	3714      	adds	r7, #20
 8005888:	46bd      	mov	sp, r7
 800588a:	bc80      	pop	{r7}
 800588c:	4770      	bx	lr

0800588e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800588e:	b580      	push	{r7, lr}
 8005890:	b084      	sub	sp, #16
 8005892:	af00      	add	r7, sp, #0
 8005894:	6078      	str	r0, [r7, #4]
 8005896:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d101      	bne.n	80058a6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80058a2:	2302      	movs	r3, #2
 80058a4:	e02d      	b.n	8005902 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2201      	movs	r2, #1
 80058aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2224      	movs	r2, #36	@ 0x24
 80058b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f022 0201 	bic.w	r2, r2, #1
 80058cc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	683a      	ldr	r2, [r7, #0]
 80058de:	430a      	orrs	r2, r1
 80058e0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f000 f850 	bl	8005988 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	68fa      	ldr	r2, [r7, #12]
 80058ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2220      	movs	r2, #32
 80058f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2200      	movs	r2, #0
 80058fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005900:	2300      	movs	r3, #0
}
 8005902:	4618      	mov	r0, r3
 8005904:	3710      	adds	r7, #16
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}

0800590a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800590a:	b580      	push	{r7, lr}
 800590c:	b084      	sub	sp, #16
 800590e:	af00      	add	r7, sp, #0
 8005910:	6078      	str	r0, [r7, #4]
 8005912:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800591a:	2b01      	cmp	r3, #1
 800591c:	d101      	bne.n	8005922 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800591e:	2302      	movs	r3, #2
 8005920:	e02d      	b.n	800597e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2201      	movs	r2, #1
 8005926:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2224      	movs	r2, #36	@ 0x24
 800592e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f022 0201 	bic.w	r2, r2, #1
 8005948:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	683a      	ldr	r2, [r7, #0]
 800595a:	430a      	orrs	r2, r1
 800595c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f000 f812 	bl	8005988 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	68fa      	ldr	r2, [r7, #12]
 800596a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2220      	movs	r2, #32
 8005970:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2200      	movs	r2, #0
 8005978:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800597c:	2300      	movs	r3, #0
}
 800597e:	4618      	mov	r0, r3
 8005980:	3710      	adds	r7, #16
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
	...

08005988 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005988:	b480      	push	{r7}
 800598a:	b085      	sub	sp, #20
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005994:	2b00      	cmp	r3, #0
 8005996:	d108      	bne.n	80059aa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2201      	movs	r2, #1
 800599c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2201      	movs	r2, #1
 80059a4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80059a8:	e031      	b.n	8005a0e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80059aa:	2308      	movs	r3, #8
 80059ac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80059ae:	2308      	movs	r3, #8
 80059b0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	0e5b      	lsrs	r3, r3, #25
 80059ba:	b2db      	uxtb	r3, r3
 80059bc:	f003 0307 	and.w	r3, r3, #7
 80059c0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	0f5b      	lsrs	r3, r3, #29
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	f003 0307 	and.w	r3, r3, #7
 80059d0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80059d2:	7bbb      	ldrb	r3, [r7, #14]
 80059d4:	7b3a      	ldrb	r2, [r7, #12]
 80059d6:	4910      	ldr	r1, [pc, #64]	@ (8005a18 <UARTEx_SetNbDataToProcess+0x90>)
 80059d8:	5c8a      	ldrb	r2, [r1, r2]
 80059da:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80059de:	7b3a      	ldrb	r2, [r7, #12]
 80059e0:	490e      	ldr	r1, [pc, #56]	@ (8005a1c <UARTEx_SetNbDataToProcess+0x94>)
 80059e2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80059e4:	fb93 f3f2 	sdiv	r3, r3, r2
 80059e8:	b29a      	uxth	r2, r3
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80059f0:	7bfb      	ldrb	r3, [r7, #15]
 80059f2:	7b7a      	ldrb	r2, [r7, #13]
 80059f4:	4908      	ldr	r1, [pc, #32]	@ (8005a18 <UARTEx_SetNbDataToProcess+0x90>)
 80059f6:	5c8a      	ldrb	r2, [r1, r2]
 80059f8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80059fc:	7b7a      	ldrb	r2, [r7, #13]
 80059fe:	4907      	ldr	r1, [pc, #28]	@ (8005a1c <UARTEx_SetNbDataToProcess+0x94>)
 8005a00:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005a02:	fb93 f3f2 	sdiv	r3, r3, r2
 8005a06:	b29a      	uxth	r2, r3
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005a0e:	bf00      	nop
 8005a10:	3714      	adds	r7, #20
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bc80      	pop	{r7}
 8005a16:	4770      	bx	lr
 8005a18:	080066d0 	.word	0x080066d0
 8005a1c:	080066d8 	.word	0x080066d8

08005a20 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 8005a20:	b480      	push	{r7}
 8005a22:	b085      	sub	sp, #20
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
 8005a28:	460b      	mov	r3, r1
 8005a2a:	70fb      	strb	r3, [r7, #3]
 8005a2c:	4613      	mov	r3, r2
 8005a2e:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	60fb      	str	r3, [r7, #12]
  while( size-- )
 8005a34:	e004      	b.n	8005a40 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	1c5a      	adds	r2, r3, #1
 8005a3a:	60fa      	str	r2, [r7, #12]
 8005a3c:	78fa      	ldrb	r2, [r7, #3]
 8005a3e:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8005a40:	883b      	ldrh	r3, [r7, #0]
 8005a42:	1e5a      	subs	r2, r3, #1
 8005a44:	803a      	strh	r2, [r7, #0]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d1f5      	bne.n	8005a36 <UTIL_MEM_set_8+0x16>
  }
}
 8005a4a:	bf00      	nop
 8005a4c:	bf00      	nop
 8005a4e:	3714      	adds	r7, #20
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bc80      	pop	{r7}
 8005a54:	4770      	bx	lr
	...

08005a58 <siprintf>:
 8005a58:	b40e      	push	{r1, r2, r3}
 8005a5a:	b510      	push	{r4, lr}
 8005a5c:	b09d      	sub	sp, #116	@ 0x74
 8005a5e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005a60:	9002      	str	r0, [sp, #8]
 8005a62:	9006      	str	r0, [sp, #24]
 8005a64:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005a68:	480a      	ldr	r0, [pc, #40]	@ (8005a94 <siprintf+0x3c>)
 8005a6a:	9107      	str	r1, [sp, #28]
 8005a6c:	9104      	str	r1, [sp, #16]
 8005a6e:	490a      	ldr	r1, [pc, #40]	@ (8005a98 <siprintf+0x40>)
 8005a70:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a74:	9105      	str	r1, [sp, #20]
 8005a76:	2400      	movs	r4, #0
 8005a78:	a902      	add	r1, sp, #8
 8005a7a:	6800      	ldr	r0, [r0, #0]
 8005a7c:	9301      	str	r3, [sp, #4]
 8005a7e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005a80:	f000 f9a6 	bl	8005dd0 <_svfiprintf_r>
 8005a84:	9b02      	ldr	r3, [sp, #8]
 8005a86:	701c      	strb	r4, [r3, #0]
 8005a88:	b01d      	add	sp, #116	@ 0x74
 8005a8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a8e:	b003      	add	sp, #12
 8005a90:	4770      	bx	lr
 8005a92:	bf00      	nop
 8005a94:	20000018 	.word	0x20000018
 8005a98:	ffff0208 	.word	0xffff0208

08005a9c <memset>:
 8005a9c:	4402      	add	r2, r0
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d100      	bne.n	8005aa6 <memset+0xa>
 8005aa4:	4770      	bx	lr
 8005aa6:	f803 1b01 	strb.w	r1, [r3], #1
 8005aaa:	e7f9      	b.n	8005aa0 <memset+0x4>

08005aac <strncmp>:
 8005aac:	b510      	push	{r4, lr}
 8005aae:	b16a      	cbz	r2, 8005acc <strncmp+0x20>
 8005ab0:	3901      	subs	r1, #1
 8005ab2:	1884      	adds	r4, r0, r2
 8005ab4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ab8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d103      	bne.n	8005ac8 <strncmp+0x1c>
 8005ac0:	42a0      	cmp	r0, r4
 8005ac2:	d001      	beq.n	8005ac8 <strncmp+0x1c>
 8005ac4:	2a00      	cmp	r2, #0
 8005ac6:	d1f5      	bne.n	8005ab4 <strncmp+0x8>
 8005ac8:	1ad0      	subs	r0, r2, r3
 8005aca:	bd10      	pop	{r4, pc}
 8005acc:	4610      	mov	r0, r2
 8005ace:	e7fc      	b.n	8005aca <strncmp+0x1e>

08005ad0 <__errno>:
 8005ad0:	4b01      	ldr	r3, [pc, #4]	@ (8005ad8 <__errno+0x8>)
 8005ad2:	6818      	ldr	r0, [r3, #0]
 8005ad4:	4770      	bx	lr
 8005ad6:	bf00      	nop
 8005ad8:	20000018 	.word	0x20000018

08005adc <__libc_init_array>:
 8005adc:	b570      	push	{r4, r5, r6, lr}
 8005ade:	4d0d      	ldr	r5, [pc, #52]	@ (8005b14 <__libc_init_array+0x38>)
 8005ae0:	4c0d      	ldr	r4, [pc, #52]	@ (8005b18 <__libc_init_array+0x3c>)
 8005ae2:	1b64      	subs	r4, r4, r5
 8005ae4:	10a4      	asrs	r4, r4, #2
 8005ae6:	2600      	movs	r6, #0
 8005ae8:	42a6      	cmp	r6, r4
 8005aea:	d109      	bne.n	8005b00 <__libc_init_array+0x24>
 8005aec:	4d0b      	ldr	r5, [pc, #44]	@ (8005b1c <__libc_init_array+0x40>)
 8005aee:	4c0c      	ldr	r4, [pc, #48]	@ (8005b20 <__libc_init_array+0x44>)
 8005af0:	f000 fc64 	bl	80063bc <_init>
 8005af4:	1b64      	subs	r4, r4, r5
 8005af6:	10a4      	asrs	r4, r4, #2
 8005af8:	2600      	movs	r6, #0
 8005afa:	42a6      	cmp	r6, r4
 8005afc:	d105      	bne.n	8005b0a <__libc_init_array+0x2e>
 8005afe:	bd70      	pop	{r4, r5, r6, pc}
 8005b00:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b04:	4798      	blx	r3
 8005b06:	3601      	adds	r6, #1
 8005b08:	e7ee      	b.n	8005ae8 <__libc_init_array+0xc>
 8005b0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b0e:	4798      	blx	r3
 8005b10:	3601      	adds	r6, #1
 8005b12:	e7f2      	b.n	8005afa <__libc_init_array+0x1e>
 8005b14:	0800671c 	.word	0x0800671c
 8005b18:	0800671c 	.word	0x0800671c
 8005b1c:	0800671c 	.word	0x0800671c
 8005b20:	08006720 	.word	0x08006720

08005b24 <__retarget_lock_acquire_recursive>:
 8005b24:	4770      	bx	lr

08005b26 <__retarget_lock_release_recursive>:
 8005b26:	4770      	bx	lr

08005b28 <_free_r>:
 8005b28:	b538      	push	{r3, r4, r5, lr}
 8005b2a:	4605      	mov	r5, r0
 8005b2c:	2900      	cmp	r1, #0
 8005b2e:	d041      	beq.n	8005bb4 <_free_r+0x8c>
 8005b30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b34:	1f0c      	subs	r4, r1, #4
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	bfb8      	it	lt
 8005b3a:	18e4      	addlt	r4, r4, r3
 8005b3c:	f000 f8e0 	bl	8005d00 <__malloc_lock>
 8005b40:	4a1d      	ldr	r2, [pc, #116]	@ (8005bb8 <_free_r+0x90>)
 8005b42:	6813      	ldr	r3, [r2, #0]
 8005b44:	b933      	cbnz	r3, 8005b54 <_free_r+0x2c>
 8005b46:	6063      	str	r3, [r4, #4]
 8005b48:	6014      	str	r4, [r2, #0]
 8005b4a:	4628      	mov	r0, r5
 8005b4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b50:	f000 b8dc 	b.w	8005d0c <__malloc_unlock>
 8005b54:	42a3      	cmp	r3, r4
 8005b56:	d908      	bls.n	8005b6a <_free_r+0x42>
 8005b58:	6820      	ldr	r0, [r4, #0]
 8005b5a:	1821      	adds	r1, r4, r0
 8005b5c:	428b      	cmp	r3, r1
 8005b5e:	bf01      	itttt	eq
 8005b60:	6819      	ldreq	r1, [r3, #0]
 8005b62:	685b      	ldreq	r3, [r3, #4]
 8005b64:	1809      	addeq	r1, r1, r0
 8005b66:	6021      	streq	r1, [r4, #0]
 8005b68:	e7ed      	b.n	8005b46 <_free_r+0x1e>
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	b10b      	cbz	r3, 8005b74 <_free_r+0x4c>
 8005b70:	42a3      	cmp	r3, r4
 8005b72:	d9fa      	bls.n	8005b6a <_free_r+0x42>
 8005b74:	6811      	ldr	r1, [r2, #0]
 8005b76:	1850      	adds	r0, r2, r1
 8005b78:	42a0      	cmp	r0, r4
 8005b7a:	d10b      	bne.n	8005b94 <_free_r+0x6c>
 8005b7c:	6820      	ldr	r0, [r4, #0]
 8005b7e:	4401      	add	r1, r0
 8005b80:	1850      	adds	r0, r2, r1
 8005b82:	4283      	cmp	r3, r0
 8005b84:	6011      	str	r1, [r2, #0]
 8005b86:	d1e0      	bne.n	8005b4a <_free_r+0x22>
 8005b88:	6818      	ldr	r0, [r3, #0]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	6053      	str	r3, [r2, #4]
 8005b8e:	4408      	add	r0, r1
 8005b90:	6010      	str	r0, [r2, #0]
 8005b92:	e7da      	b.n	8005b4a <_free_r+0x22>
 8005b94:	d902      	bls.n	8005b9c <_free_r+0x74>
 8005b96:	230c      	movs	r3, #12
 8005b98:	602b      	str	r3, [r5, #0]
 8005b9a:	e7d6      	b.n	8005b4a <_free_r+0x22>
 8005b9c:	6820      	ldr	r0, [r4, #0]
 8005b9e:	1821      	adds	r1, r4, r0
 8005ba0:	428b      	cmp	r3, r1
 8005ba2:	bf04      	itt	eq
 8005ba4:	6819      	ldreq	r1, [r3, #0]
 8005ba6:	685b      	ldreq	r3, [r3, #4]
 8005ba8:	6063      	str	r3, [r4, #4]
 8005baa:	bf04      	itt	eq
 8005bac:	1809      	addeq	r1, r1, r0
 8005bae:	6021      	streq	r1, [r4, #0]
 8005bb0:	6054      	str	r4, [r2, #4]
 8005bb2:	e7ca      	b.n	8005b4a <_free_r+0x22>
 8005bb4:	bd38      	pop	{r3, r4, r5, pc}
 8005bb6:	bf00      	nop
 8005bb8:	200003ac 	.word	0x200003ac

08005bbc <sbrk_aligned>:
 8005bbc:	b570      	push	{r4, r5, r6, lr}
 8005bbe:	4e0f      	ldr	r6, [pc, #60]	@ (8005bfc <sbrk_aligned+0x40>)
 8005bc0:	460c      	mov	r4, r1
 8005bc2:	6831      	ldr	r1, [r6, #0]
 8005bc4:	4605      	mov	r5, r0
 8005bc6:	b911      	cbnz	r1, 8005bce <sbrk_aligned+0x12>
 8005bc8:	f000 fba4 	bl	8006314 <_sbrk_r>
 8005bcc:	6030      	str	r0, [r6, #0]
 8005bce:	4621      	mov	r1, r4
 8005bd0:	4628      	mov	r0, r5
 8005bd2:	f000 fb9f 	bl	8006314 <_sbrk_r>
 8005bd6:	1c43      	adds	r3, r0, #1
 8005bd8:	d103      	bne.n	8005be2 <sbrk_aligned+0x26>
 8005bda:	f04f 34ff 	mov.w	r4, #4294967295
 8005bde:	4620      	mov	r0, r4
 8005be0:	bd70      	pop	{r4, r5, r6, pc}
 8005be2:	1cc4      	adds	r4, r0, #3
 8005be4:	f024 0403 	bic.w	r4, r4, #3
 8005be8:	42a0      	cmp	r0, r4
 8005bea:	d0f8      	beq.n	8005bde <sbrk_aligned+0x22>
 8005bec:	1a21      	subs	r1, r4, r0
 8005bee:	4628      	mov	r0, r5
 8005bf0:	f000 fb90 	bl	8006314 <_sbrk_r>
 8005bf4:	3001      	adds	r0, #1
 8005bf6:	d1f2      	bne.n	8005bde <sbrk_aligned+0x22>
 8005bf8:	e7ef      	b.n	8005bda <sbrk_aligned+0x1e>
 8005bfa:	bf00      	nop
 8005bfc:	200003a8 	.word	0x200003a8

08005c00 <_malloc_r>:
 8005c00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c04:	1ccd      	adds	r5, r1, #3
 8005c06:	f025 0503 	bic.w	r5, r5, #3
 8005c0a:	3508      	adds	r5, #8
 8005c0c:	2d0c      	cmp	r5, #12
 8005c0e:	bf38      	it	cc
 8005c10:	250c      	movcc	r5, #12
 8005c12:	2d00      	cmp	r5, #0
 8005c14:	4606      	mov	r6, r0
 8005c16:	db01      	blt.n	8005c1c <_malloc_r+0x1c>
 8005c18:	42a9      	cmp	r1, r5
 8005c1a:	d904      	bls.n	8005c26 <_malloc_r+0x26>
 8005c1c:	230c      	movs	r3, #12
 8005c1e:	6033      	str	r3, [r6, #0]
 8005c20:	2000      	movs	r0, #0
 8005c22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005cfc <_malloc_r+0xfc>
 8005c2a:	f000 f869 	bl	8005d00 <__malloc_lock>
 8005c2e:	f8d8 3000 	ldr.w	r3, [r8]
 8005c32:	461c      	mov	r4, r3
 8005c34:	bb44      	cbnz	r4, 8005c88 <_malloc_r+0x88>
 8005c36:	4629      	mov	r1, r5
 8005c38:	4630      	mov	r0, r6
 8005c3a:	f7ff ffbf 	bl	8005bbc <sbrk_aligned>
 8005c3e:	1c43      	adds	r3, r0, #1
 8005c40:	4604      	mov	r4, r0
 8005c42:	d158      	bne.n	8005cf6 <_malloc_r+0xf6>
 8005c44:	f8d8 4000 	ldr.w	r4, [r8]
 8005c48:	4627      	mov	r7, r4
 8005c4a:	2f00      	cmp	r7, #0
 8005c4c:	d143      	bne.n	8005cd6 <_malloc_r+0xd6>
 8005c4e:	2c00      	cmp	r4, #0
 8005c50:	d04b      	beq.n	8005cea <_malloc_r+0xea>
 8005c52:	6823      	ldr	r3, [r4, #0]
 8005c54:	4639      	mov	r1, r7
 8005c56:	4630      	mov	r0, r6
 8005c58:	eb04 0903 	add.w	r9, r4, r3
 8005c5c:	f000 fb5a 	bl	8006314 <_sbrk_r>
 8005c60:	4581      	cmp	r9, r0
 8005c62:	d142      	bne.n	8005cea <_malloc_r+0xea>
 8005c64:	6821      	ldr	r1, [r4, #0]
 8005c66:	1a6d      	subs	r5, r5, r1
 8005c68:	4629      	mov	r1, r5
 8005c6a:	4630      	mov	r0, r6
 8005c6c:	f7ff ffa6 	bl	8005bbc <sbrk_aligned>
 8005c70:	3001      	adds	r0, #1
 8005c72:	d03a      	beq.n	8005cea <_malloc_r+0xea>
 8005c74:	6823      	ldr	r3, [r4, #0]
 8005c76:	442b      	add	r3, r5
 8005c78:	6023      	str	r3, [r4, #0]
 8005c7a:	f8d8 3000 	ldr.w	r3, [r8]
 8005c7e:	685a      	ldr	r2, [r3, #4]
 8005c80:	bb62      	cbnz	r2, 8005cdc <_malloc_r+0xdc>
 8005c82:	f8c8 7000 	str.w	r7, [r8]
 8005c86:	e00f      	b.n	8005ca8 <_malloc_r+0xa8>
 8005c88:	6822      	ldr	r2, [r4, #0]
 8005c8a:	1b52      	subs	r2, r2, r5
 8005c8c:	d420      	bmi.n	8005cd0 <_malloc_r+0xd0>
 8005c8e:	2a0b      	cmp	r2, #11
 8005c90:	d917      	bls.n	8005cc2 <_malloc_r+0xc2>
 8005c92:	1961      	adds	r1, r4, r5
 8005c94:	42a3      	cmp	r3, r4
 8005c96:	6025      	str	r5, [r4, #0]
 8005c98:	bf18      	it	ne
 8005c9a:	6059      	strne	r1, [r3, #4]
 8005c9c:	6863      	ldr	r3, [r4, #4]
 8005c9e:	bf08      	it	eq
 8005ca0:	f8c8 1000 	streq.w	r1, [r8]
 8005ca4:	5162      	str	r2, [r4, r5]
 8005ca6:	604b      	str	r3, [r1, #4]
 8005ca8:	4630      	mov	r0, r6
 8005caa:	f000 f82f 	bl	8005d0c <__malloc_unlock>
 8005cae:	f104 000b 	add.w	r0, r4, #11
 8005cb2:	1d23      	adds	r3, r4, #4
 8005cb4:	f020 0007 	bic.w	r0, r0, #7
 8005cb8:	1ac2      	subs	r2, r0, r3
 8005cba:	bf1c      	itt	ne
 8005cbc:	1a1b      	subne	r3, r3, r0
 8005cbe:	50a3      	strne	r3, [r4, r2]
 8005cc0:	e7af      	b.n	8005c22 <_malloc_r+0x22>
 8005cc2:	6862      	ldr	r2, [r4, #4]
 8005cc4:	42a3      	cmp	r3, r4
 8005cc6:	bf0c      	ite	eq
 8005cc8:	f8c8 2000 	streq.w	r2, [r8]
 8005ccc:	605a      	strne	r2, [r3, #4]
 8005cce:	e7eb      	b.n	8005ca8 <_malloc_r+0xa8>
 8005cd0:	4623      	mov	r3, r4
 8005cd2:	6864      	ldr	r4, [r4, #4]
 8005cd4:	e7ae      	b.n	8005c34 <_malloc_r+0x34>
 8005cd6:	463c      	mov	r4, r7
 8005cd8:	687f      	ldr	r7, [r7, #4]
 8005cda:	e7b6      	b.n	8005c4a <_malloc_r+0x4a>
 8005cdc:	461a      	mov	r2, r3
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	42a3      	cmp	r3, r4
 8005ce2:	d1fb      	bne.n	8005cdc <_malloc_r+0xdc>
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	6053      	str	r3, [r2, #4]
 8005ce8:	e7de      	b.n	8005ca8 <_malloc_r+0xa8>
 8005cea:	230c      	movs	r3, #12
 8005cec:	6033      	str	r3, [r6, #0]
 8005cee:	4630      	mov	r0, r6
 8005cf0:	f000 f80c 	bl	8005d0c <__malloc_unlock>
 8005cf4:	e794      	b.n	8005c20 <_malloc_r+0x20>
 8005cf6:	6005      	str	r5, [r0, #0]
 8005cf8:	e7d6      	b.n	8005ca8 <_malloc_r+0xa8>
 8005cfa:	bf00      	nop
 8005cfc:	200003ac 	.word	0x200003ac

08005d00 <__malloc_lock>:
 8005d00:	4801      	ldr	r0, [pc, #4]	@ (8005d08 <__malloc_lock+0x8>)
 8005d02:	f7ff bf0f 	b.w	8005b24 <__retarget_lock_acquire_recursive>
 8005d06:	bf00      	nop
 8005d08:	200003a4 	.word	0x200003a4

08005d0c <__malloc_unlock>:
 8005d0c:	4801      	ldr	r0, [pc, #4]	@ (8005d14 <__malloc_unlock+0x8>)
 8005d0e:	f7ff bf0a 	b.w	8005b26 <__retarget_lock_release_recursive>
 8005d12:	bf00      	nop
 8005d14:	200003a4 	.word	0x200003a4

08005d18 <__ssputs_r>:
 8005d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d1c:	688e      	ldr	r6, [r1, #8]
 8005d1e:	461f      	mov	r7, r3
 8005d20:	42be      	cmp	r6, r7
 8005d22:	680b      	ldr	r3, [r1, #0]
 8005d24:	4682      	mov	sl, r0
 8005d26:	460c      	mov	r4, r1
 8005d28:	4690      	mov	r8, r2
 8005d2a:	d82d      	bhi.n	8005d88 <__ssputs_r+0x70>
 8005d2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005d30:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005d34:	d026      	beq.n	8005d84 <__ssputs_r+0x6c>
 8005d36:	6965      	ldr	r5, [r4, #20]
 8005d38:	6909      	ldr	r1, [r1, #16]
 8005d3a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005d3e:	eba3 0901 	sub.w	r9, r3, r1
 8005d42:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005d46:	1c7b      	adds	r3, r7, #1
 8005d48:	444b      	add	r3, r9
 8005d4a:	106d      	asrs	r5, r5, #1
 8005d4c:	429d      	cmp	r5, r3
 8005d4e:	bf38      	it	cc
 8005d50:	461d      	movcc	r5, r3
 8005d52:	0553      	lsls	r3, r2, #21
 8005d54:	d527      	bpl.n	8005da6 <__ssputs_r+0x8e>
 8005d56:	4629      	mov	r1, r5
 8005d58:	f7ff ff52 	bl	8005c00 <_malloc_r>
 8005d5c:	4606      	mov	r6, r0
 8005d5e:	b360      	cbz	r0, 8005dba <__ssputs_r+0xa2>
 8005d60:	6921      	ldr	r1, [r4, #16]
 8005d62:	464a      	mov	r2, r9
 8005d64:	f000 fae6 	bl	8006334 <memcpy>
 8005d68:	89a3      	ldrh	r3, [r4, #12]
 8005d6a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005d6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d72:	81a3      	strh	r3, [r4, #12]
 8005d74:	6126      	str	r6, [r4, #16]
 8005d76:	6165      	str	r5, [r4, #20]
 8005d78:	444e      	add	r6, r9
 8005d7a:	eba5 0509 	sub.w	r5, r5, r9
 8005d7e:	6026      	str	r6, [r4, #0]
 8005d80:	60a5      	str	r5, [r4, #8]
 8005d82:	463e      	mov	r6, r7
 8005d84:	42be      	cmp	r6, r7
 8005d86:	d900      	bls.n	8005d8a <__ssputs_r+0x72>
 8005d88:	463e      	mov	r6, r7
 8005d8a:	6820      	ldr	r0, [r4, #0]
 8005d8c:	4632      	mov	r2, r6
 8005d8e:	4641      	mov	r1, r8
 8005d90:	f000 faa6 	bl	80062e0 <memmove>
 8005d94:	68a3      	ldr	r3, [r4, #8]
 8005d96:	1b9b      	subs	r3, r3, r6
 8005d98:	60a3      	str	r3, [r4, #8]
 8005d9a:	6823      	ldr	r3, [r4, #0]
 8005d9c:	4433      	add	r3, r6
 8005d9e:	6023      	str	r3, [r4, #0]
 8005da0:	2000      	movs	r0, #0
 8005da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005da6:	462a      	mov	r2, r5
 8005da8:	f000 fad2 	bl	8006350 <_realloc_r>
 8005dac:	4606      	mov	r6, r0
 8005dae:	2800      	cmp	r0, #0
 8005db0:	d1e0      	bne.n	8005d74 <__ssputs_r+0x5c>
 8005db2:	6921      	ldr	r1, [r4, #16]
 8005db4:	4650      	mov	r0, sl
 8005db6:	f7ff feb7 	bl	8005b28 <_free_r>
 8005dba:	230c      	movs	r3, #12
 8005dbc:	f8ca 3000 	str.w	r3, [sl]
 8005dc0:	89a3      	ldrh	r3, [r4, #12]
 8005dc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005dc6:	81a3      	strh	r3, [r4, #12]
 8005dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8005dcc:	e7e9      	b.n	8005da2 <__ssputs_r+0x8a>
	...

08005dd0 <_svfiprintf_r>:
 8005dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dd4:	4698      	mov	r8, r3
 8005dd6:	898b      	ldrh	r3, [r1, #12]
 8005dd8:	061b      	lsls	r3, r3, #24
 8005dda:	b09d      	sub	sp, #116	@ 0x74
 8005ddc:	4607      	mov	r7, r0
 8005dde:	460d      	mov	r5, r1
 8005de0:	4614      	mov	r4, r2
 8005de2:	d510      	bpl.n	8005e06 <_svfiprintf_r+0x36>
 8005de4:	690b      	ldr	r3, [r1, #16]
 8005de6:	b973      	cbnz	r3, 8005e06 <_svfiprintf_r+0x36>
 8005de8:	2140      	movs	r1, #64	@ 0x40
 8005dea:	f7ff ff09 	bl	8005c00 <_malloc_r>
 8005dee:	6028      	str	r0, [r5, #0]
 8005df0:	6128      	str	r0, [r5, #16]
 8005df2:	b930      	cbnz	r0, 8005e02 <_svfiprintf_r+0x32>
 8005df4:	230c      	movs	r3, #12
 8005df6:	603b      	str	r3, [r7, #0]
 8005df8:	f04f 30ff 	mov.w	r0, #4294967295
 8005dfc:	b01d      	add	sp, #116	@ 0x74
 8005dfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e02:	2340      	movs	r3, #64	@ 0x40
 8005e04:	616b      	str	r3, [r5, #20]
 8005e06:	2300      	movs	r3, #0
 8005e08:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e0a:	2320      	movs	r3, #32
 8005e0c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005e10:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e14:	2330      	movs	r3, #48	@ 0x30
 8005e16:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005fb4 <_svfiprintf_r+0x1e4>
 8005e1a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005e1e:	f04f 0901 	mov.w	r9, #1
 8005e22:	4623      	mov	r3, r4
 8005e24:	469a      	mov	sl, r3
 8005e26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e2a:	b10a      	cbz	r2, 8005e30 <_svfiprintf_r+0x60>
 8005e2c:	2a25      	cmp	r2, #37	@ 0x25
 8005e2e:	d1f9      	bne.n	8005e24 <_svfiprintf_r+0x54>
 8005e30:	ebba 0b04 	subs.w	fp, sl, r4
 8005e34:	d00b      	beq.n	8005e4e <_svfiprintf_r+0x7e>
 8005e36:	465b      	mov	r3, fp
 8005e38:	4622      	mov	r2, r4
 8005e3a:	4629      	mov	r1, r5
 8005e3c:	4638      	mov	r0, r7
 8005e3e:	f7ff ff6b 	bl	8005d18 <__ssputs_r>
 8005e42:	3001      	adds	r0, #1
 8005e44:	f000 80a7 	beq.w	8005f96 <_svfiprintf_r+0x1c6>
 8005e48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e4a:	445a      	add	r2, fp
 8005e4c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e4e:	f89a 3000 	ldrb.w	r3, [sl]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	f000 809f 	beq.w	8005f96 <_svfiprintf_r+0x1c6>
 8005e58:	2300      	movs	r3, #0
 8005e5a:	f04f 32ff 	mov.w	r2, #4294967295
 8005e5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e62:	f10a 0a01 	add.w	sl, sl, #1
 8005e66:	9304      	str	r3, [sp, #16]
 8005e68:	9307      	str	r3, [sp, #28]
 8005e6a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005e6e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005e70:	4654      	mov	r4, sl
 8005e72:	2205      	movs	r2, #5
 8005e74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e78:	484e      	ldr	r0, [pc, #312]	@ (8005fb4 <_svfiprintf_r+0x1e4>)
 8005e7a:	f7fa f989 	bl	8000190 <memchr>
 8005e7e:	9a04      	ldr	r2, [sp, #16]
 8005e80:	b9d8      	cbnz	r0, 8005eba <_svfiprintf_r+0xea>
 8005e82:	06d0      	lsls	r0, r2, #27
 8005e84:	bf44      	itt	mi
 8005e86:	2320      	movmi	r3, #32
 8005e88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e8c:	0711      	lsls	r1, r2, #28
 8005e8e:	bf44      	itt	mi
 8005e90:	232b      	movmi	r3, #43	@ 0x2b
 8005e92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e96:	f89a 3000 	ldrb.w	r3, [sl]
 8005e9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e9c:	d015      	beq.n	8005eca <_svfiprintf_r+0xfa>
 8005e9e:	9a07      	ldr	r2, [sp, #28]
 8005ea0:	4654      	mov	r4, sl
 8005ea2:	2000      	movs	r0, #0
 8005ea4:	f04f 0c0a 	mov.w	ip, #10
 8005ea8:	4621      	mov	r1, r4
 8005eaa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005eae:	3b30      	subs	r3, #48	@ 0x30
 8005eb0:	2b09      	cmp	r3, #9
 8005eb2:	d94b      	bls.n	8005f4c <_svfiprintf_r+0x17c>
 8005eb4:	b1b0      	cbz	r0, 8005ee4 <_svfiprintf_r+0x114>
 8005eb6:	9207      	str	r2, [sp, #28]
 8005eb8:	e014      	b.n	8005ee4 <_svfiprintf_r+0x114>
 8005eba:	eba0 0308 	sub.w	r3, r0, r8
 8005ebe:	fa09 f303 	lsl.w	r3, r9, r3
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	9304      	str	r3, [sp, #16]
 8005ec6:	46a2      	mov	sl, r4
 8005ec8:	e7d2      	b.n	8005e70 <_svfiprintf_r+0xa0>
 8005eca:	9b03      	ldr	r3, [sp, #12]
 8005ecc:	1d19      	adds	r1, r3, #4
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	9103      	str	r1, [sp, #12]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	bfbb      	ittet	lt
 8005ed6:	425b      	neglt	r3, r3
 8005ed8:	f042 0202 	orrlt.w	r2, r2, #2
 8005edc:	9307      	strge	r3, [sp, #28]
 8005ede:	9307      	strlt	r3, [sp, #28]
 8005ee0:	bfb8      	it	lt
 8005ee2:	9204      	strlt	r2, [sp, #16]
 8005ee4:	7823      	ldrb	r3, [r4, #0]
 8005ee6:	2b2e      	cmp	r3, #46	@ 0x2e
 8005ee8:	d10a      	bne.n	8005f00 <_svfiprintf_r+0x130>
 8005eea:	7863      	ldrb	r3, [r4, #1]
 8005eec:	2b2a      	cmp	r3, #42	@ 0x2a
 8005eee:	d132      	bne.n	8005f56 <_svfiprintf_r+0x186>
 8005ef0:	9b03      	ldr	r3, [sp, #12]
 8005ef2:	1d1a      	adds	r2, r3, #4
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	9203      	str	r2, [sp, #12]
 8005ef8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005efc:	3402      	adds	r4, #2
 8005efe:	9305      	str	r3, [sp, #20]
 8005f00:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005fb8 <_svfiprintf_r+0x1e8>
 8005f04:	7821      	ldrb	r1, [r4, #0]
 8005f06:	2203      	movs	r2, #3
 8005f08:	4650      	mov	r0, sl
 8005f0a:	f7fa f941 	bl	8000190 <memchr>
 8005f0e:	b138      	cbz	r0, 8005f20 <_svfiprintf_r+0x150>
 8005f10:	9b04      	ldr	r3, [sp, #16]
 8005f12:	eba0 000a 	sub.w	r0, r0, sl
 8005f16:	2240      	movs	r2, #64	@ 0x40
 8005f18:	4082      	lsls	r2, r0
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	3401      	adds	r4, #1
 8005f1e:	9304      	str	r3, [sp, #16]
 8005f20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f24:	4825      	ldr	r0, [pc, #148]	@ (8005fbc <_svfiprintf_r+0x1ec>)
 8005f26:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005f2a:	2206      	movs	r2, #6
 8005f2c:	f7fa f930 	bl	8000190 <memchr>
 8005f30:	2800      	cmp	r0, #0
 8005f32:	d036      	beq.n	8005fa2 <_svfiprintf_r+0x1d2>
 8005f34:	4b22      	ldr	r3, [pc, #136]	@ (8005fc0 <_svfiprintf_r+0x1f0>)
 8005f36:	bb1b      	cbnz	r3, 8005f80 <_svfiprintf_r+0x1b0>
 8005f38:	9b03      	ldr	r3, [sp, #12]
 8005f3a:	3307      	adds	r3, #7
 8005f3c:	f023 0307 	bic.w	r3, r3, #7
 8005f40:	3308      	adds	r3, #8
 8005f42:	9303      	str	r3, [sp, #12]
 8005f44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f46:	4433      	add	r3, r6
 8005f48:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f4a:	e76a      	b.n	8005e22 <_svfiprintf_r+0x52>
 8005f4c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f50:	460c      	mov	r4, r1
 8005f52:	2001      	movs	r0, #1
 8005f54:	e7a8      	b.n	8005ea8 <_svfiprintf_r+0xd8>
 8005f56:	2300      	movs	r3, #0
 8005f58:	3401      	adds	r4, #1
 8005f5a:	9305      	str	r3, [sp, #20]
 8005f5c:	4619      	mov	r1, r3
 8005f5e:	f04f 0c0a 	mov.w	ip, #10
 8005f62:	4620      	mov	r0, r4
 8005f64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f68:	3a30      	subs	r2, #48	@ 0x30
 8005f6a:	2a09      	cmp	r2, #9
 8005f6c:	d903      	bls.n	8005f76 <_svfiprintf_r+0x1a6>
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d0c6      	beq.n	8005f00 <_svfiprintf_r+0x130>
 8005f72:	9105      	str	r1, [sp, #20]
 8005f74:	e7c4      	b.n	8005f00 <_svfiprintf_r+0x130>
 8005f76:	fb0c 2101 	mla	r1, ip, r1, r2
 8005f7a:	4604      	mov	r4, r0
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	e7f0      	b.n	8005f62 <_svfiprintf_r+0x192>
 8005f80:	ab03      	add	r3, sp, #12
 8005f82:	9300      	str	r3, [sp, #0]
 8005f84:	462a      	mov	r2, r5
 8005f86:	4b0f      	ldr	r3, [pc, #60]	@ (8005fc4 <_svfiprintf_r+0x1f4>)
 8005f88:	a904      	add	r1, sp, #16
 8005f8a:	4638      	mov	r0, r7
 8005f8c:	f3af 8000 	nop.w
 8005f90:	1c42      	adds	r2, r0, #1
 8005f92:	4606      	mov	r6, r0
 8005f94:	d1d6      	bne.n	8005f44 <_svfiprintf_r+0x174>
 8005f96:	89ab      	ldrh	r3, [r5, #12]
 8005f98:	065b      	lsls	r3, r3, #25
 8005f9a:	f53f af2d 	bmi.w	8005df8 <_svfiprintf_r+0x28>
 8005f9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005fa0:	e72c      	b.n	8005dfc <_svfiprintf_r+0x2c>
 8005fa2:	ab03      	add	r3, sp, #12
 8005fa4:	9300      	str	r3, [sp, #0]
 8005fa6:	462a      	mov	r2, r5
 8005fa8:	4b06      	ldr	r3, [pc, #24]	@ (8005fc4 <_svfiprintf_r+0x1f4>)
 8005faa:	a904      	add	r1, sp, #16
 8005fac:	4638      	mov	r0, r7
 8005fae:	f000 f879 	bl	80060a4 <_printf_i>
 8005fb2:	e7ed      	b.n	8005f90 <_svfiprintf_r+0x1c0>
 8005fb4:	080066e0 	.word	0x080066e0
 8005fb8:	080066e6 	.word	0x080066e6
 8005fbc:	080066ea 	.word	0x080066ea
 8005fc0:	00000000 	.word	0x00000000
 8005fc4:	08005d19 	.word	0x08005d19

08005fc8 <_printf_common>:
 8005fc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fcc:	4616      	mov	r6, r2
 8005fce:	4698      	mov	r8, r3
 8005fd0:	688a      	ldr	r2, [r1, #8]
 8005fd2:	690b      	ldr	r3, [r1, #16]
 8005fd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	bfb8      	it	lt
 8005fdc:	4613      	movlt	r3, r2
 8005fde:	6033      	str	r3, [r6, #0]
 8005fe0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005fe4:	4607      	mov	r7, r0
 8005fe6:	460c      	mov	r4, r1
 8005fe8:	b10a      	cbz	r2, 8005fee <_printf_common+0x26>
 8005fea:	3301      	adds	r3, #1
 8005fec:	6033      	str	r3, [r6, #0]
 8005fee:	6823      	ldr	r3, [r4, #0]
 8005ff0:	0699      	lsls	r1, r3, #26
 8005ff2:	bf42      	ittt	mi
 8005ff4:	6833      	ldrmi	r3, [r6, #0]
 8005ff6:	3302      	addmi	r3, #2
 8005ff8:	6033      	strmi	r3, [r6, #0]
 8005ffa:	6825      	ldr	r5, [r4, #0]
 8005ffc:	f015 0506 	ands.w	r5, r5, #6
 8006000:	d106      	bne.n	8006010 <_printf_common+0x48>
 8006002:	f104 0a19 	add.w	sl, r4, #25
 8006006:	68e3      	ldr	r3, [r4, #12]
 8006008:	6832      	ldr	r2, [r6, #0]
 800600a:	1a9b      	subs	r3, r3, r2
 800600c:	42ab      	cmp	r3, r5
 800600e:	dc26      	bgt.n	800605e <_printf_common+0x96>
 8006010:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006014:	6822      	ldr	r2, [r4, #0]
 8006016:	3b00      	subs	r3, #0
 8006018:	bf18      	it	ne
 800601a:	2301      	movne	r3, #1
 800601c:	0692      	lsls	r2, r2, #26
 800601e:	d42b      	bmi.n	8006078 <_printf_common+0xb0>
 8006020:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006024:	4641      	mov	r1, r8
 8006026:	4638      	mov	r0, r7
 8006028:	47c8      	blx	r9
 800602a:	3001      	adds	r0, #1
 800602c:	d01e      	beq.n	800606c <_printf_common+0xa4>
 800602e:	6823      	ldr	r3, [r4, #0]
 8006030:	6922      	ldr	r2, [r4, #16]
 8006032:	f003 0306 	and.w	r3, r3, #6
 8006036:	2b04      	cmp	r3, #4
 8006038:	bf02      	ittt	eq
 800603a:	68e5      	ldreq	r5, [r4, #12]
 800603c:	6833      	ldreq	r3, [r6, #0]
 800603e:	1aed      	subeq	r5, r5, r3
 8006040:	68a3      	ldr	r3, [r4, #8]
 8006042:	bf0c      	ite	eq
 8006044:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006048:	2500      	movne	r5, #0
 800604a:	4293      	cmp	r3, r2
 800604c:	bfc4      	itt	gt
 800604e:	1a9b      	subgt	r3, r3, r2
 8006050:	18ed      	addgt	r5, r5, r3
 8006052:	2600      	movs	r6, #0
 8006054:	341a      	adds	r4, #26
 8006056:	42b5      	cmp	r5, r6
 8006058:	d11a      	bne.n	8006090 <_printf_common+0xc8>
 800605a:	2000      	movs	r0, #0
 800605c:	e008      	b.n	8006070 <_printf_common+0xa8>
 800605e:	2301      	movs	r3, #1
 8006060:	4652      	mov	r2, sl
 8006062:	4641      	mov	r1, r8
 8006064:	4638      	mov	r0, r7
 8006066:	47c8      	blx	r9
 8006068:	3001      	adds	r0, #1
 800606a:	d103      	bne.n	8006074 <_printf_common+0xac>
 800606c:	f04f 30ff 	mov.w	r0, #4294967295
 8006070:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006074:	3501      	adds	r5, #1
 8006076:	e7c6      	b.n	8006006 <_printf_common+0x3e>
 8006078:	18e1      	adds	r1, r4, r3
 800607a:	1c5a      	adds	r2, r3, #1
 800607c:	2030      	movs	r0, #48	@ 0x30
 800607e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006082:	4422      	add	r2, r4
 8006084:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006088:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800608c:	3302      	adds	r3, #2
 800608e:	e7c7      	b.n	8006020 <_printf_common+0x58>
 8006090:	2301      	movs	r3, #1
 8006092:	4622      	mov	r2, r4
 8006094:	4641      	mov	r1, r8
 8006096:	4638      	mov	r0, r7
 8006098:	47c8      	blx	r9
 800609a:	3001      	adds	r0, #1
 800609c:	d0e6      	beq.n	800606c <_printf_common+0xa4>
 800609e:	3601      	adds	r6, #1
 80060a0:	e7d9      	b.n	8006056 <_printf_common+0x8e>
	...

080060a4 <_printf_i>:
 80060a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060a8:	7e0f      	ldrb	r7, [r1, #24]
 80060aa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80060ac:	2f78      	cmp	r7, #120	@ 0x78
 80060ae:	4691      	mov	r9, r2
 80060b0:	4680      	mov	r8, r0
 80060b2:	460c      	mov	r4, r1
 80060b4:	469a      	mov	sl, r3
 80060b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80060ba:	d807      	bhi.n	80060cc <_printf_i+0x28>
 80060bc:	2f62      	cmp	r7, #98	@ 0x62
 80060be:	d80a      	bhi.n	80060d6 <_printf_i+0x32>
 80060c0:	2f00      	cmp	r7, #0
 80060c2:	f000 80d1 	beq.w	8006268 <_printf_i+0x1c4>
 80060c6:	2f58      	cmp	r7, #88	@ 0x58
 80060c8:	f000 80b8 	beq.w	800623c <_printf_i+0x198>
 80060cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80060d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80060d4:	e03a      	b.n	800614c <_printf_i+0xa8>
 80060d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80060da:	2b15      	cmp	r3, #21
 80060dc:	d8f6      	bhi.n	80060cc <_printf_i+0x28>
 80060de:	a101      	add	r1, pc, #4	@ (adr r1, 80060e4 <_printf_i+0x40>)
 80060e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80060e4:	0800613d 	.word	0x0800613d
 80060e8:	08006151 	.word	0x08006151
 80060ec:	080060cd 	.word	0x080060cd
 80060f0:	080060cd 	.word	0x080060cd
 80060f4:	080060cd 	.word	0x080060cd
 80060f8:	080060cd 	.word	0x080060cd
 80060fc:	08006151 	.word	0x08006151
 8006100:	080060cd 	.word	0x080060cd
 8006104:	080060cd 	.word	0x080060cd
 8006108:	080060cd 	.word	0x080060cd
 800610c:	080060cd 	.word	0x080060cd
 8006110:	0800624f 	.word	0x0800624f
 8006114:	0800617b 	.word	0x0800617b
 8006118:	08006209 	.word	0x08006209
 800611c:	080060cd 	.word	0x080060cd
 8006120:	080060cd 	.word	0x080060cd
 8006124:	08006271 	.word	0x08006271
 8006128:	080060cd 	.word	0x080060cd
 800612c:	0800617b 	.word	0x0800617b
 8006130:	080060cd 	.word	0x080060cd
 8006134:	080060cd 	.word	0x080060cd
 8006138:	08006211 	.word	0x08006211
 800613c:	6833      	ldr	r3, [r6, #0]
 800613e:	1d1a      	adds	r2, r3, #4
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	6032      	str	r2, [r6, #0]
 8006144:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006148:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800614c:	2301      	movs	r3, #1
 800614e:	e09c      	b.n	800628a <_printf_i+0x1e6>
 8006150:	6833      	ldr	r3, [r6, #0]
 8006152:	6820      	ldr	r0, [r4, #0]
 8006154:	1d19      	adds	r1, r3, #4
 8006156:	6031      	str	r1, [r6, #0]
 8006158:	0606      	lsls	r6, r0, #24
 800615a:	d501      	bpl.n	8006160 <_printf_i+0xbc>
 800615c:	681d      	ldr	r5, [r3, #0]
 800615e:	e003      	b.n	8006168 <_printf_i+0xc4>
 8006160:	0645      	lsls	r5, r0, #25
 8006162:	d5fb      	bpl.n	800615c <_printf_i+0xb8>
 8006164:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006168:	2d00      	cmp	r5, #0
 800616a:	da03      	bge.n	8006174 <_printf_i+0xd0>
 800616c:	232d      	movs	r3, #45	@ 0x2d
 800616e:	426d      	negs	r5, r5
 8006170:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006174:	4858      	ldr	r0, [pc, #352]	@ (80062d8 <_printf_i+0x234>)
 8006176:	230a      	movs	r3, #10
 8006178:	e011      	b.n	800619e <_printf_i+0xfa>
 800617a:	6821      	ldr	r1, [r4, #0]
 800617c:	6833      	ldr	r3, [r6, #0]
 800617e:	0608      	lsls	r0, r1, #24
 8006180:	f853 5b04 	ldr.w	r5, [r3], #4
 8006184:	d402      	bmi.n	800618c <_printf_i+0xe8>
 8006186:	0649      	lsls	r1, r1, #25
 8006188:	bf48      	it	mi
 800618a:	b2ad      	uxthmi	r5, r5
 800618c:	2f6f      	cmp	r7, #111	@ 0x6f
 800618e:	4852      	ldr	r0, [pc, #328]	@ (80062d8 <_printf_i+0x234>)
 8006190:	6033      	str	r3, [r6, #0]
 8006192:	bf14      	ite	ne
 8006194:	230a      	movne	r3, #10
 8006196:	2308      	moveq	r3, #8
 8006198:	2100      	movs	r1, #0
 800619a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800619e:	6866      	ldr	r6, [r4, #4]
 80061a0:	60a6      	str	r6, [r4, #8]
 80061a2:	2e00      	cmp	r6, #0
 80061a4:	db05      	blt.n	80061b2 <_printf_i+0x10e>
 80061a6:	6821      	ldr	r1, [r4, #0]
 80061a8:	432e      	orrs	r6, r5
 80061aa:	f021 0104 	bic.w	r1, r1, #4
 80061ae:	6021      	str	r1, [r4, #0]
 80061b0:	d04b      	beq.n	800624a <_printf_i+0x1a6>
 80061b2:	4616      	mov	r6, r2
 80061b4:	fbb5 f1f3 	udiv	r1, r5, r3
 80061b8:	fb03 5711 	mls	r7, r3, r1, r5
 80061bc:	5dc7      	ldrb	r7, [r0, r7]
 80061be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80061c2:	462f      	mov	r7, r5
 80061c4:	42bb      	cmp	r3, r7
 80061c6:	460d      	mov	r5, r1
 80061c8:	d9f4      	bls.n	80061b4 <_printf_i+0x110>
 80061ca:	2b08      	cmp	r3, #8
 80061cc:	d10b      	bne.n	80061e6 <_printf_i+0x142>
 80061ce:	6823      	ldr	r3, [r4, #0]
 80061d0:	07df      	lsls	r7, r3, #31
 80061d2:	d508      	bpl.n	80061e6 <_printf_i+0x142>
 80061d4:	6923      	ldr	r3, [r4, #16]
 80061d6:	6861      	ldr	r1, [r4, #4]
 80061d8:	4299      	cmp	r1, r3
 80061da:	bfde      	ittt	le
 80061dc:	2330      	movle	r3, #48	@ 0x30
 80061de:	f806 3c01 	strble.w	r3, [r6, #-1]
 80061e2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80061e6:	1b92      	subs	r2, r2, r6
 80061e8:	6122      	str	r2, [r4, #16]
 80061ea:	f8cd a000 	str.w	sl, [sp]
 80061ee:	464b      	mov	r3, r9
 80061f0:	aa03      	add	r2, sp, #12
 80061f2:	4621      	mov	r1, r4
 80061f4:	4640      	mov	r0, r8
 80061f6:	f7ff fee7 	bl	8005fc8 <_printf_common>
 80061fa:	3001      	adds	r0, #1
 80061fc:	d14a      	bne.n	8006294 <_printf_i+0x1f0>
 80061fe:	f04f 30ff 	mov.w	r0, #4294967295
 8006202:	b004      	add	sp, #16
 8006204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006208:	6823      	ldr	r3, [r4, #0]
 800620a:	f043 0320 	orr.w	r3, r3, #32
 800620e:	6023      	str	r3, [r4, #0]
 8006210:	4832      	ldr	r0, [pc, #200]	@ (80062dc <_printf_i+0x238>)
 8006212:	2778      	movs	r7, #120	@ 0x78
 8006214:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006218:	6823      	ldr	r3, [r4, #0]
 800621a:	6831      	ldr	r1, [r6, #0]
 800621c:	061f      	lsls	r7, r3, #24
 800621e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006222:	d402      	bmi.n	800622a <_printf_i+0x186>
 8006224:	065f      	lsls	r7, r3, #25
 8006226:	bf48      	it	mi
 8006228:	b2ad      	uxthmi	r5, r5
 800622a:	6031      	str	r1, [r6, #0]
 800622c:	07d9      	lsls	r1, r3, #31
 800622e:	bf44      	itt	mi
 8006230:	f043 0320 	orrmi.w	r3, r3, #32
 8006234:	6023      	strmi	r3, [r4, #0]
 8006236:	b11d      	cbz	r5, 8006240 <_printf_i+0x19c>
 8006238:	2310      	movs	r3, #16
 800623a:	e7ad      	b.n	8006198 <_printf_i+0xf4>
 800623c:	4826      	ldr	r0, [pc, #152]	@ (80062d8 <_printf_i+0x234>)
 800623e:	e7e9      	b.n	8006214 <_printf_i+0x170>
 8006240:	6823      	ldr	r3, [r4, #0]
 8006242:	f023 0320 	bic.w	r3, r3, #32
 8006246:	6023      	str	r3, [r4, #0]
 8006248:	e7f6      	b.n	8006238 <_printf_i+0x194>
 800624a:	4616      	mov	r6, r2
 800624c:	e7bd      	b.n	80061ca <_printf_i+0x126>
 800624e:	6833      	ldr	r3, [r6, #0]
 8006250:	6825      	ldr	r5, [r4, #0]
 8006252:	6961      	ldr	r1, [r4, #20]
 8006254:	1d18      	adds	r0, r3, #4
 8006256:	6030      	str	r0, [r6, #0]
 8006258:	062e      	lsls	r6, r5, #24
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	d501      	bpl.n	8006262 <_printf_i+0x1be>
 800625e:	6019      	str	r1, [r3, #0]
 8006260:	e002      	b.n	8006268 <_printf_i+0x1c4>
 8006262:	0668      	lsls	r0, r5, #25
 8006264:	d5fb      	bpl.n	800625e <_printf_i+0x1ba>
 8006266:	8019      	strh	r1, [r3, #0]
 8006268:	2300      	movs	r3, #0
 800626a:	6123      	str	r3, [r4, #16]
 800626c:	4616      	mov	r6, r2
 800626e:	e7bc      	b.n	80061ea <_printf_i+0x146>
 8006270:	6833      	ldr	r3, [r6, #0]
 8006272:	1d1a      	adds	r2, r3, #4
 8006274:	6032      	str	r2, [r6, #0]
 8006276:	681e      	ldr	r6, [r3, #0]
 8006278:	6862      	ldr	r2, [r4, #4]
 800627a:	2100      	movs	r1, #0
 800627c:	4630      	mov	r0, r6
 800627e:	f7f9 ff87 	bl	8000190 <memchr>
 8006282:	b108      	cbz	r0, 8006288 <_printf_i+0x1e4>
 8006284:	1b80      	subs	r0, r0, r6
 8006286:	6060      	str	r0, [r4, #4]
 8006288:	6863      	ldr	r3, [r4, #4]
 800628a:	6123      	str	r3, [r4, #16]
 800628c:	2300      	movs	r3, #0
 800628e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006292:	e7aa      	b.n	80061ea <_printf_i+0x146>
 8006294:	6923      	ldr	r3, [r4, #16]
 8006296:	4632      	mov	r2, r6
 8006298:	4649      	mov	r1, r9
 800629a:	4640      	mov	r0, r8
 800629c:	47d0      	blx	sl
 800629e:	3001      	adds	r0, #1
 80062a0:	d0ad      	beq.n	80061fe <_printf_i+0x15a>
 80062a2:	6823      	ldr	r3, [r4, #0]
 80062a4:	079b      	lsls	r3, r3, #30
 80062a6:	d413      	bmi.n	80062d0 <_printf_i+0x22c>
 80062a8:	68e0      	ldr	r0, [r4, #12]
 80062aa:	9b03      	ldr	r3, [sp, #12]
 80062ac:	4298      	cmp	r0, r3
 80062ae:	bfb8      	it	lt
 80062b0:	4618      	movlt	r0, r3
 80062b2:	e7a6      	b.n	8006202 <_printf_i+0x15e>
 80062b4:	2301      	movs	r3, #1
 80062b6:	4632      	mov	r2, r6
 80062b8:	4649      	mov	r1, r9
 80062ba:	4640      	mov	r0, r8
 80062bc:	47d0      	blx	sl
 80062be:	3001      	adds	r0, #1
 80062c0:	d09d      	beq.n	80061fe <_printf_i+0x15a>
 80062c2:	3501      	adds	r5, #1
 80062c4:	68e3      	ldr	r3, [r4, #12]
 80062c6:	9903      	ldr	r1, [sp, #12]
 80062c8:	1a5b      	subs	r3, r3, r1
 80062ca:	42ab      	cmp	r3, r5
 80062cc:	dcf2      	bgt.n	80062b4 <_printf_i+0x210>
 80062ce:	e7eb      	b.n	80062a8 <_printf_i+0x204>
 80062d0:	2500      	movs	r5, #0
 80062d2:	f104 0619 	add.w	r6, r4, #25
 80062d6:	e7f5      	b.n	80062c4 <_printf_i+0x220>
 80062d8:	080066f1 	.word	0x080066f1
 80062dc:	08006702 	.word	0x08006702

080062e0 <memmove>:
 80062e0:	4288      	cmp	r0, r1
 80062e2:	b510      	push	{r4, lr}
 80062e4:	eb01 0402 	add.w	r4, r1, r2
 80062e8:	d902      	bls.n	80062f0 <memmove+0x10>
 80062ea:	4284      	cmp	r4, r0
 80062ec:	4623      	mov	r3, r4
 80062ee:	d807      	bhi.n	8006300 <memmove+0x20>
 80062f0:	1e43      	subs	r3, r0, #1
 80062f2:	42a1      	cmp	r1, r4
 80062f4:	d008      	beq.n	8006308 <memmove+0x28>
 80062f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80062fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80062fe:	e7f8      	b.n	80062f2 <memmove+0x12>
 8006300:	4402      	add	r2, r0
 8006302:	4601      	mov	r1, r0
 8006304:	428a      	cmp	r2, r1
 8006306:	d100      	bne.n	800630a <memmove+0x2a>
 8006308:	bd10      	pop	{r4, pc}
 800630a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800630e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006312:	e7f7      	b.n	8006304 <memmove+0x24>

08006314 <_sbrk_r>:
 8006314:	b538      	push	{r3, r4, r5, lr}
 8006316:	4d06      	ldr	r5, [pc, #24]	@ (8006330 <_sbrk_r+0x1c>)
 8006318:	2300      	movs	r3, #0
 800631a:	4604      	mov	r4, r0
 800631c:	4608      	mov	r0, r1
 800631e:	602b      	str	r3, [r5, #0]
 8006320:	f7fa fe98 	bl	8001054 <_sbrk>
 8006324:	1c43      	adds	r3, r0, #1
 8006326:	d102      	bne.n	800632e <_sbrk_r+0x1a>
 8006328:	682b      	ldr	r3, [r5, #0]
 800632a:	b103      	cbz	r3, 800632e <_sbrk_r+0x1a>
 800632c:	6023      	str	r3, [r4, #0]
 800632e:	bd38      	pop	{r3, r4, r5, pc}
 8006330:	200003a0 	.word	0x200003a0

08006334 <memcpy>:
 8006334:	440a      	add	r2, r1
 8006336:	4291      	cmp	r1, r2
 8006338:	f100 33ff 	add.w	r3, r0, #4294967295
 800633c:	d100      	bne.n	8006340 <memcpy+0xc>
 800633e:	4770      	bx	lr
 8006340:	b510      	push	{r4, lr}
 8006342:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006346:	f803 4f01 	strb.w	r4, [r3, #1]!
 800634a:	4291      	cmp	r1, r2
 800634c:	d1f9      	bne.n	8006342 <memcpy+0xe>
 800634e:	bd10      	pop	{r4, pc}

08006350 <_realloc_r>:
 8006350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006354:	4607      	mov	r7, r0
 8006356:	4614      	mov	r4, r2
 8006358:	460d      	mov	r5, r1
 800635a:	b921      	cbnz	r1, 8006366 <_realloc_r+0x16>
 800635c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006360:	4611      	mov	r1, r2
 8006362:	f7ff bc4d 	b.w	8005c00 <_malloc_r>
 8006366:	b92a      	cbnz	r2, 8006374 <_realloc_r+0x24>
 8006368:	f7ff fbde 	bl	8005b28 <_free_r>
 800636c:	4625      	mov	r5, r4
 800636e:	4628      	mov	r0, r5
 8006370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006374:	f000 f81a 	bl	80063ac <_malloc_usable_size_r>
 8006378:	4284      	cmp	r4, r0
 800637a:	4606      	mov	r6, r0
 800637c:	d802      	bhi.n	8006384 <_realloc_r+0x34>
 800637e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006382:	d8f4      	bhi.n	800636e <_realloc_r+0x1e>
 8006384:	4621      	mov	r1, r4
 8006386:	4638      	mov	r0, r7
 8006388:	f7ff fc3a 	bl	8005c00 <_malloc_r>
 800638c:	4680      	mov	r8, r0
 800638e:	b908      	cbnz	r0, 8006394 <_realloc_r+0x44>
 8006390:	4645      	mov	r5, r8
 8006392:	e7ec      	b.n	800636e <_realloc_r+0x1e>
 8006394:	42b4      	cmp	r4, r6
 8006396:	4622      	mov	r2, r4
 8006398:	4629      	mov	r1, r5
 800639a:	bf28      	it	cs
 800639c:	4632      	movcs	r2, r6
 800639e:	f7ff ffc9 	bl	8006334 <memcpy>
 80063a2:	4629      	mov	r1, r5
 80063a4:	4638      	mov	r0, r7
 80063a6:	f7ff fbbf 	bl	8005b28 <_free_r>
 80063aa:	e7f1      	b.n	8006390 <_realloc_r+0x40>

080063ac <_malloc_usable_size_r>:
 80063ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063b0:	1f18      	subs	r0, r3, #4
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	bfbc      	itt	lt
 80063b6:	580b      	ldrlt	r3, [r1, r0]
 80063b8:	18c0      	addlt	r0, r0, r3
 80063ba:	4770      	bx	lr

080063bc <_init>:
 80063bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063be:	bf00      	nop
 80063c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063c2:	bc08      	pop	{r3}
 80063c4:	469e      	mov	lr, r3
 80063c6:	4770      	bx	lr

080063c8 <_fini>:
 80063c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063ca:	bf00      	nop
 80063cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063ce:	bc08      	pop	{r3}
 80063d0:	469e      	mov	lr, r3
 80063d2:	4770      	bx	lr
