INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.gen/sources_1/ip/outputBuffer/sim/outputBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outputBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
