#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555b0890e6b0 .scope module, "uart_rx_tb" "uart_rx_tb" 2 4;
 .timescale -9 -12;
P_0x555b08901ad0 .param/l "SIM_TIME" 1 2 113, +C4<0000000000000000000000000000000000000000010011000100101101000000>;
P_0x555b08901b10 .param/l "SIM_TIME_MS" 1 2 112, +C4<00000000000000000000000000000101>;
v0x555b0892f5f0_0 .var "clk", 0 0;
v0x555b0892f6b0_0 .net "data", 7 0, L_0x555b088aa9c0;  1 drivers
v0x555b0892f770_0 .net "ready", 0 0, L_0x555b088e0330;  1 drivers
v0x555b0892f840_0 .var "rst", 0 0;
v0x555b0892f910_0 .var "uart_rx", 0 0;
S_0x555b0890e830 .scope module, "inst_top" "top" 2 16, 3 15 0, S_0x555b0890e6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "uart_rx"
    .port_info 3 /OUTPUT 1 "ready"
    .port_info 4 /OUTPUT 8 "data"
P_0x555b0890e9b0 .param/l "BAUD_RATE" 1 3 23, +C4<00000000000000000010010110000000>;
P_0x555b0890e9f0 .param/l "BIT0" 1 3 30, C4<0010>;
P_0x555b0890ea30 .param/l "BIT1" 1 3 31, C4<0011>;
P_0x555b0890ea70 .param/l "BIT2" 1 3 32, C4<0100>;
P_0x555b0890eab0 .param/l "BIT3" 1 3 33, C4<0101>;
P_0x555b0890eaf0 .param/l "BIT4" 1 3 34, C4<0110>;
P_0x555b0890eb30 .param/l "BIT5" 1 3 35, C4<0111>;
P_0x555b0890eb70 .param/l "BIT6" 1 3 36, C4<1000>;
P_0x555b0890ebb0 .param/l "BIT7" 1 3 37, C4<1001>;
P_0x555b0890ebf0 .param/l "IDLE" 1 3 28, C4<0000>;
P_0x555b0890ec30 .param/l "START" 1 3 29, C4<0001>;
P_0x555b0890ec70 .param/l "STOP" 1 3 38, C4<1010>;
L_0x555b088aa9c0 .functor BUFZ 8, v0x555b0892f200_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555b088e0330 .functor BUFZ 1, v0x555b0892f3a0_0, C4<0>, C4<0>, C4<0>;
v0x555b0892e9c0_0 .net "clk", 0 0, v0x555b0892f5f0_0;  1 drivers
v0x555b0892ea80_0 .var "clk_rst", 0 0;
v0x555b0892eb20_0 .var "counter", 0 0;
v0x555b0892ebf0_0 .net "data", 7 0, L_0x555b088aa9c0;  alias, 1 drivers
v0x555b0892ec90_0 .net "dividedPulse", 0 0, v0x555b08902580_0;  1 drivers
v0x555b0892ed80_0 .var "next_state", 3 0;
v0x555b0892ee40_0 .net "ready", 0 0, L_0x555b088e0330;  alias, 1 drivers
v0x555b0892ef00_0 .net "rst", 0 0, v0x555b0892f840_0;  1 drivers
v0x555b0892efc0_0 .var "sample_now", 0 0;
v0x555b0892f080_0 .var "state", 3 0;
v0x555b0892f160 .array "uart_buf", 0 1, 0 0;
v0x555b0892f200_0 .var "uart_data", 7 0;
v0x555b0892f2e0_0 .var "uart_edge", 0 0;
v0x555b0892f3a0_0 .var "uart_ready", 0 0;
v0x555b0892f460_0 .net "uart_rx", 0 0, v0x555b0892f910_0;  1 drivers
E_0x555b088aad60 .event edge, v0x555b0892ed80_0;
S_0x555b0890ecc0 .scope module, "inst_clockDividerHz" "clkDivHz" 3 162, 4 17 0, S_0x555b0890e830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "dividedClk"
    .port_info 4 /OUTPUT 1 "dividedPulse"
P_0x555b0890ee90 .param/l "CLK_FREQ" 1 4 28, C4<00000000101101110001101100000000>;
P_0x555b0890eed0 .param/l "FREQUENCY" 0 4 18, +C4<00000000000000000100101100000000>;
P_0x555b0890ef10 .param/l "THRESHOLD" 1 4 29, C4<00000000000000000000000100111000>;
v0x555b08907c00_0 .net "clk", 0 0, v0x555b0892f5f0_0;  alias, 1 drivers
v0x555b08908bc0_0 .var "counter", 31 0;
v0x555b08909670_0 .var "dividedClk", 0 0;
v0x555b08902580_0 .var "dividedPulse", 0 0;
L_0x7f42d0524018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555b0892e750_0 .net "enable", 0 0, L_0x7f42d0524018;  1 drivers
v0x555b0892e860_0 .net "rst", 0 0, v0x555b0892ea80_0;  1 drivers
E_0x555b0890c690 .event posedge, v0x555b08907c00_0;
    .scope S_0x555b0890ecc0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b08909670_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x555b0890ecc0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b08902580_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x555b0890ecc0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b08908bc0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x555b0890ecc0;
T_3 ;
    %wait E_0x555b0890c690;
    %load/vec4 v0x555b0892e860_0;
    %flag_set/vec4 8;
    %pushi/vec4 311, 0, 32;
    %load/vec4 v0x555b08908bc0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_3.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b08908bc0_0, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x555b08909670_0;
    %pad/u 2;
    %and;
    %pad/u 1;
    %assign/vec4 v0x555b08902580_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555b0892e750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x555b08908bc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555b08908bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b08902580_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555b0890ecc0;
T_4 ;
    %wait E_0x555b0890c690;
    %load/vec4 v0x555b0892e860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b08909670_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 311, 0, 32;
    %load/vec4 v0x555b08908bc0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v0x555b08909670_0;
    %inv;
    %assign/vec4 v0x555b08909670_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555b0890e830;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555b0892f200_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x555b0890e830;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b0892f3a0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x555b0890e830;
T_7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555b0892f080_0, 0, 4;
    %end;
    .thread T_7;
    .scope S_0x555b0890e830;
T_8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555b0892ed80_0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0x555b0890e830;
T_9 ;
    %wait E_0x555b088aad60;
    %load/vec4 v0x555b0892ed80_0;
    %assign/vec4 v0x555b0892f080_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x555b0890e830;
T_10 ;
    %wait E_0x555b0890c690;
    %load/vec4 v0x555b0892f080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b0892ed80_0, 0;
    %jmp T_10.12;
T_10.0 ;
    %load/vec4 v0x555b0892f2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.13, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x555b0892ed80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555b0892f200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b0892ea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b0892f3a0_0, 0;
T_10.13 ;
    %jmp T_10.12;
T_10.1 ;
    %load/vec4 v0x555b0892efc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.15, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555b0892ed80_0, 0;
T_10.15 ;
    %jmp T_10.12;
T_10.2 ;
    %load/vec4 v0x555b0892efc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.17, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555b0892f160, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b0892f200_0, 4, 5;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555b0892ed80_0, 0;
T_10.17 ;
    %jmp T_10.12;
T_10.3 ;
    %load/vec4 v0x555b0892efc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.19, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555b0892f160, 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b0892f200_0, 4, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x555b0892ed80_0, 0;
T_10.19 ;
    %jmp T_10.12;
T_10.4 ;
    %load/vec4 v0x555b0892efc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.21, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555b0892f160, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b0892f200_0, 4, 5;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x555b0892ed80_0, 0;
T_10.21 ;
    %jmp T_10.12;
T_10.5 ;
    %load/vec4 v0x555b0892efc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.23, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555b0892f160, 4;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b0892f200_0, 4, 5;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x555b0892ed80_0, 0;
T_10.23 ;
    %jmp T_10.12;
T_10.6 ;
    %load/vec4 v0x555b0892efc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.25, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555b0892f160, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b0892f200_0, 4, 5;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x555b0892ed80_0, 0;
T_10.25 ;
    %jmp T_10.12;
T_10.7 ;
    %load/vec4 v0x555b0892efc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.27, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555b0892f160, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b0892f200_0, 4, 5;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x555b0892ed80_0, 0;
T_10.27 ;
    %jmp T_10.12;
T_10.8 ;
    %load/vec4 v0x555b0892efc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.29, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555b0892f160, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b0892f200_0, 4, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x555b0892ed80_0, 0;
T_10.29 ;
    %jmp T_10.12;
T_10.9 ;
    %load/vec4 v0x555b0892efc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.31, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555b0892f160, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b0892f200_0, 4, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x555b0892ed80_0, 0;
T_10.31 ;
    %jmp T_10.12;
T_10.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b0892f3a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b0892ed80_0, 0;
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555b0890e830;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b0892f2e0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x555b0890e830;
T_12 ;
    %wait E_0x555b0890c690;
    %load/vec4 v0x555b0892f460_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555b0892f160, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555b0892f160, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555b0892f160, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555b0892f160, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555b0892f160, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %pad/s 1;
    %assign/vec4 v0x555b0892f2e0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555b0890e830;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b0892efc0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x555b0890e830;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b0892ea80_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x555b0890e830;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b0892eb20_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x555b0890e830;
T_16 ;
    %wait E_0x555b0890c690;
    %load/vec4 v0x555b0892eb20_0;
    %load/vec4 v0x555b0892ec90_0;
    %and;
    %assign/vec4 v0x555b0892efc0_0, 0;
    %load/vec4 v0x555b0892ec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x555b0892eb20_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x555b0892eb20_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x555b0890e6b0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b0892f5f0_0, 0, 1;
T_17.0 ;
    %delay 42000, 0;
    %load/vec4 v0x555b0892f5f0_0;
    %inv;
    %store/vec4 v0x555b0892f5f0_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_0x555b0890e6b0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b0892f840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b0892f910_0, 0, 1;
    %delay 100000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b0892f910_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b0892f910_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b0892f910_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b0892f910_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b0892f910_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b0892f910_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b0892f910_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b0892f910_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b0892f910_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b0892f910_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b0892f910_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b0892f910_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b0892f910_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b0892f910_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b0892f910_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b0892f910_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b0892f910_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b0892f910_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b0892f910_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b0892f910_0, 0;
    %end;
    .thread T_18;
    .scope S_0x555b0890e6b0;
T_19 ;
    %vpi_call 2 107 "$dumpfile", "uart_rx_tb.lxt" {0 0 0};
    %vpi_call 2 108 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555b0890e6b0 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x555b0890e6b0;
T_20 ;
    %vpi_call 2 115 "$display", "Simulation Started" {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 117 "$display", "10%" {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 119 "$display", "20%" {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 121 "$display", "30%" {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 123 "$display", "40%" {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 125 "$display", "50%" {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 127 "$display", "60%" {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 129 "$display", "70%" {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 131 "$display", "80%" {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 133 "$display", "90%" {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 135 "$display", "Finished" {0 0 0};
    %vpi_call 2 136 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "uart_rx_tb.v";
    "./uart_rx.v";
    "./../src/clkDivHz.v";
