
SimpleProgram_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003af4  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08003d8c  08003d8c  00004d8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003dc0  08003dc0  0000502c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003dc0  08003dc0  00004dc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003dc8  08003dc8  0000502c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003dc8  08003dc8  00004dc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003dcc  08003dcc  00004dcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  24000000  08003dd0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  2400002c  08003dfc  0000502c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240000f8  08003dfc  000050f8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000502c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fcd8  00000000  00000000  0000505a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fd0  00000000  00000000  00014d32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b68  00000000  00000000  00016d08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008b8  00000000  00000000  00017870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003989c  00000000  00000000  00018128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fb93  00000000  00000000  000519c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017bf54  00000000  00000000  00061557  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001dd4ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e68  00000000  00000000  001dd4f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000099  00000000  00000000  001e0358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400002c 	.word	0x2400002c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08003d74 	.word	0x08003d74

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000030 	.word	0x24000030
 80002d4:	08003d74 	.word	0x08003d74

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000608:	4b3d      	ldr	r3, [pc, #244]	@ (8000700 <SystemInit+0xfc>)
 800060a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800060e:	4a3c      	ldr	r2, [pc, #240]	@ (8000700 <SystemInit+0xfc>)
 8000610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000618:	4b39      	ldr	r3, [pc, #228]	@ (8000700 <SystemInit+0xfc>)
 800061a:	691b      	ldr	r3, [r3, #16]
 800061c:	4a38      	ldr	r2, [pc, #224]	@ (8000700 <SystemInit+0xfc>)
 800061e:	f043 0310 	orr.w	r3, r3, #16
 8000622:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000624:	4b37      	ldr	r3, [pc, #220]	@ (8000704 <SystemInit+0x100>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f003 030f 	and.w	r3, r3, #15
 800062c:	2b06      	cmp	r3, #6
 800062e:	d807      	bhi.n	8000640 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000630:	4b34      	ldr	r3, [pc, #208]	@ (8000704 <SystemInit+0x100>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f023 030f 	bic.w	r3, r3, #15
 8000638:	4a32      	ldr	r2, [pc, #200]	@ (8000704 <SystemInit+0x100>)
 800063a:	f043 0307 	orr.w	r3, r3, #7
 800063e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000640:	4b31      	ldr	r3, [pc, #196]	@ (8000708 <SystemInit+0x104>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a30      	ldr	r2, [pc, #192]	@ (8000708 <SystemInit+0x104>)
 8000646:	f043 0301 	orr.w	r3, r3, #1
 800064a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800064c:	4b2e      	ldr	r3, [pc, #184]	@ (8000708 <SystemInit+0x104>)
 800064e:	2200      	movs	r2, #0
 8000650:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000652:	4b2d      	ldr	r3, [pc, #180]	@ (8000708 <SystemInit+0x104>)
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	492c      	ldr	r1, [pc, #176]	@ (8000708 <SystemInit+0x104>)
 8000658:	4b2c      	ldr	r3, [pc, #176]	@ (800070c <SystemInit+0x108>)
 800065a:	4013      	ands	r3, r2
 800065c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800065e:	4b29      	ldr	r3, [pc, #164]	@ (8000704 <SystemInit+0x100>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f003 0308 	and.w	r3, r3, #8
 8000666:	2b00      	cmp	r3, #0
 8000668:	d007      	beq.n	800067a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800066a:	4b26      	ldr	r3, [pc, #152]	@ (8000704 <SystemInit+0x100>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f023 030f 	bic.w	r3, r3, #15
 8000672:	4a24      	ldr	r2, [pc, #144]	@ (8000704 <SystemInit+0x100>)
 8000674:	f043 0307 	orr.w	r3, r3, #7
 8000678:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800067a:	4b23      	ldr	r3, [pc, #140]	@ (8000708 <SystemInit+0x104>)
 800067c:	2200      	movs	r2, #0
 800067e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000680:	4b21      	ldr	r3, [pc, #132]	@ (8000708 <SystemInit+0x104>)
 8000682:	2200      	movs	r2, #0
 8000684:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000686:	4b20      	ldr	r3, [pc, #128]	@ (8000708 <SystemInit+0x104>)
 8000688:	2200      	movs	r2, #0
 800068a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800068c:	4b1e      	ldr	r3, [pc, #120]	@ (8000708 <SystemInit+0x104>)
 800068e:	4a20      	ldr	r2, [pc, #128]	@ (8000710 <SystemInit+0x10c>)
 8000690:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000692:	4b1d      	ldr	r3, [pc, #116]	@ (8000708 <SystemInit+0x104>)
 8000694:	4a1f      	ldr	r2, [pc, #124]	@ (8000714 <SystemInit+0x110>)
 8000696:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000698:	4b1b      	ldr	r3, [pc, #108]	@ (8000708 <SystemInit+0x104>)
 800069a:	4a1f      	ldr	r2, [pc, #124]	@ (8000718 <SystemInit+0x114>)
 800069c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800069e:	4b1a      	ldr	r3, [pc, #104]	@ (8000708 <SystemInit+0x104>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006a4:	4b18      	ldr	r3, [pc, #96]	@ (8000708 <SystemInit+0x104>)
 80006a6:	4a1c      	ldr	r2, [pc, #112]	@ (8000718 <SystemInit+0x114>)
 80006a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006aa:	4b17      	ldr	r3, [pc, #92]	@ (8000708 <SystemInit+0x104>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006b0:	4b15      	ldr	r3, [pc, #84]	@ (8000708 <SystemInit+0x104>)
 80006b2:	4a19      	ldr	r2, [pc, #100]	@ (8000718 <SystemInit+0x114>)
 80006b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006b6:	4b14      	ldr	r3, [pc, #80]	@ (8000708 <SystemInit+0x104>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006bc:	4b12      	ldr	r3, [pc, #72]	@ (8000708 <SystemInit+0x104>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a11      	ldr	r2, [pc, #68]	@ (8000708 <SystemInit+0x104>)
 80006c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000708 <SystemInit+0x104>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006ce:	4b13      	ldr	r3, [pc, #76]	@ (800071c <SystemInit+0x118>)
 80006d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006d2:	4a12      	ldr	r2, [pc, #72]	@ (800071c <SystemInit+0x118>)
 80006d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006d8:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006da:	4b11      	ldr	r3, [pc, #68]	@ (8000720 <SystemInit+0x11c>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	4b11      	ldr	r3, [pc, #68]	@ (8000724 <SystemInit+0x120>)
 80006e0:	4013      	ands	r3, r2
 80006e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006e6:	d202      	bcs.n	80006ee <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000728 <SystemInit+0x124>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80006ee:	4b0f      	ldr	r3, [pc, #60]	@ (800072c <SystemInit+0x128>)
 80006f0:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80006f4:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80006f6:	bf00      	nop
 80006f8:	46bd      	mov	sp, r7
 80006fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fe:	4770      	bx	lr
 8000700:	e000ed00 	.word	0xe000ed00
 8000704:	52002000 	.word	0x52002000
 8000708:	58024400 	.word	0x58024400
 800070c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000710:	02020200 	.word	0x02020200
 8000714:	01ff0000 	.word	0x01ff0000
 8000718:	01010280 	.word	0x01010280
 800071c:	580000c0 	.word	0x580000c0
 8000720:	5c001000 	.word	0x5c001000
 8000724:	ffff0000 	.word	0xffff0000
 8000728:	51008108 	.word	0x51008108
 800072c:	52004000 	.word	0x52004000

08000730 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000736:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800073a:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 800073c:	bf00      	nop
 800073e:	4b43      	ldr	r3, [pc, #268]	@ (800084c <main+0x11c>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000746:	2b00      	cmp	r3, #0
 8000748:	d004      	beq.n	8000754 <main+0x24>
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	1e5a      	subs	r2, r3, #1
 800074e:	607a      	str	r2, [r7, #4]
 8000750:	2b00      	cmp	r3, #0
 8000752:	dcf4      	bgt.n	800073e <main+0xe>
  if ( timeout < 0 )
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	2b00      	cmp	r3, #0
 8000758:	da01      	bge.n	800075e <main+0x2e>
  {
  Error_Handler();
 800075a:	f000 f923 	bl	80009a4 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800075e:	f000 fbb1 	bl	8000ec4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000762:	f000 f877 	bl	8000854 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000766:	4b39      	ldr	r3, [pc, #228]	@ (800084c <main+0x11c>)
 8000768:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800076c:	4a37      	ldr	r2, [pc, #220]	@ (800084c <main+0x11c>)
 800076e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000772:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000776:	4b35      	ldr	r3, [pc, #212]	@ (800084c <main+0x11c>)
 8000778:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800077c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000780:	603b      	str	r3, [r7, #0]
 8000782:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000784:	2000      	movs	r0, #0
 8000786:	f000 ffbb 	bl	8001700 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 800078a:	2100      	movs	r1, #0
 800078c:	2000      	movs	r0, #0
 800078e:	f000 ffd1 	bl	8001734 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000792:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000796:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000798:	bf00      	nop
 800079a:	4b2c      	ldr	r3, [pc, #176]	@ (800084c <main+0x11c>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d104      	bne.n	80007b0 <main+0x80>
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	1e5a      	subs	r2, r3, #1
 80007aa:	607a      	str	r2, [r7, #4]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	dcf4      	bgt.n	800079a <main+0x6a>
if ( timeout < 0 )
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	da01      	bge.n	80007ba <main+0x8a>
{
Error_Handler();
 80007b6:	f000 f8f5 	bl	80009a4 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007ba:	f000 f8c7 	bl	800094c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80007be:	2000      	movs	r0, #0
 80007c0:	f000 f970 	bl	8000aa4 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 80007c4:	2001      	movs	r0, #1
 80007c6:	f000 f96d 	bl	8000aa4 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80007ca:	2002      	movs	r0, #2
 80007cc:	f000 f96a 	bl	8000aa4 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80007d0:	2101      	movs	r1, #1
 80007d2:	2000      	movs	r0, #0
 80007d4:	f000 fa30 	bl	8000c38 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80007d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000850 <main+0x120>)
 80007da:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007de:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80007e0:	4b1b      	ldr	r3, [pc, #108]	@ (8000850 <main+0x120>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80007e6:	4b1a      	ldr	r3, [pc, #104]	@ (8000850 <main+0x120>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80007ec:	4b18      	ldr	r3, [pc, #96]	@ (8000850 <main+0x120>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80007f2:	4b17      	ldr	r3, [pc, #92]	@ (8000850 <main+0x120>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80007f8:	4915      	ldr	r1, [pc, #84]	@ (8000850 <main+0x120>)
 80007fa:	2000      	movs	r0, #0
 80007fc:	f000 faa0 	bl	8000d40 <BSP_COM_Init>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <main+0xda>
  {
    Error_Handler();
 8000806:	f000 f8cd 	bl	80009a4 <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Code to change the on-board led color.
	  BSP_LED_On(LED_GREEN);
 800080a:	2000      	movs	r0, #0
 800080c:	f000 f9c0 	bl	8000b90 <BSP_LED_On>
	  HAL_Delay(300);
 8000810:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000814:	f000 fbe8 	bl	8000fe8 <HAL_Delay>
	  BSP_LED_Off(LED_GREEN);
 8000818:	2000      	movs	r0, #0
 800081a:	f000 f9e3 	bl	8000be4 <BSP_LED_Off>

	  BSP_LED_On(LED_YELLOW);
 800081e:	2001      	movs	r0, #1
 8000820:	f000 f9b6 	bl	8000b90 <BSP_LED_On>
	  HAL_Delay(300);
 8000824:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000828:	f000 fbde 	bl	8000fe8 <HAL_Delay>
	  BSP_LED_Off(LED_YELLOW);
 800082c:	2001      	movs	r0, #1
 800082e:	f000 f9d9 	bl	8000be4 <BSP_LED_Off>

	  BSP_LED_On(LED_RED);
 8000832:	2002      	movs	r0, #2
 8000834:	f000 f9ac 	bl	8000b90 <BSP_LED_On>
	  HAL_Delay(300);
 8000838:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800083c:	f000 fbd4 	bl	8000fe8 <HAL_Delay>
	  BSP_LED_Off(LED_RED);
 8000840:	2002      	movs	r0, #2
 8000842:	f000 f9cf 	bl	8000be4 <BSP_LED_Off>
	  BSP_LED_On(LED_GREEN);
 8000846:	bf00      	nop
 8000848:	e7df      	b.n	800080a <main+0xda>
 800084a:	bf00      	nop
 800084c:	58024400 	.word	0x58024400
 8000850:	24000048 	.word	0x24000048

08000854 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b09c      	sub	sp, #112	@ 0x70
 8000858:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800085a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800085e:	224c      	movs	r2, #76	@ 0x4c
 8000860:	2100      	movs	r1, #0
 8000862:	4618      	mov	r0, r3
 8000864:	f003 fa5a 	bl	8003d1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000868:	1d3b      	adds	r3, r7, #4
 800086a:	2220      	movs	r2, #32
 800086c:	2100      	movs	r1, #0
 800086e:	4618      	mov	r0, r3
 8000870:	f003 fa54 	bl	8003d1c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000874:	2004      	movs	r0, #4
 8000876:	f000 ff71 	bl	800175c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800087a:	2300      	movs	r3, #0
 800087c:	603b      	str	r3, [r7, #0]
 800087e:	4b31      	ldr	r3, [pc, #196]	@ (8000944 <SystemClock_Config+0xf0>)
 8000880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000882:	4a30      	ldr	r2, [pc, #192]	@ (8000944 <SystemClock_Config+0xf0>)
 8000884:	f023 0301 	bic.w	r3, r3, #1
 8000888:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800088a:	4b2e      	ldr	r3, [pc, #184]	@ (8000944 <SystemClock_Config+0xf0>)
 800088c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800088e:	f003 0301 	and.w	r3, r3, #1
 8000892:	603b      	str	r3, [r7, #0]
 8000894:	4b2c      	ldr	r3, [pc, #176]	@ (8000948 <SystemClock_Config+0xf4>)
 8000896:	699b      	ldr	r3, [r3, #24]
 8000898:	4a2b      	ldr	r2, [pc, #172]	@ (8000948 <SystemClock_Config+0xf4>)
 800089a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800089e:	6193      	str	r3, [r2, #24]
 80008a0:	4b29      	ldr	r3, [pc, #164]	@ (8000948 <SystemClock_Config+0xf4>)
 80008a2:	699b      	ldr	r3, [r3, #24]
 80008a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008a8:	603b      	str	r3, [r7, #0]
 80008aa:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008ac:	bf00      	nop
 80008ae:	4b26      	ldr	r3, [pc, #152]	@ (8000948 <SystemClock_Config+0xf4>)
 80008b0:	699b      	ldr	r3, [r3, #24]
 80008b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80008b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008ba:	d1f8      	bne.n	80008ae <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008bc:	2302      	movs	r3, #2
 80008be:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80008c0:	2301      	movs	r3, #1
 80008c2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008c4:	2340      	movs	r3, #64	@ 0x40
 80008c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008c8:	2302      	movs	r3, #2
 80008ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008cc:	2300      	movs	r3, #0
 80008ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80008d0:	2304      	movs	r3, #4
 80008d2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 49;
 80008d4:	2331      	movs	r3, #49	@ 0x31
 80008d6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80008d8:	2302      	movs	r3, #2
 80008da:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008dc:	2304      	movs	r3, #4
 80008de:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80008e0:	2302      	movs	r3, #2
 80008e2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80008e4:	230c      	movs	r3, #12
 80008e6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80008e8:	2300      	movs	r3, #0
 80008ea:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 80008ec:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80008f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008f6:	4618      	mov	r0, r3
 80008f8:	f000 ff8a 	bl	8001810 <HAL_RCC_OscConfig>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000902:	f000 f84f 	bl	80009a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000906:	233f      	movs	r3, #63	@ 0x3f
 8000908:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800090a:	2303      	movs	r3, #3
 800090c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800090e:	2300      	movs	r3, #0
 8000910:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000912:	2308      	movs	r3, #8
 8000914:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000916:	2340      	movs	r3, #64	@ 0x40
 8000918:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800091a:	2340      	movs	r3, #64	@ 0x40
 800091c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800091e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000922:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000924:	2340      	movs	r3, #64	@ 0x40
 8000926:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000928:	1d3b      	adds	r3, r7, #4
 800092a:	2102      	movs	r1, #2
 800092c:	4618      	mov	r0, r3
 800092e:	f001 fbc9 	bl	80020c4 <HAL_RCC_ClockConfig>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000938:	f000 f834 	bl	80009a4 <Error_Handler>
  }
}
 800093c:	bf00      	nop
 800093e:	3770      	adds	r7, #112	@ 0x70
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	58000400 	.word	0x58000400
 8000948:	58024800 	.word	0x58024800

0800094c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800094c:	b480      	push	{r7}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000952:	4b0a      	ldr	r3, [pc, #40]	@ (800097c <MX_GPIO_Init+0x30>)
 8000954:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000958:	4a08      	ldr	r2, [pc, #32]	@ (800097c <MX_GPIO_Init+0x30>)
 800095a:	f043 0301 	orr.w	r3, r3, #1
 800095e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000962:	4b06      	ldr	r3, [pc, #24]	@ (800097c <MX_GPIO_Init+0x30>)
 8000964:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000968:	f003 0301 	and.w	r3, r3, #1
 800096c:	607b      	str	r3, [r7, #4]
 800096e:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000970:	bf00      	nop
 8000972:	370c      	adds	r7, #12
 8000974:	46bd      	mov	sp, r7
 8000976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097a:	4770      	bx	lr
 800097c:	58024400 	.word	0x58024400

08000980 <BSP_PB_Callback>:

/* USER CODE BEGIN 4 */


BSP_PB_Callback(Button_TypeDef Button){
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
 8000986:	4603      	mov	r3, r0
 8000988:	71fb      	strb	r3, [r7, #7]
	// Code for the interrupt from the user button goes here

	  BSP_LED_On(LED_GREEN);
 800098a:	2000      	movs	r0, #0
 800098c:	f000 f900 	bl	8000b90 <BSP_LED_On>
	  BSP_LED_On(LED_YELLOW);
 8000990:	2001      	movs	r0, #1
 8000992:	f000 f8fd 	bl	8000b90 <BSP_LED_On>
	  BSP_LED_On(LED_RED);
 8000996:	2002      	movs	r0, #2
 8000998:	f000 f8fa 	bl	8000b90 <BSP_LED_On>
}
 800099c:	bf00      	nop
 800099e:	3708      	adds	r7, #8
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}

080009a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009a8:	b672      	cpsid	i
}
 80009aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009ac:	bf00      	nop
 80009ae:	e7fd      	b.n	80009ac <Error_Handler+0x8>

080009b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009b6:	4b0a      	ldr	r3, [pc, #40]	@ (80009e0 <HAL_MspInit+0x30>)
 80009b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009bc:	4a08      	ldr	r2, [pc, #32]	@ (80009e0 <HAL_MspInit+0x30>)
 80009be:	f043 0302 	orr.w	r3, r3, #2
 80009c2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80009c6:	4b06      	ldr	r3, [pc, #24]	@ (80009e0 <HAL_MspInit+0x30>)
 80009c8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009cc:	f003 0302 	and.w	r3, r3, #2
 80009d0:	607b      	str	r3, [r7, #4]
 80009d2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009d4:	bf00      	nop
 80009d6:	370c      	adds	r7, #12
 80009d8:	46bd      	mov	sp, r7
 80009da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009de:	4770      	bx	lr
 80009e0:	58024400 	.word	0x58024400

080009e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009e8:	bf00      	nop
 80009ea:	e7fd      	b.n	80009e8 <NMI_Handler+0x4>

080009ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009f0:	bf00      	nop
 80009f2:	e7fd      	b.n	80009f0 <HardFault_Handler+0x4>

080009f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009f8:	bf00      	nop
 80009fa:	e7fd      	b.n	80009f8 <MemManage_Handler+0x4>

080009fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a00:	bf00      	nop
 8000a02:	e7fd      	b.n	8000a00 <BusFault_Handler+0x4>

08000a04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a08:	bf00      	nop
 8000a0a:	e7fd      	b.n	8000a08 <UsageFault_Handler+0x4>

08000a0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a10:	bf00      	nop
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr

08000a1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a1a:	b480      	push	{r7}
 8000a1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a1e:	bf00      	nop
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr

08000a28 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a2c:	bf00      	nop
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr

08000a36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a36:	b580      	push	{r7, lr}
 8000a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a3a:	f000 fab5 	bl	8000fa8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a3e:	bf00      	nop
 8000a40:	bd80      	pop	{r7, pc}

08000a42 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000a42:	b580      	push	{r7, lr}
 8000a44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000a46:	2000      	movs	r0, #0
 8000a48:	f000 f968 	bl	8000d1c <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000a4c:	bf00      	nop
 8000a4e:	bd80      	pop	{r7, pc}

08000a50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000a50:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a88 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a54:	f7ff fdd6 	bl	8000604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a58:	480c      	ldr	r0, [pc, #48]	@ (8000a8c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a5a:	490d      	ldr	r1, [pc, #52]	@ (8000a90 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a5c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a94 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a60:	e002      	b.n	8000a68 <LoopCopyDataInit>

08000a62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a66:	3304      	adds	r3, #4

08000a68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a6c:	d3f9      	bcc.n	8000a62 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a98 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a70:	4c0a      	ldr	r4, [pc, #40]	@ (8000a9c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a74:	e001      	b.n	8000a7a <LoopFillZerobss>

08000a76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a78:	3204      	adds	r2, #4

08000a7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a7c:	d3fb      	bcc.n	8000a76 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a7e:	f003 f955 	bl	8003d2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a82:	f7ff fe55 	bl	8000730 <main>
  bx  lr
 8000a86:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000a88:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000a8c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000a90:	2400002c 	.word	0x2400002c
  ldr r2, =_sidata
 8000a94:	08003dd0 	.word	0x08003dd0
  ldr r2, =_sbss
 8000a98:	2400002c 	.word	0x2400002c
  ldr r4, =_ebss
 8000a9c:	240000f8 	.word	0x240000f8

08000aa0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000aa0:	e7fe      	b.n	8000aa0 <ADC3_IRQHandler>
	...

08000aa4 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b08c      	sub	sp, #48	@ 0x30
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	4603      	mov	r3, r0
 8000aac:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000ab2:	79fb      	ldrb	r3, [r7, #7]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d009      	beq.n	8000acc <BSP_LED_Init+0x28>
 8000ab8:	79fb      	ldrb	r3, [r7, #7]
 8000aba:	2b01      	cmp	r3, #1
 8000abc:	d006      	beq.n	8000acc <BSP_LED_Init+0x28>
 8000abe:	79fb      	ldrb	r3, [r7, #7]
 8000ac0:	2b02      	cmp	r3, #2
 8000ac2:	d003      	beq.n	8000acc <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000ac4:	f06f 0301 	mvn.w	r3, #1
 8000ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000aca:	e055      	b.n	8000b78 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000acc:	79fb      	ldrb	r3, [r7, #7]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d10f      	bne.n	8000af2 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8000ad2:	4b2c      	ldr	r3, [pc, #176]	@ (8000b84 <BSP_LED_Init+0xe0>)
 8000ad4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ad8:	4a2a      	ldr	r2, [pc, #168]	@ (8000b84 <BSP_LED_Init+0xe0>)
 8000ada:	f043 0302 	orr.w	r3, r3, #2
 8000ade:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ae2:	4b28      	ldr	r3, [pc, #160]	@ (8000b84 <BSP_LED_Init+0xe0>)
 8000ae4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ae8:	f003 0302 	and.w	r3, r3, #2
 8000aec:	617b      	str	r3, [r7, #20]
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	e021      	b.n	8000b36 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8000af2:	79fb      	ldrb	r3, [r7, #7]
 8000af4:	2b01      	cmp	r3, #1
 8000af6:	d10f      	bne.n	8000b18 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8000af8:	4b22      	ldr	r3, [pc, #136]	@ (8000b84 <BSP_LED_Init+0xe0>)
 8000afa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000afe:	4a21      	ldr	r2, [pc, #132]	@ (8000b84 <BSP_LED_Init+0xe0>)
 8000b00:	f043 0310 	orr.w	r3, r3, #16
 8000b04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b08:	4b1e      	ldr	r3, [pc, #120]	@ (8000b84 <BSP_LED_Init+0xe0>)
 8000b0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b0e:	f003 0310 	and.w	r3, r3, #16
 8000b12:	613b      	str	r3, [r7, #16]
 8000b14:	693b      	ldr	r3, [r7, #16]
 8000b16:	e00e      	b.n	8000b36 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8000b18:	4b1a      	ldr	r3, [pc, #104]	@ (8000b84 <BSP_LED_Init+0xe0>)
 8000b1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b1e:	4a19      	ldr	r2, [pc, #100]	@ (8000b84 <BSP_LED_Init+0xe0>)
 8000b20:	f043 0302 	orr.w	r3, r3, #2
 8000b24:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b28:	4b16      	ldr	r3, [pc, #88]	@ (8000b84 <BSP_LED_Init+0xe0>)
 8000b2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b2e:	f003 0302 	and.w	r3, r3, #2
 8000b32:	60fb      	str	r3, [r7, #12]
 8000b34:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000b36:	79fb      	ldrb	r3, [r7, #7]
 8000b38:	4a13      	ldr	r2, [pc, #76]	@ (8000b88 <BSP_LED_Init+0xe4>)
 8000b3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b3e:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000b40:	2301      	movs	r3, #1
 8000b42:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000b44:	2300      	movs	r3, #0
 8000b46:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b48:	2303      	movs	r3, #3
 8000b4a:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000b4c:	79fb      	ldrb	r3, [r7, #7]
 8000b4e:	4a0f      	ldr	r2, [pc, #60]	@ (8000b8c <BSP_LED_Init+0xe8>)
 8000b50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b54:	f107 0218 	add.w	r2, r7, #24
 8000b58:	4611      	mov	r1, r2
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f000 fc06 	bl	800136c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000b60:	79fb      	ldrb	r3, [r7, #7]
 8000b62:	4a0a      	ldr	r2, [pc, #40]	@ (8000b8c <BSP_LED_Init+0xe8>)
 8000b64:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000b68:	79fb      	ldrb	r3, [r7, #7]
 8000b6a:	4a07      	ldr	r2, [pc, #28]	@ (8000b88 <BSP_LED_Init+0xe4>)
 8000b6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b70:	2200      	movs	r2, #0
 8000b72:	4619      	mov	r1, r3
 8000b74:	f000 fdaa 	bl	80016cc <HAL_GPIO_WritePin>
  }

  return ret;
 8000b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	3730      	adds	r7, #48	@ 0x30
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	58024400 	.word	0x58024400
 8000b88:	08003d9c 	.word	0x08003d9c
 8000b8c:	2400000c 	.word	0x2400000c

08000b90 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	4603      	mov	r3, r0
 8000b98:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000b9e:	79fb      	ldrb	r3, [r7, #7]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d009      	beq.n	8000bb8 <BSP_LED_On+0x28>
 8000ba4:	79fb      	ldrb	r3, [r7, #7]
 8000ba6:	2b01      	cmp	r3, #1
 8000ba8:	d006      	beq.n	8000bb8 <BSP_LED_On+0x28>
 8000baa:	79fb      	ldrb	r3, [r7, #7]
 8000bac:	2b02      	cmp	r3, #2
 8000bae:	d003      	beq.n	8000bb8 <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000bb0:	f06f 0301 	mvn.w	r3, #1
 8000bb4:	60fb      	str	r3, [r7, #12]
 8000bb6:	e00b      	b.n	8000bd0 <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8000bb8:	79fb      	ldrb	r3, [r7, #7]
 8000bba:	4a08      	ldr	r2, [pc, #32]	@ (8000bdc <BSP_LED_On+0x4c>)
 8000bbc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000bc0:	79fb      	ldrb	r3, [r7, #7]
 8000bc2:	4a07      	ldr	r2, [pc, #28]	@ (8000be0 <BSP_LED_On+0x50>)
 8000bc4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000bc8:	2201      	movs	r2, #1
 8000bca:	4619      	mov	r1, r3
 8000bcc:	f000 fd7e 	bl	80016cc <HAL_GPIO_WritePin>
  }

  return ret;
 8000bd0:	68fb      	ldr	r3, [r7, #12]
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	3710      	adds	r7, #16
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	2400000c 	.word	0x2400000c
 8000be0:	08003d9c 	.word	0x08003d9c

08000be4 <BSP_LED_Off>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000bf2:	79fb      	ldrb	r3, [r7, #7]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d009      	beq.n	8000c0c <BSP_LED_Off+0x28>
 8000bf8:	79fb      	ldrb	r3, [r7, #7]
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	d006      	beq.n	8000c0c <BSP_LED_Off+0x28>
 8000bfe:	79fb      	ldrb	r3, [r7, #7]
 8000c00:	2b02      	cmp	r3, #2
 8000c02:	d003      	beq.n	8000c0c <BSP_LED_Off+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000c04:	f06f 0301 	mvn.w	r3, #1
 8000c08:	60fb      	str	r3, [r7, #12]
 8000c0a:	e00b      	b.n	8000c24 <BSP_LED_Off+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000c0c:	79fb      	ldrb	r3, [r7, #7]
 8000c0e:	4a08      	ldr	r2, [pc, #32]	@ (8000c30 <BSP_LED_Off+0x4c>)
 8000c10:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000c14:	79fb      	ldrb	r3, [r7, #7]
 8000c16:	4a07      	ldr	r2, [pc, #28]	@ (8000c34 <BSP_LED_Off+0x50>)
 8000c18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	4619      	mov	r1, r3
 8000c20:	f000 fd54 	bl	80016cc <HAL_GPIO_WritePin>
  }

  return ret;
 8000c24:	68fb      	ldr	r3, [r7, #12]
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	3710      	adds	r7, #16
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	2400000c 	.word	0x2400000c
 8000c34:	08003d9c 	.word	0x08003d9c

08000c38 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b088      	sub	sp, #32
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	4603      	mov	r3, r0
 8000c40:	460a      	mov	r2, r1
 8000c42:	71fb      	strb	r3, [r7, #7]
 8000c44:	4613      	mov	r3, r2
 8000c46:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000c48:	4b2e      	ldr	r3, [pc, #184]	@ (8000d04 <BSP_PB_Init+0xcc>)
 8000c4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c4e:	4a2d      	ldr	r2, [pc, #180]	@ (8000d04 <BSP_PB_Init+0xcc>)
 8000c50:	f043 0304 	orr.w	r3, r3, #4
 8000c54:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c58:	4b2a      	ldr	r3, [pc, #168]	@ (8000d04 <BSP_PB_Init+0xcc>)
 8000c5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c5e:	f003 0304 	and.w	r3, r3, #4
 8000c62:	60bb      	str	r3, [r7, #8]
 8000c64:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8000c66:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c6a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8000c6c:	2302      	movs	r3, #2
 8000c6e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c70:	2302      	movs	r3, #2
 8000c72:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8000c74:	79bb      	ldrb	r3, [r7, #6]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d10c      	bne.n	8000c94 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8000c7e:	79fb      	ldrb	r3, [r7, #7]
 8000c80:	4a21      	ldr	r2, [pc, #132]	@ (8000d08 <BSP_PB_Init+0xd0>)
 8000c82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c86:	f107 020c 	add.w	r2, r7, #12
 8000c8a:	4611      	mov	r1, r2
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f000 fb6d 	bl	800136c <HAL_GPIO_Init>
 8000c92:	e031      	b.n	8000cf8 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000c94:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c98:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000c9a:	79fb      	ldrb	r3, [r7, #7]
 8000c9c:	4a1a      	ldr	r2, [pc, #104]	@ (8000d08 <BSP_PB_Init+0xd0>)
 8000c9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ca2:	f107 020c 	add.w	r2, r7, #12
 8000ca6:	4611      	mov	r1, r2
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f000 fb5f 	bl	800136c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	00db      	lsls	r3, r3, #3
 8000cb2:	4a16      	ldr	r2, [pc, #88]	@ (8000d0c <BSP_PB_Init+0xd4>)
 8000cb4:	441a      	add	r2, r3
 8000cb6:	79fb      	ldrb	r3, [r7, #7]
 8000cb8:	4915      	ldr	r1, [pc, #84]	@ (8000d10 <BSP_PB_Init+0xd8>)
 8000cba:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4610      	mov	r0, r2
 8000cc2:	f000 fb02 	bl	80012ca <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000cc6:	79fb      	ldrb	r3, [r7, #7]
 8000cc8:	00db      	lsls	r3, r3, #3
 8000cca:	4a10      	ldr	r2, [pc, #64]	@ (8000d0c <BSP_PB_Init+0xd4>)
 8000ccc:	1898      	adds	r0, r3, r2
 8000cce:	79fb      	ldrb	r3, [r7, #7]
 8000cd0:	4a10      	ldr	r2, [pc, #64]	@ (8000d14 <BSP_PB_Init+0xdc>)
 8000cd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	2100      	movs	r1, #0
 8000cda:	f000 fad7 	bl	800128c <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000cde:	2028      	movs	r0, #40	@ 0x28
 8000ce0:	79fb      	ldrb	r3, [r7, #7]
 8000ce2:	4a0d      	ldr	r2, [pc, #52]	@ (8000d18 <BSP_PB_Init+0xe0>)
 8000ce4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ce8:	2200      	movs	r2, #0
 8000cea:	4619      	mov	r1, r3
 8000cec:	f000 fa87 	bl	80011fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000cf0:	2328      	movs	r3, #40	@ 0x28
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f000 fa9d 	bl	8001232 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000cf8:	2300      	movs	r3, #0
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	3720      	adds	r7, #32
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	58024400 	.word	0x58024400
 8000d08:	24000018 	.word	0x24000018
 8000d0c:	24000058 	.word	0x24000058
 8000d10:	08003da4 	.word	0x08003da4
 8000d14:	2400001c 	.word	0x2400001c
 8000d18:	24000020 	.word	0x24000020

08000d1c <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	4603      	mov	r3, r0
 8000d24:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000d26:	79fb      	ldrb	r3, [r7, #7]
 8000d28:	00db      	lsls	r3, r3, #3
 8000d2a:	4a04      	ldr	r2, [pc, #16]	@ (8000d3c <BSP_PB_IRQHandler+0x20>)
 8000d2c:	4413      	add	r3, r2
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f000 fae0 	bl	80012f4 <HAL_EXTI_IRQHandler>
}
 8000d34:	bf00      	nop
 8000d36:	3708      	adds	r7, #8
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	24000058 	.word	0x24000058

08000d40 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	4603      	mov	r3, r0
 8000d48:	6039      	str	r1, [r7, #0]
 8000d4a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8000d50:	79fb      	ldrb	r3, [r7, #7]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d003      	beq.n	8000d5e <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000d56:	f06f 0301 	mvn.w	r3, #1
 8000d5a:	60fb      	str	r3, [r7, #12]
 8000d5c:	e018      	b.n	8000d90 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000d5e:	79fb      	ldrb	r3, [r7, #7]
 8000d60:	2294      	movs	r2, #148	@ 0x94
 8000d62:	fb02 f303 	mul.w	r3, r2, r3
 8000d66:	4a0d      	ldr	r2, [pc, #52]	@ (8000d9c <BSP_COM_Init+0x5c>)
 8000d68:	4413      	add	r3, r2
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f000 f852 	bl	8000e14 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000d70:	79fb      	ldrb	r3, [r7, #7]
 8000d72:	2294      	movs	r2, #148	@ 0x94
 8000d74:	fb02 f303 	mul.w	r3, r2, r3
 8000d78:	4a08      	ldr	r2, [pc, #32]	@ (8000d9c <BSP_COM_Init+0x5c>)
 8000d7a:	4413      	add	r3, r2
 8000d7c:	6839      	ldr	r1, [r7, #0]
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f000 f80e 	bl	8000da0 <MX_USART3_Init>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d002      	beq.n	8000d90 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8000d8a:	f06f 0303 	mvn.w	r3, #3
 8000d8e:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8000d90:	68fb      	ldr	r3, [r7, #12]
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3710      	adds	r7, #16
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	24000060 	.word	0x24000060

08000da0 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8000daa:	4b15      	ldr	r3, [pc, #84]	@ (8000e00 <MX_USART3_Init+0x60>)
 8000dac:	681a      	ldr	r2, [r3, #0]
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	681a      	ldr	r2, [r3, #0]
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	220c      	movs	r2, #12
 8000dbe:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	895b      	ldrh	r3, [r3, #10]
 8000dc4:	461a      	mov	r2, r3
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	685a      	ldr	r2, [r3, #4]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	891b      	ldrh	r3, [r3, #8]
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	899b      	ldrh	r3, [r3, #12]
 8000de0:	461a      	mov	r2, r3
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000dec:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8000dee:	6878      	ldr	r0, [r7, #4]
 8000df0:	f001 ffb2 	bl	8002d58 <HAL_UART_Init>
 8000df4:	4603      	mov	r3, r0
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	24000008 	.word	0x24000008

08000e04 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8000e08:	2000      	movs	r0, #0
 8000e0a:	f7ff fdb9 	bl	8000980 <BSP_PB_Callback>
}
 8000e0e:	bf00      	nop
 8000e10:	bd80      	pop	{r7, pc}
	...

08000e14 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b08a      	sub	sp, #40	@ 0x28
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000e1c:	4b27      	ldr	r3, [pc, #156]	@ (8000ebc <COM1_MspInit+0xa8>)
 8000e1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e22:	4a26      	ldr	r2, [pc, #152]	@ (8000ebc <COM1_MspInit+0xa8>)
 8000e24:	f043 0308 	orr.w	r3, r3, #8
 8000e28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e2c:	4b23      	ldr	r3, [pc, #140]	@ (8000ebc <COM1_MspInit+0xa8>)
 8000e2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e32:	f003 0308 	and.w	r3, r3, #8
 8000e36:	613b      	str	r3, [r7, #16]
 8000e38:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8000e3a:	4b20      	ldr	r3, [pc, #128]	@ (8000ebc <COM1_MspInit+0xa8>)
 8000e3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e40:	4a1e      	ldr	r2, [pc, #120]	@ (8000ebc <COM1_MspInit+0xa8>)
 8000e42:	f043 0308 	orr.w	r3, r3, #8
 8000e46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000ebc <COM1_MspInit+0xa8>)
 8000e4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e50:	f003 0308 	and.w	r3, r3, #8
 8000e54:	60fb      	str	r3, [r7, #12]
 8000e56:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8000e58:	4b18      	ldr	r3, [pc, #96]	@ (8000ebc <COM1_MspInit+0xa8>)
 8000e5a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e5e:	4a17      	ldr	r2, [pc, #92]	@ (8000ebc <COM1_MspInit+0xa8>)
 8000e60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e64:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000e68:	4b14      	ldr	r3, [pc, #80]	@ (8000ebc <COM1_MspInit+0xa8>)
 8000e6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e72:	60bb      	str	r3, [r7, #8]
 8000e74:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8000e76:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e7a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000e7c:	2302      	movs	r3, #2
 8000e7e:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e80:	2302      	movs	r3, #2
 8000e82:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000e84:	2301      	movs	r3, #1
 8000e86:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8000e88:	2307      	movs	r3, #7
 8000e8a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8000e8c:	f107 0314 	add.w	r3, r7, #20
 8000e90:	4619      	mov	r1, r3
 8000e92:	480b      	ldr	r0, [pc, #44]	@ (8000ec0 <COM1_MspInit+0xac>)
 8000e94:	f000 fa6a 	bl	800136c <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8000e98:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e9c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000e9e:	2302      	movs	r3, #2
 8000ea0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000ea2:	2307      	movs	r3, #7
 8000ea4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8000ea6:	f107 0314 	add.w	r3, r7, #20
 8000eaa:	4619      	mov	r1, r3
 8000eac:	4804      	ldr	r0, [pc, #16]	@ (8000ec0 <COM1_MspInit+0xac>)
 8000eae:	f000 fa5d 	bl	800136c <HAL_GPIO_Init>
}
 8000eb2:	bf00      	nop
 8000eb4:	3728      	adds	r7, #40	@ 0x28
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	58024400 	.word	0x58024400
 8000ec0:	58020c00 	.word	0x58020c00

08000ec4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eca:	2003      	movs	r0, #3
 8000ecc:	f000 f98c 	bl	80011e8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000ed0:	f001 faae 	bl	8002430 <HAL_RCC_GetSysClockFreq>
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	4b15      	ldr	r3, [pc, #84]	@ (8000f2c <HAL_Init+0x68>)
 8000ed8:	699b      	ldr	r3, [r3, #24]
 8000eda:	0a1b      	lsrs	r3, r3, #8
 8000edc:	f003 030f 	and.w	r3, r3, #15
 8000ee0:	4913      	ldr	r1, [pc, #76]	@ (8000f30 <HAL_Init+0x6c>)
 8000ee2:	5ccb      	ldrb	r3, [r1, r3]
 8000ee4:	f003 031f 	and.w	r3, r3, #31
 8000ee8:	fa22 f303 	lsr.w	r3, r2, r3
 8000eec:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000eee:	4b0f      	ldr	r3, [pc, #60]	@ (8000f2c <HAL_Init+0x68>)
 8000ef0:	699b      	ldr	r3, [r3, #24]
 8000ef2:	f003 030f 	and.w	r3, r3, #15
 8000ef6:	4a0e      	ldr	r2, [pc, #56]	@ (8000f30 <HAL_Init+0x6c>)
 8000ef8:	5cd3      	ldrb	r3, [r2, r3]
 8000efa:	f003 031f 	and.w	r3, r3, #31
 8000efe:	687a      	ldr	r2, [r7, #4]
 8000f00:	fa22 f303 	lsr.w	r3, r2, r3
 8000f04:	4a0b      	ldr	r2, [pc, #44]	@ (8000f34 <HAL_Init+0x70>)
 8000f06:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000f08:	4a0b      	ldr	r2, [pc, #44]	@ (8000f38 <HAL_Init+0x74>)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f0e:	2000      	movs	r0, #0
 8000f10:	f000 f814 	bl	8000f3c <HAL_InitTick>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	e002      	b.n	8000f24 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000f1e:	f7ff fd47 	bl	80009b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f22:	2300      	movs	r3, #0
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	3708      	adds	r7, #8
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	58024400 	.word	0x58024400
 8000f30:	08003d8c 	.word	0x08003d8c
 8000f34:	24000004 	.word	0x24000004
 8000f38:	24000000 	.word	0x24000000

08000f3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000f44:	4b15      	ldr	r3, [pc, #84]	@ (8000f9c <HAL_InitTick+0x60>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d101      	bne.n	8000f50 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	e021      	b.n	8000f94 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000f50:	4b13      	ldr	r3, [pc, #76]	@ (8000fa0 <HAL_InitTick+0x64>)
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	4b11      	ldr	r3, [pc, #68]	@ (8000f9c <HAL_InitTick+0x60>)
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	4619      	mov	r1, r3
 8000f5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f66:	4618      	mov	r0, r3
 8000f68:	f000 f971 	bl	800124e <HAL_SYSTICK_Config>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000f72:	2301      	movs	r3, #1
 8000f74:	e00e      	b.n	8000f94 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	2b0f      	cmp	r3, #15
 8000f7a:	d80a      	bhi.n	8000f92 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	6879      	ldr	r1, [r7, #4]
 8000f80:	f04f 30ff 	mov.w	r0, #4294967295
 8000f84:	f000 f93b 	bl	80011fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f88:	4a06      	ldr	r2, [pc, #24]	@ (8000fa4 <HAL_InitTick+0x68>)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	e000      	b.n	8000f94 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000f92:	2301      	movs	r3, #1
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3708      	adds	r7, #8
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	24000028 	.word	0x24000028
 8000fa0:	24000000 	.word	0x24000000
 8000fa4:	24000024 	.word	0x24000024

08000fa8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000fac:	4b06      	ldr	r3, [pc, #24]	@ (8000fc8 <HAL_IncTick+0x20>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	4b06      	ldr	r3, [pc, #24]	@ (8000fcc <HAL_IncTick+0x24>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	4a04      	ldr	r2, [pc, #16]	@ (8000fcc <HAL_IncTick+0x24>)
 8000fba:	6013      	str	r3, [r2, #0]
}
 8000fbc:	bf00      	nop
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	24000028 	.word	0x24000028
 8000fcc:	240000f4 	.word	0x240000f4

08000fd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  return uwTick;
 8000fd4:	4b03      	ldr	r3, [pc, #12]	@ (8000fe4 <HAL_GetTick+0x14>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	240000f4 	.word	0x240000f4

08000fe8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ff0:	f7ff ffee 	bl	8000fd0 <HAL_GetTick>
 8000ff4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001000:	d005      	beq.n	800100e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001002:	4b0a      	ldr	r3, [pc, #40]	@ (800102c <HAL_Delay+0x44>)
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	461a      	mov	r2, r3
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	4413      	add	r3, r2
 800100c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800100e:	bf00      	nop
 8001010:	f7ff ffde 	bl	8000fd0 <HAL_GetTick>
 8001014:	4602      	mov	r2, r0
 8001016:	68bb      	ldr	r3, [r7, #8]
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	68fa      	ldr	r2, [r7, #12]
 800101c:	429a      	cmp	r2, r3
 800101e:	d8f7      	bhi.n	8001010 <HAL_Delay+0x28>
  {
  }
}
 8001020:	bf00      	nop
 8001022:	bf00      	nop
 8001024:	3710      	adds	r7, #16
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	24000028 	.word	0x24000028

08001030 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001034:	4b03      	ldr	r3, [pc, #12]	@ (8001044 <HAL_GetREVID+0x14>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	0c1b      	lsrs	r3, r3, #16
}
 800103a:	4618      	mov	r0, r3
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr
 8001044:	5c001000 	.word	0x5c001000

08001048 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001048:	b480      	push	{r7}
 800104a:	b085      	sub	sp, #20
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f003 0307 	and.w	r3, r3, #7
 8001056:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__NVIC_SetPriorityGrouping+0x40>)
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800105e:	68ba      	ldr	r2, [r7, #8]
 8001060:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001064:	4013      	ands	r3, r2
 8001066:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001070:	4b06      	ldr	r3, [pc, #24]	@ (800108c <__NVIC_SetPriorityGrouping+0x44>)
 8001072:	4313      	orrs	r3, r2
 8001074:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001076:	4a04      	ldr	r2, [pc, #16]	@ (8001088 <__NVIC_SetPriorityGrouping+0x40>)
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	60d3      	str	r3, [r2, #12]
}
 800107c:	bf00      	nop
 800107e:	3714      	adds	r7, #20
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	e000ed00 	.word	0xe000ed00
 800108c:	05fa0000 	.word	0x05fa0000

08001090 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001094:	4b04      	ldr	r3, [pc, #16]	@ (80010a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	0a1b      	lsrs	r3, r3, #8
 800109a:	f003 0307 	and.w	r3, r3, #7
}
 800109e:	4618      	mov	r0, r3
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	e000ed00 	.word	0xe000ed00

080010ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80010b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	db0b      	blt.n	80010d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010be:	88fb      	ldrh	r3, [r7, #6]
 80010c0:	f003 021f 	and.w	r2, r3, #31
 80010c4:	4907      	ldr	r1, [pc, #28]	@ (80010e4 <__NVIC_EnableIRQ+0x38>)
 80010c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010ca:	095b      	lsrs	r3, r3, #5
 80010cc:	2001      	movs	r0, #1
 80010ce:	fa00 f202 	lsl.w	r2, r0, r2
 80010d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010d6:	bf00      	nop
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	e000e100 	.word	0xe000e100

080010e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	4603      	mov	r3, r0
 80010f0:	6039      	str	r1, [r7, #0]
 80010f2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80010f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	db0a      	blt.n	8001112 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	b2da      	uxtb	r2, r3
 8001100:	490c      	ldr	r1, [pc, #48]	@ (8001134 <__NVIC_SetPriority+0x4c>)
 8001102:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001106:	0112      	lsls	r2, r2, #4
 8001108:	b2d2      	uxtb	r2, r2
 800110a:	440b      	add	r3, r1
 800110c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001110:	e00a      	b.n	8001128 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	b2da      	uxtb	r2, r3
 8001116:	4908      	ldr	r1, [pc, #32]	@ (8001138 <__NVIC_SetPriority+0x50>)
 8001118:	88fb      	ldrh	r3, [r7, #6]
 800111a:	f003 030f 	and.w	r3, r3, #15
 800111e:	3b04      	subs	r3, #4
 8001120:	0112      	lsls	r2, r2, #4
 8001122:	b2d2      	uxtb	r2, r2
 8001124:	440b      	add	r3, r1
 8001126:	761a      	strb	r2, [r3, #24]
}
 8001128:	bf00      	nop
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	e000e100 	.word	0xe000e100
 8001138:	e000ed00 	.word	0xe000ed00

0800113c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800113c:	b480      	push	{r7}
 800113e:	b089      	sub	sp, #36	@ 0x24
 8001140:	af00      	add	r7, sp, #0
 8001142:	60f8      	str	r0, [r7, #12]
 8001144:	60b9      	str	r1, [r7, #8]
 8001146:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	f003 0307 	and.w	r3, r3, #7
 800114e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	f1c3 0307 	rsb	r3, r3, #7
 8001156:	2b04      	cmp	r3, #4
 8001158:	bf28      	it	cs
 800115a:	2304      	movcs	r3, #4
 800115c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	3304      	adds	r3, #4
 8001162:	2b06      	cmp	r3, #6
 8001164:	d902      	bls.n	800116c <NVIC_EncodePriority+0x30>
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	3b03      	subs	r3, #3
 800116a:	e000      	b.n	800116e <NVIC_EncodePriority+0x32>
 800116c:	2300      	movs	r3, #0
 800116e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001170:	f04f 32ff 	mov.w	r2, #4294967295
 8001174:	69bb      	ldr	r3, [r7, #24]
 8001176:	fa02 f303 	lsl.w	r3, r2, r3
 800117a:	43da      	mvns	r2, r3
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	401a      	ands	r2, r3
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001184:	f04f 31ff 	mov.w	r1, #4294967295
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	fa01 f303 	lsl.w	r3, r1, r3
 800118e:	43d9      	mvns	r1, r3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001194:	4313      	orrs	r3, r2
         );
}
 8001196:	4618      	mov	r0, r3
 8001198:	3724      	adds	r7, #36	@ 0x24
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
	...

080011a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	3b01      	subs	r3, #1
 80011b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80011b4:	d301      	bcc.n	80011ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011b6:	2301      	movs	r3, #1
 80011b8:	e00f      	b.n	80011da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011ba:	4a0a      	ldr	r2, [pc, #40]	@ (80011e4 <SysTick_Config+0x40>)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	3b01      	subs	r3, #1
 80011c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011c2:	210f      	movs	r1, #15
 80011c4:	f04f 30ff 	mov.w	r0, #4294967295
 80011c8:	f7ff ff8e 	bl	80010e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011cc:	4b05      	ldr	r3, [pc, #20]	@ (80011e4 <SysTick_Config+0x40>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011d2:	4b04      	ldr	r3, [pc, #16]	@ (80011e4 <SysTick_Config+0x40>)
 80011d4:	2207      	movs	r2, #7
 80011d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011d8:	2300      	movs	r3, #0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	e000e010 	.word	0xe000e010

080011e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f7ff ff29 	bl	8001048 <__NVIC_SetPriorityGrouping>
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	b086      	sub	sp, #24
 8001202:	af00      	add	r7, sp, #0
 8001204:	4603      	mov	r3, r0
 8001206:	60b9      	str	r1, [r7, #8]
 8001208:	607a      	str	r2, [r7, #4]
 800120a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800120c:	f7ff ff40 	bl	8001090 <__NVIC_GetPriorityGrouping>
 8001210:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001212:	687a      	ldr	r2, [r7, #4]
 8001214:	68b9      	ldr	r1, [r7, #8]
 8001216:	6978      	ldr	r0, [r7, #20]
 8001218:	f7ff ff90 	bl	800113c <NVIC_EncodePriority>
 800121c:	4602      	mov	r2, r0
 800121e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001222:	4611      	mov	r1, r2
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff ff5f 	bl	80010e8 <__NVIC_SetPriority>
}
 800122a:	bf00      	nop
 800122c:	3718      	adds	r7, #24
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}

08001232 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001232:	b580      	push	{r7, lr}
 8001234:	b082      	sub	sp, #8
 8001236:	af00      	add	r7, sp, #0
 8001238:	4603      	mov	r3, r0
 800123a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800123c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff ff33 	bl	80010ac <__NVIC_EnableIRQ>
}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}

0800124e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800124e:	b580      	push	{r7, lr}
 8001250:	b082      	sub	sp, #8
 8001252:	af00      	add	r7, sp, #0
 8001254:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f7ff ffa4 	bl	80011a4 <SysTick_Config>
 800125c:	4603      	mov	r3, r0
}
 800125e:	4618      	mov	r0, r3
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
	...

08001268 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 800126c:	4b06      	ldr	r3, [pc, #24]	@ (8001288 <HAL_GetCurrentCPUID+0x20>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001274:	2b70      	cmp	r3, #112	@ 0x70
 8001276:	d101      	bne.n	800127c <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 8001278:	2303      	movs	r3, #3
 800127a:	e000      	b.n	800127e <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 800127c:	2301      	movs	r3, #1
  }
}
 800127e:	4618      	mov	r0, r3
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr
 8001288:	e000ed00 	.word	0xe000ed00

0800128c <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800128c:	b480      	push	{r7}
 800128e:	b087      	sub	sp, #28
 8001290:	af00      	add	r7, sp, #0
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	460b      	mov	r3, r1
 8001296:	607a      	str	r2, [r7, #4]
 8001298:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800129a:	2300      	movs	r3, #0
 800129c:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d101      	bne.n	80012a8 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 80012a4:	2301      	movs	r3, #1
 80012a6:	e00a      	b.n	80012be <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 80012a8:	7afb      	ldrb	r3, [r7, #11]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d103      	bne.n	80012b6 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	687a      	ldr	r2, [r7, #4]
 80012b2:	605a      	str	r2, [r3, #4]
      break;
 80012b4:	e002      	b.n	80012bc <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	75fb      	strb	r3, [r7, #23]
      break;
 80012ba:	bf00      	nop
  }

  return status;
 80012bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80012be:	4618      	mov	r0, r3
 80012c0:	371c      	adds	r7, #28
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr

080012ca <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80012ca:	b480      	push	{r7}
 80012cc:	b083      	sub	sp, #12
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	6078      	str	r0, [r7, #4]
 80012d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d101      	bne.n	80012de <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	e003      	b.n	80012e6 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	683a      	ldr	r2, [r7, #0]
 80012e2:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80012e4:	2300      	movs	r3, #0
  }
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	370c      	adds	r7, #12
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
	...

080012f4 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	0c1b      	lsrs	r3, r3, #16
 8001302:	f003 0303 	and.w	r3, r3, #3
 8001306:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f003 031f 	and.w	r3, r3, #31
 8001310:	2201      	movs	r2, #1
 8001312:	fa02 f303 	lsl.w	r3, r2, r3
 8001316:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 8001318:	f7ff ffa6 	bl	8001268 <HAL_GetCurrentCPUID>
 800131c:	4603      	mov	r3, r0
 800131e:	2b03      	cmp	r3, #3
 8001320:	d105      	bne.n	800132e <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	011a      	lsls	r2, r3, #4
 8001326:	4b0f      	ldr	r3, [pc, #60]	@ (8001364 <HAL_EXTI_IRQHandler+0x70>)
 8001328:	4413      	add	r3, r2
 800132a:	617b      	str	r3, [r7, #20]
 800132c:	e004      	b.n	8001338 <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	011a      	lsls	r2, r3, #4
 8001332:	4b0d      	ldr	r3, [pc, #52]	@ (8001368 <HAL_EXTI_IRQHandler+0x74>)
 8001334:	4413      	add	r3, r2
 8001336:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	68fa      	ldr	r2, [r7, #12]
 800133e:	4013      	ands	r3, r2
 8001340:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d009      	beq.n	800135c <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	68fa      	ldr	r2, [r7, #12]
 800134c:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d002      	beq.n	800135c <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	4798      	blx	r3
    }
  }
}
 800135c:	bf00      	nop
 800135e:	3718      	adds	r7, #24
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	58000088 	.word	0x58000088
 8001368:	580000c8 	.word	0x580000c8

0800136c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800136c:	b480      	push	{r7}
 800136e:	b089      	sub	sp, #36	@ 0x24
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001376:	2300      	movs	r3, #0
 8001378:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800137a:	4b89      	ldr	r3, [pc, #548]	@ (80015a0 <HAL_GPIO_Init+0x234>)
 800137c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800137e:	e194      	b.n	80016aa <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	2101      	movs	r1, #1
 8001386:	69fb      	ldr	r3, [r7, #28]
 8001388:	fa01 f303 	lsl.w	r3, r1, r3
 800138c:	4013      	ands	r3, r2
 800138e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	2b00      	cmp	r3, #0
 8001394:	f000 8186 	beq.w	80016a4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f003 0303 	and.w	r3, r3, #3
 80013a0:	2b01      	cmp	r3, #1
 80013a2:	d005      	beq.n	80013b0 <HAL_GPIO_Init+0x44>
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f003 0303 	and.w	r3, r3, #3
 80013ac:	2b02      	cmp	r3, #2
 80013ae:	d130      	bne.n	8001412 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	689b      	ldr	r3, [r3, #8]
 80013b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80013b6:	69fb      	ldr	r3, [r7, #28]
 80013b8:	005b      	lsls	r3, r3, #1
 80013ba:	2203      	movs	r2, #3
 80013bc:	fa02 f303 	lsl.w	r3, r2, r3
 80013c0:	43db      	mvns	r3, r3
 80013c2:	69ba      	ldr	r2, [r7, #24]
 80013c4:	4013      	ands	r3, r2
 80013c6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	68da      	ldr	r2, [r3, #12]
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	005b      	lsls	r3, r3, #1
 80013d0:	fa02 f303 	lsl.w	r3, r2, r3
 80013d4:	69ba      	ldr	r2, [r7, #24]
 80013d6:	4313      	orrs	r3, r2
 80013d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	69ba      	ldr	r2, [r7, #24]
 80013de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80013e6:	2201      	movs	r2, #1
 80013e8:	69fb      	ldr	r3, [r7, #28]
 80013ea:	fa02 f303 	lsl.w	r3, r2, r3
 80013ee:	43db      	mvns	r3, r3
 80013f0:	69ba      	ldr	r2, [r7, #24]
 80013f2:	4013      	ands	r3, r2
 80013f4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	091b      	lsrs	r3, r3, #4
 80013fc:	f003 0201 	and.w	r2, r3, #1
 8001400:	69fb      	ldr	r3, [r7, #28]
 8001402:	fa02 f303 	lsl.w	r3, r2, r3
 8001406:	69ba      	ldr	r2, [r7, #24]
 8001408:	4313      	orrs	r3, r2
 800140a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	69ba      	ldr	r2, [r7, #24]
 8001410:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f003 0303 	and.w	r3, r3, #3
 800141a:	2b03      	cmp	r3, #3
 800141c:	d017      	beq.n	800144e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	68db      	ldr	r3, [r3, #12]
 8001422:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	2203      	movs	r2, #3
 800142a:	fa02 f303 	lsl.w	r3, r2, r3
 800142e:	43db      	mvns	r3, r3
 8001430:	69ba      	ldr	r2, [r7, #24]
 8001432:	4013      	ands	r3, r2
 8001434:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	689a      	ldr	r2, [r3, #8]
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	005b      	lsls	r3, r3, #1
 800143e:	fa02 f303 	lsl.w	r3, r2, r3
 8001442:	69ba      	ldr	r2, [r7, #24]
 8001444:	4313      	orrs	r3, r2
 8001446:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	69ba      	ldr	r2, [r7, #24]
 800144c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	f003 0303 	and.w	r3, r3, #3
 8001456:	2b02      	cmp	r3, #2
 8001458:	d123      	bne.n	80014a2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800145a:	69fb      	ldr	r3, [r7, #28]
 800145c:	08da      	lsrs	r2, r3, #3
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	3208      	adds	r2, #8
 8001462:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001466:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001468:	69fb      	ldr	r3, [r7, #28]
 800146a:	f003 0307 	and.w	r3, r3, #7
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	220f      	movs	r2, #15
 8001472:	fa02 f303 	lsl.w	r3, r2, r3
 8001476:	43db      	mvns	r3, r3
 8001478:	69ba      	ldr	r2, [r7, #24]
 800147a:	4013      	ands	r3, r2
 800147c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	691a      	ldr	r2, [r3, #16]
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	f003 0307 	and.w	r3, r3, #7
 8001488:	009b      	lsls	r3, r3, #2
 800148a:	fa02 f303 	lsl.w	r3, r2, r3
 800148e:	69ba      	ldr	r2, [r7, #24]
 8001490:	4313      	orrs	r3, r2
 8001492:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001494:	69fb      	ldr	r3, [r7, #28]
 8001496:	08da      	lsrs	r2, r3, #3
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	3208      	adds	r2, #8
 800149c:	69b9      	ldr	r1, [r7, #24]
 800149e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80014a8:	69fb      	ldr	r3, [r7, #28]
 80014aa:	005b      	lsls	r3, r3, #1
 80014ac:	2203      	movs	r2, #3
 80014ae:	fa02 f303 	lsl.w	r3, r2, r3
 80014b2:	43db      	mvns	r3, r3
 80014b4:	69ba      	ldr	r2, [r7, #24]
 80014b6:	4013      	ands	r3, r2
 80014b8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	f003 0203 	and.w	r2, r3, #3
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ca:	69ba      	ldr	r2, [r7, #24]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	69ba      	ldr	r2, [r7, #24]
 80014d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80014de:	2b00      	cmp	r3, #0
 80014e0:	f000 80e0 	beq.w	80016a4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014e4:	4b2f      	ldr	r3, [pc, #188]	@ (80015a4 <HAL_GPIO_Init+0x238>)
 80014e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80014ea:	4a2e      	ldr	r2, [pc, #184]	@ (80015a4 <HAL_GPIO_Init+0x238>)
 80014ec:	f043 0302 	orr.w	r3, r3, #2
 80014f0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80014f4:	4b2b      	ldr	r3, [pc, #172]	@ (80015a4 <HAL_GPIO_Init+0x238>)
 80014f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80014fa:	f003 0302 	and.w	r3, r3, #2
 80014fe:	60fb      	str	r3, [r7, #12]
 8001500:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001502:	4a29      	ldr	r2, [pc, #164]	@ (80015a8 <HAL_GPIO_Init+0x23c>)
 8001504:	69fb      	ldr	r3, [r7, #28]
 8001506:	089b      	lsrs	r3, r3, #2
 8001508:	3302      	adds	r3, #2
 800150a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800150e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	f003 0303 	and.w	r3, r3, #3
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	220f      	movs	r2, #15
 800151a:	fa02 f303 	lsl.w	r3, r2, r3
 800151e:	43db      	mvns	r3, r3
 8001520:	69ba      	ldr	r2, [r7, #24]
 8001522:	4013      	ands	r3, r2
 8001524:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4a20      	ldr	r2, [pc, #128]	@ (80015ac <HAL_GPIO_Init+0x240>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d052      	beq.n	80015d4 <HAL_GPIO_Init+0x268>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	4a1f      	ldr	r2, [pc, #124]	@ (80015b0 <HAL_GPIO_Init+0x244>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d031      	beq.n	800159a <HAL_GPIO_Init+0x22e>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4a1e      	ldr	r2, [pc, #120]	@ (80015b4 <HAL_GPIO_Init+0x248>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d02b      	beq.n	8001596 <HAL_GPIO_Init+0x22a>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4a1d      	ldr	r2, [pc, #116]	@ (80015b8 <HAL_GPIO_Init+0x24c>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d025      	beq.n	8001592 <HAL_GPIO_Init+0x226>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4a1c      	ldr	r2, [pc, #112]	@ (80015bc <HAL_GPIO_Init+0x250>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d01f      	beq.n	800158e <HAL_GPIO_Init+0x222>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4a1b      	ldr	r2, [pc, #108]	@ (80015c0 <HAL_GPIO_Init+0x254>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d019      	beq.n	800158a <HAL_GPIO_Init+0x21e>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4a1a      	ldr	r2, [pc, #104]	@ (80015c4 <HAL_GPIO_Init+0x258>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d013      	beq.n	8001586 <HAL_GPIO_Init+0x21a>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	4a19      	ldr	r2, [pc, #100]	@ (80015c8 <HAL_GPIO_Init+0x25c>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d00d      	beq.n	8001582 <HAL_GPIO_Init+0x216>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4a18      	ldr	r2, [pc, #96]	@ (80015cc <HAL_GPIO_Init+0x260>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d007      	beq.n	800157e <HAL_GPIO_Init+0x212>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4a17      	ldr	r2, [pc, #92]	@ (80015d0 <HAL_GPIO_Init+0x264>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d101      	bne.n	800157a <HAL_GPIO_Init+0x20e>
 8001576:	2309      	movs	r3, #9
 8001578:	e02d      	b.n	80015d6 <HAL_GPIO_Init+0x26a>
 800157a:	230a      	movs	r3, #10
 800157c:	e02b      	b.n	80015d6 <HAL_GPIO_Init+0x26a>
 800157e:	2308      	movs	r3, #8
 8001580:	e029      	b.n	80015d6 <HAL_GPIO_Init+0x26a>
 8001582:	2307      	movs	r3, #7
 8001584:	e027      	b.n	80015d6 <HAL_GPIO_Init+0x26a>
 8001586:	2306      	movs	r3, #6
 8001588:	e025      	b.n	80015d6 <HAL_GPIO_Init+0x26a>
 800158a:	2305      	movs	r3, #5
 800158c:	e023      	b.n	80015d6 <HAL_GPIO_Init+0x26a>
 800158e:	2304      	movs	r3, #4
 8001590:	e021      	b.n	80015d6 <HAL_GPIO_Init+0x26a>
 8001592:	2303      	movs	r3, #3
 8001594:	e01f      	b.n	80015d6 <HAL_GPIO_Init+0x26a>
 8001596:	2302      	movs	r3, #2
 8001598:	e01d      	b.n	80015d6 <HAL_GPIO_Init+0x26a>
 800159a:	2301      	movs	r3, #1
 800159c:	e01b      	b.n	80015d6 <HAL_GPIO_Init+0x26a>
 800159e:	bf00      	nop
 80015a0:	58000080 	.word	0x58000080
 80015a4:	58024400 	.word	0x58024400
 80015a8:	58000400 	.word	0x58000400
 80015ac:	58020000 	.word	0x58020000
 80015b0:	58020400 	.word	0x58020400
 80015b4:	58020800 	.word	0x58020800
 80015b8:	58020c00 	.word	0x58020c00
 80015bc:	58021000 	.word	0x58021000
 80015c0:	58021400 	.word	0x58021400
 80015c4:	58021800 	.word	0x58021800
 80015c8:	58021c00 	.word	0x58021c00
 80015cc:	58022000 	.word	0x58022000
 80015d0:	58022400 	.word	0x58022400
 80015d4:	2300      	movs	r3, #0
 80015d6:	69fa      	ldr	r2, [r7, #28]
 80015d8:	f002 0203 	and.w	r2, r2, #3
 80015dc:	0092      	lsls	r2, r2, #2
 80015de:	4093      	lsls	r3, r2
 80015e0:	69ba      	ldr	r2, [r7, #24]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015e6:	4938      	ldr	r1, [pc, #224]	@ (80016c8 <HAL_GPIO_Init+0x35c>)
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	089b      	lsrs	r3, r3, #2
 80015ec:	3302      	adds	r3, #2
 80015ee:	69ba      	ldr	r2, [r7, #24]
 80015f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80015f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80015fc:	693b      	ldr	r3, [r7, #16]
 80015fe:	43db      	mvns	r3, r3
 8001600:	69ba      	ldr	r2, [r7, #24]
 8001602:	4013      	ands	r3, r2
 8001604:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800160e:	2b00      	cmp	r3, #0
 8001610:	d003      	beq.n	800161a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001612:	69ba      	ldr	r2, [r7, #24]
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	4313      	orrs	r3, r2
 8001618:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800161a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800161e:	69bb      	ldr	r3, [r7, #24]
 8001620:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001622:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	43db      	mvns	r3, r3
 800162e:	69ba      	ldr	r2, [r7, #24]
 8001630:	4013      	ands	r3, r2
 8001632:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800163c:	2b00      	cmp	r3, #0
 800163e:	d003      	beq.n	8001648 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001640:	69ba      	ldr	r2, [r7, #24]
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	4313      	orrs	r3, r2
 8001646:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001648:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800164c:	69bb      	ldr	r3, [r7, #24]
 800164e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	43db      	mvns	r3, r3
 800165a:	69ba      	ldr	r2, [r7, #24]
 800165c:	4013      	ands	r3, r2
 800165e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001668:	2b00      	cmp	r3, #0
 800166a:	d003      	beq.n	8001674 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800166c:	69ba      	ldr	r2, [r7, #24]
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	4313      	orrs	r3, r2
 8001672:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	69ba      	ldr	r2, [r7, #24]
 8001678:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	43db      	mvns	r3, r3
 8001684:	69ba      	ldr	r2, [r7, #24]
 8001686:	4013      	ands	r3, r2
 8001688:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001692:	2b00      	cmp	r3, #0
 8001694:	d003      	beq.n	800169e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001696:	69ba      	ldr	r2, [r7, #24]
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	4313      	orrs	r3, r2
 800169c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	69ba      	ldr	r2, [r7, #24]
 80016a2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	3301      	adds	r3, #1
 80016a8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	fa22 f303 	lsr.w	r3, r2, r3
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	f47f ae63 	bne.w	8001380 <HAL_GPIO_Init+0x14>
  }
}
 80016ba:	bf00      	nop
 80016bc:	bf00      	nop
 80016be:	3724      	adds	r7, #36	@ 0x24
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr
 80016c8:	58000400 	.word	0x58000400

080016cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	460b      	mov	r3, r1
 80016d6:	807b      	strh	r3, [r7, #2]
 80016d8:	4613      	mov	r3, r2
 80016da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016dc:	787b      	ldrb	r3, [r7, #1]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d003      	beq.n	80016ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016e2:	887a      	ldrh	r2, [r7, #2]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80016e8:	e003      	b.n	80016f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80016ea:	887b      	ldrh	r3, [r7, #2]
 80016ec:	041a      	lsls	r2, r3, #16
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	619a      	str	r2, [r3, #24]
}
 80016f2:	bf00      	nop
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
	...

08001700 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001708:	4a08      	ldr	r2, [pc, #32]	@ (800172c <HAL_HSEM_FastTake+0x2c>)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	3320      	adds	r3, #32
 800170e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001712:	4a07      	ldr	r2, [pc, #28]	@ (8001730 <HAL_HSEM_FastTake+0x30>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d101      	bne.n	800171c <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8001718:	2300      	movs	r3, #0
 800171a:	e000      	b.n	800171e <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 800171c:	2301      	movs	r3, #1
}
 800171e:	4618      	mov	r0, r3
 8001720:	370c      	adds	r7, #12
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	58026400 	.word	0x58026400
 8001730:	80000300 	.word	0x80000300

08001734 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800173e:	4906      	ldr	r1, [pc, #24]	@ (8001758 <HAL_HSEM_Release+0x24>)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 800174c:	bf00      	nop
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr
 8001758:	58026400 	.word	0x58026400

0800175c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b084      	sub	sp, #16
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8001764:	4b29      	ldr	r3, [pc, #164]	@ (800180c <HAL_PWREx_ConfigSupply+0xb0>)
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	f003 0307 	and.w	r3, r3, #7
 800176c:	2b06      	cmp	r3, #6
 800176e:	d00a      	beq.n	8001786 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001770:	4b26      	ldr	r3, [pc, #152]	@ (800180c <HAL_PWREx_ConfigSupply+0xb0>)
 8001772:	68db      	ldr	r3, [r3, #12]
 8001774:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001778:	687a      	ldr	r2, [r7, #4]
 800177a:	429a      	cmp	r2, r3
 800177c:	d001      	beq.n	8001782 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	e040      	b.n	8001804 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001782:	2300      	movs	r3, #0
 8001784:	e03e      	b.n	8001804 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001786:	4b21      	ldr	r3, [pc, #132]	@ (800180c <HAL_PWREx_ConfigSupply+0xb0>)
 8001788:	68db      	ldr	r3, [r3, #12]
 800178a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800178e:	491f      	ldr	r1, [pc, #124]	@ (800180c <HAL_PWREx_ConfigSupply+0xb0>)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	4313      	orrs	r3, r2
 8001794:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001796:	f7ff fc1b 	bl	8000fd0 <HAL_GetTick>
 800179a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800179c:	e009      	b.n	80017b2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800179e:	f7ff fc17 	bl	8000fd0 <HAL_GetTick>
 80017a2:	4602      	mov	r2, r0
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	1ad3      	subs	r3, r2, r3
 80017a8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80017ac:	d901      	bls.n	80017b2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e028      	b.n	8001804 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80017b2:	4b16      	ldr	r3, [pc, #88]	@ (800180c <HAL_PWREx_ConfigSupply+0xb0>)
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80017be:	d1ee      	bne.n	800179e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2b1e      	cmp	r3, #30
 80017c4:	d008      	beq.n	80017d8 <HAL_PWREx_ConfigSupply+0x7c>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80017ca:	d005      	beq.n	80017d8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2b1d      	cmp	r3, #29
 80017d0:	d002      	beq.n	80017d8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2b2d      	cmp	r3, #45	@ 0x2d
 80017d6:	d114      	bne.n	8001802 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80017d8:	f7ff fbfa 	bl	8000fd0 <HAL_GetTick>
 80017dc:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80017de:	e009      	b.n	80017f4 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80017e0:	f7ff fbf6 	bl	8000fd0 <HAL_GetTick>
 80017e4:	4602      	mov	r2, r0
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80017ee:	d901      	bls.n	80017f4 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e007      	b.n	8001804 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80017f4:	4b05      	ldr	r3, [pc, #20]	@ (800180c <HAL_PWREx_ConfigSupply+0xb0>)
 80017f6:	68db      	ldr	r3, [r3, #12]
 80017f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001800:	d1ee      	bne.n	80017e0 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001802:	2300      	movs	r3, #0
}
 8001804:	4618      	mov	r0, r3
 8001806:	3710      	adds	r7, #16
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	58024800 	.word	0x58024800

08001810 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b08c      	sub	sp, #48	@ 0x30
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d102      	bne.n	8001824 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	f000 bc48 	b.w	80020b4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 0301 	and.w	r3, r3, #1
 800182c:	2b00      	cmp	r3, #0
 800182e:	f000 8088 	beq.w	8001942 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001832:	4b99      	ldr	r3, [pc, #612]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 8001834:	691b      	ldr	r3, [r3, #16]
 8001836:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800183a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800183c:	4b96      	ldr	r3, [pc, #600]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 800183e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001840:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001844:	2b10      	cmp	r3, #16
 8001846:	d007      	beq.n	8001858 <HAL_RCC_OscConfig+0x48>
 8001848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800184a:	2b18      	cmp	r3, #24
 800184c:	d111      	bne.n	8001872 <HAL_RCC_OscConfig+0x62>
 800184e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001850:	f003 0303 	and.w	r3, r3, #3
 8001854:	2b02      	cmp	r3, #2
 8001856:	d10c      	bne.n	8001872 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001858:	4b8f      	ldr	r3, [pc, #572]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001860:	2b00      	cmp	r3, #0
 8001862:	d06d      	beq.n	8001940 <HAL_RCC_OscConfig+0x130>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d169      	bne.n	8001940 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800186c:	2301      	movs	r3, #1
 800186e:	f000 bc21 	b.w	80020b4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800187a:	d106      	bne.n	800188a <HAL_RCC_OscConfig+0x7a>
 800187c:	4b86      	ldr	r3, [pc, #536]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a85      	ldr	r2, [pc, #532]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 8001882:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001886:	6013      	str	r3, [r2, #0]
 8001888:	e02e      	b.n	80018e8 <HAL_RCC_OscConfig+0xd8>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d10c      	bne.n	80018ac <HAL_RCC_OscConfig+0x9c>
 8001892:	4b81      	ldr	r3, [pc, #516]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a80      	ldr	r2, [pc, #512]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 8001898:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800189c:	6013      	str	r3, [r2, #0]
 800189e:	4b7e      	ldr	r3, [pc, #504]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a7d      	ldr	r2, [pc, #500]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 80018a4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018a8:	6013      	str	r3, [r2, #0]
 80018aa:	e01d      	b.n	80018e8 <HAL_RCC_OscConfig+0xd8>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018b4:	d10c      	bne.n	80018d0 <HAL_RCC_OscConfig+0xc0>
 80018b6:	4b78      	ldr	r3, [pc, #480]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a77      	ldr	r2, [pc, #476]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 80018bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018c0:	6013      	str	r3, [r2, #0]
 80018c2:	4b75      	ldr	r3, [pc, #468]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a74      	ldr	r2, [pc, #464]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 80018c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018cc:	6013      	str	r3, [r2, #0]
 80018ce:	e00b      	b.n	80018e8 <HAL_RCC_OscConfig+0xd8>
 80018d0:	4b71      	ldr	r3, [pc, #452]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a70      	ldr	r2, [pc, #448]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 80018d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018da:	6013      	str	r3, [r2, #0]
 80018dc:	4b6e      	ldr	r3, [pc, #440]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a6d      	ldr	r2, [pc, #436]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 80018e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d013      	beq.n	8001918 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018f0:	f7ff fb6e 	bl	8000fd0 <HAL_GetTick>
 80018f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80018f6:	e008      	b.n	800190a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018f8:	f7ff fb6a 	bl	8000fd0 <HAL_GetTick>
 80018fc:	4602      	mov	r2, r0
 80018fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	2b64      	cmp	r3, #100	@ 0x64
 8001904:	d901      	bls.n	800190a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001906:	2303      	movs	r3, #3
 8001908:	e3d4      	b.n	80020b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800190a:	4b63      	ldr	r3, [pc, #396]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001912:	2b00      	cmp	r3, #0
 8001914:	d0f0      	beq.n	80018f8 <HAL_RCC_OscConfig+0xe8>
 8001916:	e014      	b.n	8001942 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001918:	f7ff fb5a 	bl	8000fd0 <HAL_GetTick>
 800191c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800191e:	e008      	b.n	8001932 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001920:	f7ff fb56 	bl	8000fd0 <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	2b64      	cmp	r3, #100	@ 0x64
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e3c0      	b.n	80020b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001932:	4b59      	ldr	r3, [pc, #356]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d1f0      	bne.n	8001920 <HAL_RCC_OscConfig+0x110>
 800193e:	e000      	b.n	8001942 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001940:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f003 0302 	and.w	r3, r3, #2
 800194a:	2b00      	cmp	r3, #0
 800194c:	f000 80ca 	beq.w	8001ae4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001950:	4b51      	ldr	r3, [pc, #324]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 8001952:	691b      	ldr	r3, [r3, #16]
 8001954:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001958:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800195a:	4b4f      	ldr	r3, [pc, #316]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 800195c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800195e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001960:	6a3b      	ldr	r3, [r7, #32]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d007      	beq.n	8001976 <HAL_RCC_OscConfig+0x166>
 8001966:	6a3b      	ldr	r3, [r7, #32]
 8001968:	2b18      	cmp	r3, #24
 800196a:	d156      	bne.n	8001a1a <HAL_RCC_OscConfig+0x20a>
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	f003 0303 	and.w	r3, r3, #3
 8001972:	2b00      	cmp	r3, #0
 8001974:	d151      	bne.n	8001a1a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001976:	4b48      	ldr	r3, [pc, #288]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f003 0304 	and.w	r3, r3, #4
 800197e:	2b00      	cmp	r3, #0
 8001980:	d005      	beq.n	800198e <HAL_RCC_OscConfig+0x17e>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	68db      	ldr	r3, [r3, #12]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d101      	bne.n	800198e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e392      	b.n	80020b4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800198e:	4b42      	ldr	r3, [pc, #264]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f023 0219 	bic.w	r2, r3, #25
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	68db      	ldr	r3, [r3, #12]
 800199a:	493f      	ldr	r1, [pc, #252]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 800199c:	4313      	orrs	r3, r2
 800199e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019a0:	f7ff fb16 	bl	8000fd0 <HAL_GetTick>
 80019a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019a6:	e008      	b.n	80019ba <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019a8:	f7ff fb12 	bl	8000fd0 <HAL_GetTick>
 80019ac:	4602      	mov	r2, r0
 80019ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d901      	bls.n	80019ba <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e37c      	b.n	80020b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019ba:	4b37      	ldr	r3, [pc, #220]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0304 	and.w	r3, r3, #4
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d0f0      	beq.n	80019a8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019c6:	f7ff fb33 	bl	8001030 <HAL_GetREVID>
 80019ca:	4603      	mov	r3, r0
 80019cc:	f241 0203 	movw	r2, #4099	@ 0x1003
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d817      	bhi.n	8001a04 <HAL_RCC_OscConfig+0x1f4>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	691b      	ldr	r3, [r3, #16]
 80019d8:	2b40      	cmp	r3, #64	@ 0x40
 80019da:	d108      	bne.n	80019ee <HAL_RCC_OscConfig+0x1de>
 80019dc:	4b2e      	ldr	r3, [pc, #184]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80019e4:	4a2c      	ldr	r2, [pc, #176]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 80019e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019ea:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019ec:	e07a      	b.n	8001ae4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ee:	4b2a      	ldr	r3, [pc, #168]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	691b      	ldr	r3, [r3, #16]
 80019fa:	031b      	lsls	r3, r3, #12
 80019fc:	4926      	ldr	r1, [pc, #152]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 80019fe:	4313      	orrs	r3, r2
 8001a00:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a02:	e06f      	b.n	8001ae4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a04:	4b24      	ldr	r3, [pc, #144]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	691b      	ldr	r3, [r3, #16]
 8001a10:	061b      	lsls	r3, r3, #24
 8001a12:	4921      	ldr	r1, [pc, #132]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 8001a14:	4313      	orrs	r3, r2
 8001a16:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a18:	e064      	b.n	8001ae4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	68db      	ldr	r3, [r3, #12]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d047      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001a22:	4b1d      	ldr	r3, [pc, #116]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f023 0219 	bic.w	r2, r3, #25
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	68db      	ldr	r3, [r3, #12]
 8001a2e:	491a      	ldr	r1, [pc, #104]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 8001a30:	4313      	orrs	r3, r2
 8001a32:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a34:	f7ff facc 	bl	8000fd0 <HAL_GetTick>
 8001a38:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a3a:	e008      	b.n	8001a4e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a3c:	f7ff fac8 	bl	8000fd0 <HAL_GetTick>
 8001a40:	4602      	mov	r2, r0
 8001a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	2b02      	cmp	r3, #2
 8001a48:	d901      	bls.n	8001a4e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e332      	b.n	80020b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a4e:	4b12      	ldr	r3, [pc, #72]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f003 0304 	and.w	r3, r3, #4
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d0f0      	beq.n	8001a3c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a5a:	f7ff fae9 	bl	8001030 <HAL_GetREVID>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d819      	bhi.n	8001a9c <HAL_RCC_OscConfig+0x28c>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	691b      	ldr	r3, [r3, #16]
 8001a6c:	2b40      	cmp	r3, #64	@ 0x40
 8001a6e:	d108      	bne.n	8001a82 <HAL_RCC_OscConfig+0x272>
 8001a70:	4b09      	ldr	r3, [pc, #36]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001a78:	4a07      	ldr	r2, [pc, #28]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 8001a7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a7e:	6053      	str	r3, [r2, #4]
 8001a80:	e030      	b.n	8001ae4 <HAL_RCC_OscConfig+0x2d4>
 8001a82:	4b05      	ldr	r3, [pc, #20]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	691b      	ldr	r3, [r3, #16]
 8001a8e:	031b      	lsls	r3, r3, #12
 8001a90:	4901      	ldr	r1, [pc, #4]	@ (8001a98 <HAL_RCC_OscConfig+0x288>)
 8001a92:	4313      	orrs	r3, r2
 8001a94:	604b      	str	r3, [r1, #4]
 8001a96:	e025      	b.n	8001ae4 <HAL_RCC_OscConfig+0x2d4>
 8001a98:	58024400 	.word	0x58024400
 8001a9c:	4b9a      	ldr	r3, [pc, #616]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	691b      	ldr	r3, [r3, #16]
 8001aa8:	061b      	lsls	r3, r3, #24
 8001aaa:	4997      	ldr	r1, [pc, #604]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001aac:	4313      	orrs	r3, r2
 8001aae:	604b      	str	r3, [r1, #4]
 8001ab0:	e018      	b.n	8001ae4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ab2:	4b95      	ldr	r3, [pc, #596]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a94      	ldr	r2, [pc, #592]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001ab8:	f023 0301 	bic.w	r3, r3, #1
 8001abc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001abe:	f7ff fa87 	bl	8000fd0 <HAL_GetTick>
 8001ac2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001ac4:	e008      	b.n	8001ad8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ac6:	f7ff fa83 	bl	8000fd0 <HAL_GetTick>
 8001aca:	4602      	mov	r2, r0
 8001acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ace:	1ad3      	subs	r3, r2, r3
 8001ad0:	2b02      	cmp	r3, #2
 8001ad2:	d901      	bls.n	8001ad8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001ad4:	2303      	movs	r3, #3
 8001ad6:	e2ed      	b.n	80020b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001ad8:	4b8b      	ldr	r3, [pc, #556]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0304 	and.w	r3, r3, #4
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d1f0      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0310 	and.w	r3, r3, #16
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	f000 80a9 	beq.w	8001c44 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001af2:	4b85      	ldr	r3, [pc, #532]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001af4:	691b      	ldr	r3, [r3, #16]
 8001af6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001afa:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001afc:	4b82      	ldr	r3, [pc, #520]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b00:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001b02:	69bb      	ldr	r3, [r7, #24]
 8001b04:	2b08      	cmp	r3, #8
 8001b06:	d007      	beq.n	8001b18 <HAL_RCC_OscConfig+0x308>
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	2b18      	cmp	r3, #24
 8001b0c:	d13a      	bne.n	8001b84 <HAL_RCC_OscConfig+0x374>
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	f003 0303 	and.w	r3, r3, #3
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d135      	bne.n	8001b84 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001b18:	4b7b      	ldr	r3, [pc, #492]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d005      	beq.n	8001b30 <HAL_RCC_OscConfig+0x320>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	69db      	ldr	r3, [r3, #28]
 8001b28:	2b80      	cmp	r3, #128	@ 0x80
 8001b2a:	d001      	beq.n	8001b30 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e2c1      	b.n	80020b4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b30:	f7ff fa7e 	bl	8001030 <HAL_GetREVID>
 8001b34:	4603      	mov	r3, r0
 8001b36:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d817      	bhi.n	8001b6e <HAL_RCC_OscConfig+0x35e>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6a1b      	ldr	r3, [r3, #32]
 8001b42:	2b20      	cmp	r3, #32
 8001b44:	d108      	bne.n	8001b58 <HAL_RCC_OscConfig+0x348>
 8001b46:	4b70      	ldr	r3, [pc, #448]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001b4e:	4a6e      	ldr	r2, [pc, #440]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001b50:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001b54:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001b56:	e075      	b.n	8001c44 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b58:	4b6b      	ldr	r3, [pc, #428]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6a1b      	ldr	r3, [r3, #32]
 8001b64:	069b      	lsls	r3, r3, #26
 8001b66:	4968      	ldr	r1, [pc, #416]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001b6c:	e06a      	b.n	8001c44 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b6e:	4b66      	ldr	r3, [pc, #408]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001b70:	68db      	ldr	r3, [r3, #12]
 8001b72:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6a1b      	ldr	r3, [r3, #32]
 8001b7a:	061b      	lsls	r3, r3, #24
 8001b7c:	4962      	ldr	r1, [pc, #392]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001b82:	e05f      	b.n	8001c44 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	69db      	ldr	r3, [r3, #28]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d042      	beq.n	8001c12 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001b8c:	4b5e      	ldr	r3, [pc, #376]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a5d      	ldr	r2, [pc, #372]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001b92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b98:	f7ff fa1a 	bl	8000fd0 <HAL_GetTick>
 8001b9c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001b9e:	e008      	b.n	8001bb2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001ba0:	f7ff fa16 	bl	8000fd0 <HAL_GetTick>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d901      	bls.n	8001bb2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	e280      	b.n	80020b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001bb2:	4b55      	ldr	r3, [pc, #340]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d0f0      	beq.n	8001ba0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001bbe:	f7ff fa37 	bl	8001030 <HAL_GetREVID>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d817      	bhi.n	8001bfc <HAL_RCC_OscConfig+0x3ec>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6a1b      	ldr	r3, [r3, #32]
 8001bd0:	2b20      	cmp	r3, #32
 8001bd2:	d108      	bne.n	8001be6 <HAL_RCC_OscConfig+0x3d6>
 8001bd4:	4b4c      	ldr	r3, [pc, #304]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001bdc:	4a4a      	ldr	r2, [pc, #296]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001bde:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001be2:	6053      	str	r3, [r2, #4]
 8001be4:	e02e      	b.n	8001c44 <HAL_RCC_OscConfig+0x434>
 8001be6:	4b48      	ldr	r3, [pc, #288]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6a1b      	ldr	r3, [r3, #32]
 8001bf2:	069b      	lsls	r3, r3, #26
 8001bf4:	4944      	ldr	r1, [pc, #272]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	604b      	str	r3, [r1, #4]
 8001bfa:	e023      	b.n	8001c44 <HAL_RCC_OscConfig+0x434>
 8001bfc:	4b42      	ldr	r3, [pc, #264]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6a1b      	ldr	r3, [r3, #32]
 8001c08:	061b      	lsls	r3, r3, #24
 8001c0a:	493f      	ldr	r1, [pc, #252]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	60cb      	str	r3, [r1, #12]
 8001c10:	e018      	b.n	8001c44 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001c12:	4b3d      	ldr	r3, [pc, #244]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a3c      	ldr	r2, [pc, #240]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001c18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001c1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c1e:	f7ff f9d7 	bl	8000fd0 <HAL_GetTick>
 8001c22:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001c24:	e008      	b.n	8001c38 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001c26:	f7ff f9d3 	bl	8000fd0 <HAL_GetTick>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d901      	bls.n	8001c38 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e23d      	b.n	80020b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001c38:	4b33      	ldr	r3, [pc, #204]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d1f0      	bne.n	8001c26 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 0308 	and.w	r3, r3, #8
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d036      	beq.n	8001cbe <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	695b      	ldr	r3, [r3, #20]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d019      	beq.n	8001c8c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c58:	4b2b      	ldr	r3, [pc, #172]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001c5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c5c:	4a2a      	ldr	r2, [pc, #168]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001c5e:	f043 0301 	orr.w	r3, r3, #1
 8001c62:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c64:	f7ff f9b4 	bl	8000fd0 <HAL_GetTick>
 8001c68:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001c6a:	e008      	b.n	8001c7e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c6c:	f7ff f9b0 	bl	8000fd0 <HAL_GetTick>
 8001c70:	4602      	mov	r2, r0
 8001c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	2b02      	cmp	r3, #2
 8001c78:	d901      	bls.n	8001c7e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	e21a      	b.n	80020b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001c7e:	4b22      	ldr	r3, [pc, #136]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001c80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c82:	f003 0302 	and.w	r3, r3, #2
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d0f0      	beq.n	8001c6c <HAL_RCC_OscConfig+0x45c>
 8001c8a:	e018      	b.n	8001cbe <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c8c:	4b1e      	ldr	r3, [pc, #120]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001c8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c90:	4a1d      	ldr	r2, [pc, #116]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001c92:	f023 0301 	bic.w	r3, r3, #1
 8001c96:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c98:	f7ff f99a 	bl	8000fd0 <HAL_GetTick>
 8001c9c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001c9e:	e008      	b.n	8001cb2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ca0:	f7ff f996 	bl	8000fd0 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e200      	b.n	80020b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001cb2:	4b15      	ldr	r3, [pc, #84]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001cb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001cb6:	f003 0302 	and.w	r3, r3, #2
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d1f0      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0320 	and.w	r3, r3, #32
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d039      	beq.n	8001d3e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	699b      	ldr	r3, [r3, #24]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d01c      	beq.n	8001d0c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001cd2:	4b0d      	ldr	r3, [pc, #52]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a0c      	ldr	r2, [pc, #48]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001cd8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001cdc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001cde:	f7ff f977 	bl	8000fd0 <HAL_GetTick>
 8001ce2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001ce4:	e008      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ce6:	f7ff f973 	bl	8000fd0 <HAL_GetTick>
 8001cea:	4602      	mov	r2, r0
 8001cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cee:	1ad3      	subs	r3, r2, r3
 8001cf0:	2b02      	cmp	r3, #2
 8001cf2:	d901      	bls.n	8001cf8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001cf4:	2303      	movs	r3, #3
 8001cf6:	e1dd      	b.n	80020b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001cf8:	4b03      	ldr	r3, [pc, #12]	@ (8001d08 <HAL_RCC_OscConfig+0x4f8>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d0f0      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x4d6>
 8001d04:	e01b      	b.n	8001d3e <HAL_RCC_OscConfig+0x52e>
 8001d06:	bf00      	nop
 8001d08:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001d0c:	4b9b      	ldr	r3, [pc, #620]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a9a      	ldr	r2, [pc, #616]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001d12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001d16:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001d18:	f7ff f95a 	bl	8000fd0 <HAL_GetTick>
 8001d1c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001d1e:	e008      	b.n	8001d32 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d20:	f7ff f956 	bl	8000fd0 <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d901      	bls.n	8001d32 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e1c0      	b.n	80020b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001d32:	4b92      	ldr	r3, [pc, #584]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d1f0      	bne.n	8001d20 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 0304 	and.w	r3, r3, #4
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	f000 8081 	beq.w	8001e4e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001d4c:	4b8c      	ldr	r3, [pc, #560]	@ (8001f80 <HAL_RCC_OscConfig+0x770>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a8b      	ldr	r2, [pc, #556]	@ (8001f80 <HAL_RCC_OscConfig+0x770>)
 8001d52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d56:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001d58:	f7ff f93a 	bl	8000fd0 <HAL_GetTick>
 8001d5c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d5e:	e008      	b.n	8001d72 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d60:	f7ff f936 	bl	8000fd0 <HAL_GetTick>
 8001d64:	4602      	mov	r2, r0
 8001d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	2b64      	cmp	r3, #100	@ 0x64
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e1a0      	b.n	80020b4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d72:	4b83      	ldr	r3, [pc, #524]	@ (8001f80 <HAL_RCC_OscConfig+0x770>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d0f0      	beq.n	8001d60 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d106      	bne.n	8001d94 <HAL_RCC_OscConfig+0x584>
 8001d86:	4b7d      	ldr	r3, [pc, #500]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001d88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d8a:	4a7c      	ldr	r2, [pc, #496]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001d8c:	f043 0301 	orr.w	r3, r3, #1
 8001d90:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d92:	e02d      	b.n	8001df0 <HAL_RCC_OscConfig+0x5e0>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d10c      	bne.n	8001db6 <HAL_RCC_OscConfig+0x5a6>
 8001d9c:	4b77      	ldr	r3, [pc, #476]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001d9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001da0:	4a76      	ldr	r2, [pc, #472]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001da2:	f023 0301 	bic.w	r3, r3, #1
 8001da6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001da8:	4b74      	ldr	r3, [pc, #464]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001daa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dac:	4a73      	ldr	r2, [pc, #460]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001dae:	f023 0304 	bic.w	r3, r3, #4
 8001db2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001db4:	e01c      	b.n	8001df0 <HAL_RCC_OscConfig+0x5e0>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	2b05      	cmp	r3, #5
 8001dbc:	d10c      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x5c8>
 8001dbe:	4b6f      	ldr	r3, [pc, #444]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001dc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dc2:	4a6e      	ldr	r2, [pc, #440]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001dc4:	f043 0304 	orr.w	r3, r3, #4
 8001dc8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001dca:	4b6c      	ldr	r3, [pc, #432]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001dcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dce:	4a6b      	ldr	r2, [pc, #428]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001dd0:	f043 0301 	orr.w	r3, r3, #1
 8001dd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001dd6:	e00b      	b.n	8001df0 <HAL_RCC_OscConfig+0x5e0>
 8001dd8:	4b68      	ldr	r3, [pc, #416]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001dda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ddc:	4a67      	ldr	r2, [pc, #412]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001dde:	f023 0301 	bic.w	r3, r3, #1
 8001de2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001de4:	4b65      	ldr	r3, [pc, #404]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001de6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001de8:	4a64      	ldr	r2, [pc, #400]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001dea:	f023 0304 	bic.w	r3, r3, #4
 8001dee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d015      	beq.n	8001e24 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001df8:	f7ff f8ea 	bl	8000fd0 <HAL_GetTick>
 8001dfc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001dfe:	e00a      	b.n	8001e16 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e00:	f7ff f8e6 	bl	8000fd0 <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e14e      	b.n	80020b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e16:	4b59      	ldr	r3, [pc, #356]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001e18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e1a:	f003 0302 	and.w	r3, r3, #2
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d0ee      	beq.n	8001e00 <HAL_RCC_OscConfig+0x5f0>
 8001e22:	e014      	b.n	8001e4e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e24:	f7ff f8d4 	bl	8000fd0 <HAL_GetTick>
 8001e28:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001e2a:	e00a      	b.n	8001e42 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e2c:	f7ff f8d0 	bl	8000fd0 <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d901      	bls.n	8001e42 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e138      	b.n	80020b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001e42:	4b4e      	ldr	r3, [pc, #312]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001e44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e46:	f003 0302 	and.w	r3, r3, #2
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d1ee      	bne.n	8001e2c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	f000 812d 	beq.w	80020b2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001e58:	4b48      	ldr	r3, [pc, #288]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001e5a:	691b      	ldr	r3, [r3, #16]
 8001e5c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001e60:	2b18      	cmp	r3, #24
 8001e62:	f000 80bd 	beq.w	8001fe0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	f040 809e 	bne.w	8001fac <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e70:	4b42      	ldr	r3, [pc, #264]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a41      	ldr	r2, [pc, #260]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001e76:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001e7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e7c:	f7ff f8a8 	bl	8000fd0 <HAL_GetTick>
 8001e80:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001e82:	e008      	b.n	8001e96 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e84:	f7ff f8a4 	bl	8000fd0 <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e10e      	b.n	80020b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001e96:	4b39      	ldr	r3, [pc, #228]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d1f0      	bne.n	8001e84 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ea2:	4b36      	ldr	r3, [pc, #216]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001ea4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001ea6:	4b37      	ldr	r3, [pc, #220]	@ (8001f84 <HAL_RCC_OscConfig+0x774>)
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001eae:	687a      	ldr	r2, [r7, #4]
 8001eb0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001eb2:	0112      	lsls	r2, r2, #4
 8001eb4:	430a      	orrs	r2, r1
 8001eb6:	4931      	ldr	r1, [pc, #196]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	628b      	str	r3, [r1, #40]	@ 0x28
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec0:	3b01      	subs	r3, #1
 8001ec2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eca:	3b01      	subs	r3, #1
 8001ecc:	025b      	lsls	r3, r3, #9
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	431a      	orrs	r2, r3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ed6:	3b01      	subs	r3, #1
 8001ed8:	041b      	lsls	r3, r3, #16
 8001eda:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001ede:	431a      	orrs	r2, r3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ee4:	3b01      	subs	r3, #1
 8001ee6:	061b      	lsls	r3, r3, #24
 8001ee8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001eec:	4923      	ldr	r1, [pc, #140]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001ef2:	4b22      	ldr	r3, [pc, #136]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ef6:	4a21      	ldr	r2, [pc, #132]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001ef8:	f023 0301 	bic.w	r3, r3, #1
 8001efc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001efe:	4b1f      	ldr	r3, [pc, #124]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001f00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f02:	4b21      	ldr	r3, [pc, #132]	@ (8001f88 <HAL_RCC_OscConfig+0x778>)
 8001f04:	4013      	ands	r3, r2
 8001f06:	687a      	ldr	r2, [r7, #4]
 8001f08:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001f0a:	00d2      	lsls	r2, r2, #3
 8001f0c:	491b      	ldr	r1, [pc, #108]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001f12:	4b1a      	ldr	r3, [pc, #104]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f16:	f023 020c 	bic.w	r2, r3, #12
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1e:	4917      	ldr	r1, [pc, #92]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001f20:	4313      	orrs	r3, r2
 8001f22:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001f24:	4b15      	ldr	r3, [pc, #84]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f28:	f023 0202 	bic.w	r2, r3, #2
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f30:	4912      	ldr	r1, [pc, #72]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001f32:	4313      	orrs	r3, r2
 8001f34:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001f36:	4b11      	ldr	r3, [pc, #68]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f3a:	4a10      	ldr	r2, [pc, #64]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001f3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f40:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001f42:	4b0e      	ldr	r3, [pc, #56]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f46:	4a0d      	ldr	r2, [pc, #52]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001f48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001f4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f52:	4a0a      	ldr	r2, [pc, #40]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001f54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f58:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001f5a:	4b08      	ldr	r3, [pc, #32]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f5e:	4a07      	ldr	r2, [pc, #28]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001f60:	f043 0301 	orr.w	r3, r3, #1
 8001f64:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f66:	4b05      	ldr	r3, [pc, #20]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a04      	ldr	r2, [pc, #16]	@ (8001f7c <HAL_RCC_OscConfig+0x76c>)
 8001f6c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f72:	f7ff f82d 	bl	8000fd0 <HAL_GetTick>
 8001f76:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001f78:	e011      	b.n	8001f9e <HAL_RCC_OscConfig+0x78e>
 8001f7a:	bf00      	nop
 8001f7c:	58024400 	.word	0x58024400
 8001f80:	58024800 	.word	0x58024800
 8001f84:	fffffc0c 	.word	0xfffffc0c
 8001f88:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f8c:	f7ff f820 	bl	8000fd0 <HAL_GetTick>
 8001f90:	4602      	mov	r2, r0
 8001f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f94:	1ad3      	subs	r3, r2, r3
 8001f96:	2b02      	cmp	r3, #2
 8001f98:	d901      	bls.n	8001f9e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001f9a:	2303      	movs	r3, #3
 8001f9c:	e08a      	b.n	80020b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001f9e:	4b47      	ldr	r3, [pc, #284]	@ (80020bc <HAL_RCC_OscConfig+0x8ac>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d0f0      	beq.n	8001f8c <HAL_RCC_OscConfig+0x77c>
 8001faa:	e082      	b.n	80020b2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fac:	4b43      	ldr	r3, [pc, #268]	@ (80020bc <HAL_RCC_OscConfig+0x8ac>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a42      	ldr	r2, [pc, #264]	@ (80020bc <HAL_RCC_OscConfig+0x8ac>)
 8001fb2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001fb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fb8:	f7ff f80a 	bl	8000fd0 <HAL_GetTick>
 8001fbc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001fbe:	e008      	b.n	8001fd2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fc0:	f7ff f806 	bl	8000fd0 <HAL_GetTick>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	d901      	bls.n	8001fd2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e070      	b.n	80020b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001fd2:	4b3a      	ldr	r3, [pc, #232]	@ (80020bc <HAL_RCC_OscConfig+0x8ac>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d1f0      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x7b0>
 8001fde:	e068      	b.n	80020b2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001fe0:	4b36      	ldr	r3, [pc, #216]	@ (80020bc <HAL_RCC_OscConfig+0x8ac>)
 8001fe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fe4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001fe6:	4b35      	ldr	r3, [pc, #212]	@ (80020bc <HAL_RCC_OscConfig+0x8ac>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fea:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d031      	beq.n	8002058 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	f003 0203 	and.w	r2, r3, #3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d12a      	bne.n	8002058 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	091b      	lsrs	r3, r3, #4
 8002006:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800200e:	429a      	cmp	r2, r3
 8002010:	d122      	bne.n	8002058 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800201e:	429a      	cmp	r2, r3
 8002020:	d11a      	bne.n	8002058 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	0a5b      	lsrs	r3, r3, #9
 8002026:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800202e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002030:	429a      	cmp	r2, r3
 8002032:	d111      	bne.n	8002058 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	0c1b      	lsrs	r3, r3, #16
 8002038:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002040:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002042:	429a      	cmp	r2, r3
 8002044:	d108      	bne.n	8002058 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	0e1b      	lsrs	r3, r3, #24
 800204a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002052:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002054:	429a      	cmp	r2, r3
 8002056:	d001      	beq.n	800205c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002058:	2301      	movs	r3, #1
 800205a:	e02b      	b.n	80020b4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800205c:	4b17      	ldr	r3, [pc, #92]	@ (80020bc <HAL_RCC_OscConfig+0x8ac>)
 800205e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002060:	08db      	lsrs	r3, r3, #3
 8002062:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002066:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800206c:	693a      	ldr	r2, [r7, #16]
 800206e:	429a      	cmp	r2, r3
 8002070:	d01f      	beq.n	80020b2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002072:	4b12      	ldr	r3, [pc, #72]	@ (80020bc <HAL_RCC_OscConfig+0x8ac>)
 8002074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002076:	4a11      	ldr	r2, [pc, #68]	@ (80020bc <HAL_RCC_OscConfig+0x8ac>)
 8002078:	f023 0301 	bic.w	r3, r3, #1
 800207c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800207e:	f7fe ffa7 	bl	8000fd0 <HAL_GetTick>
 8002082:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002084:	bf00      	nop
 8002086:	f7fe ffa3 	bl	8000fd0 <HAL_GetTick>
 800208a:	4602      	mov	r2, r0
 800208c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800208e:	4293      	cmp	r3, r2
 8002090:	d0f9      	beq.n	8002086 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002092:	4b0a      	ldr	r3, [pc, #40]	@ (80020bc <HAL_RCC_OscConfig+0x8ac>)
 8002094:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002096:	4b0a      	ldr	r3, [pc, #40]	@ (80020c0 <HAL_RCC_OscConfig+0x8b0>)
 8002098:	4013      	ands	r3, r2
 800209a:	687a      	ldr	r2, [r7, #4]
 800209c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800209e:	00d2      	lsls	r2, r2, #3
 80020a0:	4906      	ldr	r1, [pc, #24]	@ (80020bc <HAL_RCC_OscConfig+0x8ac>)
 80020a2:	4313      	orrs	r3, r2
 80020a4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80020a6:	4b05      	ldr	r3, [pc, #20]	@ (80020bc <HAL_RCC_OscConfig+0x8ac>)
 80020a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020aa:	4a04      	ldr	r2, [pc, #16]	@ (80020bc <HAL_RCC_OscConfig+0x8ac>)
 80020ac:	f043 0301 	orr.w	r3, r3, #1
 80020b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80020b2:	2300      	movs	r3, #0
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3730      	adds	r7, #48	@ 0x30
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	58024400 	.word	0x58024400
 80020c0:	ffff0007 	.word	0xffff0007

080020c4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d101      	bne.n	80020d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e19c      	b.n	8002412 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020d8:	4b8a      	ldr	r3, [pc, #552]	@ (8002304 <HAL_RCC_ClockConfig+0x240>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 030f 	and.w	r3, r3, #15
 80020e0:	683a      	ldr	r2, [r7, #0]
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d910      	bls.n	8002108 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020e6:	4b87      	ldr	r3, [pc, #540]	@ (8002304 <HAL_RCC_ClockConfig+0x240>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f023 020f 	bic.w	r2, r3, #15
 80020ee:	4985      	ldr	r1, [pc, #532]	@ (8002304 <HAL_RCC_ClockConfig+0x240>)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	4313      	orrs	r3, r2
 80020f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020f6:	4b83      	ldr	r3, [pc, #524]	@ (8002304 <HAL_RCC_ClockConfig+0x240>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 030f 	and.w	r3, r3, #15
 80020fe:	683a      	ldr	r2, [r7, #0]
 8002100:	429a      	cmp	r2, r3
 8002102:	d001      	beq.n	8002108 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002104:	2301      	movs	r3, #1
 8002106:	e184      	b.n	8002412 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f003 0304 	and.w	r3, r3, #4
 8002110:	2b00      	cmp	r3, #0
 8002112:	d010      	beq.n	8002136 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	691a      	ldr	r2, [r3, #16]
 8002118:	4b7b      	ldr	r3, [pc, #492]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 800211a:	699b      	ldr	r3, [r3, #24]
 800211c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002120:	429a      	cmp	r2, r3
 8002122:	d908      	bls.n	8002136 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002124:	4b78      	ldr	r3, [pc, #480]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 8002126:	699b      	ldr	r3, [r3, #24]
 8002128:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	691b      	ldr	r3, [r3, #16]
 8002130:	4975      	ldr	r1, [pc, #468]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 8002132:	4313      	orrs	r3, r2
 8002134:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f003 0308 	and.w	r3, r3, #8
 800213e:	2b00      	cmp	r3, #0
 8002140:	d010      	beq.n	8002164 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	695a      	ldr	r2, [r3, #20]
 8002146:	4b70      	ldr	r3, [pc, #448]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 8002148:	69db      	ldr	r3, [r3, #28]
 800214a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800214e:	429a      	cmp	r2, r3
 8002150:	d908      	bls.n	8002164 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002152:	4b6d      	ldr	r3, [pc, #436]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 8002154:	69db      	ldr	r3, [r3, #28]
 8002156:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	695b      	ldr	r3, [r3, #20]
 800215e:	496a      	ldr	r1, [pc, #424]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 8002160:	4313      	orrs	r3, r2
 8002162:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 0310 	and.w	r3, r3, #16
 800216c:	2b00      	cmp	r3, #0
 800216e:	d010      	beq.n	8002192 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	699a      	ldr	r2, [r3, #24]
 8002174:	4b64      	ldr	r3, [pc, #400]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 8002176:	69db      	ldr	r3, [r3, #28]
 8002178:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800217c:	429a      	cmp	r2, r3
 800217e:	d908      	bls.n	8002192 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002180:	4b61      	ldr	r3, [pc, #388]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 8002182:	69db      	ldr	r3, [r3, #28]
 8002184:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	699b      	ldr	r3, [r3, #24]
 800218c:	495e      	ldr	r1, [pc, #376]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 800218e:	4313      	orrs	r3, r2
 8002190:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0320 	and.w	r3, r3, #32
 800219a:	2b00      	cmp	r3, #0
 800219c:	d010      	beq.n	80021c0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	69da      	ldr	r2, [r3, #28]
 80021a2:	4b59      	ldr	r3, [pc, #356]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 80021a4:	6a1b      	ldr	r3, [r3, #32]
 80021a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80021aa:	429a      	cmp	r2, r3
 80021ac:	d908      	bls.n	80021c0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80021ae:	4b56      	ldr	r3, [pc, #344]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 80021b0:	6a1b      	ldr	r3, [r3, #32]
 80021b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	69db      	ldr	r3, [r3, #28]
 80021ba:	4953      	ldr	r1, [pc, #332]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 80021bc:	4313      	orrs	r3, r2
 80021be:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0302 	and.w	r3, r3, #2
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d010      	beq.n	80021ee <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	68da      	ldr	r2, [r3, #12]
 80021d0:	4b4d      	ldr	r3, [pc, #308]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 80021d2:	699b      	ldr	r3, [r3, #24]
 80021d4:	f003 030f 	and.w	r3, r3, #15
 80021d8:	429a      	cmp	r2, r3
 80021da:	d908      	bls.n	80021ee <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021dc:	4b4a      	ldr	r3, [pc, #296]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 80021de:	699b      	ldr	r3, [r3, #24]
 80021e0:	f023 020f 	bic.w	r2, r3, #15
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	4947      	ldr	r1, [pc, #284]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 80021ea:	4313      	orrs	r3, r2
 80021ec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 0301 	and.w	r3, r3, #1
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d055      	beq.n	80022a6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80021fa:	4b43      	ldr	r3, [pc, #268]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 80021fc:	699b      	ldr	r3, [r3, #24]
 80021fe:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	4940      	ldr	r1, [pc, #256]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 8002208:	4313      	orrs	r3, r2
 800220a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	2b02      	cmp	r3, #2
 8002212:	d107      	bne.n	8002224 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002214:	4b3c      	ldr	r3, [pc, #240]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800221c:	2b00      	cmp	r3, #0
 800221e:	d121      	bne.n	8002264 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e0f6      	b.n	8002412 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	2b03      	cmp	r3, #3
 800222a:	d107      	bne.n	800223c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800222c:	4b36      	ldr	r3, [pc, #216]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d115      	bne.n	8002264 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e0ea      	b.n	8002412 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	2b01      	cmp	r3, #1
 8002242:	d107      	bne.n	8002254 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002244:	4b30      	ldr	r3, [pc, #192]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800224c:	2b00      	cmp	r3, #0
 800224e:	d109      	bne.n	8002264 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e0de      	b.n	8002412 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002254:	4b2c      	ldr	r3, [pc, #176]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f003 0304 	and.w	r3, r3, #4
 800225c:	2b00      	cmp	r3, #0
 800225e:	d101      	bne.n	8002264 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e0d6      	b.n	8002412 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002264:	4b28      	ldr	r3, [pc, #160]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 8002266:	691b      	ldr	r3, [r3, #16]
 8002268:	f023 0207 	bic.w	r2, r3, #7
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	4925      	ldr	r1, [pc, #148]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 8002272:	4313      	orrs	r3, r2
 8002274:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002276:	f7fe feab 	bl	8000fd0 <HAL_GetTick>
 800227a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800227c:	e00a      	b.n	8002294 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800227e:	f7fe fea7 	bl	8000fd0 <HAL_GetTick>
 8002282:	4602      	mov	r2, r0
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	f241 3288 	movw	r2, #5000	@ 0x1388
 800228c:	4293      	cmp	r3, r2
 800228e:	d901      	bls.n	8002294 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002290:	2303      	movs	r3, #3
 8002292:	e0be      	b.n	8002412 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002294:	4b1c      	ldr	r3, [pc, #112]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 8002296:	691b      	ldr	r3, [r3, #16]
 8002298:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	00db      	lsls	r3, r3, #3
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d1eb      	bne.n	800227e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0302 	and.w	r3, r3, #2
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d010      	beq.n	80022d4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	68da      	ldr	r2, [r3, #12]
 80022b6:	4b14      	ldr	r3, [pc, #80]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 80022b8:	699b      	ldr	r3, [r3, #24]
 80022ba:	f003 030f 	and.w	r3, r3, #15
 80022be:	429a      	cmp	r2, r3
 80022c0:	d208      	bcs.n	80022d4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022c2:	4b11      	ldr	r3, [pc, #68]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 80022c4:	699b      	ldr	r3, [r3, #24]
 80022c6:	f023 020f 	bic.w	r2, r3, #15
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	490e      	ldr	r1, [pc, #56]	@ (8002308 <HAL_RCC_ClockConfig+0x244>)
 80022d0:	4313      	orrs	r3, r2
 80022d2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002304 <HAL_RCC_ClockConfig+0x240>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 030f 	and.w	r3, r3, #15
 80022dc:	683a      	ldr	r2, [r7, #0]
 80022de:	429a      	cmp	r2, r3
 80022e0:	d214      	bcs.n	800230c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022e2:	4b08      	ldr	r3, [pc, #32]	@ (8002304 <HAL_RCC_ClockConfig+0x240>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f023 020f 	bic.w	r2, r3, #15
 80022ea:	4906      	ldr	r1, [pc, #24]	@ (8002304 <HAL_RCC_ClockConfig+0x240>)
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	4313      	orrs	r3, r2
 80022f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022f2:	4b04      	ldr	r3, [pc, #16]	@ (8002304 <HAL_RCC_ClockConfig+0x240>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 030f 	and.w	r3, r3, #15
 80022fa:	683a      	ldr	r2, [r7, #0]
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d005      	beq.n	800230c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	e086      	b.n	8002412 <HAL_RCC_ClockConfig+0x34e>
 8002304:	52002000 	.word	0x52002000
 8002308:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 0304 	and.w	r3, r3, #4
 8002314:	2b00      	cmp	r3, #0
 8002316:	d010      	beq.n	800233a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	691a      	ldr	r2, [r3, #16]
 800231c:	4b3f      	ldr	r3, [pc, #252]	@ (800241c <HAL_RCC_ClockConfig+0x358>)
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002324:	429a      	cmp	r2, r3
 8002326:	d208      	bcs.n	800233a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002328:	4b3c      	ldr	r3, [pc, #240]	@ (800241c <HAL_RCC_ClockConfig+0x358>)
 800232a:	699b      	ldr	r3, [r3, #24]
 800232c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	691b      	ldr	r3, [r3, #16]
 8002334:	4939      	ldr	r1, [pc, #228]	@ (800241c <HAL_RCC_ClockConfig+0x358>)
 8002336:	4313      	orrs	r3, r2
 8002338:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0308 	and.w	r3, r3, #8
 8002342:	2b00      	cmp	r3, #0
 8002344:	d010      	beq.n	8002368 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	695a      	ldr	r2, [r3, #20]
 800234a:	4b34      	ldr	r3, [pc, #208]	@ (800241c <HAL_RCC_ClockConfig+0x358>)
 800234c:	69db      	ldr	r3, [r3, #28]
 800234e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002352:	429a      	cmp	r2, r3
 8002354:	d208      	bcs.n	8002368 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002356:	4b31      	ldr	r3, [pc, #196]	@ (800241c <HAL_RCC_ClockConfig+0x358>)
 8002358:	69db      	ldr	r3, [r3, #28]
 800235a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	695b      	ldr	r3, [r3, #20]
 8002362:	492e      	ldr	r1, [pc, #184]	@ (800241c <HAL_RCC_ClockConfig+0x358>)
 8002364:	4313      	orrs	r3, r2
 8002366:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0310 	and.w	r3, r3, #16
 8002370:	2b00      	cmp	r3, #0
 8002372:	d010      	beq.n	8002396 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	699a      	ldr	r2, [r3, #24]
 8002378:	4b28      	ldr	r3, [pc, #160]	@ (800241c <HAL_RCC_ClockConfig+0x358>)
 800237a:	69db      	ldr	r3, [r3, #28]
 800237c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002380:	429a      	cmp	r2, r3
 8002382:	d208      	bcs.n	8002396 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002384:	4b25      	ldr	r3, [pc, #148]	@ (800241c <HAL_RCC_ClockConfig+0x358>)
 8002386:	69db      	ldr	r3, [r3, #28]
 8002388:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	699b      	ldr	r3, [r3, #24]
 8002390:	4922      	ldr	r1, [pc, #136]	@ (800241c <HAL_RCC_ClockConfig+0x358>)
 8002392:	4313      	orrs	r3, r2
 8002394:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 0320 	and.w	r3, r3, #32
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d010      	beq.n	80023c4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	69da      	ldr	r2, [r3, #28]
 80023a6:	4b1d      	ldr	r3, [pc, #116]	@ (800241c <HAL_RCC_ClockConfig+0x358>)
 80023a8:	6a1b      	ldr	r3, [r3, #32]
 80023aa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80023ae:	429a      	cmp	r2, r3
 80023b0:	d208      	bcs.n	80023c4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80023b2:	4b1a      	ldr	r3, [pc, #104]	@ (800241c <HAL_RCC_ClockConfig+0x358>)
 80023b4:	6a1b      	ldr	r3, [r3, #32]
 80023b6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	69db      	ldr	r3, [r3, #28]
 80023be:	4917      	ldr	r1, [pc, #92]	@ (800241c <HAL_RCC_ClockConfig+0x358>)
 80023c0:	4313      	orrs	r3, r2
 80023c2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80023c4:	f000 f834 	bl	8002430 <HAL_RCC_GetSysClockFreq>
 80023c8:	4602      	mov	r2, r0
 80023ca:	4b14      	ldr	r3, [pc, #80]	@ (800241c <HAL_RCC_ClockConfig+0x358>)
 80023cc:	699b      	ldr	r3, [r3, #24]
 80023ce:	0a1b      	lsrs	r3, r3, #8
 80023d0:	f003 030f 	and.w	r3, r3, #15
 80023d4:	4912      	ldr	r1, [pc, #72]	@ (8002420 <HAL_RCC_ClockConfig+0x35c>)
 80023d6:	5ccb      	ldrb	r3, [r1, r3]
 80023d8:	f003 031f 	and.w	r3, r3, #31
 80023dc:	fa22 f303 	lsr.w	r3, r2, r3
 80023e0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80023e2:	4b0e      	ldr	r3, [pc, #56]	@ (800241c <HAL_RCC_ClockConfig+0x358>)
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	f003 030f 	and.w	r3, r3, #15
 80023ea:	4a0d      	ldr	r2, [pc, #52]	@ (8002420 <HAL_RCC_ClockConfig+0x35c>)
 80023ec:	5cd3      	ldrb	r3, [r2, r3]
 80023ee:	f003 031f 	and.w	r3, r3, #31
 80023f2:	693a      	ldr	r2, [r7, #16]
 80023f4:	fa22 f303 	lsr.w	r3, r2, r3
 80023f8:	4a0a      	ldr	r2, [pc, #40]	@ (8002424 <HAL_RCC_ClockConfig+0x360>)
 80023fa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80023fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002428 <HAL_RCC_ClockConfig+0x364>)
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002402:	4b0a      	ldr	r3, [pc, #40]	@ (800242c <HAL_RCC_ClockConfig+0x368>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4618      	mov	r0, r3
 8002408:	f7fe fd98 	bl	8000f3c <HAL_InitTick>
 800240c:	4603      	mov	r3, r0
 800240e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002410:	7bfb      	ldrb	r3, [r7, #15]
}
 8002412:	4618      	mov	r0, r3
 8002414:	3718      	adds	r7, #24
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	58024400 	.word	0x58024400
 8002420:	08003d8c 	.word	0x08003d8c
 8002424:	24000004 	.word	0x24000004
 8002428:	24000000 	.word	0x24000000
 800242c:	24000024 	.word	0x24000024

08002430 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002430:	b480      	push	{r7}
 8002432:	b089      	sub	sp, #36	@ 0x24
 8002434:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002436:	4bb3      	ldr	r3, [pc, #716]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002438:	691b      	ldr	r3, [r3, #16]
 800243a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800243e:	2b18      	cmp	r3, #24
 8002440:	f200 8155 	bhi.w	80026ee <HAL_RCC_GetSysClockFreq+0x2be>
 8002444:	a201      	add	r2, pc, #4	@ (adr r2, 800244c <HAL_RCC_GetSysClockFreq+0x1c>)
 8002446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800244a:	bf00      	nop
 800244c:	080024b1 	.word	0x080024b1
 8002450:	080026ef 	.word	0x080026ef
 8002454:	080026ef 	.word	0x080026ef
 8002458:	080026ef 	.word	0x080026ef
 800245c:	080026ef 	.word	0x080026ef
 8002460:	080026ef 	.word	0x080026ef
 8002464:	080026ef 	.word	0x080026ef
 8002468:	080026ef 	.word	0x080026ef
 800246c:	080024d7 	.word	0x080024d7
 8002470:	080026ef 	.word	0x080026ef
 8002474:	080026ef 	.word	0x080026ef
 8002478:	080026ef 	.word	0x080026ef
 800247c:	080026ef 	.word	0x080026ef
 8002480:	080026ef 	.word	0x080026ef
 8002484:	080026ef 	.word	0x080026ef
 8002488:	080026ef 	.word	0x080026ef
 800248c:	080024dd 	.word	0x080024dd
 8002490:	080026ef 	.word	0x080026ef
 8002494:	080026ef 	.word	0x080026ef
 8002498:	080026ef 	.word	0x080026ef
 800249c:	080026ef 	.word	0x080026ef
 80024a0:	080026ef 	.word	0x080026ef
 80024a4:	080026ef 	.word	0x080026ef
 80024a8:	080026ef 	.word	0x080026ef
 80024ac:	080024e3 	.word	0x080024e3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80024b0:	4b94      	ldr	r3, [pc, #592]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 0320 	and.w	r3, r3, #32
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d009      	beq.n	80024d0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80024bc:	4b91      	ldr	r3, [pc, #580]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	08db      	lsrs	r3, r3, #3
 80024c2:	f003 0303 	and.w	r3, r3, #3
 80024c6:	4a90      	ldr	r2, [pc, #576]	@ (8002708 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80024c8:	fa22 f303 	lsr.w	r3, r2, r3
 80024cc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80024ce:	e111      	b.n	80026f4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80024d0:	4b8d      	ldr	r3, [pc, #564]	@ (8002708 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80024d2:	61bb      	str	r3, [r7, #24]
      break;
 80024d4:	e10e      	b.n	80026f4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80024d6:	4b8d      	ldr	r3, [pc, #564]	@ (800270c <HAL_RCC_GetSysClockFreq+0x2dc>)
 80024d8:	61bb      	str	r3, [r7, #24]
      break;
 80024da:	e10b      	b.n	80026f4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80024dc:	4b8c      	ldr	r3, [pc, #560]	@ (8002710 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80024de:	61bb      	str	r3, [r7, #24]
      break;
 80024e0:	e108      	b.n	80026f4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80024e2:	4b88      	ldr	r3, [pc, #544]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024e6:	f003 0303 	and.w	r3, r3, #3
 80024ea:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80024ec:	4b85      	ldr	r3, [pc, #532]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024f0:	091b      	lsrs	r3, r3, #4
 80024f2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80024f6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80024f8:	4b82      	ldr	r3, [pc, #520]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024fc:	f003 0301 	and.w	r3, r3, #1
 8002500:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002502:	4b80      	ldr	r3, [pc, #512]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002504:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002506:	08db      	lsrs	r3, r3, #3
 8002508:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800250c:	68fa      	ldr	r2, [r7, #12]
 800250e:	fb02 f303 	mul.w	r3, r2, r3
 8002512:	ee07 3a90 	vmov	s15, r3
 8002516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800251a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	2b00      	cmp	r3, #0
 8002522:	f000 80e1 	beq.w	80026e8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	2b02      	cmp	r3, #2
 800252a:	f000 8083 	beq.w	8002634 <HAL_RCC_GetSysClockFreq+0x204>
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	2b02      	cmp	r3, #2
 8002532:	f200 80a1 	bhi.w	8002678 <HAL_RCC_GetSysClockFreq+0x248>
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d003      	beq.n	8002544 <HAL_RCC_GetSysClockFreq+0x114>
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	2b01      	cmp	r3, #1
 8002540:	d056      	beq.n	80025f0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002542:	e099      	b.n	8002678 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002544:	4b6f      	ldr	r3, [pc, #444]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 0320 	and.w	r3, r3, #32
 800254c:	2b00      	cmp	r3, #0
 800254e:	d02d      	beq.n	80025ac <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002550:	4b6c      	ldr	r3, [pc, #432]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	08db      	lsrs	r3, r3, #3
 8002556:	f003 0303 	and.w	r3, r3, #3
 800255a:	4a6b      	ldr	r2, [pc, #428]	@ (8002708 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800255c:	fa22 f303 	lsr.w	r3, r2, r3
 8002560:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	ee07 3a90 	vmov	s15, r3
 8002568:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	ee07 3a90 	vmov	s15, r3
 8002572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002576:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800257a:	4b62      	ldr	r3, [pc, #392]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800257e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002582:	ee07 3a90 	vmov	s15, r3
 8002586:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800258a:	ed97 6a02 	vldr	s12, [r7, #8]
 800258e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002714 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002592:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002596:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800259a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800259e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025a6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80025aa:	e087      	b.n	80026bc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	ee07 3a90 	vmov	s15, r3
 80025b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025b6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002718 <HAL_RCC_GetSysClockFreq+0x2e8>
 80025ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025be:	4b51      	ldr	r3, [pc, #324]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025c6:	ee07 3a90 	vmov	s15, r3
 80025ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80025d2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002714 <HAL_RCC_GetSysClockFreq+0x2e4>
 80025d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80025e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80025ee:	e065      	b.n	80026bc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	ee07 3a90 	vmov	s15, r3
 80025f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025fa:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800271c <HAL_RCC_GetSysClockFreq+0x2ec>
 80025fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002602:	4b40      	ldr	r3, [pc, #256]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002606:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800260a:	ee07 3a90 	vmov	s15, r3
 800260e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002612:	ed97 6a02 	vldr	s12, [r7, #8]
 8002616:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002714 <HAL_RCC_GetSysClockFreq+0x2e4>
 800261a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800261e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002622:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002626:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800262a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800262e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002632:	e043      	b.n	80026bc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	ee07 3a90 	vmov	s15, r3
 800263a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800263e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002720 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002642:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002646:	4b2f      	ldr	r3, [pc, #188]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800264e:	ee07 3a90 	vmov	s15, r3
 8002652:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002656:	ed97 6a02 	vldr	s12, [r7, #8]
 800265a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002714 <HAL_RCC_GetSysClockFreq+0x2e4>
 800265e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002662:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002666:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800266a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800266e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002672:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002676:	e021      	b.n	80026bc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	ee07 3a90 	vmov	s15, r3
 800267e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002682:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800271c <HAL_RCC_GetSysClockFreq+0x2ec>
 8002686:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800268a:	4b1e      	ldr	r3, [pc, #120]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002692:	ee07 3a90 	vmov	s15, r3
 8002696:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800269a:	ed97 6a02 	vldr	s12, [r7, #8]
 800269e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002714 <HAL_RCC_GetSysClockFreq+0x2e4>
 80026a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80026a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80026ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80026b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026b6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80026ba:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80026bc:	4b11      	ldr	r3, [pc, #68]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c0:	0a5b      	lsrs	r3, r3, #9
 80026c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80026c6:	3301      	adds	r3, #1
 80026c8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	ee07 3a90 	vmov	s15, r3
 80026d0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80026d4:	edd7 6a07 	vldr	s13, [r7, #28]
 80026d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026e0:	ee17 3a90 	vmov	r3, s15
 80026e4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80026e6:	e005      	b.n	80026f4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80026e8:	2300      	movs	r3, #0
 80026ea:	61bb      	str	r3, [r7, #24]
      break;
 80026ec:	e002      	b.n	80026f4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80026ee:	4b07      	ldr	r3, [pc, #28]	@ (800270c <HAL_RCC_GetSysClockFreq+0x2dc>)
 80026f0:	61bb      	str	r3, [r7, #24]
      break;
 80026f2:	bf00      	nop
  }

  return sysclockfreq;
 80026f4:	69bb      	ldr	r3, [r7, #24]
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3724      	adds	r7, #36	@ 0x24
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	58024400 	.word	0x58024400
 8002708:	03d09000 	.word	0x03d09000
 800270c:	003d0900 	.word	0x003d0900
 8002710:	017d7840 	.word	0x017d7840
 8002714:	46000000 	.word	0x46000000
 8002718:	4c742400 	.word	0x4c742400
 800271c:	4a742400 	.word	0x4a742400
 8002720:	4bbebc20 	.word	0x4bbebc20

08002724 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800272a:	f7ff fe81 	bl	8002430 <HAL_RCC_GetSysClockFreq>
 800272e:	4602      	mov	r2, r0
 8002730:	4b10      	ldr	r3, [pc, #64]	@ (8002774 <HAL_RCC_GetHCLKFreq+0x50>)
 8002732:	699b      	ldr	r3, [r3, #24]
 8002734:	0a1b      	lsrs	r3, r3, #8
 8002736:	f003 030f 	and.w	r3, r3, #15
 800273a:	490f      	ldr	r1, [pc, #60]	@ (8002778 <HAL_RCC_GetHCLKFreq+0x54>)
 800273c:	5ccb      	ldrb	r3, [r1, r3]
 800273e:	f003 031f 	and.w	r3, r3, #31
 8002742:	fa22 f303 	lsr.w	r3, r2, r3
 8002746:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002748:	4b0a      	ldr	r3, [pc, #40]	@ (8002774 <HAL_RCC_GetHCLKFreq+0x50>)
 800274a:	699b      	ldr	r3, [r3, #24]
 800274c:	f003 030f 	and.w	r3, r3, #15
 8002750:	4a09      	ldr	r2, [pc, #36]	@ (8002778 <HAL_RCC_GetHCLKFreq+0x54>)
 8002752:	5cd3      	ldrb	r3, [r2, r3]
 8002754:	f003 031f 	and.w	r3, r3, #31
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	fa22 f303 	lsr.w	r3, r2, r3
 800275e:	4a07      	ldr	r2, [pc, #28]	@ (800277c <HAL_RCC_GetHCLKFreq+0x58>)
 8002760:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002762:	4a07      	ldr	r2, [pc, #28]	@ (8002780 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002768:	4b04      	ldr	r3, [pc, #16]	@ (800277c <HAL_RCC_GetHCLKFreq+0x58>)
 800276a:	681b      	ldr	r3, [r3, #0]
}
 800276c:	4618      	mov	r0, r3
 800276e:	3708      	adds	r7, #8
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}
 8002774:	58024400 	.word	0x58024400
 8002778:	08003d8c 	.word	0x08003d8c
 800277c:	24000004 	.word	0x24000004
 8002780:	24000000 	.word	0x24000000

08002784 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002788:	f7ff ffcc 	bl	8002724 <HAL_RCC_GetHCLKFreq>
 800278c:	4602      	mov	r2, r0
 800278e:	4b06      	ldr	r3, [pc, #24]	@ (80027a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002790:	69db      	ldr	r3, [r3, #28]
 8002792:	091b      	lsrs	r3, r3, #4
 8002794:	f003 0307 	and.w	r3, r3, #7
 8002798:	4904      	ldr	r1, [pc, #16]	@ (80027ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800279a:	5ccb      	ldrb	r3, [r1, r3]
 800279c:	f003 031f 	and.w	r3, r3, #31
 80027a0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	58024400 	.word	0x58024400
 80027ac:	08003d8c 	.word	0x08003d8c

080027b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80027b4:	f7ff ffb6 	bl	8002724 <HAL_RCC_GetHCLKFreq>
 80027b8:	4602      	mov	r2, r0
 80027ba:	4b06      	ldr	r3, [pc, #24]	@ (80027d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027bc:	69db      	ldr	r3, [r3, #28]
 80027be:	0a1b      	lsrs	r3, r3, #8
 80027c0:	f003 0307 	and.w	r3, r3, #7
 80027c4:	4904      	ldr	r1, [pc, #16]	@ (80027d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80027c6:	5ccb      	ldrb	r3, [r1, r3]
 80027c8:	f003 031f 	and.w	r3, r3, #31
 80027cc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	58024400 	.word	0x58024400
 80027d8:	08003d8c 	.word	0x08003d8c

080027dc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80027e0:	f7ff ffa0 	bl	8002724 <HAL_RCC_GetHCLKFreq>
 80027e4:	4602      	mov	r2, r0
 80027e6:	4b06      	ldr	r3, [pc, #24]	@ (8002800 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80027e8:	6a1b      	ldr	r3, [r3, #32]
 80027ea:	091b      	lsrs	r3, r3, #4
 80027ec:	f003 0307 	and.w	r3, r3, #7
 80027f0:	4904      	ldr	r1, [pc, #16]	@ (8002804 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80027f2:	5ccb      	ldrb	r3, [r1, r3]
 80027f4:	f003 031f 	and.w	r3, r3, #31
 80027f8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	58024400 	.word	0x58024400
 8002804:	08003d8c 	.word	0x08003d8c

08002808 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8002808:	b480      	push	{r7}
 800280a:	b089      	sub	sp, #36	@ 0x24
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002810:	4ba1      	ldr	r3, [pc, #644]	@ (8002a98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002814:	f003 0303 	and.w	r3, r3, #3
 8002818:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800281a:	4b9f      	ldr	r3, [pc, #636]	@ (8002a98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800281c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800281e:	0b1b      	lsrs	r3, r3, #12
 8002820:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002824:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8002826:	4b9c      	ldr	r3, [pc, #624]	@ (8002a98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800282a:	091b      	lsrs	r3, r3, #4
 800282c:	f003 0301 	and.w	r3, r3, #1
 8002830:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8002832:	4b99      	ldr	r3, [pc, #612]	@ (8002a98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002834:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002836:	08db      	lsrs	r3, r3, #3
 8002838:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800283c:	693a      	ldr	r2, [r7, #16]
 800283e:	fb02 f303 	mul.w	r3, r2, r3
 8002842:	ee07 3a90 	vmov	s15, r3
 8002846:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800284a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	2b00      	cmp	r3, #0
 8002852:	f000 8111 	beq.w	8002a78 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	2b02      	cmp	r3, #2
 800285a:	f000 8083 	beq.w	8002964 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	2b02      	cmp	r3, #2
 8002862:	f200 80a1 	bhi.w	80029a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d003      	beq.n	8002874 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800286c:	69bb      	ldr	r3, [r7, #24]
 800286e:	2b01      	cmp	r3, #1
 8002870:	d056      	beq.n	8002920 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8002872:	e099      	b.n	80029a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002874:	4b88      	ldr	r3, [pc, #544]	@ (8002a98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0320 	and.w	r3, r3, #32
 800287c:	2b00      	cmp	r3, #0
 800287e:	d02d      	beq.n	80028dc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002880:	4b85      	ldr	r3, [pc, #532]	@ (8002a98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	08db      	lsrs	r3, r3, #3
 8002886:	f003 0303 	and.w	r3, r3, #3
 800288a:	4a84      	ldr	r2, [pc, #528]	@ (8002a9c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800288c:	fa22 f303 	lsr.w	r3, r2, r3
 8002890:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	ee07 3a90 	vmov	s15, r3
 8002898:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	ee07 3a90 	vmov	s15, r3
 80028a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028aa:	4b7b      	ldr	r3, [pc, #492]	@ (8002a98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80028ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028b2:	ee07 3a90 	vmov	s15, r3
 80028b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80028ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80028be:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8002aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80028c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80028c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80028ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80028d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028d6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80028da:	e087      	b.n	80029ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	ee07 3a90 	vmov	s15, r3
 80028e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028e6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8002aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80028ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028ee:	4b6a      	ldr	r3, [pc, #424]	@ (8002a98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80028f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028f6:	ee07 3a90 	vmov	s15, r3
 80028fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80028fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8002902:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8002aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002906:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800290a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800290e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002912:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002916:	ee67 7a27 	vmul.f32	s15, s14, s15
 800291a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800291e:	e065      	b.n	80029ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	ee07 3a90 	vmov	s15, r3
 8002926:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800292a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8002aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800292e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002932:	4b59      	ldr	r3, [pc, #356]	@ (8002a98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002936:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800293a:	ee07 3a90 	vmov	s15, r3
 800293e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002942:	ed97 6a03 	vldr	s12, [r7, #12]
 8002946:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8002aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800294a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800294e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002952:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002956:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800295a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800295e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002962:	e043      	b.n	80029ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	ee07 3a90 	vmov	s15, r3
 800296a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800296e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8002aac <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8002972:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002976:	4b48      	ldr	r3, [pc, #288]	@ (8002a98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002978:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800297a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800297e:	ee07 3a90 	vmov	s15, r3
 8002982:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002986:	ed97 6a03 	vldr	s12, [r7, #12]
 800298a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8002aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800298e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002992:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002996:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800299a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800299e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80029a6:	e021      	b.n	80029ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	ee07 3a90 	vmov	s15, r3
 80029ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029b2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8002aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80029b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029ba:	4b37      	ldr	r3, [pc, #220]	@ (8002a98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80029bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029c2:	ee07 3a90 	vmov	s15, r3
 80029c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80029ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80029ce:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8002aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80029d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80029d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80029da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80029de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80029e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80029ea:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80029ec:	4b2a      	ldr	r3, [pc, #168]	@ (8002a98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80029ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029f0:	0a5b      	lsrs	r3, r3, #9
 80029f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80029f6:	ee07 3a90 	vmov	s15, r3
 80029fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002a02:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002a06:	edd7 6a07 	vldr	s13, [r7, #28]
 8002a0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a12:	ee17 2a90 	vmov	r2, s15
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8002a1a:	4b1f      	ldr	r3, [pc, #124]	@ (8002a98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a1e:	0c1b      	lsrs	r3, r3, #16
 8002a20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a24:	ee07 3a90 	vmov	s15, r3
 8002a28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a2c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002a30:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002a34:	edd7 6a07 	vldr	s13, [r7, #28]
 8002a38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a40:	ee17 2a90 	vmov	r2, s15
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8002a48:	4b13      	ldr	r3, [pc, #76]	@ (8002a98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a4c:	0e1b      	lsrs	r3, r3, #24
 8002a4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a52:	ee07 3a90 	vmov	s15, r3
 8002a56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002a5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002a62:	edd7 6a07 	vldr	s13, [r7, #28]
 8002a66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a6e:	ee17 2a90 	vmov	r2, s15
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8002a76:	e008      	b.n	8002a8a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	609a      	str	r2, [r3, #8]
}
 8002a8a:	bf00      	nop
 8002a8c:	3724      	adds	r7, #36	@ 0x24
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop
 8002a98:	58024400 	.word	0x58024400
 8002a9c:	03d09000 	.word	0x03d09000
 8002aa0:	46000000 	.word	0x46000000
 8002aa4:	4c742400 	.word	0x4c742400
 8002aa8:	4a742400 	.word	0x4a742400
 8002aac:	4bbebc20 	.word	0x4bbebc20

08002ab0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b089      	sub	sp, #36	@ 0x24
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002ab8:	4ba1      	ldr	r3, [pc, #644]	@ (8002d40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002abc:	f003 0303 	and.w	r3, r3, #3
 8002ac0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8002ac2:	4b9f      	ldr	r3, [pc, #636]	@ (8002d40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac6:	0d1b      	lsrs	r3, r3, #20
 8002ac8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002acc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8002ace:	4b9c      	ldr	r3, [pc, #624]	@ (8002d40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ad2:	0a1b      	lsrs	r3, r3, #8
 8002ad4:	f003 0301 	and.w	r3, r3, #1
 8002ad8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8002ada:	4b99      	ldr	r3, [pc, #612]	@ (8002d40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ade:	08db      	lsrs	r3, r3, #3
 8002ae0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002ae4:	693a      	ldr	r2, [r7, #16]
 8002ae6:	fb02 f303 	mul.w	r3, r2, r3
 8002aea:	ee07 3a90 	vmov	s15, r3
 8002aee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002af2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	f000 8111 	beq.w	8002d20 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	f000 8083 	beq.w	8002c0c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8002b06:	69bb      	ldr	r3, [r7, #24]
 8002b08:	2b02      	cmp	r3, #2
 8002b0a:	f200 80a1 	bhi.w	8002c50 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8002b0e:	69bb      	ldr	r3, [r7, #24]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d003      	beq.n	8002b1c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d056      	beq.n	8002bc8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8002b1a:	e099      	b.n	8002c50 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002b1c:	4b88      	ldr	r3, [pc, #544]	@ (8002d40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0320 	and.w	r3, r3, #32
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d02d      	beq.n	8002b84 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002b28:	4b85      	ldr	r3, [pc, #532]	@ (8002d40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	08db      	lsrs	r3, r3, #3
 8002b2e:	f003 0303 	and.w	r3, r3, #3
 8002b32:	4a84      	ldr	r2, [pc, #528]	@ (8002d44 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8002b34:	fa22 f303 	lsr.w	r3, r2, r3
 8002b38:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	ee07 3a90 	vmov	s15, r3
 8002b40:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	ee07 3a90 	vmov	s15, r3
 8002b4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b52:	4b7b      	ldr	r3, [pc, #492]	@ (8002d40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b5a:	ee07 3a90 	vmov	s15, r3
 8002b5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b62:	ed97 6a03 	vldr	s12, [r7, #12]
 8002b66:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8002d48 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002b6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b7e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8002b82:	e087      	b.n	8002c94 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	ee07 3a90 	vmov	s15, r3
 8002b8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b8e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8002d4c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8002b92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b96:	4b6a      	ldr	r3, [pc, #424]	@ (8002d40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b9e:	ee07 3a90 	vmov	s15, r3
 8002ba2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ba6:	ed97 6a03 	vldr	s12, [r7, #12]
 8002baa:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8002d48 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002bae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002bb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002bb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002bba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002bbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bc2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002bc6:	e065      	b.n	8002c94 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	ee07 3a90 	vmov	s15, r3
 8002bce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bd2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8002d50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8002bd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002bda:	4b59      	ldr	r3, [pc, #356]	@ (8002d40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002be2:	ee07 3a90 	vmov	s15, r3
 8002be6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002bea:	ed97 6a03 	vldr	s12, [r7, #12]
 8002bee:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8002d48 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002bf2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002bf6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002bfa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002bfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002c0a:	e043      	b.n	8002c94 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	ee07 3a90 	vmov	s15, r3
 8002c12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c16:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8002d54 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8002c1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c1e:	4b48      	ldr	r3, [pc, #288]	@ (8002d40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c26:	ee07 3a90 	vmov	s15, r3
 8002c2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c2e:	ed97 6a03 	vldr	s12, [r7, #12]
 8002c32:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8002d48 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002c36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002c3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002c3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c4a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002c4e:	e021      	b.n	8002c94 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	ee07 3a90 	vmov	s15, r3
 8002c56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c5a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8002d50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8002c5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c62:	4b37      	ldr	r3, [pc, #220]	@ (8002d40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c6a:	ee07 3a90 	vmov	s15, r3
 8002c6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c72:	ed97 6a03 	vldr	s12, [r7, #12]
 8002c76:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8002d48 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002c7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002c7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002c82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c8e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002c92:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8002c94:	4b2a      	ldr	r3, [pc, #168]	@ (8002d40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c98:	0a5b      	lsrs	r3, r3, #9
 8002c9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c9e:	ee07 3a90 	vmov	s15, r3
 8002ca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ca6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002caa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002cae:	edd7 6a07 	vldr	s13, [r7, #28]
 8002cb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002cb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cba:	ee17 2a90 	vmov	r2, s15
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8002cc2:	4b1f      	ldr	r3, [pc, #124]	@ (8002d40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc6:	0c1b      	lsrs	r3, r3, #16
 8002cc8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ccc:	ee07 3a90 	vmov	s15, r3
 8002cd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cd4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002cd8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002cdc:	edd7 6a07 	vldr	s13, [r7, #28]
 8002ce0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ce4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ce8:	ee17 2a90 	vmov	r2, s15
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8002cf0:	4b13      	ldr	r3, [pc, #76]	@ (8002d40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf4:	0e1b      	lsrs	r3, r3, #24
 8002cf6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002cfa:	ee07 3a90 	vmov	s15, r3
 8002cfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d02:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002d06:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002d0a:	edd7 6a07 	vldr	s13, [r7, #28]
 8002d0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d16:	ee17 2a90 	vmov	r2, s15
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8002d1e:	e008      	b.n	8002d32 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	609a      	str	r2, [r3, #8]
}
 8002d32:	bf00      	nop
 8002d34:	3724      	adds	r7, #36	@ 0x24
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	58024400 	.word	0x58024400
 8002d44:	03d09000 	.word	0x03d09000
 8002d48:	46000000 	.word	0x46000000
 8002d4c:	4c742400 	.word	0x4c742400
 8002d50:	4a742400 	.word	0x4a742400
 8002d54:	4bbebc20 	.word	0x4bbebc20

08002d58 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d101      	bne.n	8002d6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e042      	b.n	8002df0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d106      	bne.n	8002d82 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	f000 f83b 	bl	8002df8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2224      	movs	r2, #36	@ 0x24
 8002d86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f022 0201 	bic.w	r2, r2, #1
 8002d98:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d002      	beq.n	8002da8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f000 fd9a 	bl	80038dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f000 f82f 	bl	8002e0c <UART_SetConfig>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b01      	cmp	r3, #1
 8002db2:	d101      	bne.n	8002db8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e01b      	b.n	8002df0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	685a      	ldr	r2, [r3, #4]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002dc6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	689a      	ldr	r2, [r3, #8]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002dd6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f042 0201 	orr.w	r2, r2, #1
 8002de6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f000 fe19 	bl	8003a20 <UART_CheckIdleState>
 8002dee:	4603      	mov	r3, r0
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3708      	adds	r7, #8
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}

08002df8 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8002e00:	bf00      	nop
 8002e02:	370c      	adds	r7, #12
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr

08002e0c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e10:	b092      	sub	sp, #72	@ 0x48
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e16:	2300      	movs	r3, #0
 8002e18:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	689a      	ldr	r2, [r3, #8]
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	691b      	ldr	r3, [r3, #16]
 8002e24:	431a      	orrs	r2, r3
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	695b      	ldr	r3, [r3, #20]
 8002e2a:	431a      	orrs	r2, r3
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	69db      	ldr	r3, [r3, #28]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	4bbe      	ldr	r3, [pc, #760]	@ (8003134 <UART_SetConfig+0x328>)
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	697a      	ldr	r2, [r7, #20]
 8002e40:	6812      	ldr	r2, [r2, #0]
 8002e42:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002e44:	430b      	orrs	r3, r1
 8002e46:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	68da      	ldr	r2, [r3, #12]
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	430a      	orrs	r2, r1
 8002e5c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	699b      	ldr	r3, [r3, #24]
 8002e62:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4ab3      	ldr	r2, [pc, #716]	@ (8003138 <UART_SetConfig+0x32c>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d004      	beq.n	8002e78 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	6a1b      	ldr	r3, [r3, #32]
 8002e72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002e74:	4313      	orrs	r3, r2
 8002e76:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	689a      	ldr	r2, [r3, #8]
 8002e7e:	4baf      	ldr	r3, [pc, #700]	@ (800313c <UART_SetConfig+0x330>)
 8002e80:	4013      	ands	r3, r2
 8002e82:	697a      	ldr	r2, [r7, #20]
 8002e84:	6812      	ldr	r2, [r2, #0]
 8002e86:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002e88:	430b      	orrs	r3, r1
 8002e8a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e92:	f023 010f 	bic.w	r1, r3, #15
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	430a      	orrs	r2, r1
 8002ea0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4aa6      	ldr	r2, [pc, #664]	@ (8003140 <UART_SetConfig+0x334>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d177      	bne.n	8002f9c <UART_SetConfig+0x190>
 8002eac:	4ba5      	ldr	r3, [pc, #660]	@ (8003144 <UART_SetConfig+0x338>)
 8002eae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eb0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002eb4:	2b28      	cmp	r3, #40	@ 0x28
 8002eb6:	d86d      	bhi.n	8002f94 <UART_SetConfig+0x188>
 8002eb8:	a201      	add	r2, pc, #4	@ (adr r2, 8002ec0 <UART_SetConfig+0xb4>)
 8002eba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ebe:	bf00      	nop
 8002ec0:	08002f65 	.word	0x08002f65
 8002ec4:	08002f95 	.word	0x08002f95
 8002ec8:	08002f95 	.word	0x08002f95
 8002ecc:	08002f95 	.word	0x08002f95
 8002ed0:	08002f95 	.word	0x08002f95
 8002ed4:	08002f95 	.word	0x08002f95
 8002ed8:	08002f95 	.word	0x08002f95
 8002edc:	08002f95 	.word	0x08002f95
 8002ee0:	08002f6d 	.word	0x08002f6d
 8002ee4:	08002f95 	.word	0x08002f95
 8002ee8:	08002f95 	.word	0x08002f95
 8002eec:	08002f95 	.word	0x08002f95
 8002ef0:	08002f95 	.word	0x08002f95
 8002ef4:	08002f95 	.word	0x08002f95
 8002ef8:	08002f95 	.word	0x08002f95
 8002efc:	08002f95 	.word	0x08002f95
 8002f00:	08002f75 	.word	0x08002f75
 8002f04:	08002f95 	.word	0x08002f95
 8002f08:	08002f95 	.word	0x08002f95
 8002f0c:	08002f95 	.word	0x08002f95
 8002f10:	08002f95 	.word	0x08002f95
 8002f14:	08002f95 	.word	0x08002f95
 8002f18:	08002f95 	.word	0x08002f95
 8002f1c:	08002f95 	.word	0x08002f95
 8002f20:	08002f7d 	.word	0x08002f7d
 8002f24:	08002f95 	.word	0x08002f95
 8002f28:	08002f95 	.word	0x08002f95
 8002f2c:	08002f95 	.word	0x08002f95
 8002f30:	08002f95 	.word	0x08002f95
 8002f34:	08002f95 	.word	0x08002f95
 8002f38:	08002f95 	.word	0x08002f95
 8002f3c:	08002f95 	.word	0x08002f95
 8002f40:	08002f85 	.word	0x08002f85
 8002f44:	08002f95 	.word	0x08002f95
 8002f48:	08002f95 	.word	0x08002f95
 8002f4c:	08002f95 	.word	0x08002f95
 8002f50:	08002f95 	.word	0x08002f95
 8002f54:	08002f95 	.word	0x08002f95
 8002f58:	08002f95 	.word	0x08002f95
 8002f5c:	08002f95 	.word	0x08002f95
 8002f60:	08002f8d 	.word	0x08002f8d
 8002f64:	2301      	movs	r3, #1
 8002f66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f6a:	e222      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8002f6c:	2304      	movs	r3, #4
 8002f6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f72:	e21e      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8002f74:	2308      	movs	r3, #8
 8002f76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f7a:	e21a      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8002f7c:	2310      	movs	r3, #16
 8002f7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f82:	e216      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8002f84:	2320      	movs	r3, #32
 8002f86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f8a:	e212      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8002f8c:	2340      	movs	r3, #64	@ 0x40
 8002f8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f92:	e20e      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8002f94:	2380      	movs	r3, #128	@ 0x80
 8002f96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f9a:	e20a      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a69      	ldr	r2, [pc, #420]	@ (8003148 <UART_SetConfig+0x33c>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d130      	bne.n	8003008 <UART_SetConfig+0x1fc>
 8002fa6:	4b67      	ldr	r3, [pc, #412]	@ (8003144 <UART_SetConfig+0x338>)
 8002fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002faa:	f003 0307 	and.w	r3, r3, #7
 8002fae:	2b05      	cmp	r3, #5
 8002fb0:	d826      	bhi.n	8003000 <UART_SetConfig+0x1f4>
 8002fb2:	a201      	add	r2, pc, #4	@ (adr r2, 8002fb8 <UART_SetConfig+0x1ac>)
 8002fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fb8:	08002fd1 	.word	0x08002fd1
 8002fbc:	08002fd9 	.word	0x08002fd9
 8002fc0:	08002fe1 	.word	0x08002fe1
 8002fc4:	08002fe9 	.word	0x08002fe9
 8002fc8:	08002ff1 	.word	0x08002ff1
 8002fcc:	08002ff9 	.word	0x08002ff9
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fd6:	e1ec      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8002fd8:	2304      	movs	r3, #4
 8002fda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fde:	e1e8      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8002fe0:	2308      	movs	r3, #8
 8002fe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fe6:	e1e4      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8002fe8:	2310      	movs	r3, #16
 8002fea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fee:	e1e0      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8002ff0:	2320      	movs	r3, #32
 8002ff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ff6:	e1dc      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8002ff8:	2340      	movs	r3, #64	@ 0x40
 8002ffa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ffe:	e1d8      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003000:	2380      	movs	r3, #128	@ 0x80
 8003002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003006:	e1d4      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a4f      	ldr	r2, [pc, #316]	@ (800314c <UART_SetConfig+0x340>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d130      	bne.n	8003074 <UART_SetConfig+0x268>
 8003012:	4b4c      	ldr	r3, [pc, #304]	@ (8003144 <UART_SetConfig+0x338>)
 8003014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003016:	f003 0307 	and.w	r3, r3, #7
 800301a:	2b05      	cmp	r3, #5
 800301c:	d826      	bhi.n	800306c <UART_SetConfig+0x260>
 800301e:	a201      	add	r2, pc, #4	@ (adr r2, 8003024 <UART_SetConfig+0x218>)
 8003020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003024:	0800303d 	.word	0x0800303d
 8003028:	08003045 	.word	0x08003045
 800302c:	0800304d 	.word	0x0800304d
 8003030:	08003055 	.word	0x08003055
 8003034:	0800305d 	.word	0x0800305d
 8003038:	08003065 	.word	0x08003065
 800303c:	2300      	movs	r3, #0
 800303e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003042:	e1b6      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003044:	2304      	movs	r3, #4
 8003046:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800304a:	e1b2      	b.n	80033b2 <UART_SetConfig+0x5a6>
 800304c:	2308      	movs	r3, #8
 800304e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003052:	e1ae      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003054:	2310      	movs	r3, #16
 8003056:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800305a:	e1aa      	b.n	80033b2 <UART_SetConfig+0x5a6>
 800305c:	2320      	movs	r3, #32
 800305e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003062:	e1a6      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003064:	2340      	movs	r3, #64	@ 0x40
 8003066:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800306a:	e1a2      	b.n	80033b2 <UART_SetConfig+0x5a6>
 800306c:	2380      	movs	r3, #128	@ 0x80
 800306e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003072:	e19e      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a35      	ldr	r2, [pc, #212]	@ (8003150 <UART_SetConfig+0x344>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d130      	bne.n	80030e0 <UART_SetConfig+0x2d4>
 800307e:	4b31      	ldr	r3, [pc, #196]	@ (8003144 <UART_SetConfig+0x338>)
 8003080:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003082:	f003 0307 	and.w	r3, r3, #7
 8003086:	2b05      	cmp	r3, #5
 8003088:	d826      	bhi.n	80030d8 <UART_SetConfig+0x2cc>
 800308a:	a201      	add	r2, pc, #4	@ (adr r2, 8003090 <UART_SetConfig+0x284>)
 800308c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003090:	080030a9 	.word	0x080030a9
 8003094:	080030b1 	.word	0x080030b1
 8003098:	080030b9 	.word	0x080030b9
 800309c:	080030c1 	.word	0x080030c1
 80030a0:	080030c9 	.word	0x080030c9
 80030a4:	080030d1 	.word	0x080030d1
 80030a8:	2300      	movs	r3, #0
 80030aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030ae:	e180      	b.n	80033b2 <UART_SetConfig+0x5a6>
 80030b0:	2304      	movs	r3, #4
 80030b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030b6:	e17c      	b.n	80033b2 <UART_SetConfig+0x5a6>
 80030b8:	2308      	movs	r3, #8
 80030ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030be:	e178      	b.n	80033b2 <UART_SetConfig+0x5a6>
 80030c0:	2310      	movs	r3, #16
 80030c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030c6:	e174      	b.n	80033b2 <UART_SetConfig+0x5a6>
 80030c8:	2320      	movs	r3, #32
 80030ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030ce:	e170      	b.n	80033b2 <UART_SetConfig+0x5a6>
 80030d0:	2340      	movs	r3, #64	@ 0x40
 80030d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030d6:	e16c      	b.n	80033b2 <UART_SetConfig+0x5a6>
 80030d8:	2380      	movs	r3, #128	@ 0x80
 80030da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030de:	e168      	b.n	80033b2 <UART_SetConfig+0x5a6>
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a1b      	ldr	r2, [pc, #108]	@ (8003154 <UART_SetConfig+0x348>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d142      	bne.n	8003170 <UART_SetConfig+0x364>
 80030ea:	4b16      	ldr	r3, [pc, #88]	@ (8003144 <UART_SetConfig+0x338>)
 80030ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030ee:	f003 0307 	and.w	r3, r3, #7
 80030f2:	2b05      	cmp	r3, #5
 80030f4:	d838      	bhi.n	8003168 <UART_SetConfig+0x35c>
 80030f6:	a201      	add	r2, pc, #4	@ (adr r2, 80030fc <UART_SetConfig+0x2f0>)
 80030f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030fc:	08003115 	.word	0x08003115
 8003100:	0800311d 	.word	0x0800311d
 8003104:	08003125 	.word	0x08003125
 8003108:	0800312d 	.word	0x0800312d
 800310c:	08003159 	.word	0x08003159
 8003110:	08003161 	.word	0x08003161
 8003114:	2300      	movs	r3, #0
 8003116:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800311a:	e14a      	b.n	80033b2 <UART_SetConfig+0x5a6>
 800311c:	2304      	movs	r3, #4
 800311e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003122:	e146      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003124:	2308      	movs	r3, #8
 8003126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800312a:	e142      	b.n	80033b2 <UART_SetConfig+0x5a6>
 800312c:	2310      	movs	r3, #16
 800312e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003132:	e13e      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003134:	cfff69f3 	.word	0xcfff69f3
 8003138:	58000c00 	.word	0x58000c00
 800313c:	11fff4ff 	.word	0x11fff4ff
 8003140:	40011000 	.word	0x40011000
 8003144:	58024400 	.word	0x58024400
 8003148:	40004400 	.word	0x40004400
 800314c:	40004800 	.word	0x40004800
 8003150:	40004c00 	.word	0x40004c00
 8003154:	40005000 	.word	0x40005000
 8003158:	2320      	movs	r3, #32
 800315a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800315e:	e128      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003160:	2340      	movs	r3, #64	@ 0x40
 8003162:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003166:	e124      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003168:	2380      	movs	r3, #128	@ 0x80
 800316a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800316e:	e120      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4acb      	ldr	r2, [pc, #812]	@ (80034a4 <UART_SetConfig+0x698>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d176      	bne.n	8003268 <UART_SetConfig+0x45c>
 800317a:	4bcb      	ldr	r3, [pc, #812]	@ (80034a8 <UART_SetConfig+0x69c>)
 800317c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800317e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003182:	2b28      	cmp	r3, #40	@ 0x28
 8003184:	d86c      	bhi.n	8003260 <UART_SetConfig+0x454>
 8003186:	a201      	add	r2, pc, #4	@ (adr r2, 800318c <UART_SetConfig+0x380>)
 8003188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800318c:	08003231 	.word	0x08003231
 8003190:	08003261 	.word	0x08003261
 8003194:	08003261 	.word	0x08003261
 8003198:	08003261 	.word	0x08003261
 800319c:	08003261 	.word	0x08003261
 80031a0:	08003261 	.word	0x08003261
 80031a4:	08003261 	.word	0x08003261
 80031a8:	08003261 	.word	0x08003261
 80031ac:	08003239 	.word	0x08003239
 80031b0:	08003261 	.word	0x08003261
 80031b4:	08003261 	.word	0x08003261
 80031b8:	08003261 	.word	0x08003261
 80031bc:	08003261 	.word	0x08003261
 80031c0:	08003261 	.word	0x08003261
 80031c4:	08003261 	.word	0x08003261
 80031c8:	08003261 	.word	0x08003261
 80031cc:	08003241 	.word	0x08003241
 80031d0:	08003261 	.word	0x08003261
 80031d4:	08003261 	.word	0x08003261
 80031d8:	08003261 	.word	0x08003261
 80031dc:	08003261 	.word	0x08003261
 80031e0:	08003261 	.word	0x08003261
 80031e4:	08003261 	.word	0x08003261
 80031e8:	08003261 	.word	0x08003261
 80031ec:	08003249 	.word	0x08003249
 80031f0:	08003261 	.word	0x08003261
 80031f4:	08003261 	.word	0x08003261
 80031f8:	08003261 	.word	0x08003261
 80031fc:	08003261 	.word	0x08003261
 8003200:	08003261 	.word	0x08003261
 8003204:	08003261 	.word	0x08003261
 8003208:	08003261 	.word	0x08003261
 800320c:	08003251 	.word	0x08003251
 8003210:	08003261 	.word	0x08003261
 8003214:	08003261 	.word	0x08003261
 8003218:	08003261 	.word	0x08003261
 800321c:	08003261 	.word	0x08003261
 8003220:	08003261 	.word	0x08003261
 8003224:	08003261 	.word	0x08003261
 8003228:	08003261 	.word	0x08003261
 800322c:	08003259 	.word	0x08003259
 8003230:	2301      	movs	r3, #1
 8003232:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003236:	e0bc      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003238:	2304      	movs	r3, #4
 800323a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800323e:	e0b8      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003240:	2308      	movs	r3, #8
 8003242:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003246:	e0b4      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003248:	2310      	movs	r3, #16
 800324a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800324e:	e0b0      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003250:	2320      	movs	r3, #32
 8003252:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003256:	e0ac      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003258:	2340      	movs	r3, #64	@ 0x40
 800325a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800325e:	e0a8      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003260:	2380      	movs	r3, #128	@ 0x80
 8003262:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003266:	e0a4      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a8f      	ldr	r2, [pc, #572]	@ (80034ac <UART_SetConfig+0x6a0>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d130      	bne.n	80032d4 <UART_SetConfig+0x4c8>
 8003272:	4b8d      	ldr	r3, [pc, #564]	@ (80034a8 <UART_SetConfig+0x69c>)
 8003274:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003276:	f003 0307 	and.w	r3, r3, #7
 800327a:	2b05      	cmp	r3, #5
 800327c:	d826      	bhi.n	80032cc <UART_SetConfig+0x4c0>
 800327e:	a201      	add	r2, pc, #4	@ (adr r2, 8003284 <UART_SetConfig+0x478>)
 8003280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003284:	0800329d 	.word	0x0800329d
 8003288:	080032a5 	.word	0x080032a5
 800328c:	080032ad 	.word	0x080032ad
 8003290:	080032b5 	.word	0x080032b5
 8003294:	080032bd 	.word	0x080032bd
 8003298:	080032c5 	.word	0x080032c5
 800329c:	2300      	movs	r3, #0
 800329e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032a2:	e086      	b.n	80033b2 <UART_SetConfig+0x5a6>
 80032a4:	2304      	movs	r3, #4
 80032a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032aa:	e082      	b.n	80033b2 <UART_SetConfig+0x5a6>
 80032ac:	2308      	movs	r3, #8
 80032ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032b2:	e07e      	b.n	80033b2 <UART_SetConfig+0x5a6>
 80032b4:	2310      	movs	r3, #16
 80032b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032ba:	e07a      	b.n	80033b2 <UART_SetConfig+0x5a6>
 80032bc:	2320      	movs	r3, #32
 80032be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032c2:	e076      	b.n	80033b2 <UART_SetConfig+0x5a6>
 80032c4:	2340      	movs	r3, #64	@ 0x40
 80032c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032ca:	e072      	b.n	80033b2 <UART_SetConfig+0x5a6>
 80032cc:	2380      	movs	r3, #128	@ 0x80
 80032ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032d2:	e06e      	b.n	80033b2 <UART_SetConfig+0x5a6>
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a75      	ldr	r2, [pc, #468]	@ (80034b0 <UART_SetConfig+0x6a4>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d130      	bne.n	8003340 <UART_SetConfig+0x534>
 80032de:	4b72      	ldr	r3, [pc, #456]	@ (80034a8 <UART_SetConfig+0x69c>)
 80032e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032e2:	f003 0307 	and.w	r3, r3, #7
 80032e6:	2b05      	cmp	r3, #5
 80032e8:	d826      	bhi.n	8003338 <UART_SetConfig+0x52c>
 80032ea:	a201      	add	r2, pc, #4	@ (adr r2, 80032f0 <UART_SetConfig+0x4e4>)
 80032ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032f0:	08003309 	.word	0x08003309
 80032f4:	08003311 	.word	0x08003311
 80032f8:	08003319 	.word	0x08003319
 80032fc:	08003321 	.word	0x08003321
 8003300:	08003329 	.word	0x08003329
 8003304:	08003331 	.word	0x08003331
 8003308:	2300      	movs	r3, #0
 800330a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800330e:	e050      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003310:	2304      	movs	r3, #4
 8003312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003316:	e04c      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003318:	2308      	movs	r3, #8
 800331a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800331e:	e048      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003320:	2310      	movs	r3, #16
 8003322:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003326:	e044      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003328:	2320      	movs	r3, #32
 800332a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800332e:	e040      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003330:	2340      	movs	r3, #64	@ 0x40
 8003332:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003336:	e03c      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003338:	2380      	movs	r3, #128	@ 0x80
 800333a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800333e:	e038      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a5b      	ldr	r2, [pc, #364]	@ (80034b4 <UART_SetConfig+0x6a8>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d130      	bne.n	80033ac <UART_SetConfig+0x5a0>
 800334a:	4b57      	ldr	r3, [pc, #348]	@ (80034a8 <UART_SetConfig+0x69c>)
 800334c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800334e:	f003 0307 	and.w	r3, r3, #7
 8003352:	2b05      	cmp	r3, #5
 8003354:	d826      	bhi.n	80033a4 <UART_SetConfig+0x598>
 8003356:	a201      	add	r2, pc, #4	@ (adr r2, 800335c <UART_SetConfig+0x550>)
 8003358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800335c:	08003375 	.word	0x08003375
 8003360:	0800337d 	.word	0x0800337d
 8003364:	08003385 	.word	0x08003385
 8003368:	0800338d 	.word	0x0800338d
 800336c:	08003395 	.word	0x08003395
 8003370:	0800339d 	.word	0x0800339d
 8003374:	2302      	movs	r3, #2
 8003376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800337a:	e01a      	b.n	80033b2 <UART_SetConfig+0x5a6>
 800337c:	2304      	movs	r3, #4
 800337e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003382:	e016      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003384:	2308      	movs	r3, #8
 8003386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800338a:	e012      	b.n	80033b2 <UART_SetConfig+0x5a6>
 800338c:	2310      	movs	r3, #16
 800338e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003392:	e00e      	b.n	80033b2 <UART_SetConfig+0x5a6>
 8003394:	2320      	movs	r3, #32
 8003396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800339a:	e00a      	b.n	80033b2 <UART_SetConfig+0x5a6>
 800339c:	2340      	movs	r3, #64	@ 0x40
 800339e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033a2:	e006      	b.n	80033b2 <UART_SetConfig+0x5a6>
 80033a4:	2380      	movs	r3, #128	@ 0x80
 80033a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033aa:	e002      	b.n	80033b2 <UART_SetConfig+0x5a6>
 80033ac:	2380      	movs	r3, #128	@ 0x80
 80033ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a3f      	ldr	r2, [pc, #252]	@ (80034b4 <UART_SetConfig+0x6a8>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	f040 80f8 	bne.w	80035ae <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80033be:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80033c2:	2b20      	cmp	r3, #32
 80033c4:	dc46      	bgt.n	8003454 <UART_SetConfig+0x648>
 80033c6:	2b02      	cmp	r3, #2
 80033c8:	f2c0 8082 	blt.w	80034d0 <UART_SetConfig+0x6c4>
 80033cc:	3b02      	subs	r3, #2
 80033ce:	2b1e      	cmp	r3, #30
 80033d0:	d87e      	bhi.n	80034d0 <UART_SetConfig+0x6c4>
 80033d2:	a201      	add	r2, pc, #4	@ (adr r2, 80033d8 <UART_SetConfig+0x5cc>)
 80033d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033d8:	0800345b 	.word	0x0800345b
 80033dc:	080034d1 	.word	0x080034d1
 80033e0:	08003463 	.word	0x08003463
 80033e4:	080034d1 	.word	0x080034d1
 80033e8:	080034d1 	.word	0x080034d1
 80033ec:	080034d1 	.word	0x080034d1
 80033f0:	08003473 	.word	0x08003473
 80033f4:	080034d1 	.word	0x080034d1
 80033f8:	080034d1 	.word	0x080034d1
 80033fc:	080034d1 	.word	0x080034d1
 8003400:	080034d1 	.word	0x080034d1
 8003404:	080034d1 	.word	0x080034d1
 8003408:	080034d1 	.word	0x080034d1
 800340c:	080034d1 	.word	0x080034d1
 8003410:	08003483 	.word	0x08003483
 8003414:	080034d1 	.word	0x080034d1
 8003418:	080034d1 	.word	0x080034d1
 800341c:	080034d1 	.word	0x080034d1
 8003420:	080034d1 	.word	0x080034d1
 8003424:	080034d1 	.word	0x080034d1
 8003428:	080034d1 	.word	0x080034d1
 800342c:	080034d1 	.word	0x080034d1
 8003430:	080034d1 	.word	0x080034d1
 8003434:	080034d1 	.word	0x080034d1
 8003438:	080034d1 	.word	0x080034d1
 800343c:	080034d1 	.word	0x080034d1
 8003440:	080034d1 	.word	0x080034d1
 8003444:	080034d1 	.word	0x080034d1
 8003448:	080034d1 	.word	0x080034d1
 800344c:	080034d1 	.word	0x080034d1
 8003450:	080034c3 	.word	0x080034c3
 8003454:	2b40      	cmp	r3, #64	@ 0x40
 8003456:	d037      	beq.n	80034c8 <UART_SetConfig+0x6bc>
 8003458:	e03a      	b.n	80034d0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800345a:	f7ff f9bf 	bl	80027dc <HAL_RCCEx_GetD3PCLK1Freq>
 800345e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003460:	e03c      	b.n	80034dc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003462:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003466:	4618      	mov	r0, r3
 8003468:	f7ff f9ce 	bl	8002808 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800346c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800346e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003470:	e034      	b.n	80034dc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003472:	f107 0318 	add.w	r3, r7, #24
 8003476:	4618      	mov	r0, r3
 8003478:	f7ff fb1a 	bl	8002ab0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800347c:	69fb      	ldr	r3, [r7, #28]
 800347e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003480:	e02c      	b.n	80034dc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003482:	4b09      	ldr	r3, [pc, #36]	@ (80034a8 <UART_SetConfig+0x69c>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 0320 	and.w	r3, r3, #32
 800348a:	2b00      	cmp	r3, #0
 800348c:	d016      	beq.n	80034bc <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800348e:	4b06      	ldr	r3, [pc, #24]	@ (80034a8 <UART_SetConfig+0x69c>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	08db      	lsrs	r3, r3, #3
 8003494:	f003 0303 	and.w	r3, r3, #3
 8003498:	4a07      	ldr	r2, [pc, #28]	@ (80034b8 <UART_SetConfig+0x6ac>)
 800349a:	fa22 f303 	lsr.w	r3, r2, r3
 800349e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80034a0:	e01c      	b.n	80034dc <UART_SetConfig+0x6d0>
 80034a2:	bf00      	nop
 80034a4:	40011400 	.word	0x40011400
 80034a8:	58024400 	.word	0x58024400
 80034ac:	40007800 	.word	0x40007800
 80034b0:	40007c00 	.word	0x40007c00
 80034b4:	58000c00 	.word	0x58000c00
 80034b8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80034bc:	4b9d      	ldr	r3, [pc, #628]	@ (8003734 <UART_SetConfig+0x928>)
 80034be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80034c0:	e00c      	b.n	80034dc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80034c2:	4b9d      	ldr	r3, [pc, #628]	@ (8003738 <UART_SetConfig+0x92c>)
 80034c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80034c6:	e009      	b.n	80034dc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80034ce:	e005      	b.n	80034dc <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80034d0:	2300      	movs	r3, #0
 80034d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80034da:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80034dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034de:	2b00      	cmp	r3, #0
 80034e0:	f000 81de 	beq.w	80038a0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e8:	4a94      	ldr	r2, [pc, #592]	@ (800373c <UART_SetConfig+0x930>)
 80034ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80034ee:	461a      	mov	r2, r3
 80034f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80034f6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	685a      	ldr	r2, [r3, #4]
 80034fc:	4613      	mov	r3, r2
 80034fe:	005b      	lsls	r3, r3, #1
 8003500:	4413      	add	r3, r2
 8003502:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003504:	429a      	cmp	r2, r3
 8003506:	d305      	bcc.n	8003514 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800350e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003510:	429a      	cmp	r2, r3
 8003512:	d903      	bls.n	800351c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800351a:	e1c1      	b.n	80038a0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800351c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800351e:	2200      	movs	r2, #0
 8003520:	60bb      	str	r3, [r7, #8]
 8003522:	60fa      	str	r2, [r7, #12]
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003528:	4a84      	ldr	r2, [pc, #528]	@ (800373c <UART_SetConfig+0x930>)
 800352a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800352e:	b29b      	uxth	r3, r3
 8003530:	2200      	movs	r2, #0
 8003532:	603b      	str	r3, [r7, #0]
 8003534:	607a      	str	r2, [r7, #4]
 8003536:	e9d7 2300 	ldrd	r2, r3, [r7]
 800353a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800353e:	f7fc fecb 	bl	80002d8 <__aeabi_uldivmod>
 8003542:	4602      	mov	r2, r0
 8003544:	460b      	mov	r3, r1
 8003546:	4610      	mov	r0, r2
 8003548:	4619      	mov	r1, r3
 800354a:	f04f 0200 	mov.w	r2, #0
 800354e:	f04f 0300 	mov.w	r3, #0
 8003552:	020b      	lsls	r3, r1, #8
 8003554:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003558:	0202      	lsls	r2, r0, #8
 800355a:	6979      	ldr	r1, [r7, #20]
 800355c:	6849      	ldr	r1, [r1, #4]
 800355e:	0849      	lsrs	r1, r1, #1
 8003560:	2000      	movs	r0, #0
 8003562:	460c      	mov	r4, r1
 8003564:	4605      	mov	r5, r0
 8003566:	eb12 0804 	adds.w	r8, r2, r4
 800356a:	eb43 0905 	adc.w	r9, r3, r5
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	2200      	movs	r2, #0
 8003574:	469a      	mov	sl, r3
 8003576:	4693      	mov	fp, r2
 8003578:	4652      	mov	r2, sl
 800357a:	465b      	mov	r3, fp
 800357c:	4640      	mov	r0, r8
 800357e:	4649      	mov	r1, r9
 8003580:	f7fc feaa 	bl	80002d8 <__aeabi_uldivmod>
 8003584:	4602      	mov	r2, r0
 8003586:	460b      	mov	r3, r1
 8003588:	4613      	mov	r3, r2
 800358a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800358c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800358e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003592:	d308      	bcc.n	80035a6 <UART_SetConfig+0x79a>
 8003594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003596:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800359a:	d204      	bcs.n	80035a6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80035a2:	60da      	str	r2, [r3, #12]
 80035a4:	e17c      	b.n	80038a0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80035ac:	e178      	b.n	80038a0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	69db      	ldr	r3, [r3, #28]
 80035b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035b6:	f040 80c5 	bne.w	8003744 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80035ba:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80035be:	2b20      	cmp	r3, #32
 80035c0:	dc48      	bgt.n	8003654 <UART_SetConfig+0x848>
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	db7b      	blt.n	80036be <UART_SetConfig+0x8b2>
 80035c6:	2b20      	cmp	r3, #32
 80035c8:	d879      	bhi.n	80036be <UART_SetConfig+0x8b2>
 80035ca:	a201      	add	r2, pc, #4	@ (adr r2, 80035d0 <UART_SetConfig+0x7c4>)
 80035cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035d0:	0800365b 	.word	0x0800365b
 80035d4:	08003663 	.word	0x08003663
 80035d8:	080036bf 	.word	0x080036bf
 80035dc:	080036bf 	.word	0x080036bf
 80035e0:	0800366b 	.word	0x0800366b
 80035e4:	080036bf 	.word	0x080036bf
 80035e8:	080036bf 	.word	0x080036bf
 80035ec:	080036bf 	.word	0x080036bf
 80035f0:	0800367b 	.word	0x0800367b
 80035f4:	080036bf 	.word	0x080036bf
 80035f8:	080036bf 	.word	0x080036bf
 80035fc:	080036bf 	.word	0x080036bf
 8003600:	080036bf 	.word	0x080036bf
 8003604:	080036bf 	.word	0x080036bf
 8003608:	080036bf 	.word	0x080036bf
 800360c:	080036bf 	.word	0x080036bf
 8003610:	0800368b 	.word	0x0800368b
 8003614:	080036bf 	.word	0x080036bf
 8003618:	080036bf 	.word	0x080036bf
 800361c:	080036bf 	.word	0x080036bf
 8003620:	080036bf 	.word	0x080036bf
 8003624:	080036bf 	.word	0x080036bf
 8003628:	080036bf 	.word	0x080036bf
 800362c:	080036bf 	.word	0x080036bf
 8003630:	080036bf 	.word	0x080036bf
 8003634:	080036bf 	.word	0x080036bf
 8003638:	080036bf 	.word	0x080036bf
 800363c:	080036bf 	.word	0x080036bf
 8003640:	080036bf 	.word	0x080036bf
 8003644:	080036bf 	.word	0x080036bf
 8003648:	080036bf 	.word	0x080036bf
 800364c:	080036bf 	.word	0x080036bf
 8003650:	080036b1 	.word	0x080036b1
 8003654:	2b40      	cmp	r3, #64	@ 0x40
 8003656:	d02e      	beq.n	80036b6 <UART_SetConfig+0x8aa>
 8003658:	e031      	b.n	80036be <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800365a:	f7ff f893 	bl	8002784 <HAL_RCC_GetPCLK1Freq>
 800365e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003660:	e033      	b.n	80036ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003662:	f7ff f8a5 	bl	80027b0 <HAL_RCC_GetPCLK2Freq>
 8003666:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003668:	e02f      	b.n	80036ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800366a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800366e:	4618      	mov	r0, r3
 8003670:	f7ff f8ca 	bl	8002808 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8003674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003676:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003678:	e027      	b.n	80036ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800367a:	f107 0318 	add.w	r3, r7, #24
 800367e:	4618      	mov	r0, r3
 8003680:	f7ff fa16 	bl	8002ab0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003688:	e01f      	b.n	80036ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800368a:	4b2d      	ldr	r3, [pc, #180]	@ (8003740 <UART_SetConfig+0x934>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0320 	and.w	r3, r3, #32
 8003692:	2b00      	cmp	r3, #0
 8003694:	d009      	beq.n	80036aa <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8003696:	4b2a      	ldr	r3, [pc, #168]	@ (8003740 <UART_SetConfig+0x934>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	08db      	lsrs	r3, r3, #3
 800369c:	f003 0303 	and.w	r3, r3, #3
 80036a0:	4a24      	ldr	r2, [pc, #144]	@ (8003734 <UART_SetConfig+0x928>)
 80036a2:	fa22 f303 	lsr.w	r3, r2, r3
 80036a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80036a8:	e00f      	b.n	80036ca <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80036aa:	4b22      	ldr	r3, [pc, #136]	@ (8003734 <UART_SetConfig+0x928>)
 80036ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80036ae:	e00c      	b.n	80036ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80036b0:	4b21      	ldr	r3, [pc, #132]	@ (8003738 <UART_SetConfig+0x92c>)
 80036b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80036b4:	e009      	b.n	80036ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80036ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80036bc:	e005      	b.n	80036ca <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80036be:	2300      	movs	r3, #0
 80036c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80036c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80036ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	f000 80e7 	beq.w	80038a0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d6:	4a19      	ldr	r2, [pc, #100]	@ (800373c <UART_SetConfig+0x930>)
 80036d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80036dc:	461a      	mov	r2, r3
 80036de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80036e4:	005a      	lsls	r2, r3, #1
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	085b      	lsrs	r3, r3, #1
 80036ec:	441a      	add	r2, r3
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80036f6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036fa:	2b0f      	cmp	r3, #15
 80036fc:	d916      	bls.n	800372c <UART_SetConfig+0x920>
 80036fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003700:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003704:	d212      	bcs.n	800372c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003708:	b29b      	uxth	r3, r3
 800370a:	f023 030f 	bic.w	r3, r3, #15
 800370e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003712:	085b      	lsrs	r3, r3, #1
 8003714:	b29b      	uxth	r3, r3
 8003716:	f003 0307 	and.w	r3, r3, #7
 800371a:	b29a      	uxth	r2, r3
 800371c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800371e:	4313      	orrs	r3, r2
 8003720:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8003728:	60da      	str	r2, [r3, #12]
 800372a:	e0b9      	b.n	80038a0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8003732:	e0b5      	b.n	80038a0 <UART_SetConfig+0xa94>
 8003734:	03d09000 	.word	0x03d09000
 8003738:	003d0900 	.word	0x003d0900
 800373c:	08003da8 	.word	0x08003da8
 8003740:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8003744:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003748:	2b20      	cmp	r3, #32
 800374a:	dc49      	bgt.n	80037e0 <UART_SetConfig+0x9d4>
 800374c:	2b00      	cmp	r3, #0
 800374e:	db7c      	blt.n	800384a <UART_SetConfig+0xa3e>
 8003750:	2b20      	cmp	r3, #32
 8003752:	d87a      	bhi.n	800384a <UART_SetConfig+0xa3e>
 8003754:	a201      	add	r2, pc, #4	@ (adr r2, 800375c <UART_SetConfig+0x950>)
 8003756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800375a:	bf00      	nop
 800375c:	080037e7 	.word	0x080037e7
 8003760:	080037ef 	.word	0x080037ef
 8003764:	0800384b 	.word	0x0800384b
 8003768:	0800384b 	.word	0x0800384b
 800376c:	080037f7 	.word	0x080037f7
 8003770:	0800384b 	.word	0x0800384b
 8003774:	0800384b 	.word	0x0800384b
 8003778:	0800384b 	.word	0x0800384b
 800377c:	08003807 	.word	0x08003807
 8003780:	0800384b 	.word	0x0800384b
 8003784:	0800384b 	.word	0x0800384b
 8003788:	0800384b 	.word	0x0800384b
 800378c:	0800384b 	.word	0x0800384b
 8003790:	0800384b 	.word	0x0800384b
 8003794:	0800384b 	.word	0x0800384b
 8003798:	0800384b 	.word	0x0800384b
 800379c:	08003817 	.word	0x08003817
 80037a0:	0800384b 	.word	0x0800384b
 80037a4:	0800384b 	.word	0x0800384b
 80037a8:	0800384b 	.word	0x0800384b
 80037ac:	0800384b 	.word	0x0800384b
 80037b0:	0800384b 	.word	0x0800384b
 80037b4:	0800384b 	.word	0x0800384b
 80037b8:	0800384b 	.word	0x0800384b
 80037bc:	0800384b 	.word	0x0800384b
 80037c0:	0800384b 	.word	0x0800384b
 80037c4:	0800384b 	.word	0x0800384b
 80037c8:	0800384b 	.word	0x0800384b
 80037cc:	0800384b 	.word	0x0800384b
 80037d0:	0800384b 	.word	0x0800384b
 80037d4:	0800384b 	.word	0x0800384b
 80037d8:	0800384b 	.word	0x0800384b
 80037dc:	0800383d 	.word	0x0800383d
 80037e0:	2b40      	cmp	r3, #64	@ 0x40
 80037e2:	d02e      	beq.n	8003842 <UART_SetConfig+0xa36>
 80037e4:	e031      	b.n	800384a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037e6:	f7fe ffcd 	bl	8002784 <HAL_RCC_GetPCLK1Freq>
 80037ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80037ec:	e033      	b.n	8003856 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80037ee:	f7fe ffdf 	bl	80027b0 <HAL_RCC_GetPCLK2Freq>
 80037f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80037f4:	e02f      	b.n	8003856 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80037f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80037fa:	4618      	mov	r0, r3
 80037fc:	f7ff f804 	bl	8002808 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8003800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003802:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003804:	e027      	b.n	8003856 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003806:	f107 0318 	add.w	r3, r7, #24
 800380a:	4618      	mov	r0, r3
 800380c:	f7ff f950 	bl	8002ab0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003814:	e01f      	b.n	8003856 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003816:	4b2d      	ldr	r3, [pc, #180]	@ (80038cc <UART_SetConfig+0xac0>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0320 	and.w	r3, r3, #32
 800381e:	2b00      	cmp	r3, #0
 8003820:	d009      	beq.n	8003836 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8003822:	4b2a      	ldr	r3, [pc, #168]	@ (80038cc <UART_SetConfig+0xac0>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	08db      	lsrs	r3, r3, #3
 8003828:	f003 0303 	and.w	r3, r3, #3
 800382c:	4a28      	ldr	r2, [pc, #160]	@ (80038d0 <UART_SetConfig+0xac4>)
 800382e:	fa22 f303 	lsr.w	r3, r2, r3
 8003832:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003834:	e00f      	b.n	8003856 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8003836:	4b26      	ldr	r3, [pc, #152]	@ (80038d0 <UART_SetConfig+0xac4>)
 8003838:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800383a:	e00c      	b.n	8003856 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800383c:	4b25      	ldr	r3, [pc, #148]	@ (80038d4 <UART_SetConfig+0xac8>)
 800383e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003840:	e009      	b.n	8003856 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003842:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003846:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003848:	e005      	b.n	8003856 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800384a:	2300      	movs	r3, #0
 800384c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8003854:	bf00      	nop
    }

    if (pclk != 0U)
 8003856:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003858:	2b00      	cmp	r3, #0
 800385a:	d021      	beq.n	80038a0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003860:	4a1d      	ldr	r2, [pc, #116]	@ (80038d8 <UART_SetConfig+0xacc>)
 8003862:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003866:	461a      	mov	r2, r3
 8003868:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800386a:	fbb3 f2f2 	udiv	r2, r3, r2
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	085b      	lsrs	r3, r3, #1
 8003874:	441a      	add	r2, r3
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	fbb2 f3f3 	udiv	r3, r2, r3
 800387e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003882:	2b0f      	cmp	r3, #15
 8003884:	d909      	bls.n	800389a <UART_SetConfig+0xa8e>
 8003886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003888:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800388c:	d205      	bcs.n	800389a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800388e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003890:	b29a      	uxth	r2, r3
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	60da      	str	r2, [r3, #12]
 8003898:	e002      	b.n	80038a0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	2201      	movs	r2, #1
 80038a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	2201      	movs	r2, #1
 80038ac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	2200      	movs	r2, #0
 80038b4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	2200      	movs	r2, #0
 80038ba:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80038bc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	3748      	adds	r7, #72	@ 0x48
 80038c4:	46bd      	mov	sp, r7
 80038c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80038ca:	bf00      	nop
 80038cc:	58024400 	.word	0x58024400
 80038d0:	03d09000 	.word	0x03d09000
 80038d4:	003d0900 	.word	0x003d0900
 80038d8:	08003da8 	.word	0x08003da8

080038dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038e8:	f003 0308 	and.w	r3, r3, #8
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d00a      	beq.n	8003906 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	430a      	orrs	r2, r1
 8003904:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800390a:	f003 0301 	and.w	r3, r3, #1
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00a      	beq.n	8003928 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	430a      	orrs	r2, r1
 8003926:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800392c:	f003 0302 	and.w	r3, r3, #2
 8003930:	2b00      	cmp	r3, #0
 8003932:	d00a      	beq.n	800394a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	430a      	orrs	r2, r1
 8003948:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800394e:	f003 0304 	and.w	r3, r3, #4
 8003952:	2b00      	cmp	r3, #0
 8003954:	d00a      	beq.n	800396c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	430a      	orrs	r2, r1
 800396a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003970:	f003 0310 	and.w	r3, r3, #16
 8003974:	2b00      	cmp	r3, #0
 8003976:	d00a      	beq.n	800398e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	430a      	orrs	r2, r1
 800398c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003992:	f003 0320 	and.w	r3, r3, #32
 8003996:	2b00      	cmp	r3, #0
 8003998:	d00a      	beq.n	80039b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	430a      	orrs	r2, r1
 80039ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d01a      	beq.n	80039f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	430a      	orrs	r2, r1
 80039d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80039da:	d10a      	bne.n	80039f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	430a      	orrs	r2, r1
 80039f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d00a      	beq.n	8003a14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	430a      	orrs	r2, r1
 8003a12:	605a      	str	r2, [r3, #4]
  }
}
 8003a14:	bf00      	nop
 8003a16:	370c      	adds	r7, #12
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr

08003a20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b098      	sub	sp, #96	@ 0x60
 8003a24:	af02      	add	r7, sp, #8
 8003a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003a30:	f7fd face 	bl	8000fd0 <HAL_GetTick>
 8003a34:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0308 	and.w	r3, r3, #8
 8003a40:	2b08      	cmp	r3, #8
 8003a42:	d12f      	bne.n	8003aa4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a44:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003a48:	9300      	str	r3, [sp, #0]
 8003a4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f000 f88e 	bl	8003b74 <UART_WaitOnFlagUntilTimeout>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d022      	beq.n	8003aa4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a66:	e853 3f00 	ldrex	r3, [r3]
 8003a6a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003a6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a72:	653b      	str	r3, [r7, #80]	@ 0x50
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	461a      	mov	r2, r3
 8003a7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a7e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003a82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003a84:	e841 2300 	strex	r3, r2, [r1]
 8003a88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003a8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d1e6      	bne.n	8003a5e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2220      	movs	r2, #32
 8003a94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e063      	b.n	8003b6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0304 	and.w	r3, r3, #4
 8003aae:	2b04      	cmp	r3, #4
 8003ab0:	d149      	bne.n	8003b46 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ab2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003ab6:	9300      	str	r3, [sp, #0]
 8003ab8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003aba:	2200      	movs	r2, #0
 8003abc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f000 f857 	bl	8003b74 <UART_WaitOnFlagUntilTimeout>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d03c      	beq.n	8003b46 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad4:	e853 3f00 	ldrex	r3, [r3]
 8003ad8:	623b      	str	r3, [r7, #32]
   return(result);
 8003ada:	6a3b      	ldr	r3, [r7, #32]
 8003adc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ae0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003aea:	633b      	str	r3, [r7, #48]	@ 0x30
 8003aec:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003af0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003af2:	e841 2300 	strex	r3, r2, [r1]
 8003af6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d1e6      	bne.n	8003acc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	3308      	adds	r3, #8
 8003b04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	e853 3f00 	ldrex	r3, [r3]
 8003b0c:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	f023 0301 	bic.w	r3, r3, #1
 8003b14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	3308      	adds	r3, #8
 8003b1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b1e:	61fa      	str	r2, [r7, #28]
 8003b20:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b22:	69b9      	ldr	r1, [r7, #24]
 8003b24:	69fa      	ldr	r2, [r7, #28]
 8003b26:	e841 2300 	strex	r3, r2, [r1]
 8003b2a:	617b      	str	r3, [r7, #20]
   return(result);
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d1e5      	bne.n	8003afe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2220      	movs	r2, #32
 8003b36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	e012      	b.n	8003b6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2220      	movs	r2, #32
 8003b4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2220      	movs	r2, #32
 8003b52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003b6a:	2300      	movs	r3, #0
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3758      	adds	r7, #88	@ 0x58
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}

08003b74 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b084      	sub	sp, #16
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	60b9      	str	r1, [r7, #8]
 8003b7e:	603b      	str	r3, [r7, #0]
 8003b80:	4613      	mov	r3, r2
 8003b82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b84:	e04f      	b.n	8003c26 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b86:	69bb      	ldr	r3, [r7, #24]
 8003b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b8c:	d04b      	beq.n	8003c26 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b8e:	f7fd fa1f 	bl	8000fd0 <HAL_GetTick>
 8003b92:	4602      	mov	r2, r0
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	1ad3      	subs	r3, r2, r3
 8003b98:	69ba      	ldr	r2, [r7, #24]
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d302      	bcc.n	8003ba4 <UART_WaitOnFlagUntilTimeout+0x30>
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d101      	bne.n	8003ba8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003ba4:	2303      	movs	r3, #3
 8003ba6:	e04e      	b.n	8003c46 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 0304 	and.w	r3, r3, #4
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d037      	beq.n	8003c26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	2b80      	cmp	r3, #128	@ 0x80
 8003bba:	d034      	beq.n	8003c26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	2b40      	cmp	r3, #64	@ 0x40
 8003bc0:	d031      	beq.n	8003c26 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	69db      	ldr	r3, [r3, #28]
 8003bc8:	f003 0308 	and.w	r3, r3, #8
 8003bcc:	2b08      	cmp	r3, #8
 8003bce:	d110      	bne.n	8003bf2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2208      	movs	r2, #8
 8003bd6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003bd8:	68f8      	ldr	r0, [r7, #12]
 8003bda:	f000 f839 	bl	8003c50 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2208      	movs	r2, #8
 8003be2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e029      	b.n	8003c46 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	69db      	ldr	r3, [r3, #28]
 8003bf8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bfc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c00:	d111      	bne.n	8003c26 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003c0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c0c:	68f8      	ldr	r0, [r7, #12]
 8003c0e:	f000 f81f 	bl	8003c50 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2220      	movs	r2, #32
 8003c16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e00f      	b.n	8003c46 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	69da      	ldr	r2, [r3, #28]
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	4013      	ands	r3, r2
 8003c30:	68ba      	ldr	r2, [r7, #8]
 8003c32:	429a      	cmp	r2, r3
 8003c34:	bf0c      	ite	eq
 8003c36:	2301      	moveq	r3, #1
 8003c38:	2300      	movne	r3, #0
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	79fb      	ldrb	r3, [r7, #7]
 8003c40:	429a      	cmp	r2, r3
 8003c42:	d0a0      	beq.n	8003b86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c44:	2300      	movs	r3, #0
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3710      	adds	r7, #16
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
	...

08003c50 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b095      	sub	sp, #84	@ 0x54
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c60:	e853 3f00 	ldrex	r3, [r3]
 8003c64:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c68:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	461a      	mov	r2, r3
 8003c74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c76:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c78:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c7a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003c7c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003c7e:	e841 2300 	strex	r3, r2, [r1]
 8003c82:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003c84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d1e6      	bne.n	8003c58 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	3308      	adds	r3, #8
 8003c90:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c92:	6a3b      	ldr	r3, [r7, #32]
 8003c94:	e853 3f00 	ldrex	r3, [r3]
 8003c98:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c9a:	69fa      	ldr	r2, [r7, #28]
 8003c9c:	4b1e      	ldr	r3, [pc, #120]	@ (8003d18 <UART_EndRxTransfer+0xc8>)
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	3308      	adds	r3, #8
 8003ca8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003caa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003cac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003cb0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cb2:	e841 2300 	strex	r3, r2, [r1]
 8003cb6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d1e5      	bne.n	8003c8a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d118      	bne.n	8003cf8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	e853 3f00 	ldrex	r3, [r3]
 8003cd2:	60bb      	str	r3, [r7, #8]
   return(result);
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	f023 0310 	bic.w	r3, r3, #16
 8003cda:	647b      	str	r3, [r7, #68]	@ 0x44
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ce4:	61bb      	str	r3, [r7, #24]
 8003ce6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ce8:	6979      	ldr	r1, [r7, #20]
 8003cea:	69ba      	ldr	r2, [r7, #24]
 8003cec:	e841 2300 	strex	r3, r2, [r1]
 8003cf0:	613b      	str	r3, [r7, #16]
   return(result);
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d1e6      	bne.n	8003cc6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2220      	movs	r2, #32
 8003cfc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003d0c:	bf00      	nop
 8003d0e:	3754      	adds	r7, #84	@ 0x54
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr
 8003d18:	effffffe 	.word	0xeffffffe

08003d1c <memset>:
 8003d1c:	4402      	add	r2, r0
 8003d1e:	4603      	mov	r3, r0
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d100      	bne.n	8003d26 <memset+0xa>
 8003d24:	4770      	bx	lr
 8003d26:	f803 1b01 	strb.w	r1, [r3], #1
 8003d2a:	e7f9      	b.n	8003d20 <memset+0x4>

08003d2c <__libc_init_array>:
 8003d2c:	b570      	push	{r4, r5, r6, lr}
 8003d2e:	4d0d      	ldr	r5, [pc, #52]	@ (8003d64 <__libc_init_array+0x38>)
 8003d30:	4c0d      	ldr	r4, [pc, #52]	@ (8003d68 <__libc_init_array+0x3c>)
 8003d32:	1b64      	subs	r4, r4, r5
 8003d34:	10a4      	asrs	r4, r4, #2
 8003d36:	2600      	movs	r6, #0
 8003d38:	42a6      	cmp	r6, r4
 8003d3a:	d109      	bne.n	8003d50 <__libc_init_array+0x24>
 8003d3c:	4d0b      	ldr	r5, [pc, #44]	@ (8003d6c <__libc_init_array+0x40>)
 8003d3e:	4c0c      	ldr	r4, [pc, #48]	@ (8003d70 <__libc_init_array+0x44>)
 8003d40:	f000 f818 	bl	8003d74 <_init>
 8003d44:	1b64      	subs	r4, r4, r5
 8003d46:	10a4      	asrs	r4, r4, #2
 8003d48:	2600      	movs	r6, #0
 8003d4a:	42a6      	cmp	r6, r4
 8003d4c:	d105      	bne.n	8003d5a <__libc_init_array+0x2e>
 8003d4e:	bd70      	pop	{r4, r5, r6, pc}
 8003d50:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d54:	4798      	blx	r3
 8003d56:	3601      	adds	r6, #1
 8003d58:	e7ee      	b.n	8003d38 <__libc_init_array+0xc>
 8003d5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d5e:	4798      	blx	r3
 8003d60:	3601      	adds	r6, #1
 8003d62:	e7f2      	b.n	8003d4a <__libc_init_array+0x1e>
 8003d64:	08003dc8 	.word	0x08003dc8
 8003d68:	08003dc8 	.word	0x08003dc8
 8003d6c:	08003dc8 	.word	0x08003dc8
 8003d70:	08003dcc 	.word	0x08003dcc

08003d74 <_init>:
 8003d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d76:	bf00      	nop
 8003d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d7a:	bc08      	pop	{r3}
 8003d7c:	469e      	mov	lr, r3
 8003d7e:	4770      	bx	lr

08003d80 <_fini>:
 8003d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d82:	bf00      	nop
 8003d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d86:	bc08      	pop	{r3}
 8003d88:	469e      	mov	lr, r3
 8003d8a:	4770      	bx	lr
