Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Feb  6 00:04:38 2021
| Host         : Ponce-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file MCD_MCM_control_sets_placed.rpt
| Design       : MCD_MCM
| Device       : xc7a12ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |              11 |            2 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              41 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+--------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                   Enable Signal                  |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+--------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  REGITROX/OUTRX_reg[3]_0                         |                                                  | REGITROX/EQ0_inferred__0/i__carry |                1 |              1 |         1.00 |
|  COMPARACION/MAX_reg/G0                          |                                                  |                                   |                1 |              1 |         1.00 |
|  UNIDADDECONTROL/FSM_onehot_PRESENT_S[2]_i_1_n_0 |                                                  |                                   |                1 |              2 |         2.00 |
|  CLK0_IBUF_BUFG                                  | UNIDADDECONTROL/E[0]                             | CLR0_IBUF                         |                2 |              8 |         4.00 |
|  CLK0_IBUF_BUFG                                  | UNIDADDECONTROL/FSM_onehot_PRESENT_S_reg[6]_0[0] | CLR0_IBUF                         |                3 |              8 |         2.67 |
|  CLK0_IBUF_BUFG                                  | UNIDADDECONTROL/Q[1]                             | CLR0_IBUF                         |                3 |              8 |         2.67 |
|  CLK0_IBUF_BUFG                                  |                                                  | CLR0_IBUF                         |                2 |             11 |         5.50 |
|  CLK0_IBUF_BUFG                                  | UNIDADDECONTROL/Q[0]                             | CLR0_IBUF                         |                5 |             17 |         3.40 |
+--------------------------------------------------+--------------------------------------------------+-----------------------------------+------------------+----------------+--------------+


