{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.12292",
   "Default View_TopLeft":"1464,1080",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4_pl -pg 1 -lvl 8 -x 9850 -y 1150 -defaultsOSRD
preplace port lmk_clk1 -pg 1 -lvl 0 -x -150 -y 1380 -defaultsOSRD
preplace port lmk_clk2 -pg 1 -lvl 0 -x -150 -y 1350 -defaultsOSRD
preplace port sys_clk_ddr4 -pg 1 -lvl 0 -x -150 -y 1570 -defaultsOSRD
preplace port sysref_in -pg 1 -lvl 0 -x -150 -y 850 -defaultsOSRD
preplace port adc0_clk -pg 1 -lvl 0 -x -150 -y 380 -defaultsOSRD
preplace port vin0_01 -pg 1 -lvl 0 -x -150 -y 570 -defaultsOSRD
preplace port vin0_23 -pg 1 -lvl 0 -x -150 -y 600 -defaultsOSRD
preplace port adc2_clk -pg 1 -lvl 0 -x -150 -y 410 -defaultsOSRD
preplace port vin2_01 -pg 1 -lvl 0 -x -150 -y 630 -defaultsOSRD
preplace port vin2_23 -pg 1 -lvl 0 -x -150 -y 660 -defaultsOSRD
preplace port dac0_clk -pg 1 -lvl 0 -x -150 -y 440 -defaultsOSRD
preplace port vout00 -pg 1 -lvl 8 -x 9850 -y 500 -defaultsOSRD
preplace port vout02 -pg 1 -lvl 8 -x 9850 -y 530 -defaultsOSRD
preplace port dac2_clk -pg 1 -lvl 0 -x -150 -y 470 -defaultsOSRD
preplace port vout20 -pg 1 -lvl 8 -x 9850 -y 560 -defaultsOSRD
preplace port vout22 -pg 1 -lvl 8 -x 9850 -y 590 -defaultsOSRD
preplace port port-id_ddr4_led -pg 1 -lvl 8 -x 9850 -y 1180 -defaultsOSRD
preplace portBus gpio_test -pg 1 -lvl 8 -x 9850 -y 1360 -defaultsOSRD
preplace portBus lmk_rst -pg 1 -lvl 8 -x 9850 -y 1460 -defaultsOSRD
preplace inst adc_path -pg 1 -lvl 2 -x 799 -y 2320 -defaultsOSRD
preplace inst clocktreeMTS -pg 1 -lvl 5 -x 8732 -y 1150 -defaultsOSRD
preplace inst dac_path -pg 1 -lvl 2 -x 799 -y 724 -defaultsOSRD
preplace inst reset_block -pg 1 -lvl 1 -x 180 -y 1250 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 7 -x 9570 -y 1290 -defaultsOSRD
preplace inst irq_concat -pg 1 -lvl 2 -x 799 -y 2872 -defaultsOSRD
preplace inst ps8_axi_periph -pg 1 -lvl 4 -x 8097 -y 470 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 6 -x 9176 -y 1300 -defaultsOSRD
preplace inst usp_rf_data_converter_0 -pg 1 -lvl 7 -x 9570 -y 610 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 7 -x 9570 -y 200 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 6 -x 9176 -y 330 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 6 -x 9176 -y 230 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 7 -x 9570 -y 1540 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 7 -x 9570 -y 1440 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 3 -x 7177 -y 940 -defaultsOSRD
preplace inst adc_path|mem -pg 1 -lvl 4 -x 1829 -y 2400 -defaultsOSRD
preplace inst adc_path|soft_reset -pg 1 -lvl 1 -x 899 -y 2400 -defaultsOSRD
preplace inst adc_path|axi_dma_0 -pg 1 -lvl 5 -x 2189 -y 2540 -defaultsOSRD
preplace inst adc_path|axis_combiner_0 -pg 1 -lvl 2 -x 1229 -y 2330 -defaultsOSRD
preplace inst adc_path|axis_flow_ctrl_0 -pg 1 -lvl 3 -x 1569 -y 2300 -defaultsOSRD
preplace inst adc_path|smartconnect_0 -pg 1 -lvl 6 -x 2559 -y 2540 -defaultsOSRD
preplace inst adc_path|xlconstant_0 -pg 1 -lvl 4 -x 1829 -y 2560 -defaultsOSRD
preplace inst dac_path|mem -pg 1 -lvl 2 -x 1419 -y 896 -defaultsOSRD
preplace inst dac_path|soft_reset -pg 1 -lvl 1 -x 959 -y 924 -defaultsOSRD
preplace inst dac_path|axi_dma_0 -pg 1 -lvl 1 -x 959 -y 704 -defaultsOSRD
preplace inst dac_path|smartconnect_0 -pg 1 -lvl 2 -x 1419 -y 694 -defaultsOSRD
preplace inst dac_path|mem|axis_broadcaster_1 -pg 1 -lvl 7 -x 3289 -y 906 -defaultsOSRD
preplace inst dac_path|mem|axis_broadcaster_2 -pg 1 -lvl 8 -x 3629 -y 936 -defaultsOSRD
preplace inst dac_path|mem|axis_data_fifo_0 -pg 1 -lvl 3 -x 2009 -y 1086 -defaultsOSRD
preplace inst dac_path|mem|axis_data_fifo_1 -pg 1 -lvl 3 -x 2009 -y 1366 -defaultsOSRD
preplace inst dac_path|mem|axis_data_fifo_2 -pg 1 -lvl 5 -x 2599 -y 1236 -defaultsOSRD
preplace inst dac_path|mem|axis_register_slice_0 -pg 1 -lvl 6 -x 2899 -y 1256 -defaultsOSRD
preplace inst dac_path|mem|control_tready -pg 1 -lvl 7 -x 3289 -y 1136 -defaultsOSRD
preplace inst dac_path|mem|control_tvalid -pg 1 -lvl 6 -x 2899 -y 1076 -defaultsOSRD
preplace inst dac_path|mem|dac_strm_mux -pg 1 -lvl 4 -x 2309 -y 1216 -defaultsOSRD
preplace inst dac_path|mem|xlslice_0 -pg 1 -lvl 3 -x 2009 -y 1226 -defaultsOSRD
preplace inst dac_path|mem|axis_register_slice_1 -pg 1 -lvl 1 -x 1489 -y 1306 -defaultsOSRD
preplace inst dac_path|mem|axis_clock_converter_0 -pg 1 -lvl 2 -x 1749 -y 1346 -defaultsOSRD
preplace netloc adc_control_1 1 1 5 450 30 NJ 30 NJ 30 NJ 30 8890
preplace netloc adc_path_s2mm_introut 1 1 2 540 2670 4070
preplace netloc clk_block_BUFG_O 1 0 7 -60 50 NJ 50 NJ 50 NJ 50 NJ 50 8980 1190 9350
preplace netloc clk_block_clk_out2 1 0 7 -30 1360 360 60 NJ 60 NJ 60 NJ 60 8920 780 9400
preplace netloc clocktreeMTS_interrupt 1 1 5 440 110 NJ 110 NJ 110 NJ 110 8910
preplace netloc clocktreeMTS_locked 1 0 6 -50 190 NJ 190 NJ 190 NJ 190 8270J 200 8900
preplace netloc clocktreeMTS_user_sysref 1 5 2 8970 740 9400J
preplace netloc dac_control_1 1 1 5 520 200 NJ 200 NJ 200 8260J 210 8880
preplace netloc dac_path_mm2s_introut 1 1 2 470 544 4070
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 0 8 -30 1120 430 524 4150 120 NJ 120 NJ 120 8960 120 NJ 120 9780
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 0 8 -80 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 9790
preplace netloc ddr4_0_c0_init_calib_complete 1 7 1 9830J 1180n
preplace netloc reset_block_Res 1 1 6 320J 90 NJ 90 NJ 90 NJ 90 NJ 90 9370
preplace netloc reset_block_peripheral_aresetn1 1 1 6 400 130 NJ 130 NJ 130 8290J 140 NJ 140 9320
preplace netloc rst_ddr4_200M_peripheral_aresetn 1 1 6 370 140 NJ 140 NJ 140 8280J 190 8930 1400 9400
preplace netloc rst_ps8_100M_interconnect_aresetn 1 1 3 340J 454 NJ 454 7620
preplace netloc rst_ps8_100M_peripheral_aresetn 1 1 6 380 504 NJ 504 7630 240 8310 700 NJ 700 NJ
preplace netloc usp_rf_data_converter_0_irq 1 1 7 460 160 NJ 160 NJ 160 NJ 160 NJ 160 9340J 130 9770
preplace netloc xlconcat_0_dout 1 2 1 4150 1000n
preplace netloc xlconstant_0_dout 1 7 1 9740 200n
preplace netloc xlconstant_1_dout 1 6 1 9340 330n
preplace netloc xlconstant_2_dout 1 6 1 9380 230n
preplace netloc xlslice_0_Dout 1 7 1 9790J 1460n
preplace netloc xlslice_1_Dout 1 7 1 9780J 1360n
preplace netloc zynq_ultra_ps_e_0_emio_gpio_o 1 1 6 530 554 4100J 1060 7540 1060 8260 1260 8890J 1200 9320
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 7 -40 1130 420 534 4120 534 7640 1030 8410 1030 NJ 1030 9390J
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 4 -70 514 NJ 514 NJ 514 7530
preplace netloc S00_AXI_1 1 3 1 7590 330n
preplace netloc adc0_clk_1 1 0 7 NJ 380 420J 464 NJ 464 7620J 670 8340J 500 NJ 500 NJ
preplace netloc adc2_clk_1 1 0 7 NJ 410 380J 474 NJ 474 7600J 680 8350J 520 NJ 520 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 4110 724n
preplace netloc axi_interconnect_0_M01_AXI 1 2 4 4080J 40 NJ 40 NJ 40 8950
preplace netloc axi_interconnect_1_M00_AXI 1 2 1 4130 880n
preplace netloc axi_interconnect_1_M01_AXI 1 2 4 4140 1280 NJ 1280 NJ 1280 NJ
preplace netloc dac0_clk_1 1 0 7 NJ 440 350J 484 NJ 484 7610J 710 8380J 540 NJ 540 NJ
preplace netloc dac2_clk_1 1 0 7 NJ 470 330J 494 NJ 494 7580J 690 8370J 560 NJ 560 NJ
preplace netloc dac_path_DAC0_AXIS 1 2 5 4090 70 N 70 N 70 N 70 9400
preplace netloc dac_path_DAC1_AXIS 1 2 5 N 684 7560 700 8280 420 N 420 N
preplace netloc ddr4_0_C0_DDR4 1 7 1 9820J 1150n
preplace netloc lmk_clk1_1 1 0 5 -110J 210 NJ 210 NJ 210 NJ 210 8250J
preplace netloc lmk_clk2_1 1 0 5 -100J 220 NJ 220 NJ 220 NJ 220 8360J
preplace netloc ps8_axi_periph_M00_AXI 1 1 4 540 250 NJ 250 NJ 250 8260
preplace netloc ps8_axi_periph_M01_AXI 1 1 4 500 230 NJ 230 NJ 230 8290
preplace netloc ps8_axi_periph_M02_AXI 1 4 3 8300 130 NJ 130 9330J
preplace netloc ps8_axi_periph_M03_AXI 1 1 4 510 260 NJ 260 NJ 260 8270
preplace netloc ps8_axi_periph_M04_AXI 1 4 1 8320 510n
preplace netloc smartconnect_0_M00_AXI 1 6 1 9390 1260n
preplace netloc sys_clk_ddr4_1 1 0 5 -90J 270 NJ 270 NJ 270 NJ 270 8330J
preplace netloc sysref_in_0_1 1 0 7 -120J 150 NJ 150 NJ 150 NJ 150 NJ 150 NJ 150 9360J
preplace netloc usp_rf_data_converter_0_m00_axis 1 1 7 480 170 NJ 170 NJ 170 NJ 170 8930J 110 NJ 110 9760
preplace netloc usp_rf_data_converter_0_m20_axis 1 1 7 490 180 N 180 N 180 N 180 8940 170 9350 140 9750
preplace netloc usp_rf_data_converter_0_vout00 1 7 1 9800J 500n
preplace netloc usp_rf_data_converter_0_vout02 1 7 1 9810J 530n
preplace netloc usp_rf_data_converter_0_vout20 1 7 1 9820J 560n
preplace netloc usp_rf_data_converter_0_vout22 1 7 1 9830J 590n
preplace netloc vin0_01_1 1 0 7 NJ 570 350J 564 NJ 564 7570J 720 8390J 580 NJ 580 NJ
preplace netloc vin0_23_1 1 0 7 -130J 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 9390J
preplace netloc vin2_01_1 1 0 7 NJ 630 390J 574 NJ 574 7550J 730 8400J 620 NJ 620 NJ
preplace netloc vin2_23_1 1 0 7 NJ 660 410J 584 NJ 584 7540J 740 8410J 640 NJ 640 NJ
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 3 3 7560 1020 NJ 1020 8940J
preplace netloc adc_path|Din_1 1 0 1 739 2320n
preplace netloc adc_path|aclk_1 1 0 4 749 2300 1059 2230 1419 2170 1709J
preplace netloc adc_path|adc_control_1 1 0 3 729J 2220 NJ 2220 1379
preplace netloc adc_path|aresetn1_1 1 0 1 N 2400
preplace netloc adc_path|ddr4_0_c0_ddr4_ui_clk 1 0 6 739 2500 NJ 2500 NJ 2500 1699 2620 1949 2420 2419J
preplace netloc adc_path|dma_adc_0_s2mm_introut 1 5 2 2399 2620 NJ
preplace netloc adc_path|rst_ddr4_200M_peripheral_aresetn 1 0 6 709 2510 NJ 2510 NJ 2510 1709J 2500 1939J 2430 2409
preplace netloc adc_path|rst_ps8_100M_peripheral_aresetn 1 0 5 NJ 2610 NJ 2610 1439 2630 NJ 2630 1979J
preplace netloc adc_path|soft_reset_Res 1 1 3 1069 2440 NJ 2440 NJ
preplace netloc adc_path|util_vector_logic_1_Res 1 1 3 1079 2240 1399 2180 1689J
preplace netloc adc_path|xlconstant_0_dout 1 4 1 1959J 2530n
preplace netloc adc_path|zynq_ultra_ps_e_0_pl_clk0 1 0 5 NJ 2590 NJ 2590 1429 2620 1689J 2640 1969J
preplace netloc adc_path|Conn1 1 0 2 NJ 2240 1069
preplace netloc adc_path|Conn2 1 0 2 NJ 2260 1049
preplace netloc adc_path|Conn3 1 0 3 709J 2210 NJ 2210 1409
preplace netloc adc_path|axi_dma_0_M_AXI_S2MM 1 5 1 N 2520
preplace netloc adc_path|axis_combiner_0_M_AXIS 1 2 1 1389 2260n
preplace netloc adc_path|axis_data_fifo_1_M_AXIS 1 4 1 1969 2400n
preplace netloc adc_path|axis_flow_ctrl_0_m_axis 1 3 1 1699 2300n
preplace netloc adc_path|ps8_axi_periph_M01_AXI 1 0 5 719J 2490 NJ 2490 NJ 2490 NJ 2490 N
preplace netloc adc_path|smartconnect_0_M00_AXI 1 6 1 N 2530
preplace netloc adc_path|smartconnect_0_M01_AXI 1 6 1 2699 2510n
preplace netloc dac_path|Din_1 1 0 2 759 1306 N
preplace netloc dac_path|Op2_1 1 0 2 739J 1024 1149
preplace netloc dac_path|dac_resetn_1 1 0 1 N 924
preplace netloc dac_path|ddr4_0_c0_ddr4_ui_clk 1 0 2 769 794 1179
preplace netloc dac_path|dma_dac_0_mm2s_introut 1 1 2 1189 774 NJ
preplace netloc dac_path|m_axis_aclk_1 1 0 2 749 1296 1139
preplace netloc dac_path|rst_ddr4_200M_peripheral_aresetn 1 0 2 789 1014 1169
preplace netloc dac_path|rst_ps8_100M_peripheral_aresetn 1 0 1 779 734n
preplace netloc dac_path|util_vector_logic_0_Res 1 1 1 1159 914n
preplace netloc dac_path|util_vector_logic_1_Res 1 1 1 1129 934n
preplace netloc dac_path|zynq_ultra_ps_e_0_pl_clk0 1 0 1 729 694n
preplace netloc dac_path|Conn1 1 2 1 3899 664n
preplace netloc dac_path|Conn2 1 2 1 3919 684n
preplace netloc dac_path|axi_dma_0_M_AXI_MM2S 1 1 1 N 674
preplace netloc dac_path|dma_dac_0_M_AXIS_MM2S 1 1 1 1139 694n
preplace netloc dac_path|ps8_axi_periph_M00_AXI 1 0 1 N 674
preplace netloc dac_path|smartconnect_0_M00_AXI 1 2 1 3909 684n
preplace netloc dac_path|smartconnect_0_M01_AXI 1 2 1 N 704
preplace netloc dac_path|mem|Din_1 1 0 3 1359J 1226 NJ 1226 NJ
preplace netloc dac_path|mem|Op2_1 1 0 7 1349J 1006 NJ 1006 NJ 1006 NJ 1006 NJ 1006 2719 1006 3059J
preplace netloc dac_path|mem|axis_broadcaster_1_s_axis_tready 1 6 1 3119 886n
preplace netloc dac_path|mem|axis_register_slice_0_m_axis_tvalid 1 5 2 2749 1146 3049
preplace netloc dac_path|mem|ddr4_0_c0_ddr4_ui_clk 1 0 2 1369 1386 1609
preplace netloc dac_path|mem|m_axis_aclk_1 1 0 8 NJ 1406 1629 1446 1879 1166 2139 1306 2459 1156 2729 986 3099 1016 3469J
preplace netloc dac_path|mem|util_vector_logic_0_Res 1 0 8 NJ 1446 1619 1456 1869 1286 2129J 1316 2469 1316 2739 996 3109 1026 3479J
preplace netloc dac_path|mem|util_vector_logic_0_Res1 1 6 2 NJ 1276 3459
preplace netloc dac_path|mem|util_vector_logic_1_Res 1 0 2 1379 1396 1599
preplace netloc dac_path|mem|util_vector_logic_1_Res1 1 6 1 3079 906n
preplace netloc dac_path|mem|xlslice_0_Dout 1 3 1 N 1226
preplace netloc dac_path|mem|axis_broadcaster_1_M00_AXIS 1 2 6 1869 976 NJ 976 NJ 976 NJ 976 3089J 1006 3459
preplace netloc dac_path|mem|axis_broadcaster_1_M01_AXIS 1 7 1 N 916
preplace netloc dac_path|mem|axis_broadcaster_2_M00_AXIS 1 8 1 N 926
preplace netloc dac_path|mem|axis_broadcaster_2_M01_AXIS 1 8 1 N 946
preplace netloc dac_path|mem|axis_data_fifo_0_M_AXIS 1 3 1 2159 1086n
preplace netloc dac_path|mem|axis_data_fifo_1_M_AXIS 1 3 1 2149 1186n
preplace netloc dac_path|mem|axis_data_fifo_2_M_AXIS 1 5 1 N 1236
preplace netloc dac_path|mem|axis_register_slice_0_M_AXIS 1 6 1 3069 866n
preplace netloc dac_path|mem|dac_strm_mux_m0_axi_stream 1 4 1 N 1216
preplace netloc dac_path|mem|S_AXIS_1 1 0 1 N 1286
preplace netloc dac_path|mem|axis_register_slice_1_M_AXIS 1 1 1 N 1306
preplace netloc dac_path|mem|axis_clock_converter_0_M_AXIS 1 2 1 N 1346
levelinfo -pg 1 -150 180 799 7177 8097 8732 9176 9570 9850
levelinfo -hier adc_path * 899 1229 1569 1829 2189 2559 *
levelinfo -hier dac_path * 959 1419 *
levelinfo -hier dac_path|mem * 1489 1749 2009 2309 2599 2899 3289 3629 *
pagesize -pg 1 -db -bbox -sgen -290 0 9990 2970
pagesize -hier adc_path -db -bbox -sgen 679 2160 2729 2650
pagesize -hier dac_path -db -bbox -sgen 699 614 3949 1524
pagesize -hier dac_path|mem -db -bbox -sgen 1319 806 3809 1496
"
}
{
   "da_rf_converter_usp_cnt":"2"
}
