//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_80
.address_size 64

	// .globl	matmul_kernel
.extern .shared .align 16 .b8 global_smem[];

.visible .entry matmul_kernel(
	.param .u64 matmul_kernel_param_0,
	.param .u64 matmul_kernel_param_1,
	.param .u64 matmul_kernel_param_2,
	.param .u32 matmul_kernel_param_3,
	.param .u32 matmul_kernel_param_4,
	.param .u32 matmul_kernel_param_5,
	.param .u32 matmul_kernel_param_6,
	.param .u32 matmul_kernel_param_7,
	.param .u32 matmul_kernel_param_8
)
.maxntid 64, 1, 1
{
	.reg .pred 	%p<47>;
	.reg .b16 	%rs<147>;
	.reg .b32 	%r<622>;
	.reg .f32 	%f<226>;
	.reg .b64 	%rd<50>;
	.loc	1 260 0
$L__func_begin0:
	.loc	1 260 0

	ld.param.u32 	%r72, [matmul_kernel_param_8];
	ld.param.u32 	%r71, [matmul_kernel_param_5];
	ld.param.u32 	%r70, [matmul_kernel_param_4];
	ld.param.u32 	%r69, [matmul_kernel_param_3];
	ld.param.u64 	%rd15, [matmul_kernel_param_2];
	ld.param.u64 	%rd14, [matmul_kernel_param_1];
	ld.param.u64 	%rd13, [matmul_kernel_param_0];
$L__tmp0:
	.loc	1 292 24
	// begin inline asm
	mov.u32 %r73, %ctaid.x;
	// end inline asm
$L__tmp1:
	.loc	2 44 22
	add.s32 	%r118, %r69, 63;
	.loc	2 44 28
	shr.s32 	%r119, %r118, 31;
	shr.u32 	%r120, %r119, 26;
	add.s32 	%r121, %r118, %r120;
	shr.s32 	%r122, %r121, 6;
$L__tmp2:
	.loc	2 44 22
	add.s32 	%r123, %r70, 31;
	.loc	2 44 28
	shr.s32 	%r124, %r123, 31;
	shr.u32 	%r125, %r124, 27;
	add.s32 	%r126, %r123, %r125;
	shr.s32 	%r127, %r126, 5;
$L__tmp3:
	.loc	1 295 38
	shl.b32 	%r129, %r127, 3;
	ld.param.u32 	%r130, [matmul_kernel_param_6];
	ld.param.u32 	%r131, [matmul_kernel_param_7];
	.loc	1 296 22
	div.s32 	%r132, %r73, %r129;
	.loc	1 297 29
	shl.b32 	%r133, %r132, 3;
	.loc	1 299 20
	sub.s32 	%r134, %r122, %r133;
	.loc	1 299 33
	min.s32 	%r136, %r134, 8;
	mul.lo.s32 	%r137, %r132, %r129;
	sub.s32 	%r138, %r73, %r137;
	.loc	1 304 40
	div.s32 	%r139, %r138, %r136;
	mul.lo.s32 	%r140, %r139, %r136;
	sub.s32 	%r141, %r138, %r140;
	.loc	1 302 8
	add.s32 	%r142, %r141, %r133;
	.loc	1 313 23
	shl.b32 	%r1, %r142, 6;
	.loc	1 313 51
	mov.u32 	%r2, %tid.x;
	and.b32  	%r3, %r2, 31;
	shr.u32 	%r4, %r2, 5;
	bfe.u32 	%r143, %r2, 1, 5;
	or.b32  	%r144, %r143, 32;
	.loc	1 313 38
	or.b32  	%r145, %r1, %r143;
	or.b32  	%r146, %r1, %r144;
	.loc	1 313 68
	rem.s32 	%r147, %r145, %r69;
	rem.s32 	%r148, %r146, %r69;
	.loc	1 314 23
	shl.b32 	%r5, %r139, 5;
	.loc	1 314 38
	or.b32  	%r149, %r5, %r143;
	.loc	1 314 68
	rem.s32 	%r150, %r149, %r70;
	.loc	1 316 60
	shl.b32 	%r151, %r2, 4;
	and.b32  	%r6, %r151, 16;
	.loc	1 316 53
	mad.lo.s32 	%r152, %r147, %r130, %r6;
	mad.lo.s32 	%r153, %r148, %r130, %r6;
	.loc	1 316 22
	cvt.s64.s32 	%rd1, %r152;
	add.s64 	%rd16, %rd13, %rd1;
	cvt.s64.s32 	%rd2, %r153;
	add.s64 	%rd17, %rd13, %rd2;
	.loc	1 318 52
	mad.lo.s32 	%r154, %r150, %r131, %r6;
	.loc	1 318 22
	cvt.s64.s32 	%rd3, %r154;
	add.s64 	%rd18, %rd14, %rd3;
$L__tmp4:
	.loc	2 44 22
	add.s32 	%r155, %r71, 31;
	mov.b32 	%r606, 0;
$L__tmp5:
	.loc	1 330 20
	// begin inline asm
	cvt.rz.f16.f32 %rs1, %r606;
	// end inline asm
	mov.b32 	%r76, {%rs1, %rs1};
	// begin inline asm
	{                            
.reg .b32 a<2>;              
and.b32 a0, %r76, 0xfffefffe;  
and.b32 a1, %r76, 0xfffefffe;  
add.u32 a0, a0, 0x00800080;  
add.u32 a1, a1, 0x00800080;  
prmt.b32 %r75, a0, a1, 0x7531; 
	}
	// end inline asm
	.loc	1 327 22
	setp.lt.s32 	%p22, %r155, 32;
	setp.gt.s32 	%p23, %r155, 31;
	.loc	1 330 51
	setp.lt.s32 	%p46, %r6, %r71;
	.loc	1 330 20
	shr.u32 	%r12, %r2, 3;
	shl.b32 	%r160, %r143, 5;
	xor.b32  	%r161, %r12, %r2;
	shl.b32 	%r162, %r161, 4;
	and.b32  	%r163, %r162, 16;
	or.b32  	%r13, %r160, %r163;
	mov.u32 	%r164, global_smem;
	add.s32 	%r78, %r164, %r13;
	shl.b32 	%r165, %r144, 5;
	or.b32  	%r14, %r165, %r163;
	add.s32 	%r80, %r164, %r14;
	selp.b32 	%r166, 16, 0, %p23;
	selp.b32 	%r81, %r166, 0, %p46;
	mov.pred 	%p10, -1;
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r78 + 0 ], [ %rd16 + 0 ], 0x10, %r81;
	// end inline asm
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r80 + 0 ], [ %rd17 + 0 ], 0x10, %r81;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 331 20
	add.s32 	%r82, %r78, 8192;
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r82 + 0 ], [ %rd18 + 0 ], 0x10, %r81;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 327 22
	setp.gt.s32 	%p24, %r155, 63;
	.loc	1 335 18
	add.s64 	%rd19, %rd16, 32;
	add.s64 	%rd20, %rd17, 32;
	.loc	1 336 18
	add.s64 	%rd21, %rd18, 32;
	.loc	1 330 55
	add.s32 	%r167, %r71, -32;
	.loc	1 330 51
	setp.lt.s32 	%p45, %r6, %r167;
	.loc	1 330 20
	bar.sync 	0;
	add.s32 	%r168, %r164, 2048;
	add.s32 	%r84, %r168, %r13;
	add.s32 	%r86, %r168, %r14;
	selp.b32 	%r169, 16, 0, %p45;
	selp.b32 	%r87, %r169, 0, %p24;
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r84 + 0 ], [ %rd19 + 0 ], 0x10, %r87;
	// end inline asm
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r86 + 0 ], [ %rd20 + 0 ], 0x10, %r87;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 331 20
	add.s32 	%r88, %r78, 9216;
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r88 + 0 ], [ %rd21 + 0 ], 0x10, %r87;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 327 22
	setp.gt.s32 	%p25, %r155, 95;
	.loc	1 335 18
	add.s64 	%rd22, %rd16, 64;
	add.s64 	%rd23, %rd17, 64;
	.loc	1 336 18
	add.s64 	%rd24, %rd18, 64;
	.loc	1 330 55
	add.s32 	%r170, %r71, -64;
	.loc	1 330 51
	setp.lt.s32 	%p44, %r6, %r170;
	.loc	1 330 20
	bar.sync 	0;
	add.s32 	%r171, %r164, 4096;
	add.s32 	%r90, %r171, %r13;
	add.s32 	%r92, %r171, %r14;
	selp.b32 	%r172, 16, 0, %p44;
	selp.b32 	%r93, %r172, 0, %p25;
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r90 + 0 ], [ %rd22 + 0 ], 0x10, %r93;
	// end inline asm
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r92 + 0 ], [ %rd23 + 0 ], 0x10, %r93;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 331 20
	add.s32 	%r94, %r78, 10240;
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r94 + 0 ], [ %rd24 + 0 ], 0x10, %r93;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 327 22
	setp.gt.s32 	%p26, %r155, 127;
	.loc	1 335 18
	add.s64 	%rd25, %rd16, 96;
	add.s64 	%rd26, %rd17, 96;
	.loc	1 336 18
	add.s64 	%rd27, %rd18, 96;
	.loc	1 330 55
	add.s32 	%r173, %r71, -96;
	.loc	1 330 51
	setp.lt.s32 	%p43, %r6, %r173;
	.loc	1 330 20
	bar.sync 	0;
	add.s32 	%r174, %r164, 6144;
	add.s32 	%r96, %r174, %r13;
	add.s32 	%r98, %r174, %r14;
	selp.b32 	%r175, 16, 0, %p43;
	selp.b32 	%r99, %r175, 0, %p26;
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r96 + 0 ], [ %rd25 + 0 ], 0x10, %r99;
	// end inline asm
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r98 + 0 ], [ %rd26 + 0 ], 0x10, %r99;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 331 20
	add.s32 	%r100, %r78, 11264;
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r100 + 0 ], [ %rd27 + 0 ], 0x10, %r99;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 330 20
	// begin inline asm
	cp.async.wait_group 0x6;
	// end inline asm
	bar.sync 	0;
	mov.u32 	%r607, %r606;
	mov.u32 	%r608, %r606;
	mov.u32 	%r609, %r606;
	mov.u32 	%r610, %r606;
	mov.u32 	%r611, %r606;
	mov.u32 	%r612, %r606;
	mov.u32 	%r613, %r606;
	mov.u32 	%r614, %r606;
	mov.u32 	%r615, %r606;
	mov.u32 	%r616, %r606;
	mov.u32 	%r617, %r606;
	mov.u32 	%r618, %r606;
	mov.u32 	%r619, %r606;
	mov.u32 	%r620, %r606;
	mov.u32 	%r621, %r606;
	.loc	1 327 22
	@%p22 bra 	$L__BB0_4;
	.loc	1 0 0
	shr.s32 	%r156, %r155, 31;
	shr.u32 	%r157, %r156, 27;
	add.s32 	%r158, %r155, %r157;
	shr.s32 	%r7, %r158, 5;
	.loc	1 330 20
	and.b32  	%r180, %r12, 1;
	add.s32 	%r16, %r7, -4;
	add.s32 	%r181, %r164, 12288;
	add.s32 	%r17, %r181, %r13;
	add.s32 	%r18, %r181, %r14;
	add.s32 	%r182, %r164, 14336;
	add.s32 	%r19, %r182, %r13;
	and.b32  	%r183, %r2, 7;
	shr.u32 	%r184, %r3, 4;
	shl.b32 	%r185, %r4, 1;
	and.b32  	%r186, %r185, 2;
	or.b32  	%r187, %r186, %r180;
	bfe.u32 	%r188, %r2, 2, 1;
	xor.b32  	%r189, %r184, %r188;
	shl.b32 	%r190, %r187, 8;
	shl.b32 	%r191, %r183, 5;
	shl.b32 	%r192, %r189, 4;
	or.b32  	%r193, %r190, %r192;
	or.b32  	%r194, %r193, %r191;
	add.s32 	%r204, %r181, %r194;
	add.s32 	%r209, %r204, 1024;
	xor.b32  	%r195, %r180, %r188;
	shl.b32 	%r196, %r184, 8;
	shl.b32 	%r197, %r195, 4;
	or.b32  	%r198, %r197, %r196;
	or.b32  	%r199, %r198, %r191;
	add.s32 	%r238, %r182, %r199;
	add.s32 	%r243, %r238, 512;
	add.s32 	%r600, %r71, -128;
	.loc	1 327 22
	add.s64 	%rd28, %rd3, %rd14;
	add.s64 	%rd49, %rd28, 128;
	add.s64 	%rd29, %rd2, %rd13;
	add.s64 	%rd48, %rd29, 128;
	add.s64 	%rd30, %rd1, %rd13;
	add.s64 	%rd47, %rd30, 128;
	add.s32 	%r601, %r164, 8192;
	mov.f32 	%f194, 0f00000000;
	mov.b32 	%r604, 3;
	mov.b32 	%r603, 0;
	mov.u32 	%r602, %r164;
	mov.f32 	%f195, %f194;
	mov.f32 	%f196, %f194;
	mov.f32 	%f197, %f194;
	mov.f32 	%f198, %f194;
	mov.f32 	%f199, %f194;
	mov.f32 	%f200, %f194;
	mov.f32 	%f201, %f194;
	mov.f32 	%f202, %f194;
	mov.f32 	%f203, %f194;
	mov.f32 	%f204, %f194;
	mov.f32 	%f205, %f194;
	mov.f32 	%f206, %f194;
	mov.f32 	%f207, %f194;
	mov.f32 	%f208, %f194;
	mov.f32 	%f209, %f194;
	mov.f32 	%f210, %f194;
	mov.f32 	%f211, %f194;
	mov.f32 	%f212, %f194;
	mov.f32 	%f213, %f194;
	mov.f32 	%f214, %f194;
	mov.f32 	%f215, %f194;
	mov.f32 	%f216, %f194;
	mov.f32 	%f217, %f194;
	mov.f32 	%f218, %f194;
	mov.f32 	%f219, %f194;
	mov.f32 	%f220, %f194;
	mov.f32 	%f221, %f194;
	mov.f32 	%f222, %f194;
	mov.f32 	%f223, %f194;
	mov.f32 	%f224, %f194;
	mov.f32 	%f225, %f194;
	mov.u32 	%r605, %r603;
$L__BB0_2:
	.loc	1 0 22
	mov.pred 	%p7, %p45;
	mov.pred 	%p45, %p44;
	mov.pred 	%p44, %p43;
	.loc	1 327 22
	setp.lt.s32 	%p30, %r605, %r16;
	.loc	1 330 20
	add.s32 	%r370, %r602, %r13;
	add.s32 	%r371, %r602, %r14;
	ld.shared.v4.u32 	{%r372, %r373, %r374, %r375}, [%r370];
	bfe.u32 	%r380, %r373, 0, 8;
	cvt.u16.u32 	%rs3, %r380;
	bfe.u32 	%r381, %r75, 0, 8;
	cvt.u16.u32 	%rs4, %r381;
	selp.b16 	%rs5, %rs3, %rs4, %p46;
	cvt.u32.u16 	%r382, %rs5;
	bfe.u32 	%r383, %r373, 8, 8;
	cvt.u16.u32 	%rs6, %r383;
	bfe.u32 	%r384, %r75, 8, 8;
	cvt.u16.u32 	%rs7, %r384;
	selp.b16 	%rs8, %rs6, %rs7, %p46;
	cvt.u32.u16 	%r385, %rs8;
	bfi.b32 	%r386, %r385, %r382, 8, 8;
	bfe.u32 	%r387, %r373, 16, 8;
	cvt.u16.u32 	%rs9, %r387;
	bfe.u32 	%r388, %r75, 16, 8;
	cvt.u16.u32 	%rs10, %r388;
	selp.b16 	%rs11, %rs9, %rs10, %p46;
	cvt.u32.u16 	%r389, %rs11;
	bfi.b32 	%r390, %r389, %r386, 16, 8;
	bfe.u32 	%r391, %r373, 24, 8;
	cvt.u16.u32 	%rs12, %r391;
	bfe.u32 	%r392, %r75, 24, 8;
	cvt.u16.u32 	%rs13, %r392;
	selp.b16 	%rs14, %rs12, %rs13, %p46;
	cvt.u32.u16 	%r393, %rs14;
	bfi.b32 	%r394, %r393, %r390, 24, 8;
	bfe.u32 	%r395, %r372, 0, 8;
	cvt.u16.u32 	%rs15, %r395;
	selp.b16 	%rs17, %rs15, %rs4, %p46;
	cvt.u32.u16 	%r397, %rs17;
	bfe.u32 	%r398, %r372, 8, 8;
	cvt.u16.u32 	%rs18, %r398;
	selp.b16 	%rs20, %rs18, %rs7, %p46;
	cvt.u32.u16 	%r400, %rs20;
	bfi.b32 	%r401, %r400, %r397, 8, 8;
	bfe.u32 	%r402, %r372, 16, 8;
	cvt.u16.u32 	%rs21, %r402;
	selp.b16 	%rs23, %rs21, %rs10, %p46;
	cvt.u32.u16 	%r404, %rs23;
	bfi.b32 	%r405, %r404, %r401, 16, 8;
	bfe.u32 	%r406, %r372, 24, 8;
	cvt.u16.u32 	%rs24, %r406;
	selp.b16 	%rs26, %rs24, %rs13, %p46;
	cvt.u32.u16 	%r408, %rs26;
	bfi.b32 	%r409, %r408, %r405, 24, 8;
	bfe.u32 	%r410, %r375, 0, 8;
	cvt.u16.u32 	%rs27, %r410;
	selp.b16 	%rs29, %rs27, %rs4, %p46;
	cvt.u32.u16 	%r412, %rs29;
	bfe.u32 	%r413, %r375, 8, 8;
	cvt.u16.u32 	%rs30, %r413;
	selp.b16 	%rs32, %rs30, %rs7, %p46;
	cvt.u32.u16 	%r415, %rs32;
	bfi.b32 	%r416, %r415, %r412, 8, 8;
	bfe.u32 	%r417, %r375, 16, 8;
	cvt.u16.u32 	%rs33, %r417;
	selp.b16 	%rs35, %rs33, %rs10, %p46;
	cvt.u32.u16 	%r419, %rs35;
	bfi.b32 	%r420, %r419, %r416, 16, 8;
	bfe.u32 	%r421, %r375, 24, 8;
	cvt.u16.u32 	%rs36, %r421;
	selp.b16 	%rs38, %rs36, %rs13, %p46;
	cvt.u32.u16 	%r423, %rs38;
	bfi.b32 	%r424, %r423, %r420, 24, 8;
	bfe.u32 	%r425, %r374, 0, 8;
	cvt.u16.u32 	%rs39, %r425;
	selp.b16 	%rs41, %rs39, %rs4, %p46;
	cvt.u32.u16 	%r427, %rs41;
	bfe.u32 	%r428, %r374, 8, 8;
	cvt.u16.u32 	%rs42, %r428;
	selp.b16 	%rs44, %rs42, %rs7, %p46;
	cvt.u32.u16 	%r430, %rs44;
	bfi.b32 	%r431, %r430, %r427, 8, 8;
	bfe.u32 	%r432, %r374, 16, 8;
	cvt.u16.u32 	%rs45, %r432;
	selp.b16 	%rs47, %rs45, %rs10, %p46;
	cvt.u32.u16 	%r434, %rs47;
	bfi.b32 	%r435, %r434, %r431, 16, 8;
	bfe.u32 	%r436, %r374, 24, 8;
	cvt.u16.u32 	%rs48, %r436;
	selp.b16 	%rs50, %rs48, %rs13, %p46;
	cvt.u32.u16 	%r438, %rs50;
	bfi.b32 	%r439, %r438, %r435, 24, 8;
	ld.shared.v4.u32 	{%r440, %r441, %r442, %r443}, [%r371];
	bfe.u32 	%r448, %r441, 0, 8;
	cvt.u16.u32 	%rs51, %r448;
	selp.b16 	%rs52, %rs51, %rs4, %p46;
	cvt.u32.u16 	%r449, %rs52;
	bfe.u32 	%r450, %r441, 8, 8;
	cvt.u16.u32 	%rs53, %r450;
	selp.b16 	%rs54, %rs53, %rs7, %p46;
	cvt.u32.u16 	%r451, %rs54;
	bfi.b32 	%r452, %r451, %r449, 8, 8;
	bfe.u32 	%r453, %r441, 16, 8;
	cvt.u16.u32 	%rs55, %r453;
	selp.b16 	%rs56, %rs55, %rs10, %p46;
	cvt.u32.u16 	%r454, %rs56;
	bfi.b32 	%r455, %r454, %r452, 16, 8;
	bfe.u32 	%r456, %r441, 24, 8;
	cvt.u16.u32 	%rs57, %r456;
	selp.b16 	%rs58, %rs57, %rs13, %p46;
	cvt.u32.u16 	%r457, %rs58;
	bfi.b32 	%r458, %r457, %r455, 24, 8;
	bfe.u32 	%r459, %r440, 0, 8;
	cvt.u16.u32 	%rs59, %r459;
	selp.b16 	%rs60, %rs59, %rs4, %p46;
	cvt.u32.u16 	%r460, %rs60;
	bfe.u32 	%r461, %r440, 8, 8;
	cvt.u16.u32 	%rs61, %r461;
	selp.b16 	%rs62, %rs61, %rs7, %p46;
	cvt.u32.u16 	%r462, %rs62;
	bfi.b32 	%r463, %r462, %r460, 8, 8;
	bfe.u32 	%r464, %r440, 16, 8;
	cvt.u16.u32 	%rs63, %r464;
	selp.b16 	%rs64, %rs63, %rs10, %p46;
	cvt.u32.u16 	%r465, %rs64;
	bfi.b32 	%r466, %r465, %r463, 16, 8;
	bfe.u32 	%r467, %r440, 24, 8;
	cvt.u16.u32 	%rs65, %r467;
	selp.b16 	%rs66, %rs65, %rs13, %p46;
	cvt.u32.u16 	%r468, %rs66;
	bfi.b32 	%r469, %r468, %r466, 24, 8;
	bfe.u32 	%r470, %r443, 0, 8;
	cvt.u16.u32 	%rs67, %r470;
	selp.b16 	%rs68, %rs67, %rs4, %p46;
	cvt.u32.u16 	%r471, %rs68;
	bfe.u32 	%r472, %r443, 8, 8;
	cvt.u16.u32 	%rs69, %r472;
	selp.b16 	%rs70, %rs69, %rs7, %p46;
	cvt.u32.u16 	%r473, %rs70;
	bfi.b32 	%r474, %r473, %r471, 8, 8;
	bfe.u32 	%r475, %r443, 16, 8;
	cvt.u16.u32 	%rs71, %r475;
	selp.b16 	%rs72, %rs71, %rs10, %p46;
	cvt.u32.u16 	%r476, %rs72;
	bfi.b32 	%r477, %r476, %r474, 16, 8;
	bfe.u32 	%r478, %r443, 24, 8;
	cvt.u16.u32 	%rs73, %r478;
	selp.b16 	%rs74, %rs73, %rs13, %p46;
	cvt.u32.u16 	%r479, %rs74;
	bfi.b32 	%r480, %r479, %r477, 24, 8;
	bfe.u32 	%r481, %r442, 0, 8;
	cvt.u16.u32 	%rs75, %r481;
	selp.b16 	%rs76, %rs75, %rs4, %p46;
	cvt.u32.u16 	%r482, %rs76;
	bfe.u32 	%r483, %r442, 8, 8;
	cvt.u16.u32 	%rs77, %r483;
	selp.b16 	%rs78, %rs77, %rs7, %p46;
	cvt.u32.u16 	%r484, %rs78;
	bfi.b32 	%r485, %r484, %r482, 8, 8;
	bfe.u32 	%r486, %r442, 16, 8;
	cvt.u16.u32 	%rs79, %r486;
	selp.b16 	%rs80, %rs79, %rs10, %p46;
	cvt.u32.u16 	%r487, %rs80;
	bfi.b32 	%r488, %r487, %r485, 16, 8;
	bfe.u32 	%r489, %r442, 24, 8;
	cvt.u16.u32 	%rs81, %r489;
	selp.b16 	%rs82, %rs81, %rs13, %p46;
	cvt.u32.u16 	%r490, %rs82;
	bfi.b32 	%r491, %r490, %r488, 24, 8;
	.loc	1 333 35
	st.shared.u32 	[%r17+8], %r439;
	st.shared.u32 	[%r17+12], %r424;
	st.shared.u32 	[%r17], %r409;
	st.shared.u32 	[%r17+4], %r394;
	st.shared.u32 	[%r18+8], %r491;
	st.shared.u32 	[%r18+12], %r480;
	st.shared.u32 	[%r18], %r469;
	st.shared.u32 	[%r18+4], %r458;
	.loc	1 331 20
	add.s32 	%r492, %r601, %r13;
	ld.shared.v4.u32 	{%r493, %r494, %r495, %r496}, [%r492];
	bfe.u32 	%r501, %r493, 0, 8;
	cvt.u16.u32 	%rs83, %r501;
	selp.b16 	%rs84, %rs83, %rs4, %p46;
	cvt.u32.u16 	%r502, %rs84;
	bfe.u32 	%r503, %r493, 8, 8;
	cvt.u16.u32 	%rs85, %r503;
	selp.b16 	%rs86, %rs85, %rs7, %p46;
	cvt.u32.u16 	%r504, %rs86;
	bfi.b32 	%r505, %r504, %r502, 8, 8;
	bfe.u32 	%r506, %r493, 16, 8;
	cvt.u16.u32 	%rs87, %r506;
	selp.b16 	%rs88, %rs87, %rs10, %p46;
	cvt.u32.u16 	%r507, %rs88;
	bfi.b32 	%r508, %r507, %r505, 16, 8;
	bfe.u32 	%r509, %r493, 24, 8;
	cvt.u16.u32 	%rs89, %r509;
	selp.b16 	%rs90, %rs89, %rs13, %p46;
	cvt.u32.u16 	%r510, %rs90;
	bfi.b32 	%r511, %r510, %r508, 24, 8;
	bfe.u32 	%r512, %r494, 0, 8;
	cvt.u16.u32 	%rs91, %r512;
	selp.b16 	%rs92, %rs91, %rs4, %p46;
	cvt.u32.u16 	%r513, %rs92;
	bfe.u32 	%r514, %r494, 8, 8;
	cvt.u16.u32 	%rs93, %r514;
	selp.b16 	%rs94, %rs93, %rs7, %p46;
	cvt.u32.u16 	%r515, %rs94;
	bfi.b32 	%r516, %r515, %r513, 8, 8;
	bfe.u32 	%r517, %r494, 16, 8;
	cvt.u16.u32 	%rs95, %r517;
	selp.b16 	%rs96, %rs95, %rs10, %p46;
	cvt.u32.u16 	%r518, %rs96;
	bfi.b32 	%r519, %r518, %r516, 16, 8;
	bfe.u32 	%r520, %r494, 24, 8;
	cvt.u16.u32 	%rs97, %r520;
	selp.b16 	%rs98, %rs97, %rs13, %p46;
	cvt.u32.u16 	%r521, %rs98;
	bfi.b32 	%r522, %r521, %r519, 24, 8;
	bfe.u32 	%r523, %r495, 0, 8;
	cvt.u16.u32 	%rs99, %r523;
	selp.b16 	%rs100, %rs99, %rs4, %p46;
	cvt.u32.u16 	%r524, %rs100;
	bfe.u32 	%r525, %r495, 8, 8;
	cvt.u16.u32 	%rs101, %r525;
	selp.b16 	%rs102, %rs101, %rs7, %p46;
	cvt.u32.u16 	%r526, %rs102;
	bfi.b32 	%r527, %r526, %r524, 8, 8;
	bfe.u32 	%r528, %r495, 16, 8;
	cvt.u16.u32 	%rs103, %r528;
	selp.b16 	%rs104, %rs103, %rs10, %p46;
	cvt.u32.u16 	%r529, %rs104;
	bfi.b32 	%r530, %r529, %r527, 16, 8;
	bfe.u32 	%r531, %r495, 24, 8;
	cvt.u16.u32 	%rs105, %r531;
	selp.b16 	%rs106, %rs105, %rs13, %p46;
	cvt.u32.u16 	%r532, %rs106;
	bfi.b32 	%r533, %r532, %r530, 24, 8;
	bfe.u32 	%r534, %r496, 0, 8;
	cvt.u16.u32 	%rs107, %r534;
	selp.b16 	%rs108, %rs107, %rs4, %p46;
	cvt.u32.u16 	%r535, %rs108;
	bfe.u32 	%r536, %r496, 8, 8;
	cvt.u16.u32 	%rs109, %r536;
	selp.b16 	%rs110, %rs109, %rs7, %p46;
	cvt.u32.u16 	%r537, %rs110;
	bfi.b32 	%r538, %r537, %r535, 8, 8;
	bfe.u32 	%r539, %r496, 16, 8;
	cvt.u16.u32 	%rs111, %r539;
	selp.b16 	%rs112, %rs111, %rs10, %p46;
	cvt.u32.u16 	%r540, %rs112;
	bfi.b32 	%r541, %r540, %r538, 16, 8;
	bfe.u32 	%r542, %r496, 24, 8;
	cvt.u16.u32 	%rs113, %r542;
	selp.b16 	%rs114, %rs113, %rs13, %p46;
	cvt.u32.u16 	%r543, %rs114;
	bfi.b32 	%r544, %r543, %r541, 24, 8;
	.loc	1 333 35
	st.shared.u32 	[%r19+12], %r544;
	st.shared.u32 	[%r19+8], %r533;
	st.shared.u32 	[%r19+4], %r522;
	st.shared.u32 	[%r19], %r511;
	bar.sync 	0;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r200, %r201, %r202, %r203 }, [ %r204 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r205, %r206, %r207, %r208 }, [ %r209 + 0 ];
	// end inline asm
	// begin inline asm
	{                           
prmt.b32 %r268, 0, %r200, 0x5140; 
	prmt.b32 %r270, 0, %r200, 0x7362; 
	}
	// end inline asm
	// begin inline asm
	{                           
prmt.b32 %r316, 0, %r202, 0x5140; 
	prmt.b32 %r318, 0, %r202, 0x7362; 
	}
	// end inline asm
	// begin inline asm
	{                           
prmt.b32 %r269, 0, %r201, 0x5140; 
	prmt.b32 %r271, 0, %r201, 0x7362; 
	}
	// end inline asm
	// begin inline asm
	{                           
prmt.b32 %r317, 0, %r203, 0x5140; 
	prmt.b32 %r319, 0, %r203, 0x7362; 
	}
	// end inline asm
	// begin inline asm
	{                           
prmt.b32 %r292, 0, %r205, 0x5140; 
	prmt.b32 %r294, 0, %r205, 0x7362; 
	}
	// end inline asm
	// begin inline asm
	{                           
prmt.b32 %r340, 0, %r207, 0x5140; 
	prmt.b32 %r342, 0, %r207, 0x7362; 
	}
	// end inline asm
	// begin inline asm
	{                           
prmt.b32 %r293, 0, %r206, 0x5140; 
	prmt.b32 %r295, 0, %r206, 0x7362; 
	}
	// end inline asm
	// begin inline asm
	{                           
prmt.b32 %r341, 0, %r208, 0x5140; 
	prmt.b32 %r343, 0, %r208, 0x7362; 
	}
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r234, %r235, %r236, %r237 }, [ %r238 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r239, %r240, %r241, %r242 }, [ %r243 + 0 ];
	// end inline asm
	// begin inline asm
	{                           
prmt.b32 %r272, 0, %r234, 0x5140; 
	prmt.b32 %r273, 0, %r234, 0x7362; 
	}
	// end inline asm
	// begin inline asm
	{                           
prmt.b32 %r320, 0, %r235, 0x5140; 
	prmt.b32 %r321, 0, %r235, 0x7362; 
	}
	// end inline asm
	// begin inline asm
	{                           
prmt.b32 %r278, 0, %r236, 0x5140; 
	prmt.b32 %r279, 0, %r236, 0x7362; 
	}
	// end inline asm
	// begin inline asm
	{                           
prmt.b32 %r326, 0, %r237, 0x5140; 
	prmt.b32 %r327, 0, %r237, 0x7362; 
	}
	// end inline asm
	// begin inline asm
	{                           
prmt.b32 %r284, 0, %r239, 0x5140; 
	prmt.b32 %r285, 0, %r239, 0x7362; 
	}
	// end inline asm
	// begin inline asm
	{                           
prmt.b32 %r332, 0, %r240, 0x5140; 
	prmt.b32 %r333, 0, %r240, 0x7362; 
	}
	// end inline asm
	// begin inline asm
	{                           
prmt.b32 %r290, 0, %r241, 0x5140; 
	prmt.b32 %r291, 0, %r241, 0x7362; 
	}
	// end inline asm
	// begin inline asm
	{                           
prmt.b32 %r338, 0, %r242, 0x5140; 
	prmt.b32 %r339, 0, %r242, 0x7362; 
	}
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f194, %f195, %f196, %f197 }, { %r268, %r269, %r270, %r271 }, { %r272, %r273 }, { %f194, %f195, %f196, %f197 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f198, %f199, %f200, %f201 }, { %r268, %r269, %r270, %r271 }, { %r278, %r279 }, { %f198, %f199, %f200, %f201 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f202, %f203, %f204, %f205 }, { %r268, %r269, %r270, %r271 }, { %r284, %r285 }, { %f202, %f203, %f204, %f205 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f206, %f207, %f208, %f209 }, { %r268, %r269, %r270, %r271 }, { %r290, %r291 }, { %f206, %f207, %f208, %f209 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f210, %f211, %f212, %f213 }, { %r292, %r293, %r294, %r295 }, { %r272, %r273 }, { %f210, %f211, %f212, %f213 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f214, %f215, %f216, %f217 }, { %r292, %r293, %r294, %r295 }, { %r278, %r279 }, { %f214, %f215, %f216, %f217 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f218, %f219, %f220, %f221 }, { %r292, %r293, %r294, %r295 }, { %r284, %r285 }, { %f218, %f219, %f220, %f221 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f222, %f223, %f224, %f225 }, { %r292, %r293, %r294, %r295 }, { %r290, %r291 }, { %f222, %f223, %f224, %f225 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f194, %f195, %f196, %f197 }, { %r316, %r317, %r318, %r319 }, { %r320, %r321 }, { %f194, %f195, %f196, %f197 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f198, %f199, %f200, %f201 }, { %r316, %r317, %r318, %r319 }, { %r326, %r327 }, { %f198, %f199, %f200, %f201 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f202, %f203, %f204, %f205 }, { %r316, %r317, %r318, %r319 }, { %r332, %r333 }, { %f202, %f203, %f204, %f205 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f206, %f207, %f208, %f209 }, { %r316, %r317, %r318, %r319 }, { %r338, %r339 }, { %f206, %f207, %f208, %f209 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f210, %f211, %f212, %f213 }, { %r340, %r341, %r342, %r343 }, { %r320, %r321 }, { %f210, %f211, %f212, %f213 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f214, %f215, %f216, %f217 }, { %r340, %r341, %r342, %r343 }, { %r326, %r327 }, { %f214, %f215, %f216, %f217 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f218, %f219, %f220, %f221 }, { %r340, %r341, %r342, %r343 }, { %r332, %r333 }, { %f218, %f219, %f220, %f221 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f222, %f223, %f224, %f225 }, { %r340, %r341, %r342, %r343 }, { %r338, %r339 }, { %f222, %f223, %f224, %f225 };
	// end inline asm
	.loc	1 327 22
	add.s32 	%r545, %r604, 1;
	setp.lt.s32 	%p31, %r545, 4;
	selp.b32 	%r604, %r545, 0, %p31;
	.loc	1 330 51
	setp.lt.s32 	%p43, %r6, %r600;
	.loc	1 330 20
	shl.b32 	%r546, %r604, 11;
	add.s32 	%r548, %r164, %r546;
	add.s32 	%r364, %r548, %r13;
	add.s32 	%r366, %r548, %r14;
	selp.b32 	%r549, 16, 0, %p43;
	selp.b32 	%r367, %r549, 0, %p30;
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r364 + 0 ], [ %rd47 + 0 ], 0x10, %r367;
	// end inline asm
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r366 + 0 ], [ %rd48 + 0 ], 0x10, %r367;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 331 20
	shl.b32 	%r550, %r604, 10;
	add.s32 	%r368, %r82, %r550;
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r368 + 0 ], [ %rd49 + 0 ], 0x10, %r367;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 327 22
	add.s32 	%r551, %r603, 1;
	setp.lt.s32 	%p32, %r551, 4;
	selp.b32 	%r603, %r551, 0, %p32;
	.loc	1 330 20
	shl.b32 	%r552, %r603, 11;
	add.s32 	%r602, %r164, %r552;
	// begin inline asm
	cp.async.wait_group 0x6;
	// end inline asm
	bar.sync 	0;
	.loc	1 331 20
	shl.b32 	%r553, %r603, 10;
	add.s32 	%r554, %r164, %r553;
	add.s32 	%r601, %r554, 8192;
	.loc	1 327 22
	add.s32 	%r605, %r605, 1;
	add.s64 	%rd49, %rd49, 32;
	add.s64 	%rd48, %rd48, 32;
	add.s64 	%rd47, %rd47, 32;
	add.s32 	%r600, %r600, -32;
	setp.lt.s32 	%p33, %r605, %r7;
	mov.pred 	%p46, %p7;
	@%p33 bra 	$L__BB0_2;
	.loc	1 341 23
	cvt.rn.f16.f32 	%rs115, %f225;
	cvt.rn.f16.f32 	%rs116, %f224;
	mov.b32 	%r621, {%rs116, %rs115};
	cvt.rn.f16.f32 	%rs117, %f223;
	cvt.rn.f16.f32 	%rs118, %f222;
	mov.b32 	%r620, {%rs118, %rs117};
	cvt.rn.f16.f32 	%rs119, %f221;
	cvt.rn.f16.f32 	%rs120, %f220;
	mov.b32 	%r619, {%rs120, %rs119};
	cvt.rn.f16.f32 	%rs121, %f219;
	cvt.rn.f16.f32 	%rs122, %f218;
	mov.b32 	%r618, {%rs122, %rs121};
	cvt.rn.f16.f32 	%rs123, %f217;
	cvt.rn.f16.f32 	%rs124, %f216;
	mov.b32 	%r617, {%rs124, %rs123};
	cvt.rn.f16.f32 	%rs125, %f215;
	cvt.rn.f16.f32 	%rs126, %f214;
	mov.b32 	%r616, {%rs126, %rs125};
	cvt.rn.f16.f32 	%rs127, %f213;
	cvt.rn.f16.f32 	%rs128, %f212;
	mov.b32 	%r615, {%rs128, %rs127};
	cvt.rn.f16.f32 	%rs129, %f211;
	cvt.rn.f16.f32 	%rs130, %f210;
	mov.b32 	%r614, {%rs130, %rs129};
	cvt.rn.f16.f32 	%rs131, %f209;
	cvt.rn.f16.f32 	%rs132, %f208;
	mov.b32 	%r613, {%rs132, %rs131};
	cvt.rn.f16.f32 	%rs133, %f207;
	cvt.rn.f16.f32 	%rs134, %f206;
	mov.b32 	%r612, {%rs134, %rs133};
	cvt.rn.f16.f32 	%rs135, %f205;
	cvt.rn.f16.f32 	%rs136, %f204;
	mov.b32 	%r611, {%rs136, %rs135};
	cvt.rn.f16.f32 	%rs137, %f203;
	cvt.rn.f16.f32 	%rs138, %f202;
	mov.b32 	%r610, {%rs138, %rs137};
	cvt.rn.f16.f32 	%rs139, %f201;
	cvt.rn.f16.f32 	%rs140, %f200;
	mov.b32 	%r609, {%rs140, %rs139};
	cvt.rn.f16.f32 	%rs141, %f199;
	cvt.rn.f16.f32 	%rs142, %f198;
	mov.b32 	%r608, {%rs142, %rs141};
	cvt.rn.f16.f32 	%rs143, %f197;
	cvt.rn.f16.f32 	%rs144, %f196;
	mov.b32 	%r607, {%rs144, %rs143};
	cvt.rn.f16.f32 	%rs145, %f195;
	cvt.rn.f16.f32 	%rs146, %f194;
	mov.b32 	%r606, {%rs146, %rs145};
$L__BB0_4:
	.loc	1 314 51
	shl.b32 	%r571, %r2, 3;
	and.b32  	%r572, %r571, 24;
	.loc	1 314 38
	or.b32  	%r573, %r5, %r572;
	.loc	1 313 51
	bfe.u32 	%r574, %r2, 2, 4;
	.loc	1 313 38
	or.b32  	%r575, %r574, %r1;
	or.b32  	%r576, %r575, 48;
	or.b32  	%r577, %r575, 32;
	or.b32  	%r578, %r575, 16;
	.loc	1 327 22
	// begin inline asm
	cp.async.wait_group 0x0;
	// end inline asm
	bar.sync 	0;
	.loc	1 347 33
	mul.lo.s32 	%r579, %r575, %r72;
	shl.b32 	%r580, %r72, 4;
	add.s32 	%r581, %r579, %r580;
	add.s32 	%r582, %r581, %r580;
	add.s32 	%r583, %r582, %r580;
	.loc	1 347 21
	mul.wide.s32 	%rd38, %r579, 2;
	add.s64 	%rd39, %rd15, %rd38;
	mul.wide.s32 	%rd40, %r581, 2;
	add.s64 	%rd41, %rd15, %rd40;
	mul.wide.s32 	%rd42, %r582, 2;
	add.s64 	%rd43, %rd15, %rd42;
	mul.wide.s32 	%rd44, %r583, 2;
	add.s64 	%rd45, %rd15, %rd44;
	.loc	1 347 52
	mul.wide.s32 	%rd46, %r573, 2;
	add.s64 	%rd34, %rd39, %rd46;
	add.s64 	%rd35, %rd41, %rd46;
	add.s64 	%rd36, %rd43, %rd46;
	add.s64 	%rd37, %rd45, %rd46;
	.loc	1 348 33
	setp.lt.s32 	%p38, %r575, %r69;
	setp.lt.s32 	%p39, %r578, %r69;
	setp.lt.s32 	%p40, %r577, %r69;
	setp.lt.s32 	%p41, %r576, %r69;
	.loc	1 348 58
	setp.lt.s32 	%p42, %r573, %r70;
	.loc	1 348 39
	and.pred  	%p34, %p38, %p42;
	and.pred  	%p35, %p39, %p42;
	and.pred  	%p36, %p40, %p42;
	and.pred  	%p37, %p41, %p42;
	.loc	1 349 21
	and.b32  	%r584, %r4, 1;
	shr.u32 	%r585, %r3, 2;
	and.b32  	%r586, %r2, 3;
	shl.b32 	%r587, %r584, 4;
	or.b32  	%r588, %r587, %r585;
	mul.lo.s32 	%r589, %r588, 80;
	shl.b32 	%r590, %r586, 2;
	or.b32  	%r591, %r590, %r589;
	add.s32 	%r593, %r164, %r591;
	st.shared.b32 	[%r593], %r606;
	st.shared.b32 	[%r593+640], %r607;
	st.shared.b32 	[%r593+16], %r608;
	st.shared.b32 	[%r593+656], %r609;
	st.shared.b32 	[%r593+32], %r610;
	st.shared.b32 	[%r593+672], %r611;
	st.shared.b32 	[%r593+48], %r612;
	st.shared.b32 	[%r593+688], %r613;
	bar.sync 	0;
	shl.b32 	%r594, %r584, 3;
	or.b32  	%r595, %r594, %r585;
	shl.b32 	%r596, %r586, 3;
	mad.lo.s32 	%r597, %r595, 40, %r596;
	shl.b32 	%r598, %r597, 1;
	add.s32 	%r599, %r164, %r598;
	ld.shared.v4.u32 	{%r555, %r556, %r557, %r558}, [%r599];
	ld.shared.v4.u32 	{%r559, %r560, %r561, %r562}, [%r599+1280];
	bar.sync 	0;
	st.shared.b32 	[%r593], %r614;
	st.shared.b32 	[%r593+640], %r615;
	st.shared.b32 	[%r593+16], %r616;
	st.shared.b32 	[%r593+656], %r617;
	st.shared.b32 	[%r593+32], %r618;
	st.shared.b32 	[%r593+672], %r619;
	st.shared.b32 	[%r593+48], %r620;
	st.shared.b32 	[%r593+688], %r621;
	bar.sync 	0;
	ld.shared.v4.u32 	{%r563, %r564, %r565, %r566}, [%r599];
	ld.shared.v4.u32 	{%r567, %r568, %r569, %r570}, [%r599+1280];
	// begin inline asm
	@%p34 st.global.v4.b32 [ %rd34 + 0 ], { %r555, %r556, %r557, %r558 };
	// end inline asm
	// begin inline asm
	@%p35 st.global.v4.b32 [ %rd35 + 0 ], { %r559, %r560, %r561, %r562 };
	// end inline asm
	// begin inline asm
	@%p36 st.global.v4.b32 [ %rd36 + 0 ], { %r563, %r564, %r565, %r566 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.v4.b32 [ %rd37 + 0 ], { %r567, %r568, %r569, %r570 };
	// end inline asm
	.loc	1 349 4
	ret;
$L__tmp6:
$L__func_end0:

}
	.file	1 "/data_ssd1/zjy_home/my_code/MLC-Learning/Triton/triton-examples/02.matrix-multiplication/matrix_multiplication.py"
	.file	2 "/data_ssd1/zjy_home/frameworks/cuda/triton/python/triton/language/standard.py"
	.section	.debug_abbrev
	{
.b8 1
.b8 17
.b8 1
.b8 37
.b8 8
.b8 19
.b8 5
.b8 3
.b8 8
.b8 16
.b8 6
.b8 27
.b8 8
.b8 17
.b8 1
.b8 18
.b8 1
.b8 0
.b8 0
.b8 2
.b8 46
.b8 0
.b8 3
.b8 8
.b8 32
.b8 11
.b8 0
.b8 0
.b8 3
.b8 46
.b8 1
.b8 17
.b8 1
.b8 18
.b8 1
.b8 49
.b8 19
.b8 0
.b8 0
.b8 4
.b8 29
.b8 0
.b8 49
.b8 19
.b8 17
.b8 1
.b8 18
.b8 1
.b8 88
.b8 11
.b8 89
.b8 5
.b8 87
.b8 11
.b8 0
.b8 0
.b8 0
	}
	.section	.debug_info
	{
.b32 265
.b8 2
.b8 0
.b32 .debug_abbrev
.b8 8
.b8 1
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2
.b8 0
.b8 109
.b8 97
.b8 116
.b8 114
.b8 105
.b8 120
.b8 95
.b8 109
.b8 117
.b8 108
.b8 116
.b8 105
.b8 112
.b8 108
.b8 105
.b8 99
.b8 97
.b8 116
.b8 105
.b8 111
.b8 110
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line
.b8 47
.b8 100
.b8 97
.b8 116
.b8 97
.b8 95
.b8 115
.b8 115
.b8 100
.b8 49
.b8 47
.b8 122
.b8 106
.b8 121
.b8 95
.b8 104
.b8 111
.b8 109
.b8 101
.b8 47
.b8 109
.b8 121
.b8 95
.b8 99
.b8 111
.b8 100
.b8 101
.b8 47
.b8 77
.b8 76
.b8 67
.b8 45
.b8 76
.b8 101
.b8 97
.b8 114
.b8 110
.b8 105
.b8 110
.b8 103
.b8 47
.b8 84
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 47
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 45
.b8 101
.b8 120
.b8 97
.b8 109
.b8 112
.b8 108
.b8 101
.b8 115
.b8 47
.b8 48
.b8 50
.b8 46
.b8 109
.b8 97
.b8 116
.b8 114
.b8 105
.b8 120
.b8 45
.b8 109
.b8 117
.b8 108
.b8 116
.b8 105
.b8 112
.b8 108
.b8 105
.b8 99
.b8 97
.b8 116
.b8 105
.b8 111
.b8 110
.b8 0
.b64 $L__func_begin0
.b64 $L__func_end0
.b8 2
.b8 109
.b8 97
.b8 116
.b8 109
.b8 117
.b8 108
.b8 95
.b8 107
.b8 101
.b8 114
.b8 110
.b8 101
.b8 108
.b8 0
.b8 1
.b8 3
.b64 $L__func_begin0
.b64 $L__func_end0
.b32 155
.b8 4
.b32 155
.b64 $L__tmp1
.b64 $L__tmp2
.b8 1
.b8 37
.b8 1
.b8 27
.b8 4
.b32 155
.b64 $L__tmp2
.b64 $L__tmp3
.b8 1
.b8 38
.b8 1
.b8 27
.b8 4
.b32 155
.b64 $L__tmp4
.b64 $L__tmp5
.b8 1
.b8 71
.b8 1
.b8 33
.b8 0
.b8 0
	}
	.section	.debug_loc	{	}
