# Clock Divider Parameters

# The clock divider parameters are statically defined in this file at generation time!
# To ensure timing constraints and timing reports are correct, when you make any changes
# to the clock divider component using Qsys, apply those changes to the clock divider
# parameters in this file

set ::GLOBAL_pll_0_intelclkctrl_200_3yp3h3q_core pll_0_intelclkctrl_200_3yp3h3q

set ::GLOBAL_pll_0_intelclkctrl_200_3yp3h3q_out_clocks 1

set ::GLOBAL_pll_0_intelclkctrl_200_3yp3h3q_in_clocks 1
