# verilog_ips
Various IPs implemented in Verilog

* stack.v - A circular stack
* deserializer.sv - A formally verified, parameterizable deserializer.
* deserializer_rst.sv - With a reset signal.
* serializer.sv - A formally verified, parameterizable serializer.
