Summary
Top-level Name:,adder_verilator

Clocks
Enabled,,I/O,clock,

Fabric Logic Element
Enabled,,6,,clock,0.125,Typical
Enabled,,,5,clock,0.125,Typical,1.000

BRAM

DSP

I/O
Enabled,a,4,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock
Enabled,b,4,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock
Enabled,clock,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,Clock,clock
Enabled,reset,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock
Enabled,sum,5,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock
