Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/QuartusWeb/VGA/ --output-directory=C:/QuartusWeb/VGA/PLL/ --report-file=bsf:C:/QuartusWeb/VGA/PLL.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/QuartusWeb/VGA/PLL.qsys
Progress: Loading VGA/PLL.qsys
Progress: Reading input file
Progress: Adding pll_0 [altera_pll 13.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: PLL.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: PLL.pll_0: Able to implement PLL with user settings
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/QuartusWeb/VGA/ --output-directory=C:/QuartusWeb/VGA/PLL/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/QuartusWeb/VGA/PLL.html --report-file=sopcinfo:C:/QuartusWeb/VGA/PLL.sopcinfo --report-file=cmp:C:/QuartusWeb/VGA/PLL.cmp --report-file=qip:C:/QuartusWeb/VGA/PLL/synthesis/PLL.qip --report-file=svd --report-file=regmap:C:/QuartusWeb/VGA/PLL/synthesis/PLL.regmap --report-file=debuginfo:C:/QuartusWeb/VGA/PLL/synthesis/PLL.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/QuartusWeb/VGA/PLL.qsys --language=VERILOG
Progress: Loading VGA/PLL.qsys
Progress: Reading input file
Progress: Adding pll_0 [altera_pll 13.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: PLL.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: PLL.pll_0: Able to implement PLL with user settings
Info: PLL: Generating PLL "PLL" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: pll_0: "PLL" instantiated altera_pll "pll_0"
Info: PLL: Done "PLL" with 2 modules, 3 files, 2921 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
