<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86DisassemblerDecoderCommon.h source code [llvm/llvm/include/llvm/Support/X86DisassemblerDecoderCommon.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::X86Disassembler::DisassemblerMode,llvm::X86Disassembler::InstructionContext,llvm::X86Disassembler::ModRMDecisionType,llvm::X86Disassembler::OpcodeType,llvm::X86Disassembler::OperandEncoding,llvm::X86Disassembler::OperandSpecifier,llvm::X86Disassembler::OperandType,llvm::X86Disassembler::attributeBits "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/Support/X86DisassemblerDecoderCommon.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>Support</a>/<a href='X86DisassemblerDecoderCommon.h.html'>X86DisassemblerDecoderCommon.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86DisassemblerDecoderCommon.h - Disassembler decoder ---*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file is part of the X86 Disassembler.</i></td></tr>
<tr><th id="10">10</th><td><i>// It contains common definitions used by both the disassembler and the table</i></td></tr>
<tr><th id="11">11</th><td><i>//  generator.</i></td></tr>
<tr><th id="12">12</th><td><i>// Documentation for the disassembler can be found in X86Disassembler.h.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#<span data-ppcond="16">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_X86_DISASSEMBLER_X86DISASSEMBLERDECODERCOMMON_H">LLVM_LIB_TARGET_X86_DISASSEMBLER_X86DISASSEMBLERDECODERCOMMON_H</span></u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_X86_DISASSEMBLER_X86DISASSEMBLERDECODERCOMMON_H" data-ref="_M/LLVM_LIB_TARGET_X86_DISASSEMBLER_X86DISASSEMBLERDECODERCOMMON_H">LLVM_LIB_TARGET_X86_DISASSEMBLER_X86DISASSEMBLERDECODERCOMMON_H</dfn></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="DataTypes.h.html">"llvm/Support/DataTypes.h"</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="22">22</th><td><b>namespace</b> <span class="namespace">X86Disassembler</span> {</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/INSTRUCTIONS_SYM" data-ref="_M/INSTRUCTIONS_SYM">INSTRUCTIONS_SYM</dfn>  x86DisassemblerInstrSpecifiers</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/CONTEXTS_SYM" data-ref="_M/CONTEXTS_SYM">CONTEXTS_SYM</dfn>      x86DisassemblerContexts</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/ONEBYTE_SYM" data-ref="_M/ONEBYTE_SYM">ONEBYTE_SYM</dfn>       x86DisassemblerOneByteOpcodes</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/TWOBYTE_SYM" data-ref="_M/TWOBYTE_SYM">TWOBYTE_SYM</dfn>       x86DisassemblerTwoByteOpcodes</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/THREEBYTE38_SYM" data-ref="_M/THREEBYTE38_SYM">THREEBYTE38_SYM</dfn>   x86DisassemblerThreeByte38Opcodes</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/THREEBYTE3A_SYM" data-ref="_M/THREEBYTE3A_SYM">THREEBYTE3A_SYM</dfn>   x86DisassemblerThreeByte3AOpcodes</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/XOP8_MAP_SYM" data-ref="_M/XOP8_MAP_SYM">XOP8_MAP_SYM</dfn>      x86DisassemblerXOP8Opcodes</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/XOP9_MAP_SYM" data-ref="_M/XOP9_MAP_SYM">XOP9_MAP_SYM</dfn>      x86DisassemblerXOP9Opcodes</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/XOPA_MAP_SYM" data-ref="_M/XOPA_MAP_SYM">XOPA_MAP_SYM</dfn>      x86DisassemblerXOPAOpcodes</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/THREEDNOW_MAP_SYM" data-ref="_M/THREEDNOW_MAP_SYM">THREEDNOW_MAP_SYM</dfn> x86Disassembler3DNowOpcodes</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/INSTRUCTIONS_STR" data-ref="_M/INSTRUCTIONS_STR">INSTRUCTIONS_STR</dfn>  "x86DisassemblerInstrSpecifiers"</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/CONTEXTS_STR" data-ref="_M/CONTEXTS_STR">CONTEXTS_STR</dfn>      "x86DisassemblerContexts"</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/ONEBYTE_STR" data-ref="_M/ONEBYTE_STR">ONEBYTE_STR</dfn>       "x86DisassemblerOneByteOpcodes"</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/TWOBYTE_STR" data-ref="_M/TWOBYTE_STR">TWOBYTE_STR</dfn>       "x86DisassemblerTwoByteOpcodes"</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/THREEBYTE38_STR" data-ref="_M/THREEBYTE38_STR">THREEBYTE38_STR</dfn>   "x86DisassemblerThreeByte38Opcodes"</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/THREEBYTE3A_STR" data-ref="_M/THREEBYTE3A_STR">THREEBYTE3A_STR</dfn>   "x86DisassemblerThreeByte3AOpcodes"</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/XOP8_MAP_STR" data-ref="_M/XOP8_MAP_STR">XOP8_MAP_STR</dfn>      "x86DisassemblerXOP8Opcodes"</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/XOP9_MAP_STR" data-ref="_M/XOP9_MAP_STR">XOP9_MAP_STR</dfn>      "x86DisassemblerXOP9Opcodes"</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/XOPA_MAP_STR" data-ref="_M/XOPA_MAP_STR">XOPA_MAP_STR</dfn>      "x86DisassemblerXOPAOpcodes"</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/THREEDNOW_MAP_STR" data-ref="_M/THREEDNOW_MAP_STR">THREEDNOW_MAP_STR</dfn> "x86Disassembler3DNowOpcodes"</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><i>// Attributes of an instruction that must be known before the opcode can be</i></td></tr>
<tr><th id="47">47</th><td><i>// processed correctly.  Most of these indicate the presence of particular</i></td></tr>
<tr><th id="48">48</th><td><i>// prefixes, but ATTR_64BIT is simply an attribute of the decoding context.</i></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/ATTRIBUTE_BITS" data-ref="_M/ATTRIBUTE_BITS">ATTRIBUTE_BITS</dfn>                  \</u></td></tr>
<tr><th id="50">50</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::attributeBits::ATTR_NONE" title='llvm::X86Disassembler::attributeBits::ATTR_NONE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_NONE">ATTR_NONE</dfn>,   0x00)         \</u></td></tr>
<tr><th id="51">51</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::attributeBits::ATTR_64BIT" title='llvm::X86Disassembler::attributeBits::ATTR_64BIT' data-ref="llvm::X86Disassembler::attributeBits::ATTR_64BIT">ATTR_64BIT</dfn>,  (0x1 &lt;&lt; 0))   \</u></td></tr>
<tr><th id="52">52</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::attributeBits::ATTR_XS" title='llvm::X86Disassembler::attributeBits::ATTR_XS' data-ref="llvm::X86Disassembler::attributeBits::ATTR_XS">ATTR_XS</dfn>,     (0x1 &lt;&lt; 1))   \</u></td></tr>
<tr><th id="53">53</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::attributeBits::ATTR_XD" title='llvm::X86Disassembler::attributeBits::ATTR_XD' data-ref="llvm::X86Disassembler::attributeBits::ATTR_XD">ATTR_XD</dfn>,     (0x1 &lt;&lt; 2))   \</u></td></tr>
<tr><th id="54">54</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::attributeBits::ATTR_REXW" title='llvm::X86Disassembler::attributeBits::ATTR_REXW' data-ref="llvm::X86Disassembler::attributeBits::ATTR_REXW">ATTR_REXW</dfn>,   (0x1 &lt;&lt; 3))   \</u></td></tr>
<tr><th id="55">55</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::attributeBits::ATTR_OPSIZE" title='llvm::X86Disassembler::attributeBits::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_OPSIZE">ATTR_OPSIZE</dfn>, (0x1 &lt;&lt; 4))   \</u></td></tr>
<tr><th id="56">56</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::attributeBits::ATTR_ADSIZE" title='llvm::X86Disassembler::attributeBits::ATTR_ADSIZE' data-ref="llvm::X86Disassembler::attributeBits::ATTR_ADSIZE">ATTR_ADSIZE</dfn>, (0x1 &lt;&lt; 5))   \</u></td></tr>
<tr><th id="57">57</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::attributeBits::ATTR_VEX" title='llvm::X86Disassembler::attributeBits::ATTR_VEX' data-ref="llvm::X86Disassembler::attributeBits::ATTR_VEX">ATTR_VEX</dfn>,    (0x1 &lt;&lt; 6))   \</u></td></tr>
<tr><th id="58">58</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::attributeBits::ATTR_VEXL" title='llvm::X86Disassembler::attributeBits::ATTR_VEXL' data-ref="llvm::X86Disassembler::attributeBits::ATTR_VEXL">ATTR_VEXL</dfn>,   (0x1 &lt;&lt; 7))   \</u></td></tr>
<tr><th id="59">59</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::attributeBits::ATTR_EVEX" title='llvm::X86Disassembler::attributeBits::ATTR_EVEX' data-ref="llvm::X86Disassembler::attributeBits::ATTR_EVEX">ATTR_EVEX</dfn>,   (0x1 &lt;&lt; 8))   \</u></td></tr>
<tr><th id="60">60</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::attributeBits::ATTR_EVEXL" title='llvm::X86Disassembler::attributeBits::ATTR_EVEXL' data-ref="llvm::X86Disassembler::attributeBits::ATTR_EVEXL">ATTR_EVEXL</dfn>,  (0x1 &lt;&lt; 9))   \</u></td></tr>
<tr><th id="61">61</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::attributeBits::ATTR_EVEXL2" title='llvm::X86Disassembler::attributeBits::ATTR_EVEXL2' data-ref="llvm::X86Disassembler::attributeBits::ATTR_EVEXL2">ATTR_EVEXL2</dfn>, (0x1 &lt;&lt; 10))  \</u></td></tr>
<tr><th id="62">62</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::attributeBits::ATTR_EVEXK" title='llvm::X86Disassembler::attributeBits::ATTR_EVEXK' data-ref="llvm::X86Disassembler::attributeBits::ATTR_EVEXK">ATTR_EVEXK</dfn>,  (0x1 &lt;&lt; 11))  \</u></td></tr>
<tr><th id="63">63</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::attributeBits::ATTR_EVEXKZ" title='llvm::X86Disassembler::attributeBits::ATTR_EVEXKZ' data-ref="llvm::X86Disassembler::attributeBits::ATTR_EVEXKZ">ATTR_EVEXKZ</dfn>, (0x1 &lt;&lt; 12))  \</u></td></tr>
<tr><th id="64">64</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::attributeBits::ATTR_EVEXB" title='llvm::X86Disassembler::attributeBits::ATTR_EVEXB' data-ref="llvm::X86Disassembler::attributeBits::ATTR_EVEXB">ATTR_EVEXB</dfn>,  (0x1 &lt;&lt; 13))</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/ENUM_ENTRY" data-ref="_M/ENUM_ENTRY">ENUM_ENTRY</dfn>(n, v) n = v,</u></td></tr>
<tr><th id="67">67</th><td><b>enum</b> <dfn class="type def" id="llvm::X86Disassembler::attributeBits" title='llvm::X86Disassembler::attributeBits' data-ref="llvm::X86Disassembler::attributeBits">attributeBits</dfn> {</td></tr>
<tr><th id="68">68</th><td>  <a class="macro" href="#49" title="ATTR_NONE = 0x00, ATTR_64BIT = (0x1 &lt;&lt; 0), ATTR_XS = (0x1 &lt;&lt; 1), ATTR_XD = (0x1 &lt;&lt; 2), ATTR_REXW = (0x1 &lt;&lt; 3), ATTR_OPSIZE = (0x1 &lt;&lt; 4), ATTR_ADSIZE = (0x1 &lt;&lt; 5), ATTR_VEX = (0x1 &lt;&lt; 6), ATTR_VEXL = (0x1 &lt;&lt; 7), ATTR_EVEX = (0x1 &lt;&lt; 8), ATTR_EVEXL = (0x1 &lt;&lt; 9), ATTR_EVEXL2 = (0x1 &lt;&lt; 10), ATTR_EVEXK = (0x1 &lt;&lt; 11), ATTR_EVEXKZ = (0x1 &lt;&lt; 12), ATTR_EVEXB = (0x1 &lt;&lt; 13)," data-ref="_M/ATTRIBUTE_BITS">ATTRIBUTE_BITS</a></td></tr>
<tr><th id="69">69</th><td>  <dfn class="enum" id="llvm::X86Disassembler::attributeBits::ATTR_max" title='llvm::X86Disassembler::attributeBits::ATTR_max' data-ref="llvm::X86Disassembler::attributeBits::ATTR_max">ATTR_max</dfn></td></tr>
<tr><th id="70">70</th><td>};</td></tr>
<tr><th id="71">71</th><td><u>#undef <a class="macro" href="#66" data-ref="_M/ENUM_ENTRY">ENUM_ENTRY</a></u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i>// Combinations of the above attributes that are relevant to instruction</i></td></tr>
<tr><th id="74">74</th><td><i>// decode. Although other combinations are possible, they can be reduced to</i></td></tr>
<tr><th id="75">75</th><td><i>// these without affecting the ultimately decoded instruction.</i></td></tr>
<tr><th id="76">76</th><td><i></i></td></tr>
<tr><th id="77">77</th><td><i>//           Class name           Rank  Rationale for rank assignment</i></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/INSTRUCTION_CONTEXTS" data-ref="_M/INSTRUCTION_CONTEXTS">INSTRUCTION_CONTEXTS</dfn>                                                   \</u></td></tr>
<tr><th id="79">79</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC" title='llvm::X86Disassembler::InstructionContext::IC' data-ref="llvm::X86Disassembler::InstructionContext::IC">IC</dfn>,                    0,  "says nothing about the instruction")  \</u></td></tr>
<tr><th id="80">80</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_64BIT" title='llvm::X86Disassembler::InstructionContext::IC_64BIT' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT">IC_64BIT</dfn>,              1,  "says the instruction applies in "     \</u></td></tr>
<tr><th id="81">81</th><td><u>                                        "64-bit mode but no more")             \</u></td></tr>
<tr><th id="82">82</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_OPSIZE" title='llvm::X86Disassembler::InstructionContext::IC_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_OPSIZE">IC_OPSIZE</dfn>,             3,  "requires an OPSIZE prefix, so "       \</u></td></tr>
<tr><th id="83">83</th><td><u>                                        "operands change width")               \</u></td></tr>
<tr><th id="84">84</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_ADSIZE" title='llvm::X86Disassembler::InstructionContext::IC_ADSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_ADSIZE">IC_ADSIZE</dfn>,             3,  "requires an ADSIZE prefix, so "       \</u></td></tr>
<tr><th id="85">85</th><td><u>                                        "operands change width")               \</u></td></tr>
<tr><th id="86">86</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_OPSIZE_ADSIZE" title='llvm::X86Disassembler::InstructionContext::IC_OPSIZE_ADSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_OPSIZE_ADSIZE">IC_OPSIZE_ADSIZE</dfn>,      4,  "requires ADSIZE and OPSIZE prefixes") \</u></td></tr>
<tr><th id="87">87</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_XD" title='llvm::X86Disassembler::InstructionContext::IC_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_XD">IC_XD</dfn>,                 2,  "may say something about the opcode "  \</u></td></tr>
<tr><th id="88">88</th><td><u>                                        "but not the operands")                \</u></td></tr>
<tr><th id="89">89</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_XS" title='llvm::X86Disassembler::InstructionContext::IC_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_XS">IC_XS</dfn>,                 2,  "may say something about the opcode "  \</u></td></tr>
<tr><th id="90">90</th><td><u>                                        "but not the operands")                \</u></td></tr>
<tr><th id="91">91</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_XD_OPSIZE" title='llvm::X86Disassembler::InstructionContext::IC_XD_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_XD_OPSIZE">IC_XD_OPSIZE</dfn>,          3,  "requires an OPSIZE prefix, so "       \</u></td></tr>
<tr><th id="92">92</th><td><u>                                        "operands change width")               \</u></td></tr>
<tr><th id="93">93</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_XS_OPSIZE" title='llvm::X86Disassembler::InstructionContext::IC_XS_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_XS_OPSIZE">IC_XS_OPSIZE</dfn>,          3,  "requires an OPSIZE prefix, so "       \</u></td></tr>
<tr><th id="94">94</th><td><u>                                        "operands change width")               \</u></td></tr>
<tr><th id="95">95</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_XD_ADSIZE" title='llvm::X86Disassembler::InstructionContext::IC_XD_ADSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_XD_ADSIZE">IC_XD_ADSIZE</dfn>,          3,  "requires an ADSIZE prefix, so "       \</u></td></tr>
<tr><th id="96">96</th><td><u>                                        "operands change width")               \</u></td></tr>
<tr><th id="97">97</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_XS_ADSIZE" title='llvm::X86Disassembler::InstructionContext::IC_XS_ADSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_XS_ADSIZE">IC_XS_ADSIZE</dfn>,          3,  "requires an ADSIZE prefix, so "       \</u></td></tr>
<tr><th id="98">98</th><td><u>                                        "operands change width")               \</u></td></tr>
<tr><th id="99">99</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW">IC_64BIT_REXW</dfn>,         5,  "requires a REX.W prefix, so operands "\</u></td></tr>
<tr><th id="100">100</th><td><u>                                        "change width; overrides IC_OPSIZE")   \</u></td></tr>
<tr><th id="101">101</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW_ADSIZE" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW_ADSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW_ADSIZE">IC_64BIT_REXW_ADSIZE</dfn>,  6,  "requires a REX.W prefix and 0x67 "    \</u></td></tr>
<tr><th id="102">102</th><td><u>                                        "prefix")                              \</u></td></tr>
<tr><th id="103">103</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_64BIT_OPSIZE" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_OPSIZE">IC_64BIT_OPSIZE</dfn>,       3,  "Just as meaningful as IC_OPSIZE")     \</u></td></tr>
<tr><th id="104">104</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_64BIT_ADSIZE" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_ADSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_ADSIZE">IC_64BIT_ADSIZE</dfn>,       3,  "Just as meaningful as IC_ADSIZE")     \</u></td></tr>
<tr><th id="105">105</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_64BIT_OPSIZE_ADSIZE" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_OPSIZE_ADSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_OPSIZE_ADSIZE">IC_64BIT_OPSIZE_ADSIZE</dfn>, 4, "Just as meaningful as IC_OPSIZE/"     \</u></td></tr>
<tr><th id="106">106</th><td><u>                                        "IC_ADSIZE")                           \</u></td></tr>
<tr><th id="107">107</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_64BIT_XD" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_XD">IC_64BIT_XD</dfn>,           6,  "XD instructions are SSE; REX.W is "   \</u></td></tr>
<tr><th id="108">108</th><td><u>                                        "secondary")                           \</u></td></tr>
<tr><th id="109">109</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_64BIT_XS" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_XS">IC_64BIT_XS</dfn>,           6,  "Just as meaningful as IC_64BIT_XD")   \</u></td></tr>
<tr><th id="110">110</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_64BIT_XD_OPSIZE" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_XD_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_XD_OPSIZE">IC_64BIT_XD_OPSIZE</dfn>,    3,  "Just as meaningful as IC_XD_OPSIZE")  \</u></td></tr>
<tr><th id="111">111</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_64BIT_XS_OPSIZE" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_XS_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_XS_OPSIZE">IC_64BIT_XS_OPSIZE</dfn>,    3,  "Just as meaningful as IC_XS_OPSIZE")  \</u></td></tr>
<tr><th id="112">112</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_64BIT_XD_ADSIZE" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_XD_ADSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_XD_ADSIZE">IC_64BIT_XD_ADSIZE</dfn>,    3,  "Just as meaningful as IC_XD_ADSIZE")  \</u></td></tr>
<tr><th id="113">113</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_64BIT_XS_ADSIZE" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_XS_ADSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_XS_ADSIZE">IC_64BIT_XS_ADSIZE</dfn>,    3,  "Just as meaningful as IC_XS_ADSIZE")  \</u></td></tr>
<tr><th id="114">114</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW_XS" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW_XS">IC_64BIT_REXW_XS</dfn>,      7,  "OPSIZE could mean a different "       \</u></td></tr>
<tr><th id="115">115</th><td><u>                                        "opcode")                              \</u></td></tr>
<tr><th id="116">116</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW_XD" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW_XD">IC_64BIT_REXW_XD</dfn>,      7,  "Just as meaningful as "               \</u></td></tr>
<tr><th id="117">117</th><td><u>                                        "IC_64BIT_REXW_XS")                    \</u></td></tr>
<tr><th id="118">118</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW_OPSIZE" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW_OPSIZE">IC_64BIT_REXW_OPSIZE</dfn>,  8,  "The Dynamic Duo!  Prefer over all "   \</u></td></tr>
<tr><th id="119">119</th><td><u>                                        "else because this changes most "      \</u></td></tr>
<tr><th id="120">120</th><td><u>                                        "operands' meaning")                   \</u></td></tr>
<tr><th id="121">121</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_VEX" title='llvm::X86Disassembler::InstructionContext::IC_VEX' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX">IC_VEX</dfn>,                1,  "requires a VEX prefix")               \</u></td></tr>
<tr><th id="122">122</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_VEX_XS" title='llvm::X86Disassembler::InstructionContext::IC_VEX_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_XS">IC_VEX_XS</dfn>,             2,  "requires VEX and the XS prefix")      \</u></td></tr>
<tr><th id="123">123</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_VEX_XD" title='llvm::X86Disassembler::InstructionContext::IC_VEX_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_XD">IC_VEX_XD</dfn>,             2,  "requires VEX and the XD prefix")      \</u></td></tr>
<tr><th id="124">124</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_VEX_OPSIZE" title='llvm::X86Disassembler::InstructionContext::IC_VEX_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_OPSIZE">IC_VEX_OPSIZE</dfn>,         2,  "requires VEX and the OpSize prefix")  \</u></td></tr>
<tr><th id="125">125</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_VEX_W" title='llvm::X86Disassembler::InstructionContext::IC_VEX_W' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_W">IC_VEX_W</dfn>,              3,  "requires VEX and the W prefix")       \</u></td></tr>
<tr><th id="126">126</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_VEX_W_XS" title='llvm::X86Disassembler::InstructionContext::IC_VEX_W_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_W_XS">IC_VEX_W_XS</dfn>,           4,  "requires VEX, W, and XS prefix")      \</u></td></tr>
<tr><th id="127">127</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_VEX_W_XD" title='llvm::X86Disassembler::InstructionContext::IC_VEX_W_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_W_XD">IC_VEX_W_XD</dfn>,           4,  "requires VEX, W, and XD prefix")      \</u></td></tr>
<tr><th id="128">128</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_VEX_W_OPSIZE" title='llvm::X86Disassembler::InstructionContext::IC_VEX_W_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_W_OPSIZE">IC_VEX_W_OPSIZE</dfn>,       4,  "requires VEX, W, and OpSize")         \</u></td></tr>
<tr><th id="129">129</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_VEX_L" title='llvm::X86Disassembler::InstructionContext::IC_VEX_L' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_L">IC_VEX_L</dfn>,              3,  "requires VEX and the L prefix")       \</u></td></tr>
<tr><th id="130">130</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_VEX_L_XS" title='llvm::X86Disassembler::InstructionContext::IC_VEX_L_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_L_XS">IC_VEX_L_XS</dfn>,           4,  "requires VEX and the L and XS prefix")\</u></td></tr>
<tr><th id="131">131</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_VEX_L_XD" title='llvm::X86Disassembler::InstructionContext::IC_VEX_L_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_L_XD">IC_VEX_L_XD</dfn>,           4,  "requires VEX and the L and XD prefix")\</u></td></tr>
<tr><th id="132">132</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_VEX_L_OPSIZE" title='llvm::X86Disassembler::InstructionContext::IC_VEX_L_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_L_OPSIZE">IC_VEX_L_OPSIZE</dfn>,       4,  "requires VEX, L, and OpSize")         \</u></td></tr>
<tr><th id="133">133</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_VEX_L_W" title='llvm::X86Disassembler::InstructionContext::IC_VEX_L_W' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_L_W">IC_VEX_L_W</dfn>,            4,  "requires VEX, L and W")               \</u></td></tr>
<tr><th id="134">134</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_VEX_L_W_XS" title='llvm::X86Disassembler::InstructionContext::IC_VEX_L_W_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_L_W_XS">IC_VEX_L_W_XS</dfn>,         5,  "requires VEX, L, W and XS prefix")    \</u></td></tr>
<tr><th id="135">135</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_VEX_L_W_XD" title='llvm::X86Disassembler::InstructionContext::IC_VEX_L_W_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_L_W_XD">IC_VEX_L_W_XD</dfn>,         5,  "requires VEX, L, W and XD prefix")    \</u></td></tr>
<tr><th id="136">136</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_VEX_L_W_OPSIZE" title='llvm::X86Disassembler::InstructionContext::IC_VEX_L_W_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_L_W_OPSIZE">IC_VEX_L_W_OPSIZE</dfn>,     5,  "requires VEX, L, W and OpSize")       \</u></td></tr>
<tr><th id="137">137</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX" title='llvm::X86Disassembler::InstructionContext::IC_EVEX' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX">IC_EVEX</dfn>,               1,  "requires an EVEX prefix")             \</u></td></tr>
<tr><th id="138">138</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_XS" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_XS">IC_EVEX_XS</dfn>,            2,  "requires EVEX and the XS prefix")     \</u></td></tr>
<tr><th id="139">139</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_XD" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_XD">IC_EVEX_XD</dfn>,            2,  "requires EVEX and the XD prefix")     \</u></td></tr>
<tr><th id="140">140</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_OPSIZE" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_OPSIZE">IC_EVEX_OPSIZE</dfn>,        2,  "requires EVEX and the OpSize prefix") \</u></td></tr>
<tr><th id="141">141</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W">IC_EVEX_W</dfn>,             3,  "requires EVEX and the W prefix")      \</u></td></tr>
<tr><th id="142">142</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XS" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XS">IC_EVEX_W_XS</dfn>,          4,  "requires EVEX, W, and XS prefix")     \</u></td></tr>
<tr><th id="143">143</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XD" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XD">IC_EVEX_W_XD</dfn>,          4,  "requires EVEX, W, and XD prefix")     \</u></td></tr>
<tr><th id="144">144</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_OPSIZE" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_OPSIZE">IC_EVEX_W_OPSIZE</dfn>,      4,  "requires EVEX, W, and OpSize")        \</u></td></tr>
<tr><th id="145">145</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L">IC_EVEX_L</dfn>,             3,  "requires EVEX and the L prefix")       \</u></td></tr>
<tr><th id="146">146</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XS" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XS">IC_EVEX_L_XS</dfn>,          4,  "requires EVEX and the L and XS prefix")\</u></td></tr>
<tr><th id="147">147</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XD" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XD">IC_EVEX_L_XD</dfn>,          4,  "requires EVEX and the L and XD prefix")\</u></td></tr>
<tr><th id="148">148</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_OPSIZE" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_OPSIZE">IC_EVEX_L_OPSIZE</dfn>,      4,  "requires EVEX, L, and OpSize")         \</u></td></tr>
<tr><th id="149">149</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W">IC_EVEX_L_W</dfn>,           3,  "requires EVEX, L and W")               \</u></td></tr>
<tr><th id="150">150</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XS" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XS">IC_EVEX_L_W_XS</dfn>,        4,  "requires EVEX, L, W and XS prefix")    \</u></td></tr>
<tr><th id="151">151</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XD" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XD">IC_EVEX_L_W_XD</dfn>,        4,  "requires EVEX, L, W and XD prefix")    \</u></td></tr>
<tr><th id="152">152</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_OPSIZE" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_OPSIZE">IC_EVEX_L_W_OPSIZE</dfn>,    4,  "requires EVEX, L, W and OpSize")       \</u></td></tr>
<tr><th id="153">153</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2">IC_EVEX_L2</dfn>,            3,  "requires EVEX and the L2 prefix")       \</u></td></tr>
<tr><th id="154">154</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XS" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XS">IC_EVEX_L2_XS</dfn>,         4,  "requires EVEX and the L2 and XS prefix")\</u></td></tr>
<tr><th id="155">155</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XD" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XD">IC_EVEX_L2_XD</dfn>,         4,  "requires EVEX and the L2 and XD prefix")\</u></td></tr>
<tr><th id="156">156</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_OPSIZE" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_OPSIZE">IC_EVEX_L2_OPSIZE</dfn>,     4,  "requires EVEX, L2, and OpSize")         \</u></td></tr>
<tr><th id="157">157</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W">IC_EVEX_L2_W</dfn>,          3,  "requires EVEX, L2 and W")               \</u></td></tr>
<tr><th id="158">158</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XS" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XS">IC_EVEX_L2_W_XS</dfn>,       4,  "requires EVEX, L2, W and XS prefix")    \</u></td></tr>
<tr><th id="159">159</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XD" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XD">IC_EVEX_L2_W_XD</dfn>,       4,  "requires EVEX, L2, W and XD prefix")    \</u></td></tr>
<tr><th id="160">160</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_OPSIZE" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_OPSIZE">IC_EVEX_L2_W_OPSIZE</dfn>,   4,  "requires EVEX, L2, W and OpSize")       \</u></td></tr>
<tr><th id="161">161</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_K">IC_EVEX_K</dfn>,             1,  "requires an EVEX_K prefix")             \</u></td></tr>
<tr><th id="162">162</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_XS_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_XS_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_XS_K">IC_EVEX_XS_K</dfn>,          2,  "requires EVEX_K and the XS prefix")     \</u></td></tr>
<tr><th id="163">163</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_XD_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_XD_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_XD_K">IC_EVEX_XD_K</dfn>,          2,  "requires EVEX_K and the XD prefix")     \</u></td></tr>
<tr><th id="164">164</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_OPSIZE_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_OPSIZE_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_OPSIZE_K">IC_EVEX_OPSIZE_K</dfn>,      2,  "requires EVEX_K and the OpSize prefix") \</u></td></tr>
<tr><th id="165">165</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_K">IC_EVEX_W_K</dfn>,           3,  "requires EVEX_K and the W prefix")      \</u></td></tr>
<tr><th id="166">166</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XS_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XS_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XS_K">IC_EVEX_W_XS_K</dfn>,        4,  "requires EVEX_K, W, and XS prefix")     \</u></td></tr>
<tr><th id="167">167</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XD_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XD_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XD_K">IC_EVEX_W_XD_K</dfn>,        4,  "requires EVEX_K, W, and XD prefix")     \</u></td></tr>
<tr><th id="168">168</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_OPSIZE_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_OPSIZE_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_OPSIZE_K">IC_EVEX_W_OPSIZE_K</dfn>,    4,  "requires EVEX_K, W, and OpSize")        \</u></td></tr>
<tr><th id="169">169</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_K">IC_EVEX_L_K</dfn>,           3,  "requires EVEX_K and the L prefix")       \</u></td></tr>
<tr><th id="170">170</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XS_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XS_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XS_K">IC_EVEX_L_XS_K</dfn>,        4,  "requires EVEX_K and the L and XS prefix")\</u></td></tr>
<tr><th id="171">171</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XD_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XD_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XD_K">IC_EVEX_L_XD_K</dfn>,        4,  "requires EVEX_K and the L and XD prefix")\</u></td></tr>
<tr><th id="172">172</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_OPSIZE_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_OPSIZE_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_OPSIZE_K">IC_EVEX_L_OPSIZE_K</dfn>,    4,  "requires EVEX_K, L, and OpSize")         \</u></td></tr>
<tr><th id="173">173</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_K">IC_EVEX_L_W_K</dfn>,         3,  "requires EVEX_K, L and W")               \</u></td></tr>
<tr><th id="174">174</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XS_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XS_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XS_K">IC_EVEX_L_W_XS_K</dfn>,      4,  "requires EVEX_K, L, W and XS prefix")    \</u></td></tr>
<tr><th id="175">175</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XD_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XD_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XD_K">IC_EVEX_L_W_XD_K</dfn>,      4,  "requires EVEX_K, L, W and XD prefix")    \</u></td></tr>
<tr><th id="176">176</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_OPSIZE_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_OPSIZE_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_OPSIZE_K">IC_EVEX_L_W_OPSIZE_K</dfn>,  4,  "requires EVEX_K, L, W and OpSize")       \</u></td></tr>
<tr><th id="177">177</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_K">IC_EVEX_L2_K</dfn>,          3,  "requires EVEX_K and the L2 prefix")       \</u></td></tr>
<tr><th id="178">178</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XS_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XS_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XS_K">IC_EVEX_L2_XS_K</dfn>,       4,  "requires EVEX_K and the L2 and XS prefix")\</u></td></tr>
<tr><th id="179">179</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XD_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XD_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XD_K">IC_EVEX_L2_XD_K</dfn>,       4,  "requires EVEX_K and the L2 and XD prefix")\</u></td></tr>
<tr><th id="180">180</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_OPSIZE_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_OPSIZE_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_OPSIZE_K">IC_EVEX_L2_OPSIZE_K</dfn>,   4,  "requires EVEX_K, L2, and OpSize")         \</u></td></tr>
<tr><th id="181">181</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_K">IC_EVEX_L2_W_K</dfn>,        3,  "requires EVEX_K, L2 and W")               \</u></td></tr>
<tr><th id="182">182</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XS_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XS_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XS_K">IC_EVEX_L2_W_XS_K</dfn>,     4,  "requires EVEX_K, L2, W and XS prefix")    \</u></td></tr>
<tr><th id="183">183</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XD_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XD_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XD_K">IC_EVEX_L2_W_XD_K</dfn>,     4,  "requires EVEX_K, L2, W and XD prefix")    \</u></td></tr>
<tr><th id="184">184</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_OPSIZE_K" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_OPSIZE_K' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_OPSIZE_K">IC_EVEX_L2_W_OPSIZE_K</dfn>, 4,  "requires EVEX_K, L2, W and OpSize")     \</u></td></tr>
<tr><th id="185">185</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_B">IC_EVEX_B</dfn>,             1,  "requires an EVEX_B prefix")             \</u></td></tr>
<tr><th id="186">186</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_XS_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_XS_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_XS_B">IC_EVEX_XS_B</dfn>,          2,  "requires EVEX_B and the XS prefix")     \</u></td></tr>
<tr><th id="187">187</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_XD_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_XD_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_XD_B">IC_EVEX_XD_B</dfn>,          2,  "requires EVEX_B and the XD prefix")     \</u></td></tr>
<tr><th id="188">188</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_OPSIZE_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_OPSIZE_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_OPSIZE_B">IC_EVEX_OPSIZE_B</dfn>,      2,  "requires EVEX_B and the OpSize prefix") \</u></td></tr>
<tr><th id="189">189</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_B">IC_EVEX_W_B</dfn>,           3,  "requires EVEX_B and the W prefix")      \</u></td></tr>
<tr><th id="190">190</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XS_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XS_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XS_B">IC_EVEX_W_XS_B</dfn>,        4,  "requires EVEX_B, W, and XS prefix")     \</u></td></tr>
<tr><th id="191">191</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XD_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XD_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XD_B">IC_EVEX_W_XD_B</dfn>,        4,  "requires EVEX_B, W, and XD prefix")     \</u></td></tr>
<tr><th id="192">192</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_OPSIZE_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_OPSIZE_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_OPSIZE_B">IC_EVEX_W_OPSIZE_B</dfn>,    4,  "requires EVEX_B, W, and OpSize")        \</u></td></tr>
<tr><th id="193">193</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_B">IC_EVEX_L_B</dfn>,           3,  "requires EVEX_B and the L prefix")       \</u></td></tr>
<tr><th id="194">194</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XS_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XS_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XS_B">IC_EVEX_L_XS_B</dfn>,        4,  "requires EVEX_B and the L and XS prefix")\</u></td></tr>
<tr><th id="195">195</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XD_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XD_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XD_B">IC_EVEX_L_XD_B</dfn>,        4,  "requires EVEX_B and the L and XD prefix")\</u></td></tr>
<tr><th id="196">196</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_OPSIZE_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_OPSIZE_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_OPSIZE_B">IC_EVEX_L_OPSIZE_B</dfn>,    4,  "requires EVEX_B, L, and OpSize")         \</u></td></tr>
<tr><th id="197">197</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_B">IC_EVEX_L_W_B</dfn>,         3,  "requires EVEX_B, L and W")               \</u></td></tr>
<tr><th id="198">198</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XS_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XS_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XS_B">IC_EVEX_L_W_XS_B</dfn>,      4,  "requires EVEX_B, L, W and XS prefix")    \</u></td></tr>
<tr><th id="199">199</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XD_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XD_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XD_B">IC_EVEX_L_W_XD_B</dfn>,      4,  "requires EVEX_B, L, W and XD prefix")    \</u></td></tr>
<tr><th id="200">200</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_OPSIZE_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_OPSIZE_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_OPSIZE_B">IC_EVEX_L_W_OPSIZE_B</dfn>,  4,  "requires EVEX_B, L, W and OpSize")       \</u></td></tr>
<tr><th id="201">201</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_B">IC_EVEX_L2_B</dfn>,          3,  "requires EVEX_B and the L2 prefix")       \</u></td></tr>
<tr><th id="202">202</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XS_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XS_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XS_B">IC_EVEX_L2_XS_B</dfn>,       4,  "requires EVEX_B and the L2 and XS prefix")\</u></td></tr>
<tr><th id="203">203</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XD_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XD_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XD_B">IC_EVEX_L2_XD_B</dfn>,       4,  "requires EVEX_B and the L2 and XD prefix")\</u></td></tr>
<tr><th id="204">204</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_OPSIZE_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_OPSIZE_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_OPSIZE_B">IC_EVEX_L2_OPSIZE_B</dfn>,   4,  "requires EVEX_B, L2, and OpSize")         \</u></td></tr>
<tr><th id="205">205</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_B">IC_EVEX_L2_W_B</dfn>,        3,  "requires EVEX_B, L2 and W")               \</u></td></tr>
<tr><th id="206">206</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XS_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XS_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XS_B">IC_EVEX_L2_W_XS_B</dfn>,     4,  "requires EVEX_B, L2, W and XS prefix")    \</u></td></tr>
<tr><th id="207">207</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XD_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XD_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XD_B">IC_EVEX_L2_W_XD_B</dfn>,     4,  "requires EVEX_B, L2, W and XD prefix")    \</u></td></tr>
<tr><th id="208">208</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_OPSIZE_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_OPSIZE_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_OPSIZE_B">IC_EVEX_L2_W_OPSIZE_B</dfn>, 4,  "requires EVEX_B, L2, W and OpSize")       \</u></td></tr>
<tr><th id="209">209</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_K_B">IC_EVEX_K_B</dfn>,           1,  "requires EVEX_B and EVEX_K prefix")             \</u></td></tr>
<tr><th id="210">210</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_XS_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_XS_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_XS_K_B">IC_EVEX_XS_K_B</dfn>,        2,  "requires EVEX_B, EVEX_K and the XS prefix")     \</u></td></tr>
<tr><th id="211">211</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_XD_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_XD_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_XD_K_B">IC_EVEX_XD_K_B</dfn>,        2,  "requires EVEX_B, EVEX_K and the XD prefix")     \</u></td></tr>
<tr><th id="212">212</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_OPSIZE_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_OPSIZE_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_OPSIZE_K_B">IC_EVEX_OPSIZE_K_B</dfn>,    2,  "requires EVEX_B, EVEX_K and the OpSize prefix") \</u></td></tr>
<tr><th id="213">213</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_K_B">IC_EVEX_W_K_B</dfn>,         3,  "requires EVEX_B, EVEX_K and the W prefix")      \</u></td></tr>
<tr><th id="214">214</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XS_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XS_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XS_K_B">IC_EVEX_W_XS_K_B</dfn>,      4,  "requires EVEX_B, EVEX_K, W, and XS prefix")     \</u></td></tr>
<tr><th id="215">215</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XD_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XD_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XD_K_B">IC_EVEX_W_XD_K_B</dfn>,      4,  "requires EVEX_B, EVEX_K, W, and XD prefix")     \</u></td></tr>
<tr><th id="216">216</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_OPSIZE_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_OPSIZE_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_OPSIZE_K_B">IC_EVEX_W_OPSIZE_K_B</dfn>,  4,  "requires EVEX_B, EVEX_K, W, and OpSize")        \</u></td></tr>
<tr><th id="217">217</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_K_B">IC_EVEX_L_K_B</dfn>,         3,  "requires EVEX_B, EVEX_K and the L prefix")       \</u></td></tr>
<tr><th id="218">218</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XS_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XS_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XS_K_B">IC_EVEX_L_XS_K_B</dfn>,      4,  "requires EVEX_B, EVEX_K and the L and XS prefix")\</u></td></tr>
<tr><th id="219">219</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XD_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XD_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XD_K_B">IC_EVEX_L_XD_K_B</dfn>,      4,  "requires EVEX_B, EVEX_K and the L and XD prefix")\</u></td></tr>
<tr><th id="220">220</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_OPSIZE_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_OPSIZE_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_OPSIZE_K_B">IC_EVEX_L_OPSIZE_K_B</dfn>,  4,  "requires EVEX_B, EVEX_K, L, and OpSize")         \</u></td></tr>
<tr><th id="221">221</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_K_B">IC_EVEX_L_W_K_B</dfn>,       3,  "requires EVEX_B, EVEX_K, L and W")               \</u></td></tr>
<tr><th id="222">222</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XS_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XS_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XS_K_B">IC_EVEX_L_W_XS_K_B</dfn>,    4,  "requires EVEX_B, EVEX_K, L, W and XS prefix")    \</u></td></tr>
<tr><th id="223">223</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XD_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XD_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XD_K_B">IC_EVEX_L_W_XD_K_B</dfn>,    4,  "requires EVEX_B, EVEX_K, L, W and XD prefix")    \</u></td></tr>
<tr><th id="224">224</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_OPSIZE_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_OPSIZE_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_OPSIZE_K_B">IC_EVEX_L_W_OPSIZE_K_B</dfn>,4,  "requires EVEX_B, EVEX_K, L, W and OpSize")       \</u></td></tr>
<tr><th id="225">225</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_K_B">IC_EVEX_L2_K_B</dfn>,        3,  "requires EVEX_B, EVEX_K and the L2 prefix")       \</u></td></tr>
<tr><th id="226">226</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XS_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XS_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XS_K_B">IC_EVEX_L2_XS_K_B</dfn>,     4,  "requires EVEX_B, EVEX_K and the L2 and XS prefix")\</u></td></tr>
<tr><th id="227">227</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XD_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XD_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XD_K_B">IC_EVEX_L2_XD_K_B</dfn>,     4,  "requires EVEX_B, EVEX_K and the L2 and XD prefix")\</u></td></tr>
<tr><th id="228">228</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_OPSIZE_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_OPSIZE_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_OPSIZE_K_B">IC_EVEX_L2_OPSIZE_K_B</dfn>, 4,  "requires EVEX_B, EVEX_K, L2, and OpSize")         \</u></td></tr>
<tr><th id="229">229</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_K_B">IC_EVEX_L2_W_K_B</dfn>,      3,  "requires EVEX_B, EVEX_K, L2 and W")               \</u></td></tr>
<tr><th id="230">230</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XS_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XS_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XS_K_B">IC_EVEX_L2_W_XS_K_B</dfn>,   4,  "requires EVEX_B, EVEX_K, L2, W and XS prefix")    \</u></td></tr>
<tr><th id="231">231</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XD_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XD_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XD_K_B">IC_EVEX_L2_W_XD_K_B</dfn>,   4,  "requires EVEX_B, EVEX_K, L2, W and XD prefix")    \</u></td></tr>
<tr><th id="232">232</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_OPSIZE_K_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_OPSIZE_K_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_OPSIZE_K_B">IC_EVEX_L2_W_OPSIZE_K_B</dfn>,4,  "requires EVEX_B, EVEX_K, L2, W and OpSize")       \</u></td></tr>
<tr><th id="233">233</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_KZ_B">IC_EVEX_KZ_B</dfn>,           1,  "requires EVEX_B and EVEX_KZ prefix")             \</u></td></tr>
<tr><th id="234">234</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_XS_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_XS_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_XS_KZ_B">IC_EVEX_XS_KZ_B</dfn>,        2,  "requires EVEX_B, EVEX_KZ and the XS prefix")     \</u></td></tr>
<tr><th id="235">235</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_XD_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_XD_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_XD_KZ_B">IC_EVEX_XD_KZ_B</dfn>,        2,  "requires EVEX_B, EVEX_KZ and the XD prefix")     \</u></td></tr>
<tr><th id="236">236</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_OPSIZE_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_OPSIZE_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_OPSIZE_KZ_B">IC_EVEX_OPSIZE_KZ_B</dfn>,    2,  "requires EVEX_B, EVEX_KZ and the OpSize prefix") \</u></td></tr>
<tr><th id="237">237</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_KZ_B">IC_EVEX_W_KZ_B</dfn>,         3,  "requires EVEX_B, EVEX_KZ and the W prefix")      \</u></td></tr>
<tr><th id="238">238</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XS_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XS_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XS_KZ_B">IC_EVEX_W_XS_KZ_B</dfn>,      4,  "requires EVEX_B, EVEX_KZ, W, and XS prefix")     \</u></td></tr>
<tr><th id="239">239</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XD_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XD_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XD_KZ_B">IC_EVEX_W_XD_KZ_B</dfn>,      4,  "requires EVEX_B, EVEX_KZ, W, and XD prefix")     \</u></td></tr>
<tr><th id="240">240</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_OPSIZE_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_OPSIZE_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_OPSIZE_KZ_B">IC_EVEX_W_OPSIZE_KZ_B</dfn>,  4,  "requires EVEX_B, EVEX_KZ, W, and OpSize")        \</u></td></tr>
<tr><th id="241">241</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_KZ_B">IC_EVEX_L_KZ_B</dfn>,           3,  "requires EVEX_B, EVEX_KZ and the L prefix")       \</u></td></tr>
<tr><th id="242">242</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XS_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XS_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XS_KZ_B">IC_EVEX_L_XS_KZ_B</dfn>,        4,  "requires EVEX_B, EVEX_KZ and the L and XS prefix")\</u></td></tr>
<tr><th id="243">243</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XD_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XD_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XD_KZ_B">IC_EVEX_L_XD_KZ_B</dfn>,        4,  "requires EVEX_B, EVEX_KZ and the L and XD prefix")\</u></td></tr>
<tr><th id="244">244</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_OPSIZE_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_OPSIZE_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_OPSIZE_KZ_B">IC_EVEX_L_OPSIZE_KZ_B</dfn>,    4,  "requires EVEX_B, EVEX_KZ, L, and OpSize")         \</u></td></tr>
<tr><th id="245">245</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_KZ_B">IC_EVEX_L_W_KZ_B</dfn>,         3,  "requires EVEX_B, EVEX_KZ, L and W")               \</u></td></tr>
<tr><th id="246">246</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XS_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XS_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XS_KZ_B">IC_EVEX_L_W_XS_KZ_B</dfn>,      4,  "requires EVEX_B, EVEX_KZ, L, W and XS prefix")    \</u></td></tr>
<tr><th id="247">247</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XD_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XD_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XD_KZ_B">IC_EVEX_L_W_XD_KZ_B</dfn>,      4,  "requires EVEX_B, EVEX_KZ, L, W and XD prefix")    \</u></td></tr>
<tr><th id="248">248</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_OPSIZE_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_OPSIZE_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_OPSIZE_KZ_B">IC_EVEX_L_W_OPSIZE_KZ_B</dfn>,  4,  "requires EVEX_B, EVEX_KZ, L, W and OpSize")       \</u></td></tr>
<tr><th id="249">249</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_KZ_B">IC_EVEX_L2_KZ_B</dfn>,          3,  "requires EVEX_B, EVEX_KZ and the L2 prefix")       \</u></td></tr>
<tr><th id="250">250</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XS_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XS_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XS_KZ_B">IC_EVEX_L2_XS_KZ_B</dfn>,       4,  "requires EVEX_B, EVEX_KZ and the L2 and XS prefix")\</u></td></tr>
<tr><th id="251">251</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XD_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XD_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XD_KZ_B">IC_EVEX_L2_XD_KZ_B</dfn>,       4,  "requires EVEX_B, EVEX_KZ and the L2 and XD prefix")\</u></td></tr>
<tr><th id="252">252</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_OPSIZE_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_OPSIZE_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_OPSIZE_KZ_B">IC_EVEX_L2_OPSIZE_KZ_B</dfn>,   4,  "requires EVEX_B, EVEX_KZ, L2, and OpSize")         \</u></td></tr>
<tr><th id="253">253</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_KZ_B">IC_EVEX_L2_W_KZ_B</dfn>,        3,  "requires EVEX_B, EVEX_KZ, L2 and W")               \</u></td></tr>
<tr><th id="254">254</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XS_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XS_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XS_KZ_B">IC_EVEX_L2_W_XS_KZ_B</dfn>,     4,  "requires EVEX_B, EVEX_KZ, L2, W and XS prefix")    \</u></td></tr>
<tr><th id="255">255</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XD_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XD_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XD_KZ_B">IC_EVEX_L2_W_XD_KZ_B</dfn>,     4,  "requires EVEX_B, EVEX_KZ, L2, W and XD prefix")    \</u></td></tr>
<tr><th id="256">256</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_OPSIZE_KZ_B" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_OPSIZE_KZ_B' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_OPSIZE_KZ_B">IC_EVEX_L2_W_OPSIZE_KZ_B</dfn>, 4,  "requires EVEX_B, EVEX_KZ, L2, W and OpSize")       \</u></td></tr>
<tr><th id="257">257</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_KZ">IC_EVEX_KZ</dfn>,             1,  "requires an EVEX_KZ prefix")             \</u></td></tr>
<tr><th id="258">258</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_XS_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_XS_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_XS_KZ">IC_EVEX_XS_KZ</dfn>,          2,  "requires EVEX_KZ and the XS prefix")     \</u></td></tr>
<tr><th id="259">259</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_XD_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_XD_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_XD_KZ">IC_EVEX_XD_KZ</dfn>,          2,  "requires EVEX_KZ and the XD prefix")     \</u></td></tr>
<tr><th id="260">260</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_OPSIZE_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_OPSIZE_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_OPSIZE_KZ">IC_EVEX_OPSIZE_KZ</dfn>,      2,  "requires EVEX_KZ and the OpSize prefix") \</u></td></tr>
<tr><th id="261">261</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_KZ">IC_EVEX_W_KZ</dfn>,           3,  "requires EVEX_KZ and the W prefix")      \</u></td></tr>
<tr><th id="262">262</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XS_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XS_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XS_KZ">IC_EVEX_W_XS_KZ</dfn>,        4,  "requires EVEX_KZ, W, and XS prefix")     \</u></td></tr>
<tr><th id="263">263</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XD_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XD_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XD_KZ">IC_EVEX_W_XD_KZ</dfn>,        4,  "requires EVEX_KZ, W, and XD prefix")     \</u></td></tr>
<tr><th id="264">264</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_OPSIZE_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_OPSIZE_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_OPSIZE_KZ">IC_EVEX_W_OPSIZE_KZ</dfn>,    4,  "requires EVEX_KZ, W, and OpSize")        \</u></td></tr>
<tr><th id="265">265</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_KZ">IC_EVEX_L_KZ</dfn>,           3,  "requires EVEX_KZ and the L prefix")       \</u></td></tr>
<tr><th id="266">266</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XS_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XS_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XS_KZ">IC_EVEX_L_XS_KZ</dfn>,        4,  "requires EVEX_KZ and the L and XS prefix")\</u></td></tr>
<tr><th id="267">267</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XD_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XD_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XD_KZ">IC_EVEX_L_XD_KZ</dfn>,        4,  "requires EVEX_KZ and the L and XD prefix")\</u></td></tr>
<tr><th id="268">268</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_OPSIZE_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_OPSIZE_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_OPSIZE_KZ">IC_EVEX_L_OPSIZE_KZ</dfn>,    4,  "requires EVEX_KZ, L, and OpSize")         \</u></td></tr>
<tr><th id="269">269</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_KZ">IC_EVEX_L_W_KZ</dfn>,         3,  "requires EVEX_KZ, L and W")               \</u></td></tr>
<tr><th id="270">270</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XS_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XS_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XS_KZ">IC_EVEX_L_W_XS_KZ</dfn>,      4,  "requires EVEX_KZ, L, W and XS prefix")    \</u></td></tr>
<tr><th id="271">271</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XD_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XD_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XD_KZ">IC_EVEX_L_W_XD_KZ</dfn>,      4,  "requires EVEX_KZ, L, W and XD prefix")    \</u></td></tr>
<tr><th id="272">272</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_OPSIZE_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_OPSIZE_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_OPSIZE_KZ">IC_EVEX_L_W_OPSIZE_KZ</dfn>,  4,  "requires EVEX_KZ, L, W and OpSize")       \</u></td></tr>
<tr><th id="273">273</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_KZ">IC_EVEX_L2_KZ</dfn>,          3,  "requires EVEX_KZ and the L2 prefix")       \</u></td></tr>
<tr><th id="274">274</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XS_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XS_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XS_KZ">IC_EVEX_L2_XS_KZ</dfn>,       4,  "requires EVEX_KZ and the L2 and XS prefix")\</u></td></tr>
<tr><th id="275">275</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XD_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XD_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XD_KZ">IC_EVEX_L2_XD_KZ</dfn>,       4,  "requires EVEX_KZ and the L2 and XD prefix")\</u></td></tr>
<tr><th id="276">276</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_OPSIZE_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_OPSIZE_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_OPSIZE_KZ">IC_EVEX_L2_OPSIZE_KZ</dfn>,   4,  "requires EVEX_KZ, L2, and OpSize")         \</u></td></tr>
<tr><th id="277">277</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_KZ">IC_EVEX_L2_W_KZ</dfn>,        3,  "requires EVEX_KZ, L2 and W")               \</u></td></tr>
<tr><th id="278">278</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XS_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XS_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XS_KZ">IC_EVEX_L2_W_XS_KZ</dfn>,     4,  "requires EVEX_KZ, L2, W and XS prefix")    \</u></td></tr>
<tr><th id="279">279</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XD_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XD_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XD_KZ">IC_EVEX_L2_W_XD_KZ</dfn>,     4,  "requires EVEX_KZ, L2, W and XD prefix")    \</u></td></tr>
<tr><th id="280">280</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_OPSIZE_KZ" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_OPSIZE_KZ' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_OPSIZE_KZ">IC_EVEX_L2_W_OPSIZE_KZ</dfn>, 4,  "requires EVEX_KZ, L2, W and OpSize")</u></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/ENUM_ENTRY" data-ref="_M/ENUM_ENTRY">ENUM_ENTRY</dfn>(n, r, d) n,</u></td></tr>
<tr><th id="283">283</th><td><b>enum</b> <dfn class="type def" id="llvm::X86Disassembler::InstructionContext" title='llvm::X86Disassembler::InstructionContext' data-ref="llvm::X86Disassembler::InstructionContext">InstructionContext</dfn> {</td></tr>
<tr><th id="284">284</th><td>  <a class="macro" href="#78" title="IC, IC_64BIT, IC_OPSIZE, IC_ADSIZE, IC_OPSIZE_ADSIZE, IC_XD, IC_XS, IC_XD_OPSIZE, IC_XS_OPSIZE, IC_XD_ADSIZE, IC_XS_ADSIZE, IC_64BIT_REXW, IC_64BIT_REXW_ADSIZE, IC_64BIT_OPSIZE, IC_64BIT_ADSIZE, IC_64BIT_OPSIZE_ADSIZE, IC_64BIT_XD, IC_64BIT_XS, IC_64BIT_XD_OPSIZE, IC_64BIT_XS_OPSIZE, IC_64BIT_XD_ADSIZE, IC_64BIT_XS_ADSIZE, IC_64BIT_REXW_XS, IC_64BIT_REXW_XD, IC_64BIT_REXW_OPSIZE, IC_VEX, IC_VEX_XS, IC_VEX_XD, IC_VEX_OPSIZE, IC_VEX_W, IC_VEX_W_XS, IC_VEX_W_XD, IC_VEX_W_OPSIZE, IC_VEX_L, IC_VEX_L_XS, IC_VEX_L_XD, IC_VEX_L_OPSIZE, IC_VEX_L_W, IC_VEX_L_W_XS, IC_VEX_L_W_XD, IC_VEX_L_W_OPSIZE, IC_EVEX, IC_EVEX_XS, IC_EVEX_XD, IC_EVEX_OPSIZE, IC_EVEX_W, IC_EVEX_W_XS, IC_EVEX_W_XD, IC_EVEX_W_OPSIZE, IC_EVEX_L, IC_EVEX_L_XS, IC_EVEX_L_XD, IC_EVEX_L_OPSIZE, IC_EVEX_L_W, IC_EVEX_L_W_XS, IC_EVEX_L_W_XD, IC_EVEX_L_W_OPSIZE, IC_EVEX_L2, IC_EVEX_L2_XS, IC_EVEX_L2_XD, IC_EVEX_L2_OPSIZE, IC_EVEX_L2_W, IC_EVEX_L2_W_XS, IC_EVEX_L2_W_XD, IC_EVEX_L2_W_OPSIZE, IC_EVEX_K, IC_EVEX_XS_K, IC_EVEX_XD_K, IC_EVEX_OPSIZE_K, IC_EVEX_W_K, IC_EVEX_W_XS_K, IC_EVEX_W_XD_K, IC_EVEX_W_OPSIZE_K, IC_EVEX_L_K, IC_EVEX_L_XS_K, IC_EVEX_L_XD_K, IC_EVEX_L_OPSIZE_K, IC_EVEX_L_W_K, IC_EVEX_L_W_XS_K, IC_EVEX_L_W_XD_K, IC_EVEX_L_W_OPSIZE_K, IC_EVEX_L2_K, IC_EVEX_L2_XS_K, IC_EVEX_L2_XD_K, IC_EVEX_L2_OPSIZE_K, IC_EVEX_L2_W_K, IC_EVEX_L2_W_XS_K, IC_EVEX_L2_W_XD_K, IC_EVEX_L2_W_OPSIZE_K, IC_EVEX_B, IC_EVEX_XS_B, IC_EVEX_XD_B, IC_EVEX_OPSIZE_B, IC_EVEX_W_B, IC_EVEX_W_XS_B, IC_EVEX_W_XD_B, IC_EVEX_W_OPSIZE_B, IC_EVEX_L_B, IC_EVEX_L_XS_B, IC_EVEX_L_XD_B, IC_EVEX_L_OPSIZE_B, IC_EVEX_L_W_B, IC_EVEX_L_W_XS_B, IC_EVEX_L_W_XD_B, IC_EVEX_L_W_OPSIZE_B, IC_EVEX_L2_B, IC_EVEX_L2_XS_B, IC_EVEX_L2_XD_B, IC_EVEX_L2_OPSIZE_B, IC_EVEX_L2_W_B, IC_EVEX_L2_W_XS_B, IC_EVEX_L2_W_XD_B, IC_EVEX_L2_W_OPSIZE_B, IC_EVEX_K_B, IC_EVEX_XS_K_B, IC_EVEX_XD_K_B, IC_EVEX_OPSIZE_K_B, IC_EVEX_W_K_B, IC_EVEX_W_XS_K_B, IC_EVEX_W_XD_K_B, IC_EVEX_W_OPSIZE_K_B, IC_EVEX_L_K_B, IC_EVEX_L_XS_K_B, IC_EVEX_L_XD_K_B, IC_EVEX_L_OPSIZE_K_B, IC_EVEX_L_W_K_B, IC_EVEX_L_W_XS_K_B, IC_EVEX_L_W_XD_K_B, IC_EVEX_L_W_OPSIZE_K_B, IC_EVEX_L2_K_B, IC_EVEX_L2_XS_K_B, IC_EVEX_L2_XD_K_B, IC_EVEX_L2_OPSIZE_K_B, IC_EVEX_L2_W_K_B, IC_EVEX_L2_W_XS_K_B, IC_EVEX_L2_W_XD_K_B, IC_EVEX_L2_W_OPSIZE_K_B, IC_EVEX_KZ_B, IC_EVEX_XS_KZ_B, IC_EVEX_XD_KZ_B, IC_EVEX_OPSIZE_KZ_B, IC_EVEX_W_KZ_B, IC_EVEX_W_XS_KZ_B, IC_EVEX_W_XD_KZ_B, IC_EVEX_W_OPSIZE_KZ_B, IC_EVEX_L_KZ_B, IC_EVEX_L_XS_KZ_B, IC_EVEX_L_XD_KZ_B, IC_EVEX_L_OPSIZE_KZ_B, IC_EVEX_L_W_KZ_B, IC_EVEX_L_W_XS_KZ_B, IC_EVEX_L_W_XD_KZ_B, IC_EVEX_L_W_OPSIZE_KZ_B, IC_EVEX_L2_KZ_B, IC_EVEX_L2_XS_KZ_B, IC_EVEX_L2_XD_KZ_B, IC_EVEX_L2_OPSIZE_KZ_B, IC_EVEX_L2_W_KZ_B, IC_EVEX_L2_W_XS_KZ_B, IC_EVEX_L2_W_XD_KZ_B, IC_EVEX_L2_W_OPSIZE_KZ_B, IC_EVEX_KZ, IC_EVEX_XS_KZ, IC_EVEX_XD_KZ, IC_EVEX_OPSIZE_KZ, IC_EVEX_W_KZ, IC_EVEX_W_XS_KZ, IC_EVEX_W_XD_KZ, IC_EVEX_W_OPSIZE_KZ, IC_EVEX_L_KZ, IC_EVEX_L_XS_KZ, IC_EVEX_L_XD_KZ, IC_EVEX_L_OPSIZE_KZ, IC_EVEX_L_W_KZ, IC_EVEX_L_W_XS_KZ, IC_EVEX_L_W_XD_KZ, IC_EVEX_L_W_OPSIZE_KZ, IC_EVEX_L2_KZ, IC_EVEX_L2_XS_KZ, IC_EVEX_L2_XD_KZ, IC_EVEX_L2_OPSIZE_KZ, IC_EVEX_L2_W_KZ, IC_EVEX_L2_W_XS_KZ, IC_EVEX_L2_W_XD_KZ, IC_EVEX_L2_W_OPSIZE_KZ," data-ref="_M/INSTRUCTION_CONTEXTS">INSTRUCTION_CONTEXTS</a></td></tr>
<tr><th id="285">285</th><td>  <dfn class="enum" id="llvm::X86Disassembler::InstructionContext::IC_max" title='llvm::X86Disassembler::InstructionContext::IC_max' data-ref="llvm::X86Disassembler::InstructionContext::IC_max">IC_max</dfn></td></tr>
<tr><th id="286">286</th><td>};</td></tr>
<tr><th id="287">287</th><td><u>#undef <a class="macro" href="#282" data-ref="_M/ENUM_ENTRY">ENUM_ENTRY</a></u></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><i>// Opcode types, which determine which decode table to use, both in the Intel</i></td></tr>
<tr><th id="290">290</th><td><i>// manual and also for the decoder.</i></td></tr>
<tr><th id="291">291</th><td><b>enum</b> <dfn class="type def" id="llvm::X86Disassembler::OpcodeType" title='llvm::X86Disassembler::OpcodeType' data-ref="llvm::X86Disassembler::OpcodeType">OpcodeType</dfn> {</td></tr>
<tr><th id="292">292</th><td>  <dfn class="enum" id="llvm::X86Disassembler::OpcodeType::ONEBYTE" title='llvm::X86Disassembler::OpcodeType::ONEBYTE' data-ref="llvm::X86Disassembler::OpcodeType::ONEBYTE">ONEBYTE</dfn>       = <var>0</var>,</td></tr>
<tr><th id="293">293</th><td>  <dfn class="enum" id="llvm::X86Disassembler::OpcodeType::TWOBYTE" title='llvm::X86Disassembler::OpcodeType::TWOBYTE' data-ref="llvm::X86Disassembler::OpcodeType::TWOBYTE">TWOBYTE</dfn>       = <var>1</var>,</td></tr>
<tr><th id="294">294</th><td>  <dfn class="enum" id="llvm::X86Disassembler::OpcodeType::THREEBYTE_38" title='llvm::X86Disassembler::OpcodeType::THREEBYTE_38' data-ref="llvm::X86Disassembler::OpcodeType::THREEBYTE_38">THREEBYTE_38</dfn>  = <var>2</var>,</td></tr>
<tr><th id="295">295</th><td>  <dfn class="enum" id="llvm::X86Disassembler::OpcodeType::THREEBYTE_3A" title='llvm::X86Disassembler::OpcodeType::THREEBYTE_3A' data-ref="llvm::X86Disassembler::OpcodeType::THREEBYTE_3A">THREEBYTE_3A</dfn>  = <var>3</var>,</td></tr>
<tr><th id="296">296</th><td>  <dfn class="enum" id="llvm::X86Disassembler::OpcodeType::XOP8_MAP" title='llvm::X86Disassembler::OpcodeType::XOP8_MAP' data-ref="llvm::X86Disassembler::OpcodeType::XOP8_MAP">XOP8_MAP</dfn>      = <var>4</var>,</td></tr>
<tr><th id="297">297</th><td>  <dfn class="enum" id="llvm::X86Disassembler::OpcodeType::XOP9_MAP" title='llvm::X86Disassembler::OpcodeType::XOP9_MAP' data-ref="llvm::X86Disassembler::OpcodeType::XOP9_MAP">XOP9_MAP</dfn>      = <var>5</var>,</td></tr>
<tr><th id="298">298</th><td>  <dfn class="enum" id="llvm::X86Disassembler::OpcodeType::XOPA_MAP" title='llvm::X86Disassembler::OpcodeType::XOPA_MAP' data-ref="llvm::X86Disassembler::OpcodeType::XOPA_MAP">XOPA_MAP</dfn>      = <var>6</var>,</td></tr>
<tr><th id="299">299</th><td>  <dfn class="enum" id="llvm::X86Disassembler::OpcodeType::THREEDNOW_MAP" title='llvm::X86Disassembler::OpcodeType::THREEDNOW_MAP' data-ref="llvm::X86Disassembler::OpcodeType::THREEDNOW_MAP">THREEDNOW_MAP</dfn> = <var>7</var></td></tr>
<tr><th id="300">300</th><td>};</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><i>// The following structs are used for the hierarchical decode table.  After</i></td></tr>
<tr><th id="303">303</th><td><i>// determining the instruction's class (i.e., which IC_* constant applies to</i></td></tr>
<tr><th id="304">304</th><td><i>// it), the decoder reads the opcode.  Some instructions require specific</i></td></tr>
<tr><th id="305">305</th><td><i>// values of the ModR/M byte, so the ModR/M byte indexes into the final table.</i></td></tr>
<tr><th id="306">306</th><td><i>//</i></td></tr>
<tr><th id="307">307</th><td><i>// If a ModR/M byte is not required, "required" is left unset, and the values</i></td></tr>
<tr><th id="308">308</th><td><i>// for each instructionID are identical.</i></td></tr>
<tr><th id="309">309</th><td><b>typedef</b> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="typedef" id="llvm::X86Disassembler::InstrUID" title='llvm::X86Disassembler::InstrUID' data-type='uint16_t' data-ref="llvm::X86Disassembler::InstrUID">InstrUID</dfn>;</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><i>// ModRMDecisionType - describes the type of ModR/M decision, allowing the</i></td></tr>
<tr><th id="312">312</th><td><i>// consumer to determine the number of entries in it.</i></td></tr>
<tr><th id="313">313</th><td><i>//</i></td></tr>
<tr><th id="314">314</th><td><i>// MODRM_ONEENTRY - No matter what the value of the ModR/M byte is, the decoded</i></td></tr>
<tr><th id="315">315</th><td><i>//                  instruction is the same.</i></td></tr>
<tr><th id="316">316</th><td><i>// MODRM_SPLITRM  - If the ModR/M byte is between 0x00 and 0xbf, the opcode</i></td></tr>
<tr><th id="317">317</th><td><i>//                  corresponds to one instruction; otherwise, it corresponds to</i></td></tr>
<tr><th id="318">318</th><td><i>//                  a different instruction.</i></td></tr>
<tr><th id="319">319</th><td><i>// MODRM_SPLITMISC- If the ModR/M byte is between 0x00 and 0xbf, ModR/M byte</i></td></tr>
<tr><th id="320">320</th><td><i>//                  divided by 8 is used to select instruction; otherwise, each</i></td></tr>
<tr><th id="321">321</th><td><i>//                  value of the ModR/M byte could correspond to a different</i></td></tr>
<tr><th id="322">322</th><td><i>//                  instruction.</i></td></tr>
<tr><th id="323">323</th><td><i>// MODRM_SPLITREG - ModR/M byte divided by 8 is used to select instruction. This</i></td></tr>
<tr><th id="324">324</th><td><i>//                  corresponds to instructions that use reg field as opcode</i></td></tr>
<tr><th id="325">325</th><td><i>// MODRM_FULL     - Potentially, each value of the ModR/M byte could correspond</i></td></tr>
<tr><th id="326">326</th><td><i>//                  to a different instruction.</i></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/MODRMTYPES" data-ref="_M/MODRMTYPES">MODRMTYPES</dfn>            \</u></td></tr>
<tr><th id="328">328</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::ModRMDecisionType::MODRM_ONEENTRY" title='llvm::X86Disassembler::ModRMDecisionType::MODRM_ONEENTRY' data-ref="llvm::X86Disassembler::ModRMDecisionType::MODRM_ONEENTRY">MODRM_ONEENTRY</dfn>)  \</u></td></tr>
<tr><th id="329">329</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::ModRMDecisionType::MODRM_SPLITRM" title='llvm::X86Disassembler::ModRMDecisionType::MODRM_SPLITRM' data-ref="llvm::X86Disassembler::ModRMDecisionType::MODRM_SPLITRM">MODRM_SPLITRM</dfn>)   \</u></td></tr>
<tr><th id="330">330</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::ModRMDecisionType::MODRM_SPLITMISC" title='llvm::X86Disassembler::ModRMDecisionType::MODRM_SPLITMISC' data-ref="llvm::X86Disassembler::ModRMDecisionType::MODRM_SPLITMISC">MODRM_SPLITMISC</dfn>)  \</u></td></tr>
<tr><th id="331">331</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::ModRMDecisionType::MODRM_SPLITREG" title='llvm::X86Disassembler::ModRMDecisionType::MODRM_SPLITREG' data-ref="llvm::X86Disassembler::ModRMDecisionType::MODRM_SPLITREG">MODRM_SPLITREG</dfn>)  \</u></td></tr>
<tr><th id="332">332</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::ModRMDecisionType::MODRM_FULL" title='llvm::X86Disassembler::ModRMDecisionType::MODRM_FULL' data-ref="llvm::X86Disassembler::ModRMDecisionType::MODRM_FULL">MODRM_FULL</dfn>)</u></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/ENUM_ENTRY" data-ref="_M/ENUM_ENTRY">ENUM_ENTRY</dfn>(n) n,</u></td></tr>
<tr><th id="335">335</th><td><b>enum</b> <dfn class="type def" id="llvm::X86Disassembler::ModRMDecisionType" title='llvm::X86Disassembler::ModRMDecisionType' data-ref="llvm::X86Disassembler::ModRMDecisionType">ModRMDecisionType</dfn> {</td></tr>
<tr><th id="336">336</th><td>  <a class="macro" href="#327" title="MODRM_ONEENTRY, MODRM_SPLITRM, MODRM_SPLITMISC, MODRM_SPLITREG, MODRM_FULL," data-ref="_M/MODRMTYPES">MODRMTYPES</a></td></tr>
<tr><th id="337">337</th><td>  <dfn class="enum" id="llvm::X86Disassembler::ModRMDecisionType::MODRM_max" title='llvm::X86Disassembler::ModRMDecisionType::MODRM_max' data-ref="llvm::X86Disassembler::ModRMDecisionType::MODRM_max">MODRM_max</dfn></td></tr>
<tr><th id="338">338</th><td>};</td></tr>
<tr><th id="339">339</th><td><u>#undef <a class="macro" href="#334" data-ref="_M/ENUM_ENTRY">ENUM_ENTRY</a></u></td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/CASE_ENCODING_RM" data-ref="_M/CASE_ENCODING_RM">CASE_ENCODING_RM</dfn>     \</u></td></tr>
<tr><th id="342">342</th><td><u>    case ENCODING_RM:        \</u></td></tr>
<tr><th id="343">343</th><td><u>    case ENCODING_RM_CD2:    \</u></td></tr>
<tr><th id="344">344</th><td><u>    case ENCODING_RM_CD4:    \</u></td></tr>
<tr><th id="345">345</th><td><u>    case ENCODING_RM_CD8:    \</u></td></tr>
<tr><th id="346">346</th><td><u>    case ENCODING_RM_CD16:   \</u></td></tr>
<tr><th id="347">347</th><td><u>    case ENCODING_RM_CD32:   \</u></td></tr>
<tr><th id="348">348</th><td><u>    case ENCODING_RM_CD64</u></td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/CASE_ENCODING_VSIB" data-ref="_M/CASE_ENCODING_VSIB">CASE_ENCODING_VSIB</dfn>   \</u></td></tr>
<tr><th id="351">351</th><td><u>    case ENCODING_VSIB:      \</u></td></tr>
<tr><th id="352">352</th><td><u>    case ENCODING_VSIB_CD2:  \</u></td></tr>
<tr><th id="353">353</th><td><u>    case ENCODING_VSIB_CD4:  \</u></td></tr>
<tr><th id="354">354</th><td><u>    case ENCODING_VSIB_CD8:  \</u></td></tr>
<tr><th id="355">355</th><td><u>    case ENCODING_VSIB_CD16: \</u></td></tr>
<tr><th id="356">356</th><td><u>    case ENCODING_VSIB_CD32: \</u></td></tr>
<tr><th id="357">357</th><td><u>    case ENCODING_VSIB_CD64</u></td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><i>// Physical encodings of instruction operands.</i></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/ENCODINGS" data-ref="_M/ENCODINGS">ENCODINGS</dfn>                                                              \</u></td></tr>
<tr><th id="361">361</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_NONE" title='llvm::X86Disassembler::OperandEncoding::ENCODING_NONE' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_NONE">ENCODING_NONE</dfn>,   "")                                              \</u></td></tr>
<tr><th id="362">362</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_REG" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</dfn>,    "Register operand in ModR/M byte.")              \</u></td></tr>
<tr><th id="363">363</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_RM" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</dfn>,     "R/M operand in ModR/M byte.")                   \</u></td></tr>
<tr><th id="364">364</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_RM_CD2" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM_CD2' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM_CD2">ENCODING_RM_CD2</dfn>, "R/M operand with CDisp scaling of 2")           \</u></td></tr>
<tr><th id="365">365</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_RM_CD4" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM_CD4' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM_CD4">ENCODING_RM_CD4</dfn>, "R/M operand with CDisp scaling of 4")           \</u></td></tr>
<tr><th id="366">366</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_RM_CD8" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM_CD8' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM_CD8">ENCODING_RM_CD8</dfn>, "R/M operand with CDisp scaling of 8")           \</u></td></tr>
<tr><th id="367">367</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_RM_CD16" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM_CD16' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM_CD16">ENCODING_RM_CD16</dfn>,"R/M operand with CDisp scaling of 16")          \</u></td></tr>
<tr><th id="368">368</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_RM_CD32" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM_CD32' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM_CD32">ENCODING_RM_CD32</dfn>,"R/M operand with CDisp scaling of 32")          \</u></td></tr>
<tr><th id="369">369</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_RM_CD64" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM_CD64' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM_CD64">ENCODING_RM_CD64</dfn>,"R/M operand with CDisp scaling of 64")          \</u></td></tr>
<tr><th id="370">370</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB">ENCODING_VSIB</dfn>,     "VSIB operand in ModR/M byte.")                \</u></td></tr>
<tr><th id="371">371</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB_CD2" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB_CD2' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB_CD2">ENCODING_VSIB_CD2</dfn>, "VSIB operand with CDisp scaling of 2")        \</u></td></tr>
<tr><th id="372">372</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB_CD4" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB_CD4' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB_CD4">ENCODING_VSIB_CD4</dfn>, "VSIB operand with CDisp scaling of 4")        \</u></td></tr>
<tr><th id="373">373</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB_CD8" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB_CD8' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB_CD8">ENCODING_VSIB_CD8</dfn>, "VSIB operand with CDisp scaling of 8")        \</u></td></tr>
<tr><th id="374">374</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB_CD16" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB_CD16' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB_CD16">ENCODING_VSIB_CD16</dfn>,"VSIB operand with CDisp scaling of 16")       \</u></td></tr>
<tr><th id="375">375</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB_CD32" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB_CD32' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB_CD32">ENCODING_VSIB_CD32</dfn>,"VSIB operand with CDisp scaling of 32")       \</u></td></tr>
<tr><th id="376">376</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB_CD64" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB_CD64' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB_CD64">ENCODING_VSIB_CD64</dfn>,"VSIB operand with CDisp scaling of 64")       \</u></td></tr>
<tr><th id="377">377</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</dfn>,   "Register operand in VEX.vvvv byte.")            \</u></td></tr>
<tr><th id="378">378</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_WRITEMASK" title='llvm::X86Disassembler::OperandEncoding::ENCODING_WRITEMASK' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_WRITEMASK">ENCODING_WRITEMASK</dfn>, "Register operand in EVEX.aaa byte.")         \</u></td></tr>
<tr><th id="379">379</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_IB" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</dfn>,     "1-byte immediate")                              \</u></td></tr>
<tr><th id="380">380</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_IW" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IW' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IW">ENCODING_IW</dfn>,     "2-byte")                                        \</u></td></tr>
<tr><th id="381">381</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_ID" title='llvm::X86Disassembler::OperandEncoding::ENCODING_ID' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_ID">ENCODING_ID</dfn>,     "4-byte")                                        \</u></td></tr>
<tr><th id="382">382</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_IO" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IO' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IO">ENCODING_IO</dfn>,     "8-byte")                                        \</u></td></tr>
<tr><th id="383">383</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_RB" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RB">ENCODING_RB</dfn>,     "(AL..DIL, R8L..R15L) Register code added to "   \</u></td></tr>
<tr><th id="384">384</th><td><u>                              "the opcode byte")                               \</u></td></tr>
<tr><th id="385">385</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_RW" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RW' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RW">ENCODING_RW</dfn>,     "(AX..DI, R8W..R15W)")                           \</u></td></tr>
<tr><th id="386">386</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_RD" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RD' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RD">ENCODING_RD</dfn>,     "(EAX..EDI, R8D..R15D)")                         \</u></td></tr>
<tr><th id="387">387</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_RO" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RO' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RO">ENCODING_RO</dfn>,     "(RAX..RDI, R8..R15)")                           \</u></td></tr>
<tr><th id="388">388</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_FP" title='llvm::X86Disassembler::OperandEncoding::ENCODING_FP' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_FP">ENCODING_FP</dfn>,     "Position on floating-point stack in ModR/M "    \</u></td></tr>
<tr><th id="389">389</th><td><u>                              "byte.")                                         \</u></td></tr>
<tr><th id="390">390</th><td><u>                                                                               \</u></td></tr>
<tr><th id="391">391</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_Iv" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Iv' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Iv">ENCODING_Iv</dfn>,     "Immediate of operand size")                     \</u></td></tr>
<tr><th id="392">392</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_Ia" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Ia' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Ia">ENCODING_Ia</dfn>,     "Immediate of address size")                     \</u></td></tr>
<tr><th id="393">393</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_IRC" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IRC' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IRC">ENCODING_IRC</dfn>,    "Immediate for static rounding control")         \</u></td></tr>
<tr><th id="394">394</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_Rv" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Rv' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Rv">ENCODING_Rv</dfn>,     "Register code of operand size added to the "    \</u></td></tr>
<tr><th id="395">395</th><td><u>                              "opcode byte")                                   \</u></td></tr>
<tr><th id="396">396</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_CC" title='llvm::X86Disassembler::OperandEncoding::ENCODING_CC' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_CC">ENCODING_CC</dfn>,     "Condition code encoded in opcode")              \</u></td></tr>
<tr><th id="397">397</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_DUP" title='llvm::X86Disassembler::OperandEncoding::ENCODING_DUP' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_DUP">ENCODING_DUP</dfn>,    "Duplicate of another operand; ID is encoded "   \</u></td></tr>
<tr><th id="398">398</th><td><u>                              "in type")                                       \</u></td></tr>
<tr><th id="399">399</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_SI" title='llvm::X86Disassembler::OperandEncoding::ENCODING_SI' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_SI">ENCODING_SI</dfn>,     "Source index; encoded in OpSize/Adsize prefix") \</u></td></tr>
<tr><th id="400">400</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_DI" title='llvm::X86Disassembler::OperandEncoding::ENCODING_DI' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_DI">ENCODING_DI</dfn>,     "Destination index; encoded in prefixes")</u></td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/ENUM_ENTRY" data-ref="_M/ENUM_ENTRY">ENUM_ENTRY</dfn>(n, d) n,</u></td></tr>
<tr><th id="403">403</th><td><b>enum</b> <dfn class="type def" id="llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</dfn> {</td></tr>
<tr><th id="404">404</th><td>  <a class="macro" href="#360" title="ENCODING_NONE, ENCODING_REG, ENCODING_RM, ENCODING_RM_CD2, ENCODING_RM_CD4, ENCODING_RM_CD8, ENCODING_RM_CD16, ENCODING_RM_CD32, ENCODING_RM_CD64, ENCODING_VSIB, ENCODING_VSIB_CD2, ENCODING_VSIB_CD4, ENCODING_VSIB_CD8, ENCODING_VSIB_CD16, ENCODING_VSIB_CD32, ENCODING_VSIB_CD64, ENCODING_VVVV, ENCODING_WRITEMASK, ENCODING_IB, ENCODING_IW, ENCODING_ID, ENCODING_IO, ENCODING_RB, ENCODING_RW, ENCODING_RD, ENCODING_RO, ENCODING_FP, ENCODING_Iv, ENCODING_Ia, ENCODING_IRC, ENCODING_Rv, ENCODING_CC, ENCODING_DUP, ENCODING_SI, ENCODING_DI," data-ref="_M/ENCODINGS">ENCODINGS</a></td></tr>
<tr><th id="405">405</th><td>  <dfn class="enum" id="llvm::X86Disassembler::OperandEncoding::ENCODING_max" title='llvm::X86Disassembler::OperandEncoding::ENCODING_max' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_max">ENCODING_max</dfn></td></tr>
<tr><th id="406">406</th><td>};</td></tr>
<tr><th id="407">407</th><td><u>#undef <a class="macro" href="#402" data-ref="_M/ENUM_ENTRY">ENUM_ENTRY</a></u></td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><i>// Semantic interpretations of instruction operands.</i></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/TYPES" data-ref="_M/TYPES">TYPES</dfn>                                                                  \</u></td></tr>
<tr><th id="411">411</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_NONE" title='llvm::X86Disassembler::OperandType::TYPE_NONE' data-ref="llvm::X86Disassembler::OperandType::TYPE_NONE">TYPE_NONE</dfn>,       "")                                              \</u></td></tr>
<tr><th id="412">412</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_REL" title='llvm::X86Disassembler::OperandType::TYPE_REL' data-ref="llvm::X86Disassembler::OperandType::TYPE_REL">TYPE_REL</dfn>,        "immediate address")                             \</u></td></tr>
<tr><th id="413">413</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_R8" title='llvm::X86Disassembler::OperandType::TYPE_R8' data-ref="llvm::X86Disassembler::OperandType::TYPE_R8">TYPE_R8</dfn>,         "1-byte register operand")                       \</u></td></tr>
<tr><th id="414">414</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_R16" title='llvm::X86Disassembler::OperandType::TYPE_R16' data-ref="llvm::X86Disassembler::OperandType::TYPE_R16">TYPE_R16</dfn>,        "2-byte")                                        \</u></td></tr>
<tr><th id="415">415</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_R32" title='llvm::X86Disassembler::OperandType::TYPE_R32' data-ref="llvm::X86Disassembler::OperandType::TYPE_R32">TYPE_R32</dfn>,        "4-byte")                                        \</u></td></tr>
<tr><th id="416">416</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_R64" title='llvm::X86Disassembler::OperandType::TYPE_R64' data-ref="llvm::X86Disassembler::OperandType::TYPE_R64">TYPE_R64</dfn>,        "8-byte")                                        \</u></td></tr>
<tr><th id="417">417</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_IMM" title='llvm::X86Disassembler::OperandType::TYPE_IMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_IMM">TYPE_IMM</dfn>,        "immediate operand")                             \</u></td></tr>
<tr><th id="418">418</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_UIMM8" title='llvm::X86Disassembler::OperandType::TYPE_UIMM8' data-ref="llvm::X86Disassembler::OperandType::TYPE_UIMM8">TYPE_UIMM8</dfn>,      "1-byte unsigned immediate operand")             \</u></td></tr>
<tr><th id="419">419</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_M" title='llvm::X86Disassembler::OperandType::TYPE_M' data-ref="llvm::X86Disassembler::OperandType::TYPE_M">TYPE_M</dfn>,          "Memory operand")                                \</u></td></tr>
<tr><th id="420">420</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_MVSIBX" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBX' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBX">TYPE_MVSIBX</dfn>,     "Memory operand using XMM index")                \</u></td></tr>
<tr><th id="421">421</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_MVSIBY" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBY' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBY">TYPE_MVSIBY</dfn>,     "Memory operand using YMM index")                \</u></td></tr>
<tr><th id="422">422</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_MVSIBZ" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBZ' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBZ">TYPE_MVSIBZ</dfn>,     "Memory operand using ZMM index")                \</u></td></tr>
<tr><th id="423">423</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_SRCIDX" title='llvm::X86Disassembler::OperandType::TYPE_SRCIDX' data-ref="llvm::X86Disassembler::OperandType::TYPE_SRCIDX">TYPE_SRCIDX</dfn>,     "memory at source index")                        \</u></td></tr>
<tr><th id="424">424</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_DSTIDX" title='llvm::X86Disassembler::OperandType::TYPE_DSTIDX' data-ref="llvm::X86Disassembler::OperandType::TYPE_DSTIDX">TYPE_DSTIDX</dfn>,     "memory at destination index")                   \</u></td></tr>
<tr><th id="425">425</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_MOFFS" title='llvm::X86Disassembler::OperandType::TYPE_MOFFS' data-ref="llvm::X86Disassembler::OperandType::TYPE_MOFFS">TYPE_MOFFS</dfn>,      "memory offset (relative to segment base)")      \</u></td></tr>
<tr><th id="426">426</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_ST" title='llvm::X86Disassembler::OperandType::TYPE_ST' data-ref="llvm::X86Disassembler::OperandType::TYPE_ST">TYPE_ST</dfn>,         "Position on the floating-point stack")          \</u></td></tr>
<tr><th id="427">427</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_MM64" title='llvm::X86Disassembler::OperandType::TYPE_MM64' data-ref="llvm::X86Disassembler::OperandType::TYPE_MM64">TYPE_MM64</dfn>,       "8-byte MMX register")                           \</u></td></tr>
<tr><th id="428">428</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_XMM" title='llvm::X86Disassembler::OperandType::TYPE_XMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_XMM">TYPE_XMM</dfn>,        "16-byte")                                       \</u></td></tr>
<tr><th id="429">429</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_YMM" title='llvm::X86Disassembler::OperandType::TYPE_YMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_YMM">TYPE_YMM</dfn>,        "32-byte")                                       \</u></td></tr>
<tr><th id="430">430</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_ZMM" title='llvm::X86Disassembler::OperandType::TYPE_ZMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_ZMM">TYPE_ZMM</dfn>,        "64-byte")                                       \</u></td></tr>
<tr><th id="431">431</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_VK" title='llvm::X86Disassembler::OperandType::TYPE_VK' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK">TYPE_VK</dfn>,         "mask register")                                 \</u></td></tr>
<tr><th id="432">432</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_VK_PAIR" title='llvm::X86Disassembler::OperandType::TYPE_VK_PAIR' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK_PAIR">TYPE_VK_PAIR</dfn>,    "mask register pair")                            \</u></td></tr>
<tr><th id="433">433</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_SEGMENTREG" title='llvm::X86Disassembler::OperandType::TYPE_SEGMENTREG' data-ref="llvm::X86Disassembler::OperandType::TYPE_SEGMENTREG">TYPE_SEGMENTREG</dfn>, "Segment register operand")                      \</u></td></tr>
<tr><th id="434">434</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_DEBUGREG" title='llvm::X86Disassembler::OperandType::TYPE_DEBUGREG' data-ref="llvm::X86Disassembler::OperandType::TYPE_DEBUGREG">TYPE_DEBUGREG</dfn>,   "Debug register operand")                        \</u></td></tr>
<tr><th id="435">435</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_CONTROLREG" title='llvm::X86Disassembler::OperandType::TYPE_CONTROLREG' data-ref="llvm::X86Disassembler::OperandType::TYPE_CONTROLREG">TYPE_CONTROLREG</dfn>, "Control register operand")                      \</u></td></tr>
<tr><th id="436">436</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_BNDR" title='llvm::X86Disassembler::OperandType::TYPE_BNDR' data-ref="llvm::X86Disassembler::OperandType::TYPE_BNDR">TYPE_BNDR</dfn>,       "MPX bounds register")                           \</u></td></tr>
<tr><th id="437">437</th><td><u>                                                                               \</u></td></tr>
<tr><th id="438">438</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_Rv" title='llvm::X86Disassembler::OperandType::TYPE_Rv' data-ref="llvm::X86Disassembler::OperandType::TYPE_Rv">TYPE_Rv</dfn>,         "Register operand of operand size")              \</u></td></tr>
<tr><th id="439">439</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_RELv" title='llvm::X86Disassembler::OperandType::TYPE_RELv' data-ref="llvm::X86Disassembler::OperandType::TYPE_RELv">TYPE_RELv</dfn>,       "Immediate address of operand size")             \</u></td></tr>
<tr><th id="440">440</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_DUP0" title='llvm::X86Disassembler::OperandType::TYPE_DUP0' data-ref="llvm::X86Disassembler::OperandType::TYPE_DUP0">TYPE_DUP0</dfn>,       "Duplicate of operand 0")                        \</u></td></tr>
<tr><th id="441">441</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_DUP1" title='llvm::X86Disassembler::OperandType::TYPE_DUP1' data-ref="llvm::X86Disassembler::OperandType::TYPE_DUP1">TYPE_DUP1</dfn>,       "operand 1")                                     \</u></td></tr>
<tr><th id="442">442</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_DUP2" title='llvm::X86Disassembler::OperandType::TYPE_DUP2' data-ref="llvm::X86Disassembler::OperandType::TYPE_DUP2">TYPE_DUP2</dfn>,       "operand 2")                                     \</u></td></tr>
<tr><th id="443">443</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_DUP3" title='llvm::X86Disassembler::OperandType::TYPE_DUP3' data-ref="llvm::X86Disassembler::OperandType::TYPE_DUP3">TYPE_DUP3</dfn>,       "operand 3")                                     \</u></td></tr>
<tr><th id="444">444</th><td><u>  ENUM_ENTRY(<dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_DUP4" title='llvm::X86Disassembler::OperandType::TYPE_DUP4' data-ref="llvm::X86Disassembler::OperandType::TYPE_DUP4">TYPE_DUP4</dfn>,       "operand 4")</u>                                     \</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/ENUM_ENTRY" data-ref="_M/ENUM_ENTRY">ENUM_ENTRY</dfn>(n, d) n,</u></td></tr>
<tr><th id="447">447</th><td><b>enum</b> <dfn class="type def" id="llvm::X86Disassembler::OperandType" title='llvm::X86Disassembler::OperandType' data-ref="llvm::X86Disassembler::OperandType">OperandType</dfn> {</td></tr>
<tr><th id="448">448</th><td>  <a class="macro" href="#410" title="TYPE_NONE, TYPE_REL, TYPE_R8, TYPE_R16, TYPE_R32, TYPE_R64, TYPE_IMM, TYPE_UIMM8, TYPE_M, TYPE_MVSIBX, TYPE_MVSIBY, TYPE_MVSIBZ, TYPE_SRCIDX, TYPE_DSTIDX, TYPE_MOFFS, TYPE_ST, TYPE_MM64, TYPE_XMM, TYPE_YMM, TYPE_ZMM, TYPE_VK, TYPE_VK_PAIR, TYPE_SEGMENTREG, TYPE_DEBUGREG, TYPE_CONTROLREG, TYPE_BNDR, TYPE_Rv, TYPE_RELv, TYPE_DUP0, TYPE_DUP1, TYPE_DUP2, TYPE_DUP3, TYPE_DUP4," data-ref="_M/TYPES">TYPES</a></td></tr>
<tr><th id="449">449</th><td>  <dfn class="enum" id="llvm::X86Disassembler::OperandType::TYPE_max" title='llvm::X86Disassembler::OperandType::TYPE_max' data-ref="llvm::X86Disassembler::OperandType::TYPE_max">TYPE_max</dfn></td></tr>
<tr><th id="450">450</th><td>};</td></tr>
<tr><th id="451">451</th><td><u>#undef <a class="macro" href="#446" data-ref="_M/ENUM_ENTRY">ENUM_ENTRY</a></u></td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><i class="doc">/// The specification for how to extract and interpret one operand.</i></td></tr>
<tr><th id="454">454</th><td><b>struct</b> <dfn class="type def" id="llvm::X86Disassembler::OperandSpecifier" title='llvm::X86Disassembler::OperandSpecifier' data-ref="llvm::X86Disassembler::OperandSpecifier">OperandSpecifier</dfn> {</td></tr>
<tr><th id="455">455</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::X86Disassembler::OperandSpecifier::encoding" title='llvm::X86Disassembler::OperandSpecifier::encoding' data-ref="llvm::X86Disassembler::OperandSpecifier::encoding">encoding</dfn>;</td></tr>
<tr><th id="456">456</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::X86Disassembler::OperandSpecifier::type" title='llvm::X86Disassembler::OperandSpecifier::type' data-ref="llvm::X86Disassembler::OperandSpecifier::type">type</dfn>;</td></tr>
<tr><th id="457">457</th><td>};</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="decl def" id="llvm::X86Disassembler::X86_MAX_OPERANDS" title='llvm::X86Disassembler::X86_MAX_OPERANDS' data-ref="llvm::X86Disassembler::X86_MAX_OPERANDS">X86_MAX_OPERANDS</dfn> = <var>6</var>;</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td><i class="doc">/// Decoding mode for the Intel disassembler.  16-bit, 32-bit, and 64-bit mode</i></td></tr>
<tr><th id="462">462</th><td><i class="doc">/// are supported, and represent real mode, IA-32e, and IA-32e in 64-bit mode,</i></td></tr>
<tr><th id="463">463</th><td><i class="doc">/// respectively.</i></td></tr>
<tr><th id="464">464</th><td><b>enum</b> <dfn class="type def" id="llvm::X86Disassembler::DisassemblerMode" title='llvm::X86Disassembler::DisassemblerMode' data-ref="llvm::X86Disassembler::DisassemblerMode">DisassemblerMode</dfn> {</td></tr>
<tr><th id="465">465</th><td>  <dfn class="enum" id="llvm::X86Disassembler::DisassemblerMode::MODE_16BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_16BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_16BIT">MODE_16BIT</dfn>,</td></tr>
<tr><th id="466">466</th><td>  <dfn class="enum" id="llvm::X86Disassembler::DisassemblerMode::MODE_32BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_32BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_32BIT">MODE_32BIT</dfn>,</td></tr>
<tr><th id="467">467</th><td>  <dfn class="enum" id="llvm::X86Disassembler::DisassemblerMode::MODE_64BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_64BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_64BIT">MODE_64BIT</dfn></td></tr>
<tr><th id="468">468</th><td>};</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>} <i>// namespace X86Disassembler</i></td></tr>
<tr><th id="471">471</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td><u>#<span data-ppcond="16">endif</span></u></td></tr>
<tr><th id="474">474</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/Target/X86/Disassembler/X86Disassembler.cpp.html'>llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
