$date
	Wed Oct 15 13:24:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module parity_tb $end
$var wire 1 ! y $end
$var reg 4 " a [3:0] $end
$scope module uut $end
$var wire 4 # a [3:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx #
bx "
x!
$end
#10
0!
b0 "
b0 #
#20
1!
b100 "
b100 #
#30
0!
b101 "
b101 #
#40
1!
b10 "
b10 #
#50
0!
b110 "
b110 #
#60
b1111 "
b1111 #
#70
