/*
 * Copyright (c) 2009-2019 ARM Limited. All rights reserved.
 * 
 * SPDX-License-Identifier: Apache-2.0
 * 
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * 
 * http://www.apache.org/licenses/LICENSE-2.0
 * 
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 * @file     MDR1986VE91.sfd
 * @brief    CMSIS-SVD SFD File
 * @version  1.0
 * @date     18. December 2021
 * @note     Generated by SVDConv V3.3.39 on Saturday, 18.12.2021 09:13:47
 *           from File 'MDR1986VE91.svd',
 *           last modified on Tuesday, 17.08.2021 07:13:20
 */




// -------------------------  Register Item Address: MDR_CAN1_CONTROL  ----------------------------
// SVD Line: 44

unsigned int MDR_CAN1_CONTROL __AT (0x40000000);



// ---------------------------  Field Item: MDR_CAN1_CONTROL_CAN_EN  ------------------------------
// SVD Line: 53

//  <item> SFDITEM_FIELD__MDR_CAN1_CONTROL_CAN_EN
//    <name> CAN_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000000) CAN_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_CONTROL ) </loc>
//      <o.0..0> CAN_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_CONTROL_ROM  --------------------------------
// SVD Line: 59

//  <item> SFDITEM_FIELD__MDR_CAN1_CONTROL_ROM
//    <name> ROM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000000) ROM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_CONTROL ) </loc>
//      <o.1..1> ROM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_CONTROL_STM  --------------------------------
// SVD Line: 65

//  <item> SFDITEM_FIELD__MDR_CAN1_CONTROL_STM
//    <name> STM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000000) STM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_CONTROL ) </loc>
//      <o.2..2> STM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_CONTROL_SAP  --------------------------------
// SVD Line: 71

//  <item> SFDITEM_FIELD__MDR_CAN1_CONTROL_SAP
//    <name> SAP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000000) SAP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_CONTROL ) </loc>
//      <o.3..3> SAP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_CONTROL_ROP  --------------------------------
// SVD Line: 77

//  <item> SFDITEM_FIELD__MDR_CAN1_CONTROL_ROP
//    <name> ROP </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000000) ROP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_CONTROL ) </loc>
//      <o.4..4> ROP
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_CAN1_CONTROL  --------------------------------
// SVD Line: 44

//  <rtree> SFDITEM_REG__MDR_CAN1_CONTROL
//    <name> CONTROL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000000) CAN Control Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_CONTROL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_CONTROL = (MDR_CAN1_CONTROL & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_CONTROL_CAN_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_CONTROL_ROM </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_CONTROL_STM </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_CONTROL_SAP </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_CONTROL_ROP </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN1_STATUS  -----------------------------
// SVD Line: 85

unsigned int MDR_CAN1_STATUS __AT (0x40000004);



// --------------------------  Field Item: MDR_CAN1_STATUS_RX_READY  ------------------------------
// SVD Line: 94

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_RX_READY
//    <name> RX_READY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000004) RX_READY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.0..0> RX_READY
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_STATUS_TX_READY  ------------------------------
// SVD Line: 100

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_TX_READY
//    <name> TX_READY </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000004) TX_READY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.1..1> TX_READY
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_STATUS_ERROR_OVER  -----------------------------
// SVD Line: 106

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_ERROR_OVER
//    <name> ERROR_OVER </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000004) ERROR_OVER </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.2..2> ERROR_OVER
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_STATUS_BIT_ERR  ------------------------------
// SVD Line: 112

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_BIT_ERR
//    <name> BIT_ERR </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000004) BIT_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.3..3> BIT_ERR
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_CAN1_STATUS_BIT_STUFF_ERR  ---------------------------
// SVD Line: 118

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_BIT_STUFF_ERR
//    <name> BIT_STUFF_ERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000004) BIT_STUFF_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.4..4> BIT_STUFF_ERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_STATUS_CRC_ERR  ------------------------------
// SVD Line: 124

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_CRC_ERR
//    <name> CRC_ERR </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000004) CRC_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.5..5> CRC_ERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_STATUS_FRAME_ERR  -----------------------------
// SVD Line: 130

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_FRAME_ERR
//    <name> FRAME_ERR </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000004) FRAME_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.6..6> FRAME_ERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_STATUS_ACK_ERR  ------------------------------
// SVD Line: 136

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_ACK_ERR
//    <name> ACK_ERR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000004) ACK_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.7..7> ACK_ERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_STATUS_IDLOWER  ------------------------------
// SVD Line: 142

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_IDLOWER
//    <name> IDLOWER </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000004) IDLOWER </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.8..8> IDLOWER
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_STATUS_ERR_STATUS  -----------------------------
// SVD Line: 148

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_ERR_STATUS
//    <name> ERR_STATUS </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x40000004) ERR_STATUS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_STATUS >> 9) & 0x3), ((MDR_CAN1_STATUS = (MDR_CAN1_STATUS & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_STATUS_RX_ERR_CNT8  ----------------------------
// SVD Line: 154

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_RX_ERR_CNT8
//    <name> RX_ERR_CNT8 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000004) RX_ERR_CNT8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.11..11> RX_ERR_CNT8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_STATUS_TX_ERR_CNT8  ----------------------------
// SVD Line: 160

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_TX_ERR_CNT8
//    <name> TX_ERR_CNT8 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000004) TX_ERR_CNT8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.12..12> TX_ERR_CNT8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_STATUS_RX_ERR_CNT  -----------------------------
// SVD Line: 166

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_RX_ERR_CNT
//    <name> RX_ERR_CNT </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000004) RX_ERR_CNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_STATUS >> 16) & 0xFF), ((MDR_CAN1_STATUS = (MDR_CAN1_STATUS & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_STATUS_TX_ERR_CNT  -----------------------------
// SVD Line: 172

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_TX_ERR_CNT
//    <name> TX_ERR_CNT </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000004) TX_ERR_CNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_STATUS >> 24) & 0xFF), ((MDR_CAN1_STATUS = (MDR_CAN1_STATUS & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN1_STATUS  --------------------------------
// SVD Line: 85

//  <rtree> SFDITEM_REG__MDR_CAN1_STATUS
//    <name> STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000004) CAN Status Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_STATUS >> 0) & 0xFFFFFFFF), ((MDR_CAN1_STATUS = (MDR_CAN1_STATUS & ~(0xFFFF1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_RX_READY </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_TX_READY </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_ERROR_OVER </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_BIT_ERR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_BIT_STUFF_ERR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_CRC_ERR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_FRAME_ERR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_ACK_ERR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_IDLOWER </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_ERR_STATUS </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_RX_ERR_CNT8 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_TX_ERR_CNT8 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_RX_ERR_CNT </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_TX_ERR_CNT </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN1_BITTMNG  ----------------------------
// SVD Line: 180

unsigned int MDR_CAN1_BITTMNG __AT (0x40000008);



// ----------------------------  Field Item: MDR_CAN1_BITTMNG_BRP  --------------------------------
// SVD Line: 189

//  <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_BRP
//    <name> BRP </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000008) BRP </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BITTMNG >> 0) & 0xFFFF), ((MDR_CAN1_BITTMNG = (MDR_CAN1_BITTMNG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_BITTMNG_PSEG  -------------------------------
// SVD Line: 195

//  <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_PSEG
//    <name> PSEG </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x40000008) PSEG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BITTMNG >> 16) & 0x7), ((MDR_CAN1_BITTMNG = (MDR_CAN1_BITTMNG & ~(0x7UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_BITTMNG_SEG1  -------------------------------
// SVD Line: 201

//  <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_SEG1
//    <name> SEG1 </name>
//    <rw> 
//    <i> [Bits 21..19] RW (@ 0x40000008) SEG1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BITTMNG >> 19) & 0x7), ((MDR_CAN1_BITTMNG = (MDR_CAN1_BITTMNG & ~(0x7UL << 19 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_BITTMNG_SEG2  -------------------------------
// SVD Line: 207

//  <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_SEG2
//    <name> SEG2 </name>
//    <rw> 
//    <i> [Bits 24..22] RW (@ 0x40000008) SEG2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BITTMNG >> 22) & 0x7), ((MDR_CAN1_BITTMNG = (MDR_CAN1_BITTMNG & ~(0x7UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_BITTMNG_SJW  --------------------------------
// SVD Line: 213

//  <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_SJW
//    <name> SJW </name>
//    <rw> 
//    <i> [Bits 26..25] RW (@ 0x40000008) SJW </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BITTMNG >> 25) & 0x3), ((MDR_CAN1_BITTMNG = (MDR_CAN1_BITTMNG & ~(0x3UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_BITTMNG_SB  --------------------------------
// SVD Line: 219

//  <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_SB
//    <name> SB </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40000008) SB </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BITTMNG ) </loc>
//      <o.27..27> SB
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_CAN1_BITTMNG  --------------------------------
// SVD Line: 180

//  <rtree> SFDITEM_REG__MDR_CAN1_BITTMNG
//    <name> BITTMNG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000008) CAN Bittiming Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BITTMNG >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BITTMNG = (MDR_CAN1_BITTMNG & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_BRP </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_PSEG </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_SEG1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_SEG2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_SJW </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_SB </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN1_INT_EN  -----------------------------
// SVD Line: 227

unsigned int MDR_CAN1_INT_EN __AT (0x40000010);



// -------------------------  Field Item: MDR_CAN1_INT_EN_GLB_INT_EN  -----------------------------
// SVD Line: 236

//  <item> SFDITEM_FIELD__MDR_CAN1_INT_EN_GLB_INT_EN
//    <name> GLB_INT_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000010) GLB_INT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_INT_EN ) </loc>
//      <o.0..0> GLB_INT_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_INT_EN_RX_INT_EN  -----------------------------
// SVD Line: 242

//  <item> SFDITEM_FIELD__MDR_CAN1_INT_EN_RX_INT_EN
//    <name> RX_INT_EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000010) RX_INT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_INT_EN ) </loc>
//      <o.1..1> RX_INT_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_INT_EN_TX_INT_EN  -----------------------------
// SVD Line: 248

//  <item> SFDITEM_FIELD__MDR_CAN1_INT_EN_TX_INT_EN
//    <name> TX_INT_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000010) TX_INT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_INT_EN ) </loc>
//      <o.2..2> TX_INT_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_INT_EN_ERR_INT_EN  -----------------------------
// SVD Line: 254

//  <item> SFDITEM_FIELD__MDR_CAN1_INT_EN_ERR_INT_EN
//    <name> ERR_INT_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000010) ERR_INT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_INT_EN ) </loc>
//      <o.3..3> ERR_INT_EN
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_CAN1_INT_EN_ERR_OVER_INT_EN  --------------------------
// SVD Line: 260

//  <item> SFDITEM_FIELD__MDR_CAN1_INT_EN_ERR_OVER_INT_EN
//    <name> ERR_OVER_INT_EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000010) ERR_OVER_INT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_INT_EN ) </loc>
//      <o.4..4> ERR_OVER_INT_EN
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN1_INT_EN  --------------------------------
// SVD Line: 227

//  <rtree> SFDITEM_REG__MDR_CAN1_INT_EN
//    <name> INT_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000010) CAN Interrupt enable Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_INT_EN >> 0) & 0xFFFFFFFF), ((MDR_CAN1_INT_EN = (MDR_CAN1_INT_EN & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_INT_EN_GLB_INT_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_INT_EN_RX_INT_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_INT_EN_TX_INT_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_INT_EN_ERR_INT_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_INT_EN_ERR_OVER_INT_EN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN1_OVER  ------------------------------
// SVD Line: 268

unsigned int MDR_CAN1_OVER __AT (0x4000001C);



// ---------------------------  Field Item: MDR_CAN1_OVER_ERROR_MAX  ------------------------------
// SVD Line: 276

//  <item> SFDITEM_FIELD__MDR_CAN1_OVER_ERROR_MAX
//    <name> ERROR_MAX </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000001C) ERROR_MAX </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_OVER >> 0) & 0xFF), ((MDR_CAN1_OVER = (MDR_CAN1_OVER & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_CAN1_OVER  ---------------------------------
// SVD Line: 268

//  <rtree> SFDITEM_REG__MDR_CAN1_OVER
//    <name> OVER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000001C) OVER </i>
//    <loc> ( (unsigned int)((MDR_CAN1_OVER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_OVER = (MDR_CAN1_OVER & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_OVER_ERROR_MAX </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN1_RXID  ------------------------------
// SVD Line: 284

unsigned int MDR_CAN1_RXID __AT (0x40000020);



// ------------------------------  Field Item: MDR_CAN1_RXID_EID  ---------------------------------
// SVD Line: 293

//  <item> SFDITEM_FIELD__MDR_CAN1_RXID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000020) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_RXID >> 0) & 0x3FFFF), ((MDR_CAN1_RXID = (MDR_CAN1_RXID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN1_RXID_SID  ---------------------------------
// SVD Line: 299

//  <item> SFDITEM_FIELD__MDR_CAN1_RXID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000020) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_RXID >> 18) & 0x7FF), ((MDR_CAN1_RXID = (MDR_CAN1_RXID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_CAN1_RXID  ---------------------------------
// SVD Line: 284

//  <rtree> SFDITEM_REG__MDR_CAN1_RXID
//    <name> RXID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000020) CAN Receive ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_RXID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_RXID = (MDR_CAN1_RXID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXID_SID </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN1_RXDLC  -----------------------------
// SVD Line: 307

unsigned int MDR_CAN1_RXDLC __AT (0x40000024);



// -----------------------------  Field Item: MDR_CAN1_RXDLC_DLC  ---------------------------------
// SVD Line: 316

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000024) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_RXDLC >> 0) & 0xF), ((MDR_CAN1_RXDLC = (MDR_CAN1_RXDLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_RXDLC_RTR  ---------------------------------
// SVD Line: 322

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000024) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_RXDLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN1_RXDLC_R1  ---------------------------------
// SVD Line: 328

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000024) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_RXDLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN1_RXDLC_R0  ---------------------------------
// SVD Line: 334

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000024) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_RXDLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_RXDLC_SSR  ---------------------------------
// SVD Line: 340

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000024) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_RXDLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_RXDLC_IDE  ---------------------------------
// SVD Line: 346

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000024) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_RXDLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN1_RXDLC  ---------------------------------
// SVD Line: 307

//  <rtree> SFDITEM_REG__MDR_CAN1_RXDLC
//    <name> RXDLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000024) CAN Receive DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_RXDLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_RXDLC = (MDR_CAN1_RXDLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_IDE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN1_RXDATAL  ----------------------------
// SVD Line: 354

unsigned int MDR_CAN1_RXDATAL __AT (0x40000028);



// ----------------------------  Field Item: MDR_CAN1_RXDATAL_DB0  --------------------------------
// SVD Line: 363

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000028) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_RXDATAL >> 0) & 0xFF), ((MDR_CAN1_RXDATAL = (MDR_CAN1_RXDATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_RXDATAL_DB1  --------------------------------
// SVD Line: 369

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000028) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_RXDATAL >> 8) & 0xFF), ((MDR_CAN1_RXDATAL = (MDR_CAN1_RXDATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_RXDATAL_DB2  --------------------------------
// SVD Line: 375

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000028) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_RXDATAL >> 16) & 0xFF), ((MDR_CAN1_RXDATAL = (MDR_CAN1_RXDATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_RXDATAL_DB3  --------------------------------
// SVD Line: 381

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000028) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_RXDATAL >> 24) & 0xFF), ((MDR_CAN1_RXDATAL = (MDR_CAN1_RXDATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_CAN1_RXDATAL  --------------------------------
// SVD Line: 354

//  <rtree> SFDITEM_REG__MDR_CAN1_RXDATAL
//    <name> RXDATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000028) CAN Receive Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_RXDATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_RXDATAL = (MDR_CAN1_RXDATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDATAL_DB3 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN1_RXDATAH  ----------------------------
// SVD Line: 389

unsigned int MDR_CAN1_RXDATAH __AT (0x4000002C);



// ----------------------------  Field Item: MDR_CAN1_RXDATAH_DB4  --------------------------------
// SVD Line: 398

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000002C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_RXDATAH >> 0) & 0xFF), ((MDR_CAN1_RXDATAH = (MDR_CAN1_RXDATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_RXDATAH_DB5  --------------------------------
// SVD Line: 404

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000002C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_RXDATAH >> 8) & 0xFF), ((MDR_CAN1_RXDATAH = (MDR_CAN1_RXDATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_RXDATAH_DB6  --------------------------------
// SVD Line: 410

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000002C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_RXDATAH >> 16) & 0xFF), ((MDR_CAN1_RXDATAH = (MDR_CAN1_RXDATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_RXDATAH_DB7  --------------------------------
// SVD Line: 416

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000002C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_RXDATAH >> 24) & 0xFF), ((MDR_CAN1_RXDATAH = (MDR_CAN1_RXDATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_CAN1_RXDATAH  --------------------------------
// SVD Line: 389

//  <rtree> SFDITEM_REG__MDR_CAN1_RXDATAH
//    <name> RXDATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000002C) CAN Receive Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_RXDATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_RXDATAH = (MDR_CAN1_RXDATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDATAH_DB7 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN1_TXID  ------------------------------
// SVD Line: 424

unsigned int MDR_CAN1_TXID __AT (0x40000030);



// ------------------------------  Field Item: MDR_CAN1_TXID_EID  ---------------------------------
// SVD Line: 433

//  <item> SFDITEM_FIELD__MDR_CAN1_TXID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000030) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_TXID >> 0) & 0x3FFFF), ((MDR_CAN1_TXID = (MDR_CAN1_TXID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN1_TXID_SID  ---------------------------------
// SVD Line: 439

//  <item> SFDITEM_FIELD__MDR_CAN1_TXID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000030) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_TXID >> 18) & 0x7FF), ((MDR_CAN1_TXID = (MDR_CAN1_TXID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_CAN1_TXID  ---------------------------------
// SVD Line: 424

//  <rtree> SFDITEM_REG__MDR_CAN1_TXID
//    <name> TXID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000030) CAN Transmit ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_TXID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_TXID = (MDR_CAN1_TXID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_TXID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_TXID_SID </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN1_TXDLC  -----------------------------
// SVD Line: 447

unsigned int MDR_CAN1_TXDLC __AT (0x40000034);



// -----------------------------  Field Item: MDR_CAN1_TXDLC_DLC  ---------------------------------
// SVD Line: 456

//  <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000034) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_TXDLC >> 0) & 0xF), ((MDR_CAN1_TXDLC = (MDR_CAN1_TXDLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_TXDLC_RTR  ---------------------------------
// SVD Line: 462

//  <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000034) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_TXDLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN1_TXDLC_R1  ---------------------------------
// SVD Line: 468

//  <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000034) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_TXDLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN1_TXDLC_R0  ---------------------------------
// SVD Line: 474

//  <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000034) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_TXDLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_TXDLC_SSR  ---------------------------------
// SVD Line: 480

//  <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000034) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_TXDLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_TXDLC_IDE  ---------------------------------
// SVD Line: 486

//  <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000034) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_TXDLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN1_TXDLC  ---------------------------------
// SVD Line: 447

//  <rtree> SFDITEM_REG__MDR_CAN1_TXDLC
//    <name> TXDLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000034) CAN Transmit DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_TXDLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_TXDLC = (MDR_CAN1_TXDLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_IDE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN1_DATAL  -----------------------------
// SVD Line: 494

unsigned int MDR_CAN1_DATAL __AT (0x40000038);



// -----------------------------  Field Item: MDR_CAN1_DATAL_DB0  ---------------------------------
// SVD Line: 503

//  <item> SFDITEM_FIELD__MDR_CAN1_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000038) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_DATAL >> 0) & 0xFF), ((MDR_CAN1_DATAL = (MDR_CAN1_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_DATAL_DB1  ---------------------------------
// SVD Line: 509

//  <item> SFDITEM_FIELD__MDR_CAN1_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000038) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_DATAL >> 8) & 0xFF), ((MDR_CAN1_DATAL = (MDR_CAN1_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_DATAL_DB2  ---------------------------------
// SVD Line: 515

//  <item> SFDITEM_FIELD__MDR_CAN1_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000038) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_DATAL >> 16) & 0xFF), ((MDR_CAN1_DATAL = (MDR_CAN1_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_DATAL_DB3  ---------------------------------
// SVD Line: 521

//  <item> SFDITEM_FIELD__MDR_CAN1_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000038) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_DATAL >> 24) & 0xFF), ((MDR_CAN1_DATAL = (MDR_CAN1_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN1_DATAL  ---------------------------------
// SVD Line: 494

//  <rtree> SFDITEM_REG__MDR_CAN1_DATAL
//    <name> DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000038) CAN Transmit Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_DATAL = (MDR_CAN1_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_DATAL_DB3 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN1_DATAH  -----------------------------
// SVD Line: 529

unsigned int MDR_CAN1_DATAH __AT (0x4000003C);



// -----------------------------  Field Item: MDR_CAN1_DATAH_DB4  ---------------------------------
// SVD Line: 538

//  <item> SFDITEM_FIELD__MDR_CAN1_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000003C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_DATAH >> 0) & 0xFF), ((MDR_CAN1_DATAH = (MDR_CAN1_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_DATAH_DB5  ---------------------------------
// SVD Line: 544

//  <item> SFDITEM_FIELD__MDR_CAN1_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000003C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_DATAH >> 8) & 0xFF), ((MDR_CAN1_DATAH = (MDR_CAN1_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_DATAH_DB6  ---------------------------------
// SVD Line: 550

//  <item> SFDITEM_FIELD__MDR_CAN1_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000003C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_DATAH >> 16) & 0xFF), ((MDR_CAN1_DATAH = (MDR_CAN1_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_DATAH_DB7  ---------------------------------
// SVD Line: 556

//  <item> SFDITEM_FIELD__MDR_CAN1_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000003C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_DATAH >> 24) & 0xFF), ((MDR_CAN1_DATAH = (MDR_CAN1_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN1_DATAH  ---------------------------------
// SVD Line: 529

//  <rtree> SFDITEM_REG__MDR_CAN1_DATAH
//    <name> DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000003C) CAN Transmit Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_DATAH = (MDR_CAN1_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON00  ---------------------------
// SVD Line: 564

unsigned int MDR_CAN1_BUF_CON00 __AT (0x40000040);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON00_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000040) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON00 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON00_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000040) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON00 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON00_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000040) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON00 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON00_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000040) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON00 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON00_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000040) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON00 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON00_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000040) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON00 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON00_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000040) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON00 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON00_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000040) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON00 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON00  -------------------------------
// SVD Line: 564

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON00
//    <name> BUF_CON00 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000040) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON00 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON00 = (MDR_CAN1_BUF_CON00 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON01  ---------------------------
// SVD Line: 623

unsigned int MDR_CAN1_BUF_CON01 __AT (0x40000044);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON01_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000044) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON01 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON01_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000044) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON01 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON01_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000044) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON01 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON01_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000044) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON01 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON01_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000044) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON01 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON01_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000044) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON01 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON01_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000044) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON01 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON01_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000044) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON01 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON01  -------------------------------
// SVD Line: 623

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON01
//    <name> BUF_CON01 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000044) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON01 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON01 = (MDR_CAN1_BUF_CON01 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON02  ---------------------------
// SVD Line: 627

unsigned int MDR_CAN1_BUF_CON02 __AT (0x40000048);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON02_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000048) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON02 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON02_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000048) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON02 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON02_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000048) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON02 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON02_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000048) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON02 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON02_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000048) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON02 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON02_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000048) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON02 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON02_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000048) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON02 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON02_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000048) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON02 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON02  -------------------------------
// SVD Line: 627

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON02
//    <name> BUF_CON02 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000048) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON02 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON02 = (MDR_CAN1_BUF_CON02 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON03  ---------------------------
// SVD Line: 631

unsigned int MDR_CAN1_BUF_CON03 __AT (0x4000004C);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON03_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000004C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON03 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON03_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000004C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON03 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON03_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000004C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON03 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON03_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000004C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON03 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON03_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000004C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON03 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON03_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000004C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON03 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON03_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000004C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON03 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON03_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000004C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON03 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON03  -------------------------------
// SVD Line: 631

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON03
//    <name> BUF_CON03 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000004C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON03 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON03 = (MDR_CAN1_BUF_CON03 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON04  ---------------------------
// SVD Line: 635

unsigned int MDR_CAN1_BUF_CON04 __AT (0x40000050);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON04_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000050) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON04 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON04_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000050) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON04 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON04_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000050) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON04 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON04_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000050) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON04 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON04_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000050) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON04 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON04_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000050) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON04 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON04_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000050) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON04 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON04_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000050) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON04 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON04  -------------------------------
// SVD Line: 635

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON04
//    <name> BUF_CON04 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000050) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON04 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON04 = (MDR_CAN1_BUF_CON04 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON05  ---------------------------
// SVD Line: 639

unsigned int MDR_CAN1_BUF_CON05 __AT (0x40000054);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON05_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000054) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON05 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON05_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000054) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON05 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON05_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000054) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON05 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON05_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000054) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON05 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON05_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000054) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON05 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON05_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000054) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON05 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON05_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000054) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON05 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON05_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000054) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON05 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON05  -------------------------------
// SVD Line: 639

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON05
//    <name> BUF_CON05 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000054) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON05 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON05 = (MDR_CAN1_BUF_CON05 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON06  ---------------------------
// SVD Line: 643

unsigned int MDR_CAN1_BUF_CON06 __AT (0x40000058);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON06_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000058) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON06 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON06_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000058) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON06 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON06_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000058) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON06 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON06_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000058) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON06 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON06_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000058) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON06 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON06_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000058) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON06 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON06_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000058) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON06 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON06_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000058) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON06 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON06  -------------------------------
// SVD Line: 643

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON06
//    <name> BUF_CON06 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000058) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON06 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON06 = (MDR_CAN1_BUF_CON06 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON07  ---------------------------
// SVD Line: 647

unsigned int MDR_CAN1_BUF_CON07 __AT (0x4000005C);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON07_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000005C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON07 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON07_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000005C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON07 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON07_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000005C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON07 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON07_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000005C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON07 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON07_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000005C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON07 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON07_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000005C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON07 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON07_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000005C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON07 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON07_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000005C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON07 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON07  -------------------------------
// SVD Line: 647

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON07
//    <name> BUF_CON07 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000005C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON07 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON07 = (MDR_CAN1_BUF_CON07 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON08  ---------------------------
// SVD Line: 651

unsigned int MDR_CAN1_BUF_CON08 __AT (0x40000060);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON08_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000060) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON08 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON08_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000060) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON08 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON08_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000060) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON08 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON08_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000060) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON08 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON08_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000060) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON08 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON08_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000060) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON08 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON08_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000060) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON08 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON08_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000060) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON08 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON08  -------------------------------
// SVD Line: 651

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON08
//    <name> BUF_CON08 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000060) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON08 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON08 = (MDR_CAN1_BUF_CON08 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON09  ---------------------------
// SVD Line: 655

unsigned int MDR_CAN1_BUF_CON09 __AT (0x40000064);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON09_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000064) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON09 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON09_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000064) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON09 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON09_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000064) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON09 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON09_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000064) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON09 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON09_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000064) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON09 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON09_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000064) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON09 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON09_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000064) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON09 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON09_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000064) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON09 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON09  -------------------------------
// SVD Line: 655

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON09
//    <name> BUF_CON09 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000064) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON09 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON09 = (MDR_CAN1_BUF_CON09 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON10  ---------------------------
// SVD Line: 659

unsigned int MDR_CAN1_BUF_CON10 __AT (0x40000068);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON10_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000068) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON10 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON10_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000068) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON10 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON10_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000068) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON10 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON10_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000068) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON10 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON10_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000068) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON10 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON10_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000068) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON10 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON10_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000068) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON10 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON10_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000068) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON10 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON10  -------------------------------
// SVD Line: 659

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON10
//    <name> BUF_CON10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000068) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON10 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON10 = (MDR_CAN1_BUF_CON10 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON11  ---------------------------
// SVD Line: 663

unsigned int MDR_CAN1_BUF_CON11 __AT (0x4000006C);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON11_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000006C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON11 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON11_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000006C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON11 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON11_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000006C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON11 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON11_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000006C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON11 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON11_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000006C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON11 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON11_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000006C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON11 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON11_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000006C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON11 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON11_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000006C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON11 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON11  -------------------------------
// SVD Line: 663

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON11
//    <name> BUF_CON11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000006C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON11 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON11 = (MDR_CAN1_BUF_CON11 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON12  ---------------------------
// SVD Line: 667

unsigned int MDR_CAN1_BUF_CON12 __AT (0x40000070);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON12_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000070) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON12 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON12_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000070) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON12 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON12_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000070) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON12 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON12_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000070) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON12 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON12_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000070) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON12 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON12_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000070) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON12 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON12_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000070) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON12 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON12_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000070) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON12 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON12  -------------------------------
// SVD Line: 667

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON12
//    <name> BUF_CON12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000070) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON12 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON12 = (MDR_CAN1_BUF_CON12 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON13  ---------------------------
// SVD Line: 671

unsigned int MDR_CAN1_BUF_CON13 __AT (0x40000074);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON13_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000074) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON13 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON13_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000074) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON13 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON13_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000074) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON13 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON13_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000074) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON13 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON13_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000074) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON13 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON13_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000074) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON13 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON13_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000074) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON13 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON13_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000074) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON13 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON13  -------------------------------
// SVD Line: 671

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON13
//    <name> BUF_CON13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000074) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON13 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON13 = (MDR_CAN1_BUF_CON13 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON14  ---------------------------
// SVD Line: 675

unsigned int MDR_CAN1_BUF_CON14 __AT (0x40000078);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON14_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000078) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON14 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON14_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000078) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON14 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON14_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000078) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON14 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON14_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000078) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON14 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON14_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000078) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON14 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON14_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000078) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON14 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON14_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000078) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON14 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON14_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000078) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON14 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON14  -------------------------------
// SVD Line: 675

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON14
//    <name> BUF_CON14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000078) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON14 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON14 = (MDR_CAN1_BUF_CON14 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON15  ---------------------------
// SVD Line: 679

unsigned int MDR_CAN1_BUF_CON15 __AT (0x4000007C);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON15_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000007C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON15 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON15_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000007C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON15 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON15_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000007C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON15 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON15_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000007C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON15 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON15_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000007C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON15 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON15_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000007C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON15 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON15_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000007C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON15 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON15_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000007C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON15 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON15  -------------------------------
// SVD Line: 679

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON15
//    <name> BUF_CON15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000007C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON15 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON15 = (MDR_CAN1_BUF_CON15 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON16  ---------------------------
// SVD Line: 683

unsigned int MDR_CAN1_BUF_CON16 __AT (0x40000080);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON16_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000080) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON16 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON16_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000080) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON16 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON16_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000080) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON16 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON16_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000080) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON16 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON16_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000080) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON16 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON16_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000080) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON16 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON16_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000080) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON16 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON16_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000080) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON16 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON16  -------------------------------
// SVD Line: 683

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON16
//    <name> BUF_CON16 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000080) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON16 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON16 = (MDR_CAN1_BUF_CON16 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON17  ---------------------------
// SVD Line: 687

unsigned int MDR_CAN1_BUF_CON17 __AT (0x40000084);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON17_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000084) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON17 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON17_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000084) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON17 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON17_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000084) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON17 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON17_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000084) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON17 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON17_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000084) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON17 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON17_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000084) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON17 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON17_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000084) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON17 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON17_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000084) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON17 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON17  -------------------------------
// SVD Line: 687

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON17
//    <name> BUF_CON17 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000084) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON17 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON17 = (MDR_CAN1_BUF_CON17 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON18  ---------------------------
// SVD Line: 691

unsigned int MDR_CAN1_BUF_CON18 __AT (0x40000088);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON18_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000088) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON18 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON18_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000088) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON18 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON18_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000088) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON18 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON18_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000088) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON18 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON18_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000088) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON18 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON18_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000088) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON18 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON18_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000088) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON18 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON18_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000088) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON18 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON18  -------------------------------
// SVD Line: 691

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON18
//    <name> BUF_CON18 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000088) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON18 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON18 = (MDR_CAN1_BUF_CON18 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON19  ---------------------------
// SVD Line: 695

unsigned int MDR_CAN1_BUF_CON19 __AT (0x4000008C);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON19_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000008C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON19 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON19_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000008C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON19 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON19_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000008C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON19 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON19_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000008C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON19 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON19_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000008C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON19 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON19_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000008C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON19 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON19_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000008C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON19 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON19_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000008C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON19 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON19  -------------------------------
// SVD Line: 695

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON19
//    <name> BUF_CON19 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000008C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON19 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON19 = (MDR_CAN1_BUF_CON19 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON20  ---------------------------
// SVD Line: 699

unsigned int MDR_CAN1_BUF_CON20 __AT (0x40000090);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON20_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000090) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON20 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON20_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000090) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON20 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON20_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000090) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON20 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON20_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000090) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON20 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON20_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000090) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON20 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON20_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000090) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON20 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON20_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000090) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON20 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON20_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000090) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON20 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON20  -------------------------------
// SVD Line: 699

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON20
//    <name> BUF_CON20 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000090) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON20 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON20 = (MDR_CAN1_BUF_CON20 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON21  ---------------------------
// SVD Line: 703

unsigned int MDR_CAN1_BUF_CON21 __AT (0x40000094);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON21_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000094) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON21 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON21_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000094) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON21 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON21_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000094) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON21 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON21_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000094) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON21 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON21_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000094) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON21 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON21_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000094) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON21 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON21_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000094) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON21 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON21_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000094) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON21 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON21  -------------------------------
// SVD Line: 703

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON21
//    <name> BUF_CON21 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000094) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON21 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON21 = (MDR_CAN1_BUF_CON21 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON22  ---------------------------
// SVD Line: 707

unsigned int MDR_CAN1_BUF_CON22 __AT (0x40000098);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON22_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000098) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON22 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON22_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000098) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON22 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON22_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000098) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON22 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON22_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000098) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON22 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON22_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000098) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON22 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON22_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000098) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON22 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON22_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000098) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON22 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON22_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000098) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON22 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON22  -------------------------------
// SVD Line: 707

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON22
//    <name> BUF_CON22 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000098) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON22 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON22 = (MDR_CAN1_BUF_CON22 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON23  ---------------------------
// SVD Line: 711

unsigned int MDR_CAN1_BUF_CON23 __AT (0x4000009C);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON23_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000009C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON23 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON23_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000009C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON23 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON23_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000009C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON23 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON23_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000009C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON23 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON23_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000009C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON23 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON23_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000009C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON23 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON23_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000009C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON23 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON23_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000009C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON23 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON23  -------------------------------
// SVD Line: 711

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON23
//    <name> BUF_CON23 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000009C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON23 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON23 = (MDR_CAN1_BUF_CON23 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON24  ---------------------------
// SVD Line: 715

unsigned int MDR_CAN1_BUF_CON24 __AT (0x400000A0);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON24_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400000A0) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON24 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON24_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400000A0) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON24 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON24_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400000A0) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON24 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON24_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400000A0) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON24 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON24_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400000A0) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON24 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON24_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400000A0) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON24 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON24_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400000A0) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON24 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON24_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400000A0) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON24 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON24  -------------------------------
// SVD Line: 715

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON24
//    <name> BUF_CON24 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000A0) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON24 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON24 = (MDR_CAN1_BUF_CON24 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON25  ---------------------------
// SVD Line: 719

unsigned int MDR_CAN1_BUF_CON25 __AT (0x400000A4);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON25_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400000A4) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON25 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON25_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400000A4) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON25 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON25_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400000A4) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON25 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON25_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400000A4) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON25 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON25_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400000A4) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON25 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON25_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400000A4) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON25 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON25_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400000A4) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON25 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON25_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400000A4) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON25 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON25  -------------------------------
// SVD Line: 719

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON25
//    <name> BUF_CON25 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000A4) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON25 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON25 = (MDR_CAN1_BUF_CON25 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON26  ---------------------------
// SVD Line: 723

unsigned int MDR_CAN1_BUF_CON26 __AT (0x400000A8);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON26_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400000A8) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON26 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON26_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400000A8) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON26 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON26_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400000A8) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON26 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON26_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400000A8) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON26 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON26_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400000A8) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON26 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON26_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400000A8) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON26 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON26_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400000A8) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON26 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON26_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400000A8) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON26 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON26  -------------------------------
// SVD Line: 723

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON26
//    <name> BUF_CON26 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000A8) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON26 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON26 = (MDR_CAN1_BUF_CON26 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON27  ---------------------------
// SVD Line: 727

unsigned int MDR_CAN1_BUF_CON27 __AT (0x400000AC);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON27_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400000AC) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON27 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON27_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400000AC) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON27 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON27_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400000AC) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON27 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON27_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400000AC) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON27 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON27_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400000AC) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON27 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON27_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400000AC) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON27 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON27_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400000AC) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON27 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON27_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400000AC) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON27 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON27  -------------------------------
// SVD Line: 727

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON27
//    <name> BUF_CON27 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000AC) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON27 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON27 = (MDR_CAN1_BUF_CON27 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON28  ---------------------------
// SVD Line: 731

unsigned int MDR_CAN1_BUF_CON28 __AT (0x400000B0);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON28_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400000B0) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON28 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON28_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400000B0) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON28 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON28_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400000B0) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON28 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON28_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400000B0) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON28 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON28_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400000B0) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON28 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON28_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400000B0) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON28 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON28_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400000B0) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON28 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON28_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400000B0) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON28 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON28  -------------------------------
// SVD Line: 731

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON28
//    <name> BUF_CON28 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000B0) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON28 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON28 = (MDR_CAN1_BUF_CON28 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON29  ---------------------------
// SVD Line: 735

unsigned int MDR_CAN1_BUF_CON29 __AT (0x400000B4);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON29_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400000B4) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON29 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON29_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400000B4) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON29 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON29_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400000B4) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON29 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON29_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400000B4) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON29 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON29_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400000B4) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON29 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON29_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400000B4) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON29 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON29_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400000B4) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON29 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON29_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400000B4) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON29 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON29  -------------------------------
// SVD Line: 735

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON29
//    <name> BUF_CON29 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000B4) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON29 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON29 = (MDR_CAN1_BUF_CON29 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON30  ---------------------------
// SVD Line: 739

unsigned int MDR_CAN1_BUF_CON30 __AT (0x400000B8);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON30_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400000B8) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON30 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON30_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400000B8) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON30 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON30_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400000B8) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON30 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON30_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400000B8) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON30 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON30_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400000B8) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON30 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON30_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400000B8) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON30 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON30_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400000B8) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON30 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON30_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400000B8) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON30 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON30  -------------------------------
// SVD Line: 739

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON30
//    <name> BUF_CON30 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000B8) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON30 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON30 = (MDR_CAN1_BUF_CON30 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON31  ---------------------------
// SVD Line: 743

unsigned int MDR_CAN1_BUF_CON31 __AT (0x400000BC);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON31_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400000BC) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON31 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON31_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400000BC) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON31 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON31_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400000BC) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON31 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON31_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400000BC) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON31 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON31_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400000BC) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON31 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON31_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400000BC) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON31 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON31_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400000BC) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON31 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON31_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400000BC) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON31 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON31  -------------------------------
// SVD Line: 743

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON31
//    <name> BUF_CON31 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000BC) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON31 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON31 = (MDR_CAN1_BUF_CON31 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_OVER_WR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN1_INT_RX  -----------------------------
// SVD Line: 747

unsigned int MDR_CAN1_INT_RX __AT (0x400000C0);



// ---------------------------  Field Item: MDR_CAN1_INT_RX_INT_RX  -------------------------------
// SVD Line: 755

//  <item> SFDITEM_FIELD__MDR_CAN1_INT_RX_INT_RX
//    <name> INT_RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000C0) INT_RX </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_INT_RX >> 0) & 0xFFFFFFFF), ((MDR_CAN1_INT_RX = (MDR_CAN1_INT_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN1_INT_RX  --------------------------------
// SVD Line: 747

//  <rtree> SFDITEM_REG__MDR_CAN1_INT_RX
//    <name> INT_RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000C0) INT_RX </i>
//    <loc> ( (unsigned int)((MDR_CAN1_INT_RX >> 0) & 0xFFFFFFFF), ((MDR_CAN1_INT_RX = (MDR_CAN1_INT_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_INT_RX_INT_RX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_CAN1_RX  -------------------------------
// SVD Line: 763

unsigned int MDR_CAN1_RX __AT (0x400000C4);



// -------------------------------  Field Item: MDR_CAN1_RX_RX  -----------------------------------
// SVD Line: 771

//  <item> SFDITEM_FIELD__MDR_CAN1_RX_RX
//    <name> RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000C4) RX </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_RX >> 0) & 0xFFFFFFFF), ((MDR_CAN1_RX = (MDR_CAN1_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_CAN1_RX  ----------------------------------
// SVD Line: 763

//  <rtree> SFDITEM_REG__MDR_CAN1_RX
//    <name> RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000C4) RX </i>
//    <loc> ( (unsigned int)((MDR_CAN1_RX >> 0) & 0xFFFFFFFF), ((MDR_CAN1_RX = (MDR_CAN1_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_RX_RX </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN1_INT_TX  -----------------------------
// SVD Line: 779

unsigned int MDR_CAN1_INT_TX __AT (0x400000C8);



// ---------------------------  Field Item: MDR_CAN1_INT_TX_INT_TX  -------------------------------
// SVD Line: 787

//  <item> SFDITEM_FIELD__MDR_CAN1_INT_TX_INT_TX
//    <name> INT_TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000C8) INT_TX </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_INT_TX >> 0) & 0xFFFFFFFF), ((MDR_CAN1_INT_TX = (MDR_CAN1_INT_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN1_INT_TX  --------------------------------
// SVD Line: 779

//  <rtree> SFDITEM_REG__MDR_CAN1_INT_TX
//    <name> INT_TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000C8) INT_TX </i>
//    <loc> ( (unsigned int)((MDR_CAN1_INT_TX >> 0) & 0xFFFFFFFF), ((MDR_CAN1_INT_TX = (MDR_CAN1_INT_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_INT_TX_INT_TX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_CAN1_TX  -------------------------------
// SVD Line: 795

unsigned int MDR_CAN1_TX __AT (0x400000CC);



// -------------------------------  Field Item: MDR_CAN1_TX_TX  -----------------------------------
// SVD Line: 803

//  <item> SFDITEM_FIELD__MDR_CAN1_TX_TX
//    <name> TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000CC) TX </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_TX >> 0) & 0xFFFFFFFF), ((MDR_CAN1_TX = (MDR_CAN1_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_CAN1_TX  ----------------------------------
// SVD Line: 795

//  <rtree> SFDITEM_REG__MDR_CAN1_TX
//    <name> TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000CC) TX </i>
//    <loc> ( (unsigned int)((MDR_CAN1_TX >> 0) & 0xFFFFFFFF), ((MDR_CAN1_TX = (MDR_CAN1_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_TX_TX </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_00_ID  ---------------------------
// SVD Line: 811

unsigned int MDR_CAN1_BUF_00_ID __AT (0x40000200);



// ---------------------------  Field Item: MDR_CAN1_BUF_00_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000200) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_00_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_00_ID = (MDR_CAN1_BUF_00_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_00_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000200) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_00_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_00_ID = (MDR_CAN1_BUF_00_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_00_ID  -------------------------------
// SVD Line: 811

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_00_ID
//    <name> BUF_00_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000200) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_00_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_00_ID = (MDR_CAN1_BUF_00_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_00_DLC  ---------------------------
// SVD Line: 834

unsigned int MDR_CAN1_BUF_00_DLC __AT (0x40000204);



// ---------------------------  Field Item: MDR_CAN1_BUF_00_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000204) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_00_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_00_DLC = (MDR_CAN1_BUF_00_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_00_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000204) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_00_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_00_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000204) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_00_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_00_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000204) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_00_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_00_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000204) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_00_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_00_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000204) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_00_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_00_DLC  ------------------------------
// SVD Line: 834

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_00_DLC
//    <name> BUF_00_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000204) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_00_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_00_DLC = (MDR_CAN1_BUF_00_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_00_DATAL  --------------------------
// SVD Line: 881

unsigned int MDR_CAN1_BUF_00_DATAL __AT (0x40000208);



// --------------------------  Field Item: MDR_CAN1_BUF_00_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000208) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_00_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_00_DATAL = (MDR_CAN1_BUF_00_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_00_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000208) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_00_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_00_DATAL = (MDR_CAN1_BUF_00_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_00_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000208) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_00_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_00_DATAL = (MDR_CAN1_BUF_00_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_00_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000208) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_00_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_00_DATAL = (MDR_CAN1_BUF_00_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_00_DATAL  -----------------------------
// SVD Line: 881

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_00_DATAL
//    <name> BUF_00_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000208) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_00_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_00_DATAL = (MDR_CAN1_BUF_00_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_00_DATAH  --------------------------
// SVD Line: 916

unsigned int MDR_CAN1_BUF_00_DATAH __AT (0x4000020C);



// --------------------------  Field Item: MDR_CAN1_BUF_00_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000020C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_00_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_00_DATAH = (MDR_CAN1_BUF_00_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_00_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000020C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_00_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_00_DATAH = (MDR_CAN1_BUF_00_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_00_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000020C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_00_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_00_DATAH = (MDR_CAN1_BUF_00_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_00_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000020C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_00_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_00_DATAH = (MDR_CAN1_BUF_00_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_00_DATAH  -----------------------------
// SVD Line: 916

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_00_DATAH
//    <name> BUF_00_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000020C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_00_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_00_DATAH = (MDR_CAN1_BUF_00_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_01_ID  ---------------------------
// SVD Line: 951

unsigned int MDR_CAN1_BUF_01_ID __AT (0x40000210);



// ---------------------------  Field Item: MDR_CAN1_BUF_01_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000210) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_01_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_01_ID = (MDR_CAN1_BUF_01_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_01_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000210) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_01_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_01_ID = (MDR_CAN1_BUF_01_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_01_ID  -------------------------------
// SVD Line: 951

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_01_ID
//    <name> BUF_01_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000210) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_01_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_01_ID = (MDR_CAN1_BUF_01_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_01_DLC  ---------------------------
// SVD Line: 955

unsigned int MDR_CAN1_BUF_01_DLC __AT (0x40000214);



// ---------------------------  Field Item: MDR_CAN1_BUF_01_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000214) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_01_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_01_DLC = (MDR_CAN1_BUF_01_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_01_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000214) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_01_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_01_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000214) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_01_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_01_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000214) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_01_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_01_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000214) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_01_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_01_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000214) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_01_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_01_DLC  ------------------------------
// SVD Line: 955

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_01_DLC
//    <name> BUF_01_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000214) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_01_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_01_DLC = (MDR_CAN1_BUF_01_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_01_DATAL  --------------------------
// SVD Line: 959

unsigned int MDR_CAN1_BUF_01_DATAL __AT (0x40000218);



// --------------------------  Field Item: MDR_CAN1_BUF_01_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000218) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_01_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_01_DATAL = (MDR_CAN1_BUF_01_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_01_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000218) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_01_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_01_DATAL = (MDR_CAN1_BUF_01_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_01_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000218) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_01_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_01_DATAL = (MDR_CAN1_BUF_01_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_01_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000218) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_01_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_01_DATAL = (MDR_CAN1_BUF_01_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_01_DATAL  -----------------------------
// SVD Line: 959

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_01_DATAL
//    <name> BUF_01_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000218) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_01_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_01_DATAL = (MDR_CAN1_BUF_01_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_01_DATAH  --------------------------
// SVD Line: 963

unsigned int MDR_CAN1_BUF_01_DATAH __AT (0x4000021C);



// --------------------------  Field Item: MDR_CAN1_BUF_01_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000021C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_01_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_01_DATAH = (MDR_CAN1_BUF_01_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_01_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000021C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_01_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_01_DATAH = (MDR_CAN1_BUF_01_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_01_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000021C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_01_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_01_DATAH = (MDR_CAN1_BUF_01_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_01_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000021C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_01_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_01_DATAH = (MDR_CAN1_BUF_01_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_01_DATAH  -----------------------------
// SVD Line: 963

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_01_DATAH
//    <name> BUF_01_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000021C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_01_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_01_DATAH = (MDR_CAN1_BUF_01_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_02_ID  ---------------------------
// SVD Line: 967

unsigned int MDR_CAN1_BUF_02_ID __AT (0x40000220);



// ---------------------------  Field Item: MDR_CAN1_BUF_02_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000220) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_02_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_02_ID = (MDR_CAN1_BUF_02_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_02_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000220) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_02_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_02_ID = (MDR_CAN1_BUF_02_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_02_ID  -------------------------------
// SVD Line: 967

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_02_ID
//    <name> BUF_02_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000220) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_02_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_02_ID = (MDR_CAN1_BUF_02_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_02_DLC  ---------------------------
// SVD Line: 971

unsigned int MDR_CAN1_BUF_02_DLC __AT (0x40000224);



// ---------------------------  Field Item: MDR_CAN1_BUF_02_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000224) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_02_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_02_DLC = (MDR_CAN1_BUF_02_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_02_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000224) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_02_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_02_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000224) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_02_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_02_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000224) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_02_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_02_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000224) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_02_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_02_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000224) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_02_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_02_DLC  ------------------------------
// SVD Line: 971

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_02_DLC
//    <name> BUF_02_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000224) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_02_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_02_DLC = (MDR_CAN1_BUF_02_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_02_DATAL  --------------------------
// SVD Line: 975

unsigned int MDR_CAN1_BUF_02_DATAL __AT (0x40000228);



// --------------------------  Field Item: MDR_CAN1_BUF_02_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000228) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_02_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_02_DATAL = (MDR_CAN1_BUF_02_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_02_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000228) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_02_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_02_DATAL = (MDR_CAN1_BUF_02_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_02_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000228) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_02_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_02_DATAL = (MDR_CAN1_BUF_02_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_02_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000228) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_02_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_02_DATAL = (MDR_CAN1_BUF_02_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_02_DATAL  -----------------------------
// SVD Line: 975

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_02_DATAL
//    <name> BUF_02_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000228) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_02_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_02_DATAL = (MDR_CAN1_BUF_02_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_02_DATAH  --------------------------
// SVD Line: 979

unsigned int MDR_CAN1_BUF_02_DATAH __AT (0x4000022C);



// --------------------------  Field Item: MDR_CAN1_BUF_02_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000022C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_02_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_02_DATAH = (MDR_CAN1_BUF_02_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_02_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000022C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_02_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_02_DATAH = (MDR_CAN1_BUF_02_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_02_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000022C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_02_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_02_DATAH = (MDR_CAN1_BUF_02_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_02_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000022C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_02_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_02_DATAH = (MDR_CAN1_BUF_02_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_02_DATAH  -----------------------------
// SVD Line: 979

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_02_DATAH
//    <name> BUF_02_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000022C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_02_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_02_DATAH = (MDR_CAN1_BUF_02_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_03_ID  ---------------------------
// SVD Line: 983

unsigned int MDR_CAN1_BUF_03_ID __AT (0x40000230);



// ---------------------------  Field Item: MDR_CAN1_BUF_03_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000230) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_03_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_03_ID = (MDR_CAN1_BUF_03_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_03_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000230) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_03_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_03_ID = (MDR_CAN1_BUF_03_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_03_ID  -------------------------------
// SVD Line: 983

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_03_ID
//    <name> BUF_03_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000230) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_03_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_03_ID = (MDR_CAN1_BUF_03_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_03_DLC  ---------------------------
// SVD Line: 987

unsigned int MDR_CAN1_BUF_03_DLC __AT (0x40000234);



// ---------------------------  Field Item: MDR_CAN1_BUF_03_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000234) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_03_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_03_DLC = (MDR_CAN1_BUF_03_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_03_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000234) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_03_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_03_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000234) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_03_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_03_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000234) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_03_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_03_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000234) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_03_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_03_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000234) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_03_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_03_DLC  ------------------------------
// SVD Line: 987

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_03_DLC
//    <name> BUF_03_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000234) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_03_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_03_DLC = (MDR_CAN1_BUF_03_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_03_DATAL  --------------------------
// SVD Line: 991

unsigned int MDR_CAN1_BUF_03_DATAL __AT (0x40000238);



// --------------------------  Field Item: MDR_CAN1_BUF_03_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000238) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_03_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_03_DATAL = (MDR_CAN1_BUF_03_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_03_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000238) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_03_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_03_DATAL = (MDR_CAN1_BUF_03_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_03_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000238) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_03_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_03_DATAL = (MDR_CAN1_BUF_03_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_03_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000238) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_03_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_03_DATAL = (MDR_CAN1_BUF_03_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_03_DATAL  -----------------------------
// SVD Line: 991

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_03_DATAL
//    <name> BUF_03_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000238) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_03_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_03_DATAL = (MDR_CAN1_BUF_03_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_03_DATAH  --------------------------
// SVD Line: 995

unsigned int MDR_CAN1_BUF_03_DATAH __AT (0x4000023C);



// --------------------------  Field Item: MDR_CAN1_BUF_03_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000023C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_03_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_03_DATAH = (MDR_CAN1_BUF_03_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_03_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000023C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_03_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_03_DATAH = (MDR_CAN1_BUF_03_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_03_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000023C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_03_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_03_DATAH = (MDR_CAN1_BUF_03_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_03_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000023C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_03_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_03_DATAH = (MDR_CAN1_BUF_03_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_03_DATAH  -----------------------------
// SVD Line: 995

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_03_DATAH
//    <name> BUF_03_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000023C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_03_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_03_DATAH = (MDR_CAN1_BUF_03_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_04_ID  ---------------------------
// SVD Line: 999

unsigned int MDR_CAN1_BUF_04_ID __AT (0x40000240);



// ---------------------------  Field Item: MDR_CAN1_BUF_04_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000240) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_04_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_04_ID = (MDR_CAN1_BUF_04_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_04_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000240) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_04_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_04_ID = (MDR_CAN1_BUF_04_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_04_ID  -------------------------------
// SVD Line: 999

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_04_ID
//    <name> BUF_04_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000240) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_04_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_04_ID = (MDR_CAN1_BUF_04_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_04_DLC  ---------------------------
// SVD Line: 1003

unsigned int MDR_CAN1_BUF_04_DLC __AT (0x40000244);



// ---------------------------  Field Item: MDR_CAN1_BUF_04_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000244) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_04_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_04_DLC = (MDR_CAN1_BUF_04_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_04_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000244) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_04_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_04_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000244) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_04_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_04_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000244) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_04_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_04_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000244) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_04_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_04_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000244) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_04_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_04_DLC  ------------------------------
// SVD Line: 1003

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_04_DLC
//    <name> BUF_04_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000244) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_04_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_04_DLC = (MDR_CAN1_BUF_04_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_04_DATAL  --------------------------
// SVD Line: 1007

unsigned int MDR_CAN1_BUF_04_DATAL __AT (0x40000248);



// --------------------------  Field Item: MDR_CAN1_BUF_04_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000248) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_04_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_04_DATAL = (MDR_CAN1_BUF_04_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_04_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000248) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_04_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_04_DATAL = (MDR_CAN1_BUF_04_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_04_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000248) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_04_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_04_DATAL = (MDR_CAN1_BUF_04_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_04_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000248) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_04_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_04_DATAL = (MDR_CAN1_BUF_04_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_04_DATAL  -----------------------------
// SVD Line: 1007

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_04_DATAL
//    <name> BUF_04_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000248) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_04_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_04_DATAL = (MDR_CAN1_BUF_04_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_04_DATAH  --------------------------
// SVD Line: 1011

unsigned int MDR_CAN1_BUF_04_DATAH __AT (0x4000024C);



// --------------------------  Field Item: MDR_CAN1_BUF_04_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000024C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_04_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_04_DATAH = (MDR_CAN1_BUF_04_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_04_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000024C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_04_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_04_DATAH = (MDR_CAN1_BUF_04_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_04_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000024C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_04_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_04_DATAH = (MDR_CAN1_BUF_04_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_04_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000024C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_04_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_04_DATAH = (MDR_CAN1_BUF_04_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_04_DATAH  -----------------------------
// SVD Line: 1011

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_04_DATAH
//    <name> BUF_04_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000024C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_04_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_04_DATAH = (MDR_CAN1_BUF_04_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_05_ID  ---------------------------
// SVD Line: 1015

unsigned int MDR_CAN1_BUF_05_ID __AT (0x40000250);



// ---------------------------  Field Item: MDR_CAN1_BUF_05_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000250) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_05_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_05_ID = (MDR_CAN1_BUF_05_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_05_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000250) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_05_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_05_ID = (MDR_CAN1_BUF_05_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_05_ID  -------------------------------
// SVD Line: 1015

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_05_ID
//    <name> BUF_05_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000250) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_05_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_05_ID = (MDR_CAN1_BUF_05_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_05_DLC  ---------------------------
// SVD Line: 1019

unsigned int MDR_CAN1_BUF_05_DLC __AT (0x40000254);



// ---------------------------  Field Item: MDR_CAN1_BUF_05_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000254) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_05_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_05_DLC = (MDR_CAN1_BUF_05_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_05_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000254) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_05_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_05_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000254) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_05_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_05_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000254) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_05_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_05_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000254) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_05_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_05_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000254) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_05_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_05_DLC  ------------------------------
// SVD Line: 1019

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_05_DLC
//    <name> BUF_05_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000254) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_05_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_05_DLC = (MDR_CAN1_BUF_05_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_05_DATAL  --------------------------
// SVD Line: 1023

unsigned int MDR_CAN1_BUF_05_DATAL __AT (0x40000258);



// --------------------------  Field Item: MDR_CAN1_BUF_05_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000258) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_05_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_05_DATAL = (MDR_CAN1_BUF_05_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_05_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000258) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_05_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_05_DATAL = (MDR_CAN1_BUF_05_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_05_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000258) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_05_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_05_DATAL = (MDR_CAN1_BUF_05_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_05_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000258) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_05_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_05_DATAL = (MDR_CAN1_BUF_05_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_05_DATAL  -----------------------------
// SVD Line: 1023

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_05_DATAL
//    <name> BUF_05_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000258) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_05_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_05_DATAL = (MDR_CAN1_BUF_05_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_05_DATAH  --------------------------
// SVD Line: 1027

unsigned int MDR_CAN1_BUF_05_DATAH __AT (0x4000025C);



// --------------------------  Field Item: MDR_CAN1_BUF_05_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000025C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_05_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_05_DATAH = (MDR_CAN1_BUF_05_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_05_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000025C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_05_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_05_DATAH = (MDR_CAN1_BUF_05_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_05_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000025C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_05_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_05_DATAH = (MDR_CAN1_BUF_05_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_05_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000025C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_05_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_05_DATAH = (MDR_CAN1_BUF_05_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_05_DATAH  -----------------------------
// SVD Line: 1027

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_05_DATAH
//    <name> BUF_05_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000025C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_05_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_05_DATAH = (MDR_CAN1_BUF_05_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_06_ID  ---------------------------
// SVD Line: 1031

unsigned int MDR_CAN1_BUF_06_ID __AT (0x40000260);



// ---------------------------  Field Item: MDR_CAN1_BUF_06_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000260) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_06_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_06_ID = (MDR_CAN1_BUF_06_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_06_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000260) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_06_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_06_ID = (MDR_CAN1_BUF_06_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_06_ID  -------------------------------
// SVD Line: 1031

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_06_ID
//    <name> BUF_06_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000260) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_06_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_06_ID = (MDR_CAN1_BUF_06_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_06_DLC  ---------------------------
// SVD Line: 1035

unsigned int MDR_CAN1_BUF_06_DLC __AT (0x40000264);



// ---------------------------  Field Item: MDR_CAN1_BUF_06_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000264) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_06_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_06_DLC = (MDR_CAN1_BUF_06_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_06_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000264) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_06_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_06_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000264) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_06_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_06_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000264) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_06_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_06_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000264) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_06_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_06_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000264) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_06_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_06_DLC  ------------------------------
// SVD Line: 1035

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_06_DLC
//    <name> BUF_06_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000264) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_06_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_06_DLC = (MDR_CAN1_BUF_06_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_06_DATAL  --------------------------
// SVD Line: 1039

unsigned int MDR_CAN1_BUF_06_DATAL __AT (0x40000268);



// --------------------------  Field Item: MDR_CAN1_BUF_06_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000268) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_06_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_06_DATAL = (MDR_CAN1_BUF_06_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_06_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000268) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_06_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_06_DATAL = (MDR_CAN1_BUF_06_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_06_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000268) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_06_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_06_DATAL = (MDR_CAN1_BUF_06_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_06_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000268) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_06_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_06_DATAL = (MDR_CAN1_BUF_06_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_06_DATAL  -----------------------------
// SVD Line: 1039

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_06_DATAL
//    <name> BUF_06_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000268) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_06_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_06_DATAL = (MDR_CAN1_BUF_06_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_06_DATAH  --------------------------
// SVD Line: 1043

unsigned int MDR_CAN1_BUF_06_DATAH __AT (0x4000026C);



// --------------------------  Field Item: MDR_CAN1_BUF_06_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000026C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_06_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_06_DATAH = (MDR_CAN1_BUF_06_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_06_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000026C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_06_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_06_DATAH = (MDR_CAN1_BUF_06_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_06_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000026C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_06_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_06_DATAH = (MDR_CAN1_BUF_06_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_06_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000026C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_06_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_06_DATAH = (MDR_CAN1_BUF_06_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_06_DATAH  -----------------------------
// SVD Line: 1043

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_06_DATAH
//    <name> BUF_06_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000026C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_06_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_06_DATAH = (MDR_CAN1_BUF_06_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_07_ID  ---------------------------
// SVD Line: 1047

unsigned int MDR_CAN1_BUF_07_ID __AT (0x40000270);



// ---------------------------  Field Item: MDR_CAN1_BUF_07_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000270) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_07_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_07_ID = (MDR_CAN1_BUF_07_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_07_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000270) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_07_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_07_ID = (MDR_CAN1_BUF_07_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_07_ID  -------------------------------
// SVD Line: 1047

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_07_ID
//    <name> BUF_07_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000270) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_07_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_07_ID = (MDR_CAN1_BUF_07_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_07_DLC  ---------------------------
// SVD Line: 1051

unsigned int MDR_CAN1_BUF_07_DLC __AT (0x40000274);



// ---------------------------  Field Item: MDR_CAN1_BUF_07_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000274) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_07_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_07_DLC = (MDR_CAN1_BUF_07_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_07_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000274) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_07_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_07_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000274) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_07_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_07_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000274) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_07_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_07_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000274) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_07_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_07_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000274) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_07_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_07_DLC  ------------------------------
// SVD Line: 1051

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_07_DLC
//    <name> BUF_07_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000274) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_07_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_07_DLC = (MDR_CAN1_BUF_07_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_07_DATAL  --------------------------
// SVD Line: 1055

unsigned int MDR_CAN1_BUF_07_DATAL __AT (0x40000278);



// --------------------------  Field Item: MDR_CAN1_BUF_07_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000278) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_07_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_07_DATAL = (MDR_CAN1_BUF_07_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_07_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000278) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_07_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_07_DATAL = (MDR_CAN1_BUF_07_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_07_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000278) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_07_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_07_DATAL = (MDR_CAN1_BUF_07_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_07_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000278) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_07_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_07_DATAL = (MDR_CAN1_BUF_07_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_07_DATAL  -----------------------------
// SVD Line: 1055

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_07_DATAL
//    <name> BUF_07_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000278) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_07_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_07_DATAL = (MDR_CAN1_BUF_07_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_07_DATAH  --------------------------
// SVD Line: 1059

unsigned int MDR_CAN1_BUF_07_DATAH __AT (0x4000027C);



// --------------------------  Field Item: MDR_CAN1_BUF_07_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000027C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_07_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_07_DATAH = (MDR_CAN1_BUF_07_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_07_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000027C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_07_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_07_DATAH = (MDR_CAN1_BUF_07_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_07_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000027C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_07_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_07_DATAH = (MDR_CAN1_BUF_07_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_07_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000027C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_07_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_07_DATAH = (MDR_CAN1_BUF_07_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_07_DATAH  -----------------------------
// SVD Line: 1059

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_07_DATAH
//    <name> BUF_07_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000027C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_07_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_07_DATAH = (MDR_CAN1_BUF_07_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_08_ID  ---------------------------
// SVD Line: 1063

unsigned int MDR_CAN1_BUF_08_ID __AT (0x40000280);



// ---------------------------  Field Item: MDR_CAN1_BUF_08_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000280) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_08_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_08_ID = (MDR_CAN1_BUF_08_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_08_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000280) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_08_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_08_ID = (MDR_CAN1_BUF_08_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_08_ID  -------------------------------
// SVD Line: 1063

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_08_ID
//    <name> BUF_08_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000280) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_08_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_08_ID = (MDR_CAN1_BUF_08_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_08_DLC  ---------------------------
// SVD Line: 1067

unsigned int MDR_CAN1_BUF_08_DLC __AT (0x40000284);



// ---------------------------  Field Item: MDR_CAN1_BUF_08_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000284) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_08_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_08_DLC = (MDR_CAN1_BUF_08_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_08_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000284) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_08_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_08_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000284) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_08_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_08_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000284) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_08_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_08_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000284) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_08_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_08_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000284) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_08_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_08_DLC  ------------------------------
// SVD Line: 1067

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_08_DLC
//    <name> BUF_08_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000284) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_08_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_08_DLC = (MDR_CAN1_BUF_08_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_08_DATAL  --------------------------
// SVD Line: 1071

unsigned int MDR_CAN1_BUF_08_DATAL __AT (0x40000288);



// --------------------------  Field Item: MDR_CAN1_BUF_08_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000288) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_08_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_08_DATAL = (MDR_CAN1_BUF_08_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_08_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000288) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_08_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_08_DATAL = (MDR_CAN1_BUF_08_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_08_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000288) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_08_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_08_DATAL = (MDR_CAN1_BUF_08_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_08_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000288) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_08_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_08_DATAL = (MDR_CAN1_BUF_08_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_08_DATAL  -----------------------------
// SVD Line: 1071

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_08_DATAL
//    <name> BUF_08_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000288) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_08_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_08_DATAL = (MDR_CAN1_BUF_08_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_08_DATAH  --------------------------
// SVD Line: 1075

unsigned int MDR_CAN1_BUF_08_DATAH __AT (0x4000028C);



// --------------------------  Field Item: MDR_CAN1_BUF_08_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000028C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_08_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_08_DATAH = (MDR_CAN1_BUF_08_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_08_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000028C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_08_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_08_DATAH = (MDR_CAN1_BUF_08_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_08_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000028C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_08_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_08_DATAH = (MDR_CAN1_BUF_08_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_08_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000028C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_08_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_08_DATAH = (MDR_CAN1_BUF_08_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_08_DATAH  -----------------------------
// SVD Line: 1075

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_08_DATAH
//    <name> BUF_08_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000028C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_08_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_08_DATAH = (MDR_CAN1_BUF_08_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_09_ID  ---------------------------
// SVD Line: 1079

unsigned int MDR_CAN1_BUF_09_ID __AT (0x40000290);



// ---------------------------  Field Item: MDR_CAN1_BUF_09_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000290) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_09_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_09_ID = (MDR_CAN1_BUF_09_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_09_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000290) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_09_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_09_ID = (MDR_CAN1_BUF_09_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_09_ID  -------------------------------
// SVD Line: 1079

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_09_ID
//    <name> BUF_09_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000290) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_09_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_09_ID = (MDR_CAN1_BUF_09_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_09_DLC  ---------------------------
// SVD Line: 1083

unsigned int MDR_CAN1_BUF_09_DLC __AT (0x40000294);



// ---------------------------  Field Item: MDR_CAN1_BUF_09_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000294) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_09_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_09_DLC = (MDR_CAN1_BUF_09_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_09_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000294) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_09_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_09_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000294) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_09_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_09_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000294) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_09_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_09_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000294) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_09_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_09_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000294) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_09_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_09_DLC  ------------------------------
// SVD Line: 1083

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_09_DLC
//    <name> BUF_09_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000294) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_09_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_09_DLC = (MDR_CAN1_BUF_09_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_09_DATAL  --------------------------
// SVD Line: 1087

unsigned int MDR_CAN1_BUF_09_DATAL __AT (0x40000298);



// --------------------------  Field Item: MDR_CAN1_BUF_09_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000298) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_09_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_09_DATAL = (MDR_CAN1_BUF_09_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_09_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000298) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_09_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_09_DATAL = (MDR_CAN1_BUF_09_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_09_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000298) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_09_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_09_DATAL = (MDR_CAN1_BUF_09_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_09_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000298) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_09_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_09_DATAL = (MDR_CAN1_BUF_09_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_09_DATAL  -----------------------------
// SVD Line: 1087

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_09_DATAL
//    <name> BUF_09_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000298) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_09_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_09_DATAL = (MDR_CAN1_BUF_09_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_09_DATAH  --------------------------
// SVD Line: 1091

unsigned int MDR_CAN1_BUF_09_DATAH __AT (0x4000029C);



// --------------------------  Field Item: MDR_CAN1_BUF_09_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000029C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_09_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_09_DATAH = (MDR_CAN1_BUF_09_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_09_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000029C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_09_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_09_DATAH = (MDR_CAN1_BUF_09_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_09_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000029C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_09_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_09_DATAH = (MDR_CAN1_BUF_09_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_09_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000029C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_09_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_09_DATAH = (MDR_CAN1_BUF_09_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_09_DATAH  -----------------------------
// SVD Line: 1091

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_09_DATAH
//    <name> BUF_09_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000029C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_09_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_09_DATAH = (MDR_CAN1_BUF_09_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_10_ID  ---------------------------
// SVD Line: 1095

unsigned int MDR_CAN1_BUF_10_ID __AT (0x400002A0);



// ---------------------------  Field Item: MDR_CAN1_BUF_10_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400002A0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_10_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_10_ID = (MDR_CAN1_BUF_10_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_10_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400002A0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_10_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_10_ID = (MDR_CAN1_BUF_10_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_10_ID  -------------------------------
// SVD Line: 1095

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_10_ID
//    <name> BUF_10_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002A0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_10_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_10_ID = (MDR_CAN1_BUF_10_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_10_DLC  ---------------------------
// SVD Line: 1099

unsigned int MDR_CAN1_BUF_10_DLC __AT (0x400002A4);



// ---------------------------  Field Item: MDR_CAN1_BUF_10_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400002A4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_10_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_10_DLC = (MDR_CAN1_BUF_10_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_10_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400002A4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_10_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_10_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400002A4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_10_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_10_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400002A4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_10_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_10_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400002A4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_10_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_10_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400002A4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_10_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_10_DLC  ------------------------------
// SVD Line: 1099

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_10_DLC
//    <name> BUF_10_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002A4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_10_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_10_DLC = (MDR_CAN1_BUF_10_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_10_DATAL  --------------------------
// SVD Line: 1103

unsigned int MDR_CAN1_BUF_10_DATAL __AT (0x400002A8);



// --------------------------  Field Item: MDR_CAN1_BUF_10_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002A8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_10_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_10_DATAL = (MDR_CAN1_BUF_10_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_10_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002A8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_10_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_10_DATAL = (MDR_CAN1_BUF_10_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_10_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002A8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_10_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_10_DATAL = (MDR_CAN1_BUF_10_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_10_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002A8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_10_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_10_DATAL = (MDR_CAN1_BUF_10_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_10_DATAL  -----------------------------
// SVD Line: 1103

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_10_DATAL
//    <name> BUF_10_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002A8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_10_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_10_DATAL = (MDR_CAN1_BUF_10_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_10_DATAH  --------------------------
// SVD Line: 1107

unsigned int MDR_CAN1_BUF_10_DATAH __AT (0x400002AC);



// --------------------------  Field Item: MDR_CAN1_BUF_10_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002AC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_10_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_10_DATAH = (MDR_CAN1_BUF_10_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_10_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002AC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_10_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_10_DATAH = (MDR_CAN1_BUF_10_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_10_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002AC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_10_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_10_DATAH = (MDR_CAN1_BUF_10_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_10_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002AC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_10_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_10_DATAH = (MDR_CAN1_BUF_10_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_10_DATAH  -----------------------------
// SVD Line: 1107

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_10_DATAH
//    <name> BUF_10_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002AC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_10_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_10_DATAH = (MDR_CAN1_BUF_10_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_11_ID  ---------------------------
// SVD Line: 1111

unsigned int MDR_CAN1_BUF_11_ID __AT (0x400002B0);



// ---------------------------  Field Item: MDR_CAN1_BUF_11_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400002B0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_11_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_11_ID = (MDR_CAN1_BUF_11_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_11_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400002B0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_11_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_11_ID = (MDR_CAN1_BUF_11_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_11_ID  -------------------------------
// SVD Line: 1111

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_11_ID
//    <name> BUF_11_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002B0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_11_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_11_ID = (MDR_CAN1_BUF_11_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_11_DLC  ---------------------------
// SVD Line: 1115

unsigned int MDR_CAN1_BUF_11_DLC __AT (0x400002B4);



// ---------------------------  Field Item: MDR_CAN1_BUF_11_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400002B4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_11_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_11_DLC = (MDR_CAN1_BUF_11_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_11_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400002B4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_11_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_11_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400002B4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_11_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_11_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400002B4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_11_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_11_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400002B4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_11_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_11_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400002B4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_11_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_11_DLC  ------------------------------
// SVD Line: 1115

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_11_DLC
//    <name> BUF_11_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002B4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_11_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_11_DLC = (MDR_CAN1_BUF_11_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_11_DATAL  --------------------------
// SVD Line: 1119

unsigned int MDR_CAN1_BUF_11_DATAL __AT (0x400002B8);



// --------------------------  Field Item: MDR_CAN1_BUF_11_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002B8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_11_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_11_DATAL = (MDR_CAN1_BUF_11_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_11_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002B8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_11_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_11_DATAL = (MDR_CAN1_BUF_11_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_11_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002B8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_11_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_11_DATAL = (MDR_CAN1_BUF_11_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_11_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002B8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_11_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_11_DATAL = (MDR_CAN1_BUF_11_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_11_DATAL  -----------------------------
// SVD Line: 1119

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_11_DATAL
//    <name> BUF_11_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002B8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_11_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_11_DATAL = (MDR_CAN1_BUF_11_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_11_DATAH  --------------------------
// SVD Line: 1123

unsigned int MDR_CAN1_BUF_11_DATAH __AT (0x400002BC);



// --------------------------  Field Item: MDR_CAN1_BUF_11_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002BC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_11_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_11_DATAH = (MDR_CAN1_BUF_11_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_11_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002BC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_11_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_11_DATAH = (MDR_CAN1_BUF_11_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_11_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002BC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_11_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_11_DATAH = (MDR_CAN1_BUF_11_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_11_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002BC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_11_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_11_DATAH = (MDR_CAN1_BUF_11_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_11_DATAH  -----------------------------
// SVD Line: 1123

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_11_DATAH
//    <name> BUF_11_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002BC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_11_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_11_DATAH = (MDR_CAN1_BUF_11_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_12_ID  ---------------------------
// SVD Line: 1127

unsigned int MDR_CAN1_BUF_12_ID __AT (0x400002C0);



// ---------------------------  Field Item: MDR_CAN1_BUF_12_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400002C0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_12_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_12_ID = (MDR_CAN1_BUF_12_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_12_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400002C0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_12_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_12_ID = (MDR_CAN1_BUF_12_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_12_ID  -------------------------------
// SVD Line: 1127

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_12_ID
//    <name> BUF_12_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002C0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_12_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_12_ID = (MDR_CAN1_BUF_12_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_12_DLC  ---------------------------
// SVD Line: 1131

unsigned int MDR_CAN1_BUF_12_DLC __AT (0x400002C4);



// ---------------------------  Field Item: MDR_CAN1_BUF_12_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400002C4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_12_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_12_DLC = (MDR_CAN1_BUF_12_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_12_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400002C4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_12_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_12_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400002C4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_12_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_12_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400002C4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_12_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_12_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400002C4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_12_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_12_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400002C4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_12_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_12_DLC  ------------------------------
// SVD Line: 1131

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_12_DLC
//    <name> BUF_12_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002C4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_12_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_12_DLC = (MDR_CAN1_BUF_12_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_12_DATAL  --------------------------
// SVD Line: 1135

unsigned int MDR_CAN1_BUF_12_DATAL __AT (0x400002C8);



// --------------------------  Field Item: MDR_CAN1_BUF_12_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002C8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_12_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_12_DATAL = (MDR_CAN1_BUF_12_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_12_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002C8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_12_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_12_DATAL = (MDR_CAN1_BUF_12_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_12_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002C8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_12_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_12_DATAL = (MDR_CAN1_BUF_12_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_12_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002C8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_12_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_12_DATAL = (MDR_CAN1_BUF_12_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_12_DATAL  -----------------------------
// SVD Line: 1135

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_12_DATAL
//    <name> BUF_12_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002C8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_12_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_12_DATAL = (MDR_CAN1_BUF_12_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_12_DATAH  --------------------------
// SVD Line: 1139

unsigned int MDR_CAN1_BUF_12_DATAH __AT (0x400002CC);



// --------------------------  Field Item: MDR_CAN1_BUF_12_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002CC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_12_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_12_DATAH = (MDR_CAN1_BUF_12_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_12_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002CC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_12_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_12_DATAH = (MDR_CAN1_BUF_12_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_12_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002CC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_12_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_12_DATAH = (MDR_CAN1_BUF_12_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_12_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002CC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_12_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_12_DATAH = (MDR_CAN1_BUF_12_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_12_DATAH  -----------------------------
// SVD Line: 1139

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_12_DATAH
//    <name> BUF_12_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002CC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_12_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_12_DATAH = (MDR_CAN1_BUF_12_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_13_ID  ---------------------------
// SVD Line: 1143

unsigned int MDR_CAN1_BUF_13_ID __AT (0x400002D0);



// ---------------------------  Field Item: MDR_CAN1_BUF_13_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400002D0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_13_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_13_ID = (MDR_CAN1_BUF_13_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_13_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400002D0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_13_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_13_ID = (MDR_CAN1_BUF_13_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_13_ID  -------------------------------
// SVD Line: 1143

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_13_ID
//    <name> BUF_13_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002D0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_13_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_13_ID = (MDR_CAN1_BUF_13_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_13_DLC  ---------------------------
// SVD Line: 1147

unsigned int MDR_CAN1_BUF_13_DLC __AT (0x400002D4);



// ---------------------------  Field Item: MDR_CAN1_BUF_13_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400002D4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_13_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_13_DLC = (MDR_CAN1_BUF_13_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_13_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400002D4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_13_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_13_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400002D4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_13_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_13_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400002D4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_13_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_13_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400002D4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_13_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_13_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400002D4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_13_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_13_DLC  ------------------------------
// SVD Line: 1147

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_13_DLC
//    <name> BUF_13_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002D4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_13_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_13_DLC = (MDR_CAN1_BUF_13_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_13_DATAL  --------------------------
// SVD Line: 1151

unsigned int MDR_CAN1_BUF_13_DATAL __AT (0x400002D8);



// --------------------------  Field Item: MDR_CAN1_BUF_13_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002D8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_13_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_13_DATAL = (MDR_CAN1_BUF_13_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_13_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002D8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_13_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_13_DATAL = (MDR_CAN1_BUF_13_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_13_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002D8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_13_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_13_DATAL = (MDR_CAN1_BUF_13_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_13_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002D8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_13_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_13_DATAL = (MDR_CAN1_BUF_13_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_13_DATAL  -----------------------------
// SVD Line: 1151

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_13_DATAL
//    <name> BUF_13_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002D8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_13_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_13_DATAL = (MDR_CAN1_BUF_13_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_13_DATAH  --------------------------
// SVD Line: 1155

unsigned int MDR_CAN1_BUF_13_DATAH __AT (0x400002DC);



// --------------------------  Field Item: MDR_CAN1_BUF_13_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002DC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_13_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_13_DATAH = (MDR_CAN1_BUF_13_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_13_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002DC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_13_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_13_DATAH = (MDR_CAN1_BUF_13_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_13_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002DC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_13_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_13_DATAH = (MDR_CAN1_BUF_13_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_13_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002DC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_13_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_13_DATAH = (MDR_CAN1_BUF_13_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_13_DATAH  -----------------------------
// SVD Line: 1155

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_13_DATAH
//    <name> BUF_13_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002DC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_13_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_13_DATAH = (MDR_CAN1_BUF_13_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_14_ID  ---------------------------
// SVD Line: 1159

unsigned int MDR_CAN1_BUF_14_ID __AT (0x400002E0);



// ---------------------------  Field Item: MDR_CAN1_BUF_14_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400002E0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_14_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_14_ID = (MDR_CAN1_BUF_14_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_14_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400002E0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_14_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_14_ID = (MDR_CAN1_BUF_14_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_14_ID  -------------------------------
// SVD Line: 1159

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_14_ID
//    <name> BUF_14_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002E0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_14_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_14_ID = (MDR_CAN1_BUF_14_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_14_DLC  ---------------------------
// SVD Line: 1163

unsigned int MDR_CAN1_BUF_14_DLC __AT (0x400002E4);



// ---------------------------  Field Item: MDR_CAN1_BUF_14_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400002E4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_14_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_14_DLC = (MDR_CAN1_BUF_14_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_14_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400002E4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_14_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_14_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400002E4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_14_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_14_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400002E4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_14_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_14_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400002E4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_14_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_14_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400002E4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_14_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_14_DLC  ------------------------------
// SVD Line: 1163

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_14_DLC
//    <name> BUF_14_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002E4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_14_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_14_DLC = (MDR_CAN1_BUF_14_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_14_DATAL  --------------------------
// SVD Line: 1167

unsigned int MDR_CAN1_BUF_14_DATAL __AT (0x400002E8);



// --------------------------  Field Item: MDR_CAN1_BUF_14_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002E8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_14_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_14_DATAL = (MDR_CAN1_BUF_14_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_14_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002E8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_14_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_14_DATAL = (MDR_CAN1_BUF_14_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_14_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002E8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_14_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_14_DATAL = (MDR_CAN1_BUF_14_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_14_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002E8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_14_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_14_DATAL = (MDR_CAN1_BUF_14_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_14_DATAL  -----------------------------
// SVD Line: 1167

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_14_DATAL
//    <name> BUF_14_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002E8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_14_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_14_DATAL = (MDR_CAN1_BUF_14_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_14_DATAH  --------------------------
// SVD Line: 1171

unsigned int MDR_CAN1_BUF_14_DATAH __AT (0x400002EC);



// --------------------------  Field Item: MDR_CAN1_BUF_14_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002EC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_14_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_14_DATAH = (MDR_CAN1_BUF_14_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_14_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002EC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_14_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_14_DATAH = (MDR_CAN1_BUF_14_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_14_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002EC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_14_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_14_DATAH = (MDR_CAN1_BUF_14_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_14_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002EC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_14_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_14_DATAH = (MDR_CAN1_BUF_14_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_14_DATAH  -----------------------------
// SVD Line: 1171

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_14_DATAH
//    <name> BUF_14_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002EC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_14_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_14_DATAH = (MDR_CAN1_BUF_14_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_15_ID  ---------------------------
// SVD Line: 1175

unsigned int MDR_CAN1_BUF_15_ID __AT (0x400002F0);



// ---------------------------  Field Item: MDR_CAN1_BUF_15_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400002F0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_15_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_15_ID = (MDR_CAN1_BUF_15_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_15_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400002F0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_15_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_15_ID = (MDR_CAN1_BUF_15_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_15_ID  -------------------------------
// SVD Line: 1175

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_15_ID
//    <name> BUF_15_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002F0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_15_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_15_ID = (MDR_CAN1_BUF_15_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_15_DLC  ---------------------------
// SVD Line: 1179

unsigned int MDR_CAN1_BUF_15_DLC __AT (0x400002F4);



// ---------------------------  Field Item: MDR_CAN1_BUF_15_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400002F4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_15_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_15_DLC = (MDR_CAN1_BUF_15_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_15_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400002F4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_15_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_15_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400002F4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_15_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_15_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400002F4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_15_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_15_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400002F4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_15_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_15_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400002F4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_15_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_15_DLC  ------------------------------
// SVD Line: 1179

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_15_DLC
//    <name> BUF_15_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002F4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_15_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_15_DLC = (MDR_CAN1_BUF_15_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_15_DATAL  --------------------------
// SVD Line: 1183

unsigned int MDR_CAN1_BUF_15_DATAL __AT (0x400002F8);



// --------------------------  Field Item: MDR_CAN1_BUF_15_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002F8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_15_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_15_DATAL = (MDR_CAN1_BUF_15_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_15_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002F8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_15_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_15_DATAL = (MDR_CAN1_BUF_15_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_15_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002F8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_15_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_15_DATAL = (MDR_CAN1_BUF_15_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_15_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002F8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_15_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_15_DATAL = (MDR_CAN1_BUF_15_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_15_DATAL  -----------------------------
// SVD Line: 1183

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_15_DATAL
//    <name> BUF_15_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002F8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_15_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_15_DATAL = (MDR_CAN1_BUF_15_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_15_DATAH  --------------------------
// SVD Line: 1187

unsigned int MDR_CAN1_BUF_15_DATAH __AT (0x400002FC);



// --------------------------  Field Item: MDR_CAN1_BUF_15_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002FC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_15_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_15_DATAH = (MDR_CAN1_BUF_15_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_15_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002FC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_15_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_15_DATAH = (MDR_CAN1_BUF_15_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_15_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002FC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_15_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_15_DATAH = (MDR_CAN1_BUF_15_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_15_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002FC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_15_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_15_DATAH = (MDR_CAN1_BUF_15_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_15_DATAH  -----------------------------
// SVD Line: 1187

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_15_DATAH
//    <name> BUF_15_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002FC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_15_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_15_DATAH = (MDR_CAN1_BUF_15_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_16_ID  ---------------------------
// SVD Line: 1191

unsigned int MDR_CAN1_BUF_16_ID __AT (0x40000300);



// ---------------------------  Field Item: MDR_CAN1_BUF_16_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000300) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_16_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_16_ID = (MDR_CAN1_BUF_16_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_16_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000300) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_16_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_16_ID = (MDR_CAN1_BUF_16_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_16_ID  -------------------------------
// SVD Line: 1191

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_16_ID
//    <name> BUF_16_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000300) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_16_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_16_ID = (MDR_CAN1_BUF_16_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_16_DLC  ---------------------------
// SVD Line: 1195

unsigned int MDR_CAN1_BUF_16_DLC __AT (0x40000304);



// ---------------------------  Field Item: MDR_CAN1_BUF_16_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000304) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_16_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_16_DLC = (MDR_CAN1_BUF_16_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_16_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000304) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_16_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_16_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000304) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_16_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_16_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000304) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_16_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_16_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000304) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_16_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_16_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000304) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_16_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_16_DLC  ------------------------------
// SVD Line: 1195

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_16_DLC
//    <name> BUF_16_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000304) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_16_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_16_DLC = (MDR_CAN1_BUF_16_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_16_DATAL  --------------------------
// SVD Line: 1199

unsigned int MDR_CAN1_BUF_16_DATAL __AT (0x40000308);



// --------------------------  Field Item: MDR_CAN1_BUF_16_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000308) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_16_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_16_DATAL = (MDR_CAN1_BUF_16_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_16_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000308) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_16_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_16_DATAL = (MDR_CAN1_BUF_16_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_16_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000308) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_16_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_16_DATAL = (MDR_CAN1_BUF_16_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_16_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000308) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_16_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_16_DATAL = (MDR_CAN1_BUF_16_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_16_DATAL  -----------------------------
// SVD Line: 1199

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_16_DATAL
//    <name> BUF_16_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000308) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_16_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_16_DATAL = (MDR_CAN1_BUF_16_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_16_DATAH  --------------------------
// SVD Line: 1203

unsigned int MDR_CAN1_BUF_16_DATAH __AT (0x4000030C);



// --------------------------  Field Item: MDR_CAN1_BUF_16_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000030C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_16_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_16_DATAH = (MDR_CAN1_BUF_16_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_16_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000030C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_16_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_16_DATAH = (MDR_CAN1_BUF_16_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_16_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000030C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_16_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_16_DATAH = (MDR_CAN1_BUF_16_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_16_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000030C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_16_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_16_DATAH = (MDR_CAN1_BUF_16_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_16_DATAH  -----------------------------
// SVD Line: 1203

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_16_DATAH
//    <name> BUF_16_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000030C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_16_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_16_DATAH = (MDR_CAN1_BUF_16_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_17_ID  ---------------------------
// SVD Line: 1207

unsigned int MDR_CAN1_BUF_17_ID __AT (0x40000310);



// ---------------------------  Field Item: MDR_CAN1_BUF_17_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000310) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_17_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_17_ID = (MDR_CAN1_BUF_17_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_17_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000310) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_17_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_17_ID = (MDR_CAN1_BUF_17_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_17_ID  -------------------------------
// SVD Line: 1207

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_17_ID
//    <name> BUF_17_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000310) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_17_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_17_ID = (MDR_CAN1_BUF_17_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_17_DLC  ---------------------------
// SVD Line: 1211

unsigned int MDR_CAN1_BUF_17_DLC __AT (0x40000314);



// ---------------------------  Field Item: MDR_CAN1_BUF_17_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000314) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_17_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_17_DLC = (MDR_CAN1_BUF_17_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_17_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000314) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_17_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_17_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000314) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_17_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_17_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000314) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_17_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_17_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000314) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_17_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_17_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000314) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_17_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_17_DLC  ------------------------------
// SVD Line: 1211

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_17_DLC
//    <name> BUF_17_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000314) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_17_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_17_DLC = (MDR_CAN1_BUF_17_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_17_DATAL  --------------------------
// SVD Line: 1215

unsigned int MDR_CAN1_BUF_17_DATAL __AT (0x40000318);



// --------------------------  Field Item: MDR_CAN1_BUF_17_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000318) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_17_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_17_DATAL = (MDR_CAN1_BUF_17_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_17_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000318) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_17_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_17_DATAL = (MDR_CAN1_BUF_17_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_17_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000318) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_17_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_17_DATAL = (MDR_CAN1_BUF_17_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_17_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000318) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_17_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_17_DATAL = (MDR_CAN1_BUF_17_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_17_DATAL  -----------------------------
// SVD Line: 1215

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_17_DATAL
//    <name> BUF_17_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000318) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_17_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_17_DATAL = (MDR_CAN1_BUF_17_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_17_DATAH  --------------------------
// SVD Line: 1219

unsigned int MDR_CAN1_BUF_17_DATAH __AT (0x4000031C);



// --------------------------  Field Item: MDR_CAN1_BUF_17_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000031C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_17_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_17_DATAH = (MDR_CAN1_BUF_17_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_17_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000031C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_17_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_17_DATAH = (MDR_CAN1_BUF_17_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_17_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000031C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_17_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_17_DATAH = (MDR_CAN1_BUF_17_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_17_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000031C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_17_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_17_DATAH = (MDR_CAN1_BUF_17_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_17_DATAH  -----------------------------
// SVD Line: 1219

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_17_DATAH
//    <name> BUF_17_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000031C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_17_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_17_DATAH = (MDR_CAN1_BUF_17_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_18_ID  ---------------------------
// SVD Line: 1223

unsigned int MDR_CAN1_BUF_18_ID __AT (0x40000320);



// ---------------------------  Field Item: MDR_CAN1_BUF_18_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000320) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_18_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_18_ID = (MDR_CAN1_BUF_18_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_18_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000320) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_18_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_18_ID = (MDR_CAN1_BUF_18_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_18_ID  -------------------------------
// SVD Line: 1223

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_18_ID
//    <name> BUF_18_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000320) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_18_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_18_ID = (MDR_CAN1_BUF_18_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_18_DLC  ---------------------------
// SVD Line: 1227

unsigned int MDR_CAN1_BUF_18_DLC __AT (0x40000324);



// ---------------------------  Field Item: MDR_CAN1_BUF_18_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000324) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_18_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_18_DLC = (MDR_CAN1_BUF_18_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_18_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000324) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_18_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_18_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000324) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_18_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_18_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000324) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_18_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_18_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000324) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_18_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_18_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000324) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_18_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_18_DLC  ------------------------------
// SVD Line: 1227

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_18_DLC
//    <name> BUF_18_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000324) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_18_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_18_DLC = (MDR_CAN1_BUF_18_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_18_DATAL  --------------------------
// SVD Line: 1231

unsigned int MDR_CAN1_BUF_18_DATAL __AT (0x40000328);



// --------------------------  Field Item: MDR_CAN1_BUF_18_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000328) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_18_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_18_DATAL = (MDR_CAN1_BUF_18_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_18_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000328) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_18_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_18_DATAL = (MDR_CAN1_BUF_18_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_18_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000328) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_18_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_18_DATAL = (MDR_CAN1_BUF_18_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_18_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000328) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_18_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_18_DATAL = (MDR_CAN1_BUF_18_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_18_DATAL  -----------------------------
// SVD Line: 1231

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_18_DATAL
//    <name> BUF_18_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000328) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_18_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_18_DATAL = (MDR_CAN1_BUF_18_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_18_DATAH  --------------------------
// SVD Line: 1235

unsigned int MDR_CAN1_BUF_18_DATAH __AT (0x4000032C);



// --------------------------  Field Item: MDR_CAN1_BUF_18_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000032C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_18_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_18_DATAH = (MDR_CAN1_BUF_18_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_18_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000032C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_18_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_18_DATAH = (MDR_CAN1_BUF_18_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_18_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000032C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_18_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_18_DATAH = (MDR_CAN1_BUF_18_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_18_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000032C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_18_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_18_DATAH = (MDR_CAN1_BUF_18_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_18_DATAH  -----------------------------
// SVD Line: 1235

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_18_DATAH
//    <name> BUF_18_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000032C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_18_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_18_DATAH = (MDR_CAN1_BUF_18_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_19_ID  ---------------------------
// SVD Line: 1239

unsigned int MDR_CAN1_BUF_19_ID __AT (0x40000330);



// ---------------------------  Field Item: MDR_CAN1_BUF_19_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000330) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_19_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_19_ID = (MDR_CAN1_BUF_19_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_19_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000330) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_19_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_19_ID = (MDR_CAN1_BUF_19_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_19_ID  -------------------------------
// SVD Line: 1239

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_19_ID
//    <name> BUF_19_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000330) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_19_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_19_ID = (MDR_CAN1_BUF_19_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_19_DLC  ---------------------------
// SVD Line: 1243

unsigned int MDR_CAN1_BUF_19_DLC __AT (0x40000334);



// ---------------------------  Field Item: MDR_CAN1_BUF_19_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000334) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_19_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_19_DLC = (MDR_CAN1_BUF_19_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_19_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000334) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_19_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_19_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000334) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_19_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_19_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000334) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_19_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_19_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000334) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_19_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_19_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000334) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_19_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_19_DLC  ------------------------------
// SVD Line: 1243

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_19_DLC
//    <name> BUF_19_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000334) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_19_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_19_DLC = (MDR_CAN1_BUF_19_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_19_DATAL  --------------------------
// SVD Line: 1247

unsigned int MDR_CAN1_BUF_19_DATAL __AT (0x40000338);



// --------------------------  Field Item: MDR_CAN1_BUF_19_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000338) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_19_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_19_DATAL = (MDR_CAN1_BUF_19_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_19_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000338) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_19_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_19_DATAL = (MDR_CAN1_BUF_19_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_19_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000338) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_19_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_19_DATAL = (MDR_CAN1_BUF_19_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_19_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000338) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_19_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_19_DATAL = (MDR_CAN1_BUF_19_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_19_DATAL  -----------------------------
// SVD Line: 1247

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_19_DATAL
//    <name> BUF_19_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000338) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_19_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_19_DATAL = (MDR_CAN1_BUF_19_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_19_DATAH  --------------------------
// SVD Line: 1251

unsigned int MDR_CAN1_BUF_19_DATAH __AT (0x4000033C);



// --------------------------  Field Item: MDR_CAN1_BUF_19_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000033C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_19_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_19_DATAH = (MDR_CAN1_BUF_19_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_19_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000033C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_19_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_19_DATAH = (MDR_CAN1_BUF_19_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_19_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000033C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_19_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_19_DATAH = (MDR_CAN1_BUF_19_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_19_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000033C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_19_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_19_DATAH = (MDR_CAN1_BUF_19_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_19_DATAH  -----------------------------
// SVD Line: 1251

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_19_DATAH
//    <name> BUF_19_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000033C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_19_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_19_DATAH = (MDR_CAN1_BUF_19_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_20_ID  ---------------------------
// SVD Line: 1255

unsigned int MDR_CAN1_BUF_20_ID __AT (0x40000340);



// ---------------------------  Field Item: MDR_CAN1_BUF_20_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000340) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_20_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_20_ID = (MDR_CAN1_BUF_20_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_20_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000340) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_20_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_20_ID = (MDR_CAN1_BUF_20_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_20_ID  -------------------------------
// SVD Line: 1255

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_20_ID
//    <name> BUF_20_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000340) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_20_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_20_ID = (MDR_CAN1_BUF_20_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_20_DLC  ---------------------------
// SVD Line: 1259

unsigned int MDR_CAN1_BUF_20_DLC __AT (0x40000344);



// ---------------------------  Field Item: MDR_CAN1_BUF_20_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000344) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_20_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_20_DLC = (MDR_CAN1_BUF_20_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_20_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000344) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_20_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_20_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000344) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_20_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_20_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000344) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_20_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_20_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000344) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_20_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_20_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000344) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_20_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_20_DLC  ------------------------------
// SVD Line: 1259

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_20_DLC
//    <name> BUF_20_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000344) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_20_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_20_DLC = (MDR_CAN1_BUF_20_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_20_DATAL  --------------------------
// SVD Line: 1263

unsigned int MDR_CAN1_BUF_20_DATAL __AT (0x40000348);



// --------------------------  Field Item: MDR_CAN1_BUF_20_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000348) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_20_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_20_DATAL = (MDR_CAN1_BUF_20_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_20_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000348) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_20_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_20_DATAL = (MDR_CAN1_BUF_20_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_20_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000348) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_20_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_20_DATAL = (MDR_CAN1_BUF_20_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_20_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000348) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_20_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_20_DATAL = (MDR_CAN1_BUF_20_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_20_DATAL  -----------------------------
// SVD Line: 1263

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_20_DATAL
//    <name> BUF_20_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000348) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_20_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_20_DATAL = (MDR_CAN1_BUF_20_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_20_DATAH  --------------------------
// SVD Line: 1267

unsigned int MDR_CAN1_BUF_20_DATAH __AT (0x4000034C);



// --------------------------  Field Item: MDR_CAN1_BUF_20_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000034C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_20_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_20_DATAH = (MDR_CAN1_BUF_20_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_20_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000034C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_20_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_20_DATAH = (MDR_CAN1_BUF_20_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_20_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000034C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_20_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_20_DATAH = (MDR_CAN1_BUF_20_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_20_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000034C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_20_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_20_DATAH = (MDR_CAN1_BUF_20_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_20_DATAH  -----------------------------
// SVD Line: 1267

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_20_DATAH
//    <name> BUF_20_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000034C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_20_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_20_DATAH = (MDR_CAN1_BUF_20_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_21_ID  ---------------------------
// SVD Line: 1271

unsigned int MDR_CAN1_BUF_21_ID __AT (0x40000350);



// ---------------------------  Field Item: MDR_CAN1_BUF_21_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000350) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_21_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_21_ID = (MDR_CAN1_BUF_21_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_21_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000350) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_21_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_21_ID = (MDR_CAN1_BUF_21_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_21_ID  -------------------------------
// SVD Line: 1271

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_21_ID
//    <name> BUF_21_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000350) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_21_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_21_ID = (MDR_CAN1_BUF_21_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_21_DLC  ---------------------------
// SVD Line: 1275

unsigned int MDR_CAN1_BUF_21_DLC __AT (0x40000354);



// ---------------------------  Field Item: MDR_CAN1_BUF_21_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000354) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_21_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_21_DLC = (MDR_CAN1_BUF_21_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_21_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000354) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_21_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_21_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000354) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_21_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_21_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000354) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_21_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_21_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000354) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_21_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_21_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000354) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_21_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_21_DLC  ------------------------------
// SVD Line: 1275

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_21_DLC
//    <name> BUF_21_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000354) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_21_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_21_DLC = (MDR_CAN1_BUF_21_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_21_DATAL  --------------------------
// SVD Line: 1279

unsigned int MDR_CAN1_BUF_21_DATAL __AT (0x40000358);



// --------------------------  Field Item: MDR_CAN1_BUF_21_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000358) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_21_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_21_DATAL = (MDR_CAN1_BUF_21_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_21_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000358) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_21_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_21_DATAL = (MDR_CAN1_BUF_21_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_21_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000358) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_21_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_21_DATAL = (MDR_CAN1_BUF_21_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_21_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000358) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_21_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_21_DATAL = (MDR_CAN1_BUF_21_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_21_DATAL  -----------------------------
// SVD Line: 1279

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_21_DATAL
//    <name> BUF_21_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000358) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_21_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_21_DATAL = (MDR_CAN1_BUF_21_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_21_DATAH  --------------------------
// SVD Line: 1283

unsigned int MDR_CAN1_BUF_21_DATAH __AT (0x4000035C);



// --------------------------  Field Item: MDR_CAN1_BUF_21_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000035C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_21_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_21_DATAH = (MDR_CAN1_BUF_21_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_21_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000035C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_21_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_21_DATAH = (MDR_CAN1_BUF_21_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_21_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000035C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_21_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_21_DATAH = (MDR_CAN1_BUF_21_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_21_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000035C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_21_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_21_DATAH = (MDR_CAN1_BUF_21_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_21_DATAH  -----------------------------
// SVD Line: 1283

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_21_DATAH
//    <name> BUF_21_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000035C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_21_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_21_DATAH = (MDR_CAN1_BUF_21_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_22_ID  ---------------------------
// SVD Line: 1287

unsigned int MDR_CAN1_BUF_22_ID __AT (0x40000360);



// ---------------------------  Field Item: MDR_CAN1_BUF_22_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000360) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_22_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_22_ID = (MDR_CAN1_BUF_22_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_22_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000360) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_22_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_22_ID = (MDR_CAN1_BUF_22_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_22_ID  -------------------------------
// SVD Line: 1287

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_22_ID
//    <name> BUF_22_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000360) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_22_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_22_ID = (MDR_CAN1_BUF_22_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_22_DLC  ---------------------------
// SVD Line: 1291

unsigned int MDR_CAN1_BUF_22_DLC __AT (0x40000364);



// ---------------------------  Field Item: MDR_CAN1_BUF_22_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000364) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_22_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_22_DLC = (MDR_CAN1_BUF_22_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_22_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000364) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_22_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_22_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000364) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_22_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_22_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000364) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_22_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_22_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000364) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_22_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_22_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000364) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_22_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_22_DLC  ------------------------------
// SVD Line: 1291

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_22_DLC
//    <name> BUF_22_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000364) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_22_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_22_DLC = (MDR_CAN1_BUF_22_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_22_DATAL  --------------------------
// SVD Line: 1295

unsigned int MDR_CAN1_BUF_22_DATAL __AT (0x40000368);



// --------------------------  Field Item: MDR_CAN1_BUF_22_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000368) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_22_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_22_DATAL = (MDR_CAN1_BUF_22_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_22_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000368) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_22_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_22_DATAL = (MDR_CAN1_BUF_22_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_22_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000368) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_22_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_22_DATAL = (MDR_CAN1_BUF_22_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_22_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000368) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_22_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_22_DATAL = (MDR_CAN1_BUF_22_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_22_DATAL  -----------------------------
// SVD Line: 1295

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_22_DATAL
//    <name> BUF_22_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000368) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_22_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_22_DATAL = (MDR_CAN1_BUF_22_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_22_DATAH  --------------------------
// SVD Line: 1299

unsigned int MDR_CAN1_BUF_22_DATAH __AT (0x4000036C);



// --------------------------  Field Item: MDR_CAN1_BUF_22_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000036C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_22_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_22_DATAH = (MDR_CAN1_BUF_22_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_22_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000036C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_22_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_22_DATAH = (MDR_CAN1_BUF_22_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_22_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000036C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_22_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_22_DATAH = (MDR_CAN1_BUF_22_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_22_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000036C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_22_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_22_DATAH = (MDR_CAN1_BUF_22_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_22_DATAH  -----------------------------
// SVD Line: 1299

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_22_DATAH
//    <name> BUF_22_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000036C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_22_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_22_DATAH = (MDR_CAN1_BUF_22_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_23_ID  ---------------------------
// SVD Line: 1303

unsigned int MDR_CAN1_BUF_23_ID __AT (0x40000370);



// ---------------------------  Field Item: MDR_CAN1_BUF_23_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000370) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_23_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_23_ID = (MDR_CAN1_BUF_23_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_23_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000370) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_23_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_23_ID = (MDR_CAN1_BUF_23_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_23_ID  -------------------------------
// SVD Line: 1303

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_23_ID
//    <name> BUF_23_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000370) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_23_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_23_ID = (MDR_CAN1_BUF_23_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_23_DLC  ---------------------------
// SVD Line: 1307

unsigned int MDR_CAN1_BUF_23_DLC __AT (0x40000374);



// ---------------------------  Field Item: MDR_CAN1_BUF_23_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000374) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_23_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_23_DLC = (MDR_CAN1_BUF_23_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_23_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000374) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_23_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_23_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000374) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_23_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_23_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000374) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_23_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_23_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000374) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_23_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_23_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000374) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_23_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_23_DLC  ------------------------------
// SVD Line: 1307

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_23_DLC
//    <name> BUF_23_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000374) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_23_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_23_DLC = (MDR_CAN1_BUF_23_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_23_DATAL  --------------------------
// SVD Line: 1311

unsigned int MDR_CAN1_BUF_23_DATAL __AT (0x40000378);



// --------------------------  Field Item: MDR_CAN1_BUF_23_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000378) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_23_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_23_DATAL = (MDR_CAN1_BUF_23_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_23_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000378) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_23_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_23_DATAL = (MDR_CAN1_BUF_23_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_23_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000378) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_23_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_23_DATAL = (MDR_CAN1_BUF_23_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_23_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000378) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_23_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_23_DATAL = (MDR_CAN1_BUF_23_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_23_DATAL  -----------------------------
// SVD Line: 1311

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_23_DATAL
//    <name> BUF_23_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000378) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_23_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_23_DATAL = (MDR_CAN1_BUF_23_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_23_DATAH  --------------------------
// SVD Line: 1315

unsigned int MDR_CAN1_BUF_23_DATAH __AT (0x4000037C);



// --------------------------  Field Item: MDR_CAN1_BUF_23_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000037C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_23_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_23_DATAH = (MDR_CAN1_BUF_23_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_23_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000037C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_23_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_23_DATAH = (MDR_CAN1_BUF_23_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_23_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000037C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_23_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_23_DATAH = (MDR_CAN1_BUF_23_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_23_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000037C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_23_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_23_DATAH = (MDR_CAN1_BUF_23_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_23_DATAH  -----------------------------
// SVD Line: 1315

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_23_DATAH
//    <name> BUF_23_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000037C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_23_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_23_DATAH = (MDR_CAN1_BUF_23_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_24_ID  ---------------------------
// SVD Line: 1319

unsigned int MDR_CAN1_BUF_24_ID __AT (0x40000380);



// ---------------------------  Field Item: MDR_CAN1_BUF_24_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000380) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_24_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_24_ID = (MDR_CAN1_BUF_24_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_24_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000380) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_24_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_24_ID = (MDR_CAN1_BUF_24_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_24_ID  -------------------------------
// SVD Line: 1319

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_24_ID
//    <name> BUF_24_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000380) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_24_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_24_ID = (MDR_CAN1_BUF_24_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_24_DLC  ---------------------------
// SVD Line: 1323

unsigned int MDR_CAN1_BUF_24_DLC __AT (0x40000384);



// ---------------------------  Field Item: MDR_CAN1_BUF_24_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000384) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_24_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_24_DLC = (MDR_CAN1_BUF_24_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_24_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000384) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_24_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_24_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000384) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_24_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_24_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000384) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_24_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_24_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000384) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_24_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_24_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000384) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_24_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_24_DLC  ------------------------------
// SVD Line: 1323

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_24_DLC
//    <name> BUF_24_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000384) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_24_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_24_DLC = (MDR_CAN1_BUF_24_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_24_DATAL  --------------------------
// SVD Line: 1327

unsigned int MDR_CAN1_BUF_24_DATAL __AT (0x40000388);



// --------------------------  Field Item: MDR_CAN1_BUF_24_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000388) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_24_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_24_DATAL = (MDR_CAN1_BUF_24_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_24_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000388) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_24_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_24_DATAL = (MDR_CAN1_BUF_24_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_24_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000388) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_24_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_24_DATAL = (MDR_CAN1_BUF_24_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_24_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000388) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_24_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_24_DATAL = (MDR_CAN1_BUF_24_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_24_DATAL  -----------------------------
// SVD Line: 1327

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_24_DATAL
//    <name> BUF_24_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000388) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_24_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_24_DATAL = (MDR_CAN1_BUF_24_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_24_DATAH  --------------------------
// SVD Line: 1331

unsigned int MDR_CAN1_BUF_24_DATAH __AT (0x4000038C);



// --------------------------  Field Item: MDR_CAN1_BUF_24_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000038C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_24_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_24_DATAH = (MDR_CAN1_BUF_24_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_24_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000038C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_24_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_24_DATAH = (MDR_CAN1_BUF_24_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_24_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000038C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_24_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_24_DATAH = (MDR_CAN1_BUF_24_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_24_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000038C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_24_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_24_DATAH = (MDR_CAN1_BUF_24_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_24_DATAH  -----------------------------
// SVD Line: 1331

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_24_DATAH
//    <name> BUF_24_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000038C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_24_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_24_DATAH = (MDR_CAN1_BUF_24_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_25_ID  ---------------------------
// SVD Line: 1335

unsigned int MDR_CAN1_BUF_25_ID __AT (0x40000390);



// ---------------------------  Field Item: MDR_CAN1_BUF_25_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000390) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_25_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_25_ID = (MDR_CAN1_BUF_25_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_25_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000390) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_25_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_25_ID = (MDR_CAN1_BUF_25_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_25_ID  -------------------------------
// SVD Line: 1335

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_25_ID
//    <name> BUF_25_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000390) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_25_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_25_ID = (MDR_CAN1_BUF_25_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_25_DLC  ---------------------------
// SVD Line: 1339

unsigned int MDR_CAN1_BUF_25_DLC __AT (0x40000394);



// ---------------------------  Field Item: MDR_CAN1_BUF_25_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000394) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_25_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_25_DLC = (MDR_CAN1_BUF_25_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_25_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000394) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_25_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_25_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000394) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_25_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_25_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000394) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_25_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_25_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000394) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_25_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_25_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000394) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_25_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_25_DLC  ------------------------------
// SVD Line: 1339

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_25_DLC
//    <name> BUF_25_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000394) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_25_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_25_DLC = (MDR_CAN1_BUF_25_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_25_DATAL  --------------------------
// SVD Line: 1343

unsigned int MDR_CAN1_BUF_25_DATAL __AT (0x40000398);



// --------------------------  Field Item: MDR_CAN1_BUF_25_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000398) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_25_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_25_DATAL = (MDR_CAN1_BUF_25_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_25_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000398) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_25_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_25_DATAL = (MDR_CAN1_BUF_25_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_25_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000398) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_25_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_25_DATAL = (MDR_CAN1_BUF_25_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_25_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000398) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_25_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_25_DATAL = (MDR_CAN1_BUF_25_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_25_DATAL  -----------------------------
// SVD Line: 1343

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_25_DATAL
//    <name> BUF_25_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000398) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_25_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_25_DATAL = (MDR_CAN1_BUF_25_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_25_DATAH  --------------------------
// SVD Line: 1347

unsigned int MDR_CAN1_BUF_25_DATAH __AT (0x4000039C);



// --------------------------  Field Item: MDR_CAN1_BUF_25_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000039C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_25_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_25_DATAH = (MDR_CAN1_BUF_25_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_25_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000039C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_25_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_25_DATAH = (MDR_CAN1_BUF_25_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_25_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000039C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_25_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_25_DATAH = (MDR_CAN1_BUF_25_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_25_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000039C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_25_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_25_DATAH = (MDR_CAN1_BUF_25_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_25_DATAH  -----------------------------
// SVD Line: 1347

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_25_DATAH
//    <name> BUF_25_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000039C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_25_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_25_DATAH = (MDR_CAN1_BUF_25_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_26_ID  ---------------------------
// SVD Line: 1351

unsigned int MDR_CAN1_BUF_26_ID __AT (0x400003A0);



// ---------------------------  Field Item: MDR_CAN1_BUF_26_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400003A0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_26_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_26_ID = (MDR_CAN1_BUF_26_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_26_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400003A0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_26_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_26_ID = (MDR_CAN1_BUF_26_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_26_ID  -------------------------------
// SVD Line: 1351

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_26_ID
//    <name> BUF_26_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003A0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_26_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_26_ID = (MDR_CAN1_BUF_26_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_26_DLC  ---------------------------
// SVD Line: 1355

unsigned int MDR_CAN1_BUF_26_DLC __AT (0x400003A4);



// ---------------------------  Field Item: MDR_CAN1_BUF_26_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400003A4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_26_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_26_DLC = (MDR_CAN1_BUF_26_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_26_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400003A4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_26_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_26_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400003A4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_26_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_26_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400003A4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_26_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_26_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400003A4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_26_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_26_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400003A4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_26_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_26_DLC  ------------------------------
// SVD Line: 1355

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_26_DLC
//    <name> BUF_26_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003A4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_26_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_26_DLC = (MDR_CAN1_BUF_26_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_26_DATAL  --------------------------
// SVD Line: 1359

unsigned int MDR_CAN1_BUF_26_DATAL __AT (0x400003A8);



// --------------------------  Field Item: MDR_CAN1_BUF_26_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003A8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_26_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_26_DATAL = (MDR_CAN1_BUF_26_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_26_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003A8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_26_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_26_DATAL = (MDR_CAN1_BUF_26_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_26_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003A8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_26_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_26_DATAL = (MDR_CAN1_BUF_26_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_26_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003A8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_26_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_26_DATAL = (MDR_CAN1_BUF_26_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_26_DATAL  -----------------------------
// SVD Line: 1359

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_26_DATAL
//    <name> BUF_26_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003A8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_26_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_26_DATAL = (MDR_CAN1_BUF_26_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_26_DATAH  --------------------------
// SVD Line: 1363

unsigned int MDR_CAN1_BUF_26_DATAH __AT (0x400003AC);



// --------------------------  Field Item: MDR_CAN1_BUF_26_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003AC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_26_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_26_DATAH = (MDR_CAN1_BUF_26_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_26_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003AC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_26_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_26_DATAH = (MDR_CAN1_BUF_26_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_26_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003AC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_26_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_26_DATAH = (MDR_CAN1_BUF_26_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_26_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003AC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_26_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_26_DATAH = (MDR_CAN1_BUF_26_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_26_DATAH  -----------------------------
// SVD Line: 1363

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_26_DATAH
//    <name> BUF_26_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003AC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_26_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_26_DATAH = (MDR_CAN1_BUF_26_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_27_ID  ---------------------------
// SVD Line: 1367

unsigned int MDR_CAN1_BUF_27_ID __AT (0x400003B0);



// ---------------------------  Field Item: MDR_CAN1_BUF_27_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400003B0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_27_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_27_ID = (MDR_CAN1_BUF_27_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_27_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400003B0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_27_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_27_ID = (MDR_CAN1_BUF_27_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_27_ID  -------------------------------
// SVD Line: 1367

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_27_ID
//    <name> BUF_27_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003B0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_27_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_27_ID = (MDR_CAN1_BUF_27_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_27_DLC  ---------------------------
// SVD Line: 1371

unsigned int MDR_CAN1_BUF_27_DLC __AT (0x400003B4);



// ---------------------------  Field Item: MDR_CAN1_BUF_27_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400003B4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_27_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_27_DLC = (MDR_CAN1_BUF_27_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_27_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400003B4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_27_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_27_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400003B4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_27_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_27_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400003B4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_27_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_27_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400003B4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_27_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_27_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400003B4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_27_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_27_DLC  ------------------------------
// SVD Line: 1371

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_27_DLC
//    <name> BUF_27_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003B4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_27_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_27_DLC = (MDR_CAN1_BUF_27_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_27_DATAL  --------------------------
// SVD Line: 1375

unsigned int MDR_CAN1_BUF_27_DATAL __AT (0x400003B8);



// --------------------------  Field Item: MDR_CAN1_BUF_27_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003B8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_27_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_27_DATAL = (MDR_CAN1_BUF_27_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_27_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003B8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_27_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_27_DATAL = (MDR_CAN1_BUF_27_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_27_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003B8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_27_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_27_DATAL = (MDR_CAN1_BUF_27_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_27_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003B8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_27_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_27_DATAL = (MDR_CAN1_BUF_27_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_27_DATAL  -----------------------------
// SVD Line: 1375

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_27_DATAL
//    <name> BUF_27_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003B8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_27_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_27_DATAL = (MDR_CAN1_BUF_27_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_27_DATAH  --------------------------
// SVD Line: 1379

unsigned int MDR_CAN1_BUF_27_DATAH __AT (0x400003BC);



// --------------------------  Field Item: MDR_CAN1_BUF_27_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003BC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_27_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_27_DATAH = (MDR_CAN1_BUF_27_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_27_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003BC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_27_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_27_DATAH = (MDR_CAN1_BUF_27_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_27_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003BC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_27_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_27_DATAH = (MDR_CAN1_BUF_27_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_27_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003BC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_27_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_27_DATAH = (MDR_CAN1_BUF_27_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_27_DATAH  -----------------------------
// SVD Line: 1379

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_27_DATAH
//    <name> BUF_27_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003BC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_27_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_27_DATAH = (MDR_CAN1_BUF_27_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_28_ID  ---------------------------
// SVD Line: 1383

unsigned int MDR_CAN1_BUF_28_ID __AT (0x400003C0);



// ---------------------------  Field Item: MDR_CAN1_BUF_28_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400003C0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_28_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_28_ID = (MDR_CAN1_BUF_28_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_28_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400003C0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_28_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_28_ID = (MDR_CAN1_BUF_28_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_28_ID  -------------------------------
// SVD Line: 1383

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_28_ID
//    <name> BUF_28_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003C0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_28_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_28_ID = (MDR_CAN1_BUF_28_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_28_DLC  ---------------------------
// SVD Line: 1387

unsigned int MDR_CAN1_BUF_28_DLC __AT (0x400003C4);



// ---------------------------  Field Item: MDR_CAN1_BUF_28_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400003C4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_28_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_28_DLC = (MDR_CAN1_BUF_28_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_28_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400003C4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_28_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_28_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400003C4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_28_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_28_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400003C4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_28_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_28_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400003C4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_28_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_28_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400003C4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_28_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_28_DLC  ------------------------------
// SVD Line: 1387

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_28_DLC
//    <name> BUF_28_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003C4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_28_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_28_DLC = (MDR_CAN1_BUF_28_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_28_DATAL  --------------------------
// SVD Line: 1391

unsigned int MDR_CAN1_BUF_28_DATAL __AT (0x400003C8);



// --------------------------  Field Item: MDR_CAN1_BUF_28_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003C8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_28_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_28_DATAL = (MDR_CAN1_BUF_28_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_28_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003C8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_28_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_28_DATAL = (MDR_CAN1_BUF_28_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_28_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003C8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_28_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_28_DATAL = (MDR_CAN1_BUF_28_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_28_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003C8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_28_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_28_DATAL = (MDR_CAN1_BUF_28_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_28_DATAL  -----------------------------
// SVD Line: 1391

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_28_DATAL
//    <name> BUF_28_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003C8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_28_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_28_DATAL = (MDR_CAN1_BUF_28_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_28_DATAH  --------------------------
// SVD Line: 1395

unsigned int MDR_CAN1_BUF_28_DATAH __AT (0x400003CC);



// --------------------------  Field Item: MDR_CAN1_BUF_28_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003CC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_28_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_28_DATAH = (MDR_CAN1_BUF_28_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_28_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003CC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_28_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_28_DATAH = (MDR_CAN1_BUF_28_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_28_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003CC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_28_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_28_DATAH = (MDR_CAN1_BUF_28_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_28_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003CC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_28_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_28_DATAH = (MDR_CAN1_BUF_28_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_28_DATAH  -----------------------------
// SVD Line: 1395

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_28_DATAH
//    <name> BUF_28_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003CC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_28_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_28_DATAH = (MDR_CAN1_BUF_28_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_29_ID  ---------------------------
// SVD Line: 1399

unsigned int MDR_CAN1_BUF_29_ID __AT (0x400003D0);



// ---------------------------  Field Item: MDR_CAN1_BUF_29_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400003D0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_29_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_29_ID = (MDR_CAN1_BUF_29_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_29_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400003D0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_29_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_29_ID = (MDR_CAN1_BUF_29_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_29_ID  -------------------------------
// SVD Line: 1399

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_29_ID
//    <name> BUF_29_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003D0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_29_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_29_ID = (MDR_CAN1_BUF_29_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_29_DLC  ---------------------------
// SVD Line: 1403

unsigned int MDR_CAN1_BUF_29_DLC __AT (0x400003D4);



// ---------------------------  Field Item: MDR_CAN1_BUF_29_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400003D4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_29_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_29_DLC = (MDR_CAN1_BUF_29_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_29_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400003D4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_29_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_29_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400003D4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_29_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_29_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400003D4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_29_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_29_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400003D4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_29_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_29_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400003D4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_29_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_29_DLC  ------------------------------
// SVD Line: 1403

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_29_DLC
//    <name> BUF_29_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003D4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_29_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_29_DLC = (MDR_CAN1_BUF_29_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_29_DATAL  --------------------------
// SVD Line: 1407

unsigned int MDR_CAN1_BUF_29_DATAL __AT (0x400003D8);



// --------------------------  Field Item: MDR_CAN1_BUF_29_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003D8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_29_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_29_DATAL = (MDR_CAN1_BUF_29_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_29_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003D8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_29_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_29_DATAL = (MDR_CAN1_BUF_29_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_29_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003D8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_29_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_29_DATAL = (MDR_CAN1_BUF_29_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_29_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003D8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_29_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_29_DATAL = (MDR_CAN1_BUF_29_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_29_DATAL  -----------------------------
// SVD Line: 1407

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_29_DATAL
//    <name> BUF_29_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003D8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_29_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_29_DATAL = (MDR_CAN1_BUF_29_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_29_DATAH  --------------------------
// SVD Line: 1411

unsigned int MDR_CAN1_BUF_29_DATAH __AT (0x400003DC);



// --------------------------  Field Item: MDR_CAN1_BUF_29_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003DC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_29_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_29_DATAH = (MDR_CAN1_BUF_29_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_29_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003DC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_29_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_29_DATAH = (MDR_CAN1_BUF_29_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_29_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003DC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_29_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_29_DATAH = (MDR_CAN1_BUF_29_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_29_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003DC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_29_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_29_DATAH = (MDR_CAN1_BUF_29_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_29_DATAH  -----------------------------
// SVD Line: 1411

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_29_DATAH
//    <name> BUF_29_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003DC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_29_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_29_DATAH = (MDR_CAN1_BUF_29_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_30_ID  ---------------------------
// SVD Line: 1415

unsigned int MDR_CAN1_BUF_30_ID __AT (0x400003E0);



// ---------------------------  Field Item: MDR_CAN1_BUF_30_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400003E0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_30_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_30_ID = (MDR_CAN1_BUF_30_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_30_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400003E0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_30_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_30_ID = (MDR_CAN1_BUF_30_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_30_ID  -------------------------------
// SVD Line: 1415

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_30_ID
//    <name> BUF_30_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003E0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_30_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_30_ID = (MDR_CAN1_BUF_30_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_30_DLC  ---------------------------
// SVD Line: 1419

unsigned int MDR_CAN1_BUF_30_DLC __AT (0x400003E4);



// ---------------------------  Field Item: MDR_CAN1_BUF_30_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400003E4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_30_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_30_DLC = (MDR_CAN1_BUF_30_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_30_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400003E4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_30_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_30_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400003E4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_30_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_30_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400003E4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_30_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_30_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400003E4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_30_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_30_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400003E4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_30_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_30_DLC  ------------------------------
// SVD Line: 1419

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_30_DLC
//    <name> BUF_30_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003E4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_30_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_30_DLC = (MDR_CAN1_BUF_30_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_30_DATAL  --------------------------
// SVD Line: 1423

unsigned int MDR_CAN1_BUF_30_DATAL __AT (0x400003E8);



// --------------------------  Field Item: MDR_CAN1_BUF_30_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003E8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_30_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_30_DATAL = (MDR_CAN1_BUF_30_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_30_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003E8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_30_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_30_DATAL = (MDR_CAN1_BUF_30_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_30_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003E8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_30_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_30_DATAL = (MDR_CAN1_BUF_30_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_30_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003E8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_30_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_30_DATAL = (MDR_CAN1_BUF_30_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_30_DATAL  -----------------------------
// SVD Line: 1423

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_30_DATAL
//    <name> BUF_30_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003E8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_30_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_30_DATAL = (MDR_CAN1_BUF_30_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_30_DATAH  --------------------------
// SVD Line: 1427

unsigned int MDR_CAN1_BUF_30_DATAH __AT (0x400003EC);



// --------------------------  Field Item: MDR_CAN1_BUF_30_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003EC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_30_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_30_DATAH = (MDR_CAN1_BUF_30_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_30_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003EC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_30_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_30_DATAH = (MDR_CAN1_BUF_30_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_30_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003EC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_30_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_30_DATAH = (MDR_CAN1_BUF_30_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_30_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003EC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_30_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_30_DATAH = (MDR_CAN1_BUF_30_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_30_DATAH  -----------------------------
// SVD Line: 1427

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_30_DATAH
//    <name> BUF_30_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003EC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_30_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_30_DATAH = (MDR_CAN1_BUF_30_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_31_ID  ---------------------------
// SVD Line: 1431

unsigned int MDR_CAN1_BUF_31_ID __AT (0x400003F0);



// ---------------------------  Field Item: MDR_CAN1_BUF_31_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400003F0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_31_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_31_ID = (MDR_CAN1_BUF_31_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_31_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400003F0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_31_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_31_ID = (MDR_CAN1_BUF_31_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_31_ID  -------------------------------
// SVD Line: 1431

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_31_ID
//    <name> BUF_31_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003F0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_31_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_31_ID = (MDR_CAN1_BUF_31_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_31_DLC  ---------------------------
// SVD Line: 1435

unsigned int MDR_CAN1_BUF_31_DLC __AT (0x400003F4);



// ---------------------------  Field Item: MDR_CAN1_BUF_31_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400003F4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_31_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_31_DLC = (MDR_CAN1_BUF_31_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_31_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400003F4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_31_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_31_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400003F4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_31_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_31_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400003F4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_31_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_31_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400003F4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_31_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_31_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400003F4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_31_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_31_DLC  ------------------------------
// SVD Line: 1435

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_31_DLC
//    <name> BUF_31_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003F4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_31_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_31_DLC = (MDR_CAN1_BUF_31_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_31_DATAL  --------------------------
// SVD Line: 1439

unsigned int MDR_CAN1_BUF_31_DATAL __AT (0x400003F8);



// --------------------------  Field Item: MDR_CAN1_BUF_31_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003F8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_31_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_31_DATAL = (MDR_CAN1_BUF_31_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_31_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003F8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_31_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_31_DATAL = (MDR_CAN1_BUF_31_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_31_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003F8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_31_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_31_DATAL = (MDR_CAN1_BUF_31_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_31_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003F8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_31_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_31_DATAL = (MDR_CAN1_BUF_31_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_31_DATAL  -----------------------------
// SVD Line: 1439

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_31_DATAL
//    <name> BUF_31_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003F8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_31_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_31_DATAL = (MDR_CAN1_BUF_31_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_31_DATAH  --------------------------
// SVD Line: 1443

unsigned int MDR_CAN1_BUF_31_DATAH __AT (0x400003FC);



// --------------------------  Field Item: MDR_CAN1_BUF_31_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003FC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_31_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_31_DATAH = (MDR_CAN1_BUF_31_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_31_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003FC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_31_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_31_DATAH = (MDR_CAN1_BUF_31_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_31_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003FC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_31_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_31_DATAH = (MDR_CAN1_BUF_31_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_31_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003FC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_31_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_31_DATAH = (MDR_CAN1_BUF_31_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_31_DATAH  -----------------------------
// SVD Line: 1443

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_31_DATAH
//    <name> BUF_31_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003FC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_31_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_31_DATAH = (MDR_CAN1_BUF_31_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAH_DB7 </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER00_MASK  -----------------------
// SVD Line: 1447

unsigned int MDR_CAN1_BUF_FILTER00_MASK __AT (0x40000500);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER00_MASK  ---------------------------
// SVD Line: 1447

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER00_MASK
//    <name> BUF_FILTER00_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000500) BUF_FILTER00_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER00_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER00_MASK = (MDR_CAN1_BUF_FILTER00_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER00_FILTER  ----------------------
// SVD Line: 1455

unsigned int MDR_CAN1_BUF_FILTER00_FILTER __AT (0x40000504);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER00_FILTER  --------------------------
// SVD Line: 1455

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER00_FILTER
//    <name> BUF_FILTER00_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40000504) BUF_FILTER00_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER00_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER00_FILTER = (MDR_CAN1_BUF_FILTER00_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER01_MASK  -----------------------
// SVD Line: 1463

unsigned int MDR_CAN1_BUF_FILTER01_MASK __AT (0x40000508);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER01_MASK  ---------------------------
// SVD Line: 1463

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER01_MASK
//    <name> BUF_FILTER01_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000508) BUF_FILTER01_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER01_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER01_MASK = (MDR_CAN1_BUF_FILTER01_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER01_FILTER  ----------------------
// SVD Line: 1467

unsigned int MDR_CAN1_BUF_FILTER01_FILTER __AT (0x4000050C);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER01_FILTER  --------------------------
// SVD Line: 1467

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER01_FILTER
//    <name> BUF_FILTER01_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000050C) BUF_FILTER01_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER01_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER01_FILTER = (MDR_CAN1_BUF_FILTER01_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER02_MASK  -----------------------
// SVD Line: 1471

unsigned int MDR_CAN1_BUF_FILTER02_MASK __AT (0x40000510);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER02_MASK  ---------------------------
// SVD Line: 1471

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER02_MASK
//    <name> BUF_FILTER02_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000510) BUF_FILTER02_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER02_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER02_MASK = (MDR_CAN1_BUF_FILTER02_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER02_FILTER  ----------------------
// SVD Line: 1475

unsigned int MDR_CAN1_BUF_FILTER02_FILTER __AT (0x40000514);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER02_FILTER  --------------------------
// SVD Line: 1475

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER02_FILTER
//    <name> BUF_FILTER02_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40000514) BUF_FILTER02_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER02_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER02_FILTER = (MDR_CAN1_BUF_FILTER02_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER03_MASK  -----------------------
// SVD Line: 1479

unsigned int MDR_CAN1_BUF_FILTER03_MASK __AT (0x40000518);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER03_MASK  ---------------------------
// SVD Line: 1479

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER03_MASK
//    <name> BUF_FILTER03_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000518) BUF_FILTER03_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER03_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER03_MASK = (MDR_CAN1_BUF_FILTER03_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER03_FILTER  ----------------------
// SVD Line: 1483

unsigned int MDR_CAN1_BUF_FILTER03_FILTER __AT (0x4000051C);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER03_FILTER  --------------------------
// SVD Line: 1483

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER03_FILTER
//    <name> BUF_FILTER03_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000051C) BUF_FILTER03_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER03_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER03_FILTER = (MDR_CAN1_BUF_FILTER03_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER04_MASK  -----------------------
// SVD Line: 1487

unsigned int MDR_CAN1_BUF_FILTER04_MASK __AT (0x40000520);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER04_MASK  ---------------------------
// SVD Line: 1487

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER04_MASK
//    <name> BUF_FILTER04_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000520) BUF_FILTER04_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER04_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER04_MASK = (MDR_CAN1_BUF_FILTER04_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER04_FILTER  ----------------------
// SVD Line: 1491

unsigned int MDR_CAN1_BUF_FILTER04_FILTER __AT (0x40000524);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER04_FILTER  --------------------------
// SVD Line: 1491

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER04_FILTER
//    <name> BUF_FILTER04_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40000524) BUF_FILTER04_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER04_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER04_FILTER = (MDR_CAN1_BUF_FILTER04_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER05_MASK  -----------------------
// SVD Line: 1495

unsigned int MDR_CAN1_BUF_FILTER05_MASK __AT (0x40000528);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER05_MASK  ---------------------------
// SVD Line: 1495

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER05_MASK
//    <name> BUF_FILTER05_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000528) BUF_FILTER05_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER05_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER05_MASK = (MDR_CAN1_BUF_FILTER05_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER05_FILTER  ----------------------
// SVD Line: 1499

unsigned int MDR_CAN1_BUF_FILTER05_FILTER __AT (0x4000052C);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER05_FILTER  --------------------------
// SVD Line: 1499

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER05_FILTER
//    <name> BUF_FILTER05_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000052C) BUF_FILTER05_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER05_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER05_FILTER = (MDR_CAN1_BUF_FILTER05_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER06_MASK  -----------------------
// SVD Line: 1503

unsigned int MDR_CAN1_BUF_FILTER06_MASK __AT (0x40000530);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER06_MASK  ---------------------------
// SVD Line: 1503

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER06_MASK
//    <name> BUF_FILTER06_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000530) BUF_FILTER06_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER06_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER06_MASK = (MDR_CAN1_BUF_FILTER06_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER06_FILTER  ----------------------
// SVD Line: 1507

unsigned int MDR_CAN1_BUF_FILTER06_FILTER __AT (0x40000534);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER06_FILTER  --------------------------
// SVD Line: 1507

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER06_FILTER
//    <name> BUF_FILTER06_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40000534) BUF_FILTER06_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER06_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER06_FILTER = (MDR_CAN1_BUF_FILTER06_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER07_MASK  -----------------------
// SVD Line: 1511

unsigned int MDR_CAN1_BUF_FILTER07_MASK __AT (0x40000538);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER07_MASK  ---------------------------
// SVD Line: 1511

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER07_MASK
//    <name> BUF_FILTER07_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000538) BUF_FILTER07_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER07_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER07_MASK = (MDR_CAN1_BUF_FILTER07_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER07_FILTER  ----------------------
// SVD Line: 1515

unsigned int MDR_CAN1_BUF_FILTER07_FILTER __AT (0x4000053C);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER07_FILTER  --------------------------
// SVD Line: 1515

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER07_FILTER
//    <name> BUF_FILTER07_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000053C) BUF_FILTER07_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER07_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER07_FILTER = (MDR_CAN1_BUF_FILTER07_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER08_MASK  -----------------------
// SVD Line: 1519

unsigned int MDR_CAN1_BUF_FILTER08_MASK __AT (0x40000540);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER08_MASK  ---------------------------
// SVD Line: 1519

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER08_MASK
//    <name> BUF_FILTER08_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000540) BUF_FILTER08_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER08_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER08_MASK = (MDR_CAN1_BUF_FILTER08_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER08_FILTER  ----------------------
// SVD Line: 1523

unsigned int MDR_CAN1_BUF_FILTER08_FILTER __AT (0x40000544);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER08_FILTER  --------------------------
// SVD Line: 1523

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER08_FILTER
//    <name> BUF_FILTER08_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40000544) BUF_FILTER08_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER08_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER08_FILTER = (MDR_CAN1_BUF_FILTER08_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER09_MASK  -----------------------
// SVD Line: 1527

unsigned int MDR_CAN1_BUF_FILTER09_MASK __AT (0x40000548);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER09_MASK  ---------------------------
// SVD Line: 1527

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER09_MASK
//    <name> BUF_FILTER09_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000548) BUF_FILTER09_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER09_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER09_MASK = (MDR_CAN1_BUF_FILTER09_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER09_FILTER  ----------------------
// SVD Line: 1531

unsigned int MDR_CAN1_BUF_FILTER09_FILTER __AT (0x4000054C);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER09_FILTER  --------------------------
// SVD Line: 1531

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER09_FILTER
//    <name> BUF_FILTER09_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000054C) BUF_FILTER09_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER09_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER09_FILTER = (MDR_CAN1_BUF_FILTER09_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER10_MASK  -----------------------
// SVD Line: 1535

unsigned int MDR_CAN1_BUF_FILTER10_MASK __AT (0x40000550);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER10_MASK  ---------------------------
// SVD Line: 1535

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER10_MASK
//    <name> BUF_FILTER10_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000550) BUF_FILTER10_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER10_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER10_MASK = (MDR_CAN1_BUF_FILTER10_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER10_FILTER  ----------------------
// SVD Line: 1539

unsigned int MDR_CAN1_BUF_FILTER10_FILTER __AT (0x40000554);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER10_FILTER  --------------------------
// SVD Line: 1539

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER10_FILTER
//    <name> BUF_FILTER10_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40000554) BUF_FILTER10_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER10_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER10_FILTER = (MDR_CAN1_BUF_FILTER10_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER11_MASK  -----------------------
// SVD Line: 1543

unsigned int MDR_CAN1_BUF_FILTER11_MASK __AT (0x40000558);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER11_MASK  ---------------------------
// SVD Line: 1543

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER11_MASK
//    <name> BUF_FILTER11_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000558) BUF_FILTER11_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER11_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER11_MASK = (MDR_CAN1_BUF_FILTER11_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER11_FILTER  ----------------------
// SVD Line: 1547

unsigned int MDR_CAN1_BUF_FILTER11_FILTER __AT (0x4000055C);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER11_FILTER  --------------------------
// SVD Line: 1547

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER11_FILTER
//    <name> BUF_FILTER11_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000055C) BUF_FILTER11_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER11_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER11_FILTER = (MDR_CAN1_BUF_FILTER11_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER12_MASK  -----------------------
// SVD Line: 1551

unsigned int MDR_CAN1_BUF_FILTER12_MASK __AT (0x40000560);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER12_MASK  ---------------------------
// SVD Line: 1551

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER12_MASK
//    <name> BUF_FILTER12_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000560) BUF_FILTER12_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER12_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER12_MASK = (MDR_CAN1_BUF_FILTER12_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER12_FILTER  ----------------------
// SVD Line: 1555

unsigned int MDR_CAN1_BUF_FILTER12_FILTER __AT (0x40000564);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER12_FILTER  --------------------------
// SVD Line: 1555

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER12_FILTER
//    <name> BUF_FILTER12_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40000564) BUF_FILTER12_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER12_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER12_FILTER = (MDR_CAN1_BUF_FILTER12_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER13_MASK  -----------------------
// SVD Line: 1559

unsigned int MDR_CAN1_BUF_FILTER13_MASK __AT (0x40000568);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER13_MASK  ---------------------------
// SVD Line: 1559

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER13_MASK
//    <name> BUF_FILTER13_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000568) BUF_FILTER13_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER13_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER13_MASK = (MDR_CAN1_BUF_FILTER13_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER13_FILTER  ----------------------
// SVD Line: 1563

unsigned int MDR_CAN1_BUF_FILTER13_FILTER __AT (0x4000056C);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER13_FILTER  --------------------------
// SVD Line: 1563

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER13_FILTER
//    <name> BUF_FILTER13_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000056C) BUF_FILTER13_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER13_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER13_FILTER = (MDR_CAN1_BUF_FILTER13_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER14_MASK  -----------------------
// SVD Line: 1567

unsigned int MDR_CAN1_BUF_FILTER14_MASK __AT (0x40000570);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER14_MASK  ---------------------------
// SVD Line: 1567

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER14_MASK
//    <name> BUF_FILTER14_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000570) BUF_FILTER14_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER14_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER14_MASK = (MDR_CAN1_BUF_FILTER14_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER14_FILTER  ----------------------
// SVD Line: 1571

unsigned int MDR_CAN1_BUF_FILTER14_FILTER __AT (0x40000574);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER14_FILTER  --------------------------
// SVD Line: 1571

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER14_FILTER
//    <name> BUF_FILTER14_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40000574) BUF_FILTER14_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER14_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER14_FILTER = (MDR_CAN1_BUF_FILTER14_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER15_MASK  -----------------------
// SVD Line: 1575

unsigned int MDR_CAN1_BUF_FILTER15_MASK __AT (0x40000578);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER15_MASK  ---------------------------
// SVD Line: 1575

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER15_MASK
//    <name> BUF_FILTER15_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000578) BUF_FILTER15_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER15_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER15_MASK = (MDR_CAN1_BUF_FILTER15_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER15_FILTER  ----------------------
// SVD Line: 1579

unsigned int MDR_CAN1_BUF_FILTER15_FILTER __AT (0x4000057C);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER15_FILTER  --------------------------
// SVD Line: 1579

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER15_FILTER
//    <name> BUF_FILTER15_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000057C) BUF_FILTER15_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER15_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER15_FILTER = (MDR_CAN1_BUF_FILTER15_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER16_MASK  -----------------------
// SVD Line: 1583

unsigned int MDR_CAN1_BUF_FILTER16_MASK __AT (0x40000580);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER16_MASK  ---------------------------
// SVD Line: 1583

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER16_MASK
//    <name> BUF_FILTER16_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000580) BUF_FILTER16_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER16_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER16_MASK = (MDR_CAN1_BUF_FILTER16_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER16_FILTER  ----------------------
// SVD Line: 1587

unsigned int MDR_CAN1_BUF_FILTER16_FILTER __AT (0x40000584);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER16_FILTER  --------------------------
// SVD Line: 1587

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER16_FILTER
//    <name> BUF_FILTER16_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40000584) BUF_FILTER16_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER16_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER16_FILTER = (MDR_CAN1_BUF_FILTER16_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER17_MASK  -----------------------
// SVD Line: 1591

unsigned int MDR_CAN1_BUF_FILTER17_MASK __AT (0x40000588);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER17_MASK  ---------------------------
// SVD Line: 1591

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER17_MASK
//    <name> BUF_FILTER17_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000588) BUF_FILTER17_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER17_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER17_MASK = (MDR_CAN1_BUF_FILTER17_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER17_FILTER  ----------------------
// SVD Line: 1595

unsigned int MDR_CAN1_BUF_FILTER17_FILTER __AT (0x4000058C);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER17_FILTER  --------------------------
// SVD Line: 1595

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER17_FILTER
//    <name> BUF_FILTER17_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000058C) BUF_FILTER17_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER17_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER17_FILTER = (MDR_CAN1_BUF_FILTER17_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER18_MASK  -----------------------
// SVD Line: 1599

unsigned int MDR_CAN1_BUF_FILTER18_MASK __AT (0x40000590);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER18_MASK  ---------------------------
// SVD Line: 1599

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER18_MASK
//    <name> BUF_FILTER18_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000590) BUF_FILTER18_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER18_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER18_MASK = (MDR_CAN1_BUF_FILTER18_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER18_FILTER  ----------------------
// SVD Line: 1603

unsigned int MDR_CAN1_BUF_FILTER18_FILTER __AT (0x40000594);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER18_FILTER  --------------------------
// SVD Line: 1603

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER18_FILTER
//    <name> BUF_FILTER18_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40000594) BUF_FILTER18_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER18_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER18_FILTER = (MDR_CAN1_BUF_FILTER18_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER19_MASK  -----------------------
// SVD Line: 1607

unsigned int MDR_CAN1_BUF_FILTER19_MASK __AT (0x40000598);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER19_MASK  ---------------------------
// SVD Line: 1607

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER19_MASK
//    <name> BUF_FILTER19_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000598) BUF_FILTER19_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER19_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER19_MASK = (MDR_CAN1_BUF_FILTER19_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER19_FILTER  ----------------------
// SVD Line: 1611

unsigned int MDR_CAN1_BUF_FILTER19_FILTER __AT (0x4000059C);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER19_FILTER  --------------------------
// SVD Line: 1611

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER19_FILTER
//    <name> BUF_FILTER19_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000059C) BUF_FILTER19_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER19_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER19_FILTER = (MDR_CAN1_BUF_FILTER19_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER20_MASK  -----------------------
// SVD Line: 1615

unsigned int MDR_CAN1_BUF_FILTER20_MASK __AT (0x400005A0);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER20_MASK  ---------------------------
// SVD Line: 1615

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER20_MASK
//    <name> BUF_FILTER20_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005A0) BUF_FILTER20_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER20_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER20_MASK = (MDR_CAN1_BUF_FILTER20_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER20_FILTER  ----------------------
// SVD Line: 1619

unsigned int MDR_CAN1_BUF_FILTER20_FILTER __AT (0x400005A4);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER20_FILTER  --------------------------
// SVD Line: 1619

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER20_FILTER
//    <name> BUF_FILTER20_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005A4) BUF_FILTER20_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER20_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER20_FILTER = (MDR_CAN1_BUF_FILTER20_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER21_MASK  -----------------------
// SVD Line: 1623

unsigned int MDR_CAN1_BUF_FILTER21_MASK __AT (0x400005A8);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER21_MASK  ---------------------------
// SVD Line: 1623

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER21_MASK
//    <name> BUF_FILTER21_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005A8) BUF_FILTER21_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER21_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER21_MASK = (MDR_CAN1_BUF_FILTER21_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER21_FILTER  ----------------------
// SVD Line: 1627

unsigned int MDR_CAN1_BUF_FILTER21_FILTER __AT (0x400005AC);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER21_FILTER  --------------------------
// SVD Line: 1627

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER21_FILTER
//    <name> BUF_FILTER21_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005AC) BUF_FILTER21_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER21_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER21_FILTER = (MDR_CAN1_BUF_FILTER21_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER22_MASK  -----------------------
// SVD Line: 1631

unsigned int MDR_CAN1_BUF_FILTER22_MASK __AT (0x400005B0);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER22_MASK  ---------------------------
// SVD Line: 1631

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER22_MASK
//    <name> BUF_FILTER22_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005B0) BUF_FILTER22_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER22_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER22_MASK = (MDR_CAN1_BUF_FILTER22_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER22_FILTER  ----------------------
// SVD Line: 1635

unsigned int MDR_CAN1_BUF_FILTER22_FILTER __AT (0x400005B4);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER22_FILTER  --------------------------
// SVD Line: 1635

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER22_FILTER
//    <name> BUF_FILTER22_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005B4) BUF_FILTER22_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER22_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER22_FILTER = (MDR_CAN1_BUF_FILTER22_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER23_MASK  -----------------------
// SVD Line: 1639

unsigned int MDR_CAN1_BUF_FILTER23_MASK __AT (0x400005B8);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER23_MASK  ---------------------------
// SVD Line: 1639

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER23_MASK
//    <name> BUF_FILTER23_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005B8) BUF_FILTER23_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER23_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER23_MASK = (MDR_CAN1_BUF_FILTER23_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER23_FILTER  ----------------------
// SVD Line: 1643

unsigned int MDR_CAN1_BUF_FILTER23_FILTER __AT (0x400005BC);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER23_FILTER  --------------------------
// SVD Line: 1643

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER23_FILTER
//    <name> BUF_FILTER23_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005BC) BUF_FILTER23_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER23_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER23_FILTER = (MDR_CAN1_BUF_FILTER23_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER24_MASK  -----------------------
// SVD Line: 1647

unsigned int MDR_CAN1_BUF_FILTER24_MASK __AT (0x400005C0);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER24_MASK  ---------------------------
// SVD Line: 1647

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER24_MASK
//    <name> BUF_FILTER24_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005C0) BUF_FILTER24_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER24_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER24_MASK = (MDR_CAN1_BUF_FILTER24_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER24_FILTER  ----------------------
// SVD Line: 1651

unsigned int MDR_CAN1_BUF_FILTER24_FILTER __AT (0x400005C4);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER24_FILTER  --------------------------
// SVD Line: 1651

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER24_FILTER
//    <name> BUF_FILTER24_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005C4) BUF_FILTER24_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER24_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER24_FILTER = (MDR_CAN1_BUF_FILTER24_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER25_MASK  -----------------------
// SVD Line: 1655

unsigned int MDR_CAN1_BUF_FILTER25_MASK __AT (0x400005C8);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER25_MASK  ---------------------------
// SVD Line: 1655

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER25_MASK
//    <name> BUF_FILTER25_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005C8) BUF_FILTER25_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER25_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER25_MASK = (MDR_CAN1_BUF_FILTER25_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER25_FILTER  ----------------------
// SVD Line: 1659

unsigned int MDR_CAN1_BUF_FILTER25_FILTER __AT (0x400005CC);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER25_FILTER  --------------------------
// SVD Line: 1659

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER25_FILTER
//    <name> BUF_FILTER25_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005CC) BUF_FILTER25_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER25_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER25_FILTER = (MDR_CAN1_BUF_FILTER25_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER26_MASK  -----------------------
// SVD Line: 1663

unsigned int MDR_CAN1_BUF_FILTER26_MASK __AT (0x400005D0);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER26_MASK  ---------------------------
// SVD Line: 1663

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER26_MASK
//    <name> BUF_FILTER26_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005D0) BUF_FILTER26_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER26_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER26_MASK = (MDR_CAN1_BUF_FILTER26_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER26_FILTER  ----------------------
// SVD Line: 1667

unsigned int MDR_CAN1_BUF_FILTER26_FILTER __AT (0x400005D4);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER26_FILTER  --------------------------
// SVD Line: 1667

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER26_FILTER
//    <name> BUF_FILTER26_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005D4) BUF_FILTER26_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER26_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER26_FILTER = (MDR_CAN1_BUF_FILTER26_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER27_MASK  -----------------------
// SVD Line: 1671

unsigned int MDR_CAN1_BUF_FILTER27_MASK __AT (0x400005D8);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER27_MASK  ---------------------------
// SVD Line: 1671

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER27_MASK
//    <name> BUF_FILTER27_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005D8) BUF_FILTER27_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER27_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER27_MASK = (MDR_CAN1_BUF_FILTER27_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER27_FILTER  ----------------------
// SVD Line: 1675

unsigned int MDR_CAN1_BUF_FILTER27_FILTER __AT (0x400005DC);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER27_FILTER  --------------------------
// SVD Line: 1675

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER27_FILTER
//    <name> BUF_FILTER27_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005DC) BUF_FILTER27_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER27_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER27_FILTER = (MDR_CAN1_BUF_FILTER27_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER28_MASK  -----------------------
// SVD Line: 1679

unsigned int MDR_CAN1_BUF_FILTER28_MASK __AT (0x400005E0);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER28_MASK  ---------------------------
// SVD Line: 1679

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER28_MASK
//    <name> BUF_FILTER28_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005E0) BUF_FILTER28_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER28_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER28_MASK = (MDR_CAN1_BUF_FILTER28_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER28_FILTER  ----------------------
// SVD Line: 1683

unsigned int MDR_CAN1_BUF_FILTER28_FILTER __AT (0x400005E4);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER28_FILTER  --------------------------
// SVD Line: 1683

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER28_FILTER
//    <name> BUF_FILTER28_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005E4) BUF_FILTER28_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER28_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER28_FILTER = (MDR_CAN1_BUF_FILTER28_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER29_MASK  -----------------------
// SVD Line: 1687

unsigned int MDR_CAN1_BUF_FILTER29_MASK __AT (0x400005E8);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER29_MASK  ---------------------------
// SVD Line: 1687

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER29_MASK
//    <name> BUF_FILTER29_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005E8) BUF_FILTER29_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER29_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER29_MASK = (MDR_CAN1_BUF_FILTER29_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER29_FILTER  ----------------------
// SVD Line: 1691

unsigned int MDR_CAN1_BUF_FILTER29_FILTER __AT (0x400005EC);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER29_FILTER  --------------------------
// SVD Line: 1691

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER29_FILTER
//    <name> BUF_FILTER29_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005EC) BUF_FILTER29_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER29_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER29_FILTER = (MDR_CAN1_BUF_FILTER29_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER30_MASK  -----------------------
// SVD Line: 1695

unsigned int MDR_CAN1_BUF_FILTER30_MASK __AT (0x400005F0);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER30_MASK  ---------------------------
// SVD Line: 1695

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER30_MASK
//    <name> BUF_FILTER30_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005F0) BUF_FILTER30_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER30_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER30_MASK = (MDR_CAN1_BUF_FILTER30_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER30_FILTER  ----------------------
// SVD Line: 1699

unsigned int MDR_CAN1_BUF_FILTER30_FILTER __AT (0x400005F4);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER30_FILTER  --------------------------
// SVD Line: 1699

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER30_FILTER
//    <name> BUF_FILTER30_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005F4) BUF_FILTER30_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER30_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER30_FILTER = (MDR_CAN1_BUF_FILTER30_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER31_MASK  -----------------------
// SVD Line: 1703

unsigned int MDR_CAN1_BUF_FILTER31_MASK __AT (0x400005F8);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER31_MASK  ---------------------------
// SVD Line: 1703

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER31_MASK
//    <name> BUF_FILTER31_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005F8) BUF_FILTER31_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER31_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER31_MASK = (MDR_CAN1_BUF_FILTER31_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER31_FILTER  ----------------------
// SVD Line: 1707

unsigned int MDR_CAN1_BUF_FILTER31_FILTER __AT (0x400005FC);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER31_FILTER  --------------------------
// SVD Line: 1707

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER31_FILTER
//    <name> BUF_FILTER31_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005FC) BUF_FILTER31_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER31_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER31_FILTER = (MDR_CAN1_BUF_FILTER31_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Peripheral View: MDR_CAN1  -----------------------------------
// SVD Line: 25

//  <view> MDR_CAN1
//    <name> MDR_CAN1 </name>
//    <item> SFDITEM_REG__MDR_CAN1_CONTROL </item>
//    <item> SFDITEM_REG__MDR_CAN1_STATUS </item>
//    <item> SFDITEM_REG__MDR_CAN1_BITTMNG </item>
//    <item> SFDITEM_REG__MDR_CAN1_INT_EN </item>
//    <item> SFDITEM_REG__MDR_CAN1_OVER </item>
//    <item> SFDITEM_REG__MDR_CAN1_RXID </item>
//    <item> SFDITEM_REG__MDR_CAN1_RXDLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_RXDATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_RXDATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_TXID </item>
//    <item> SFDITEM_REG__MDR_CAN1_TXDLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON00 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON01 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON02 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON03 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON04 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON05 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON06 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON07 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON08 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON09 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON10 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON11 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON12 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON13 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON14 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON15 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON16 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON17 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON18 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON19 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON20 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON21 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON22 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON23 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON24 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON25 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON26 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON27 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON28 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON29 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON30 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON31 </item>
//    <item> SFDITEM_REG__MDR_CAN1_INT_RX </item>
//    <item> SFDITEM_REG__MDR_CAN1_RX </item>
//    <item> SFDITEM_REG__MDR_CAN1_INT_TX </item>
//    <item> SFDITEM_REG__MDR_CAN1_TX </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_00_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_00_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_00_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_00_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_01_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_01_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_01_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_01_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_02_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_02_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_02_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_02_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_03_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_03_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_03_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_03_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_04_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_04_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_04_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_04_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_05_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_05_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_05_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_05_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_06_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_06_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_06_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_06_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_07_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_07_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_07_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_07_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_08_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_08_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_08_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_08_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_09_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_09_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_09_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_09_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_10_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_10_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_10_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_10_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_11_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_11_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_11_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_11_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_12_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_12_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_12_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_12_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_13_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_13_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_13_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_13_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_14_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_14_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_14_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_14_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_15_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_15_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_15_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_15_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_16_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_16_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_16_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_16_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_17_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_17_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_17_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_17_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_18_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_18_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_18_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_18_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_19_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_19_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_19_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_19_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_20_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_20_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_20_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_20_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_21_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_21_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_21_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_21_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_22_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_22_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_22_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_22_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_23_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_23_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_23_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_23_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_24_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_24_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_24_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_24_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_25_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_25_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_25_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_25_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_26_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_26_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_26_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_26_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_27_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_27_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_27_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_27_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_28_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_28_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_28_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_28_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_29_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_29_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_29_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_29_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_30_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_30_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_30_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_30_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_31_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_31_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_31_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_31_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER00_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER00_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER01_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER01_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER02_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER02_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER03_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER03_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER04_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER04_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER05_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER05_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER06_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER06_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER07_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER07_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER08_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER08_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER09_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER09_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER10_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER10_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER11_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER11_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER12_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER12_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER13_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER13_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER14_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER14_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER15_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER15_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER16_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER16_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER17_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER17_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER18_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER18_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER19_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER19_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER20_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER20_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER21_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER21_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER22_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER22_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER23_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER23_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER24_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER24_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER25_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER25_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER26_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER26_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER27_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER27_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER28_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER28_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER29_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER29_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER30_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER30_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER31_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER31_FILTER </item>
//  </view>
//  


// -------------------------  Register Item Address: MDR_CAN2_CONTROL  ----------------------------
// SVD Line: 44

unsigned int MDR_CAN2_CONTROL __AT (0x40008000);



// ---------------------------  Field Item: MDR_CAN2_CONTROL_CAN_EN  ------------------------------
// SVD Line: 53

//  <item> SFDITEM_FIELD__MDR_CAN2_CONTROL_CAN_EN
//    <name> CAN_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008000) CAN_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_CONTROL ) </loc>
//      <o.0..0> CAN_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_CONTROL_ROM  --------------------------------
// SVD Line: 59

//  <item> SFDITEM_FIELD__MDR_CAN2_CONTROL_ROM
//    <name> ROM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008000) ROM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_CONTROL ) </loc>
//      <o.1..1> ROM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_CONTROL_STM  --------------------------------
// SVD Line: 65

//  <item> SFDITEM_FIELD__MDR_CAN2_CONTROL_STM
//    <name> STM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008000) STM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_CONTROL ) </loc>
//      <o.2..2> STM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_CONTROL_SAP  --------------------------------
// SVD Line: 71

//  <item> SFDITEM_FIELD__MDR_CAN2_CONTROL_SAP
//    <name> SAP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008000) SAP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_CONTROL ) </loc>
//      <o.3..3> SAP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_CONTROL_ROP  --------------------------------
// SVD Line: 77

//  <item> SFDITEM_FIELD__MDR_CAN2_CONTROL_ROP
//    <name> ROP </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008000) ROP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_CONTROL ) </loc>
//      <o.4..4> ROP
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_CAN2_CONTROL  --------------------------------
// SVD Line: 44

//  <rtree> SFDITEM_REG__MDR_CAN2_CONTROL
//    <name> CONTROL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008000) CAN Control Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_CONTROL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_CONTROL = (MDR_CAN2_CONTROL & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_CONTROL_CAN_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_CONTROL_ROM </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_CONTROL_STM </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_CONTROL_SAP </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_CONTROL_ROP </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN2_STATUS  -----------------------------
// SVD Line: 85

unsigned int MDR_CAN2_STATUS __AT (0x40008004);



// --------------------------  Field Item: MDR_CAN2_STATUS_RX_READY  ------------------------------
// SVD Line: 94

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_RX_READY
//    <name> RX_READY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008004) RX_READY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.0..0> RX_READY
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_STATUS_TX_READY  ------------------------------
// SVD Line: 100

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_TX_READY
//    <name> TX_READY </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008004) TX_READY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.1..1> TX_READY
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_STATUS_ERROR_OVER  -----------------------------
// SVD Line: 106

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_ERROR_OVER
//    <name> ERROR_OVER </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008004) ERROR_OVER </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.2..2> ERROR_OVER
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_STATUS_BIT_ERR  ------------------------------
// SVD Line: 112

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_BIT_ERR
//    <name> BIT_ERR </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008004) BIT_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.3..3> BIT_ERR
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_CAN2_STATUS_BIT_STUFF_ERR  ---------------------------
// SVD Line: 118

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_BIT_STUFF_ERR
//    <name> BIT_STUFF_ERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008004) BIT_STUFF_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.4..4> BIT_STUFF_ERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_STATUS_CRC_ERR  ------------------------------
// SVD Line: 124

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_CRC_ERR
//    <name> CRC_ERR </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008004) CRC_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.5..5> CRC_ERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_STATUS_FRAME_ERR  -----------------------------
// SVD Line: 130

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_FRAME_ERR
//    <name> FRAME_ERR </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008004) FRAME_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.6..6> FRAME_ERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_STATUS_ACK_ERR  ------------------------------
// SVD Line: 136

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_ACK_ERR
//    <name> ACK_ERR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008004) ACK_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.7..7> ACK_ERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_STATUS_IDLOWER  ------------------------------
// SVD Line: 142

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_IDLOWER
//    <name> IDLOWER </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008004) IDLOWER </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.8..8> IDLOWER
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_STATUS_ERR_STATUS  -----------------------------
// SVD Line: 148

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_ERR_STATUS
//    <name> ERR_STATUS </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x40008004) ERR_STATUS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_STATUS >> 9) & 0x3), ((MDR_CAN2_STATUS = (MDR_CAN2_STATUS & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_STATUS_RX_ERR_CNT8  ----------------------------
// SVD Line: 154

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_RX_ERR_CNT8
//    <name> RX_ERR_CNT8 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008004) RX_ERR_CNT8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.11..11> RX_ERR_CNT8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_STATUS_TX_ERR_CNT8  ----------------------------
// SVD Line: 160

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_TX_ERR_CNT8
//    <name> TX_ERR_CNT8 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008004) TX_ERR_CNT8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.12..12> TX_ERR_CNT8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_STATUS_RX_ERR_CNT  -----------------------------
// SVD Line: 166

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_RX_ERR_CNT
//    <name> RX_ERR_CNT </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008004) RX_ERR_CNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_STATUS >> 16) & 0xFF), ((MDR_CAN2_STATUS = (MDR_CAN2_STATUS & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_STATUS_TX_ERR_CNT  -----------------------------
// SVD Line: 172

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_TX_ERR_CNT
//    <name> TX_ERR_CNT </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008004) TX_ERR_CNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_STATUS >> 24) & 0xFF), ((MDR_CAN2_STATUS = (MDR_CAN2_STATUS & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN2_STATUS  --------------------------------
// SVD Line: 85

//  <rtree> SFDITEM_REG__MDR_CAN2_STATUS
//    <name> STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008004) CAN Status Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_STATUS >> 0) & 0xFFFFFFFF), ((MDR_CAN2_STATUS = (MDR_CAN2_STATUS & ~(0xFFFF1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_RX_READY </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_TX_READY </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_ERROR_OVER </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_BIT_ERR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_BIT_STUFF_ERR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_CRC_ERR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_FRAME_ERR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_ACK_ERR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_IDLOWER </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_ERR_STATUS </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_RX_ERR_CNT8 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_TX_ERR_CNT8 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_RX_ERR_CNT </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_TX_ERR_CNT </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN2_BITTMNG  ----------------------------
// SVD Line: 180

unsigned int MDR_CAN2_BITTMNG __AT (0x40008008);



// ----------------------------  Field Item: MDR_CAN2_BITTMNG_BRP  --------------------------------
// SVD Line: 189

//  <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_BRP
//    <name> BRP </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40008008) BRP </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BITTMNG >> 0) & 0xFFFF), ((MDR_CAN2_BITTMNG = (MDR_CAN2_BITTMNG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_BITTMNG_PSEG  -------------------------------
// SVD Line: 195

//  <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_PSEG
//    <name> PSEG </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x40008008) PSEG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BITTMNG >> 16) & 0x7), ((MDR_CAN2_BITTMNG = (MDR_CAN2_BITTMNG & ~(0x7UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_BITTMNG_SEG1  -------------------------------
// SVD Line: 201

//  <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_SEG1
//    <name> SEG1 </name>
//    <rw> 
//    <i> [Bits 21..19] RW (@ 0x40008008) SEG1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BITTMNG >> 19) & 0x7), ((MDR_CAN2_BITTMNG = (MDR_CAN2_BITTMNG & ~(0x7UL << 19 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_BITTMNG_SEG2  -------------------------------
// SVD Line: 207

//  <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_SEG2
//    <name> SEG2 </name>
//    <rw> 
//    <i> [Bits 24..22] RW (@ 0x40008008) SEG2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BITTMNG >> 22) & 0x7), ((MDR_CAN2_BITTMNG = (MDR_CAN2_BITTMNG & ~(0x7UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_BITTMNG_SJW  --------------------------------
// SVD Line: 213

//  <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_SJW
//    <name> SJW </name>
//    <rw> 
//    <i> [Bits 26..25] RW (@ 0x40008008) SJW </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BITTMNG >> 25) & 0x3), ((MDR_CAN2_BITTMNG = (MDR_CAN2_BITTMNG & ~(0x3UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_BITTMNG_SB  --------------------------------
// SVD Line: 219

//  <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_SB
//    <name> SB </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40008008) SB </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BITTMNG ) </loc>
//      <o.27..27> SB
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_CAN2_BITTMNG  --------------------------------
// SVD Line: 180

//  <rtree> SFDITEM_REG__MDR_CAN2_BITTMNG
//    <name> BITTMNG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008008) CAN Bittiming Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BITTMNG >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BITTMNG = (MDR_CAN2_BITTMNG & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_BRP </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_PSEG </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_SEG1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_SEG2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_SJW </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_SB </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN2_INT_EN  -----------------------------
// SVD Line: 227

unsigned int MDR_CAN2_INT_EN __AT (0x40008010);



// -------------------------  Field Item: MDR_CAN2_INT_EN_GLB_INT_EN  -----------------------------
// SVD Line: 236

//  <item> SFDITEM_FIELD__MDR_CAN2_INT_EN_GLB_INT_EN
//    <name> GLB_INT_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008010) GLB_INT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_INT_EN ) </loc>
//      <o.0..0> GLB_INT_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_INT_EN_RX_INT_EN  -----------------------------
// SVD Line: 242

//  <item> SFDITEM_FIELD__MDR_CAN2_INT_EN_RX_INT_EN
//    <name> RX_INT_EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008010) RX_INT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_INT_EN ) </loc>
//      <o.1..1> RX_INT_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_INT_EN_TX_INT_EN  -----------------------------
// SVD Line: 248

//  <item> SFDITEM_FIELD__MDR_CAN2_INT_EN_TX_INT_EN
//    <name> TX_INT_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008010) TX_INT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_INT_EN ) </loc>
//      <o.2..2> TX_INT_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_INT_EN_ERR_INT_EN  -----------------------------
// SVD Line: 254

//  <item> SFDITEM_FIELD__MDR_CAN2_INT_EN_ERR_INT_EN
//    <name> ERR_INT_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008010) ERR_INT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_INT_EN ) </loc>
//      <o.3..3> ERR_INT_EN
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_CAN2_INT_EN_ERR_OVER_INT_EN  --------------------------
// SVD Line: 260

//  <item> SFDITEM_FIELD__MDR_CAN2_INT_EN_ERR_OVER_INT_EN
//    <name> ERR_OVER_INT_EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008010) ERR_OVER_INT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_INT_EN ) </loc>
//      <o.4..4> ERR_OVER_INT_EN
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN2_INT_EN  --------------------------------
// SVD Line: 227

//  <rtree> SFDITEM_REG__MDR_CAN2_INT_EN
//    <name> INT_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008010) CAN Interrupt enable Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_INT_EN >> 0) & 0xFFFFFFFF), ((MDR_CAN2_INT_EN = (MDR_CAN2_INT_EN & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_INT_EN_GLB_INT_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_INT_EN_RX_INT_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_INT_EN_TX_INT_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_INT_EN_ERR_INT_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_INT_EN_ERR_OVER_INT_EN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN2_OVER  ------------------------------
// SVD Line: 268

unsigned int MDR_CAN2_OVER __AT (0x4000801C);



// ---------------------------  Field Item: MDR_CAN2_OVER_ERROR_MAX  ------------------------------
// SVD Line: 276

//  <item> SFDITEM_FIELD__MDR_CAN2_OVER_ERROR_MAX
//    <name> ERROR_MAX </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000801C) ERROR_MAX </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_OVER >> 0) & 0xFF), ((MDR_CAN2_OVER = (MDR_CAN2_OVER & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_CAN2_OVER  ---------------------------------
// SVD Line: 268

//  <rtree> SFDITEM_REG__MDR_CAN2_OVER
//    <name> OVER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000801C) OVER </i>
//    <loc> ( (unsigned int)((MDR_CAN2_OVER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_OVER = (MDR_CAN2_OVER & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_OVER_ERROR_MAX </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN2_RXID  ------------------------------
// SVD Line: 284

unsigned int MDR_CAN2_RXID __AT (0x40008020);



// ------------------------------  Field Item: MDR_CAN2_RXID_EID  ---------------------------------
// SVD Line: 293

//  <item> SFDITEM_FIELD__MDR_CAN2_RXID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008020) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_RXID >> 0) & 0x3FFFF), ((MDR_CAN2_RXID = (MDR_CAN2_RXID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN2_RXID_SID  ---------------------------------
// SVD Line: 299

//  <item> SFDITEM_FIELD__MDR_CAN2_RXID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008020) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_RXID >> 18) & 0x7FF), ((MDR_CAN2_RXID = (MDR_CAN2_RXID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_CAN2_RXID  ---------------------------------
// SVD Line: 284

//  <rtree> SFDITEM_REG__MDR_CAN2_RXID
//    <name> RXID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008020) CAN Receive ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_RXID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_RXID = (MDR_CAN2_RXID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXID_SID </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN2_RXDLC  -----------------------------
// SVD Line: 307

unsigned int MDR_CAN2_RXDLC __AT (0x40008024);



// -----------------------------  Field Item: MDR_CAN2_RXDLC_DLC  ---------------------------------
// SVD Line: 316

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008024) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_RXDLC >> 0) & 0xF), ((MDR_CAN2_RXDLC = (MDR_CAN2_RXDLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_RXDLC_RTR  ---------------------------------
// SVD Line: 322

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008024) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_RXDLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN2_RXDLC_R1  ---------------------------------
// SVD Line: 328

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008024) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_RXDLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN2_RXDLC_R0  ---------------------------------
// SVD Line: 334

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008024) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_RXDLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_RXDLC_SSR  ---------------------------------
// SVD Line: 340

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008024) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_RXDLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_RXDLC_IDE  ---------------------------------
// SVD Line: 346

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008024) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_RXDLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN2_RXDLC  ---------------------------------
// SVD Line: 307

//  <rtree> SFDITEM_REG__MDR_CAN2_RXDLC
//    <name> RXDLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008024) CAN Receive DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_RXDLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_RXDLC = (MDR_CAN2_RXDLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_IDE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN2_RXDATAL  ----------------------------
// SVD Line: 354

unsigned int MDR_CAN2_RXDATAL __AT (0x40008028);



// ----------------------------  Field Item: MDR_CAN2_RXDATAL_DB0  --------------------------------
// SVD Line: 363

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008028) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_RXDATAL >> 0) & 0xFF), ((MDR_CAN2_RXDATAL = (MDR_CAN2_RXDATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_RXDATAL_DB1  --------------------------------
// SVD Line: 369

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008028) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_RXDATAL >> 8) & 0xFF), ((MDR_CAN2_RXDATAL = (MDR_CAN2_RXDATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_RXDATAL_DB2  --------------------------------
// SVD Line: 375

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008028) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_RXDATAL >> 16) & 0xFF), ((MDR_CAN2_RXDATAL = (MDR_CAN2_RXDATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_RXDATAL_DB3  --------------------------------
// SVD Line: 381

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008028) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_RXDATAL >> 24) & 0xFF), ((MDR_CAN2_RXDATAL = (MDR_CAN2_RXDATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_CAN2_RXDATAL  --------------------------------
// SVD Line: 354

//  <rtree> SFDITEM_REG__MDR_CAN2_RXDATAL
//    <name> RXDATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008028) CAN Receive Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_RXDATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_RXDATAL = (MDR_CAN2_RXDATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDATAL_DB3 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN2_RXDATAH  ----------------------------
// SVD Line: 389

unsigned int MDR_CAN2_RXDATAH __AT (0x4000802C);



// ----------------------------  Field Item: MDR_CAN2_RXDATAH_DB4  --------------------------------
// SVD Line: 398

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000802C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_RXDATAH >> 0) & 0xFF), ((MDR_CAN2_RXDATAH = (MDR_CAN2_RXDATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_RXDATAH_DB5  --------------------------------
// SVD Line: 404

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000802C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_RXDATAH >> 8) & 0xFF), ((MDR_CAN2_RXDATAH = (MDR_CAN2_RXDATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_RXDATAH_DB6  --------------------------------
// SVD Line: 410

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000802C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_RXDATAH >> 16) & 0xFF), ((MDR_CAN2_RXDATAH = (MDR_CAN2_RXDATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_RXDATAH_DB7  --------------------------------
// SVD Line: 416

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000802C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_RXDATAH >> 24) & 0xFF), ((MDR_CAN2_RXDATAH = (MDR_CAN2_RXDATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_CAN2_RXDATAH  --------------------------------
// SVD Line: 389

//  <rtree> SFDITEM_REG__MDR_CAN2_RXDATAH
//    <name> RXDATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000802C) CAN Receive Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_RXDATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_RXDATAH = (MDR_CAN2_RXDATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDATAH_DB7 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN2_TXID  ------------------------------
// SVD Line: 424

unsigned int MDR_CAN2_TXID __AT (0x40008030);



// ------------------------------  Field Item: MDR_CAN2_TXID_EID  ---------------------------------
// SVD Line: 433

//  <item> SFDITEM_FIELD__MDR_CAN2_TXID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008030) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_TXID >> 0) & 0x3FFFF), ((MDR_CAN2_TXID = (MDR_CAN2_TXID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN2_TXID_SID  ---------------------------------
// SVD Line: 439

//  <item> SFDITEM_FIELD__MDR_CAN2_TXID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008030) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_TXID >> 18) & 0x7FF), ((MDR_CAN2_TXID = (MDR_CAN2_TXID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_CAN2_TXID  ---------------------------------
// SVD Line: 424

//  <rtree> SFDITEM_REG__MDR_CAN2_TXID
//    <name> TXID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008030) CAN Transmit ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_TXID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_TXID = (MDR_CAN2_TXID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_TXID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_TXID_SID </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN2_TXDLC  -----------------------------
// SVD Line: 447

unsigned int MDR_CAN2_TXDLC __AT (0x40008034);



// -----------------------------  Field Item: MDR_CAN2_TXDLC_DLC  ---------------------------------
// SVD Line: 456

//  <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008034) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_TXDLC >> 0) & 0xF), ((MDR_CAN2_TXDLC = (MDR_CAN2_TXDLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_TXDLC_RTR  ---------------------------------
// SVD Line: 462

//  <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008034) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_TXDLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN2_TXDLC_R1  ---------------------------------
// SVD Line: 468

//  <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008034) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_TXDLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN2_TXDLC_R0  ---------------------------------
// SVD Line: 474

//  <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008034) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_TXDLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_TXDLC_SSR  ---------------------------------
// SVD Line: 480

//  <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008034) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_TXDLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_TXDLC_IDE  ---------------------------------
// SVD Line: 486

//  <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008034) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_TXDLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN2_TXDLC  ---------------------------------
// SVD Line: 447

//  <rtree> SFDITEM_REG__MDR_CAN2_TXDLC
//    <name> TXDLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008034) CAN Transmit DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_TXDLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_TXDLC = (MDR_CAN2_TXDLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_IDE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN2_DATAL  -----------------------------
// SVD Line: 494

unsigned int MDR_CAN2_DATAL __AT (0x40008038);



// -----------------------------  Field Item: MDR_CAN2_DATAL_DB0  ---------------------------------
// SVD Line: 503

//  <item> SFDITEM_FIELD__MDR_CAN2_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008038) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_DATAL >> 0) & 0xFF), ((MDR_CAN2_DATAL = (MDR_CAN2_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_DATAL_DB1  ---------------------------------
// SVD Line: 509

//  <item> SFDITEM_FIELD__MDR_CAN2_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008038) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_DATAL >> 8) & 0xFF), ((MDR_CAN2_DATAL = (MDR_CAN2_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_DATAL_DB2  ---------------------------------
// SVD Line: 515

//  <item> SFDITEM_FIELD__MDR_CAN2_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008038) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_DATAL >> 16) & 0xFF), ((MDR_CAN2_DATAL = (MDR_CAN2_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_DATAL_DB3  ---------------------------------
// SVD Line: 521

//  <item> SFDITEM_FIELD__MDR_CAN2_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008038) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_DATAL >> 24) & 0xFF), ((MDR_CAN2_DATAL = (MDR_CAN2_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN2_DATAL  ---------------------------------
// SVD Line: 494

//  <rtree> SFDITEM_REG__MDR_CAN2_DATAL
//    <name> DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008038) CAN Transmit Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_DATAL = (MDR_CAN2_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_DATAL_DB3 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN2_DATAH  -----------------------------
// SVD Line: 529

unsigned int MDR_CAN2_DATAH __AT (0x4000803C);



// -----------------------------  Field Item: MDR_CAN2_DATAH_DB4  ---------------------------------
// SVD Line: 538

//  <item> SFDITEM_FIELD__MDR_CAN2_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000803C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_DATAH >> 0) & 0xFF), ((MDR_CAN2_DATAH = (MDR_CAN2_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_DATAH_DB5  ---------------------------------
// SVD Line: 544

//  <item> SFDITEM_FIELD__MDR_CAN2_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000803C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_DATAH >> 8) & 0xFF), ((MDR_CAN2_DATAH = (MDR_CAN2_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_DATAH_DB6  ---------------------------------
// SVD Line: 550

//  <item> SFDITEM_FIELD__MDR_CAN2_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000803C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_DATAH >> 16) & 0xFF), ((MDR_CAN2_DATAH = (MDR_CAN2_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_DATAH_DB7  ---------------------------------
// SVD Line: 556

//  <item> SFDITEM_FIELD__MDR_CAN2_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000803C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_DATAH >> 24) & 0xFF), ((MDR_CAN2_DATAH = (MDR_CAN2_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN2_DATAH  ---------------------------------
// SVD Line: 529

//  <rtree> SFDITEM_REG__MDR_CAN2_DATAH
//    <name> DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000803C) CAN Transmit Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_DATAH = (MDR_CAN2_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON00  ---------------------------
// SVD Line: 564

unsigned int MDR_CAN2_BUF_CON00 __AT (0x40008040);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON00_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008040) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON00 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON00_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008040) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON00 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON00_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008040) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON00 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON00_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008040) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON00 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON00_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008040) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON00 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON00_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008040) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON00 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON00_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008040) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON00 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON00_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008040) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON00 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON00  -------------------------------
// SVD Line: 564

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON00
//    <name> BUF_CON00 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008040) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON00 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON00 = (MDR_CAN2_BUF_CON00 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON01  ---------------------------
// SVD Line: 623

unsigned int MDR_CAN2_BUF_CON01 __AT (0x40008044);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON01_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008044) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON01 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON01_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008044) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON01 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON01_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008044) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON01 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON01_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008044) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON01 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON01_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008044) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON01 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON01_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008044) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON01 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON01_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008044) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON01 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON01_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008044) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON01 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON01  -------------------------------
// SVD Line: 623

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON01
//    <name> BUF_CON01 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008044) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON01 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON01 = (MDR_CAN2_BUF_CON01 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON02  ---------------------------
// SVD Line: 627

unsigned int MDR_CAN2_BUF_CON02 __AT (0x40008048);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON02_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008048) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON02 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON02_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008048) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON02 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON02_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008048) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON02 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON02_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008048) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON02 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON02_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008048) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON02 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON02_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008048) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON02 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON02_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008048) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON02 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON02_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008048) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON02 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON02  -------------------------------
// SVD Line: 627

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON02
//    <name> BUF_CON02 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008048) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON02 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON02 = (MDR_CAN2_BUF_CON02 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON03  ---------------------------
// SVD Line: 631

unsigned int MDR_CAN2_BUF_CON03 __AT (0x4000804C);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON03_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000804C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON03 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON03_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000804C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON03 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON03_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000804C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON03 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON03_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000804C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON03 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON03_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000804C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON03 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON03_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000804C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON03 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON03_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000804C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON03 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON03_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000804C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON03 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON03  -------------------------------
// SVD Line: 631

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON03
//    <name> BUF_CON03 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000804C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON03 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON03 = (MDR_CAN2_BUF_CON03 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON04  ---------------------------
// SVD Line: 635

unsigned int MDR_CAN2_BUF_CON04 __AT (0x40008050);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON04_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008050) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON04 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON04_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008050) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON04 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON04_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008050) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON04 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON04_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008050) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON04 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON04_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008050) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON04 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON04_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008050) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON04 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON04_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008050) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON04 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON04_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008050) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON04 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON04  -------------------------------
// SVD Line: 635

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON04
//    <name> BUF_CON04 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008050) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON04 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON04 = (MDR_CAN2_BUF_CON04 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON05  ---------------------------
// SVD Line: 639

unsigned int MDR_CAN2_BUF_CON05 __AT (0x40008054);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON05_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008054) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON05 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON05_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008054) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON05 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON05_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008054) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON05 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON05_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008054) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON05 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON05_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008054) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON05 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON05_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008054) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON05 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON05_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008054) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON05 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON05_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008054) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON05 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON05  -------------------------------
// SVD Line: 639

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON05
//    <name> BUF_CON05 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008054) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON05 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON05 = (MDR_CAN2_BUF_CON05 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON06  ---------------------------
// SVD Line: 643

unsigned int MDR_CAN2_BUF_CON06 __AT (0x40008058);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON06_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008058) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON06 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON06_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008058) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON06 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON06_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008058) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON06 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON06_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008058) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON06 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON06_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008058) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON06 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON06_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008058) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON06 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON06_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008058) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON06 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON06_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008058) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON06 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON06  -------------------------------
// SVD Line: 643

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON06
//    <name> BUF_CON06 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008058) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON06 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON06 = (MDR_CAN2_BUF_CON06 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON07  ---------------------------
// SVD Line: 647

unsigned int MDR_CAN2_BUF_CON07 __AT (0x4000805C);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON07_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000805C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON07 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON07_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000805C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON07 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON07_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000805C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON07 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON07_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000805C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON07 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON07_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000805C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON07 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON07_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000805C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON07 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON07_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000805C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON07 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON07_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000805C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON07 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON07  -------------------------------
// SVD Line: 647

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON07
//    <name> BUF_CON07 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000805C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON07 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON07 = (MDR_CAN2_BUF_CON07 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON08  ---------------------------
// SVD Line: 651

unsigned int MDR_CAN2_BUF_CON08 __AT (0x40008060);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON08_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008060) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON08 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON08_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008060) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON08 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON08_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008060) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON08 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON08_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008060) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON08 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON08_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008060) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON08 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON08_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008060) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON08 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON08_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008060) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON08 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON08_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008060) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON08 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON08  -------------------------------
// SVD Line: 651

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON08
//    <name> BUF_CON08 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008060) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON08 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON08 = (MDR_CAN2_BUF_CON08 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON09  ---------------------------
// SVD Line: 655

unsigned int MDR_CAN2_BUF_CON09 __AT (0x40008064);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON09_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008064) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON09 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON09_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008064) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON09 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON09_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008064) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON09 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON09_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008064) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON09 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON09_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008064) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON09 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON09_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008064) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON09 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON09_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008064) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON09 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON09_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008064) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON09 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON09  -------------------------------
// SVD Line: 655

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON09
//    <name> BUF_CON09 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008064) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON09 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON09 = (MDR_CAN2_BUF_CON09 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON10  ---------------------------
// SVD Line: 659

unsigned int MDR_CAN2_BUF_CON10 __AT (0x40008068);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON10_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008068) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON10 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON10_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008068) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON10 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON10_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008068) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON10 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON10_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008068) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON10 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON10_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008068) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON10 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON10_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008068) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON10 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON10_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008068) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON10 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON10_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008068) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON10 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON10  -------------------------------
// SVD Line: 659

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON10
//    <name> BUF_CON10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008068) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON10 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON10 = (MDR_CAN2_BUF_CON10 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON11  ---------------------------
// SVD Line: 663

unsigned int MDR_CAN2_BUF_CON11 __AT (0x4000806C);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON11_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000806C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON11 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON11_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000806C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON11 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON11_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000806C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON11 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON11_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000806C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON11 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON11_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000806C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON11 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON11_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000806C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON11 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON11_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000806C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON11 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON11_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000806C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON11 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON11  -------------------------------
// SVD Line: 663

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON11
//    <name> BUF_CON11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000806C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON11 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON11 = (MDR_CAN2_BUF_CON11 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON12  ---------------------------
// SVD Line: 667

unsigned int MDR_CAN2_BUF_CON12 __AT (0x40008070);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON12_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008070) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON12 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON12_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008070) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON12 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON12_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008070) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON12 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON12_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008070) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON12 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON12_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008070) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON12 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON12_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008070) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON12 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON12_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008070) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON12 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON12_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008070) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON12 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON12  -------------------------------
// SVD Line: 667

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON12
//    <name> BUF_CON12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008070) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON12 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON12 = (MDR_CAN2_BUF_CON12 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON13  ---------------------------
// SVD Line: 671

unsigned int MDR_CAN2_BUF_CON13 __AT (0x40008074);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON13_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008074) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON13 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON13_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008074) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON13 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON13_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008074) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON13 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON13_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008074) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON13 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON13_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008074) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON13 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON13_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008074) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON13 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON13_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008074) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON13 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON13_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008074) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON13 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON13  -------------------------------
// SVD Line: 671

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON13
//    <name> BUF_CON13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008074) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON13 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON13 = (MDR_CAN2_BUF_CON13 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON14  ---------------------------
// SVD Line: 675

unsigned int MDR_CAN2_BUF_CON14 __AT (0x40008078);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON14_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008078) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON14 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON14_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008078) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON14 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON14_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008078) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON14 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON14_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008078) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON14 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON14_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008078) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON14 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON14_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008078) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON14 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON14_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008078) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON14 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON14_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008078) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON14 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON14  -------------------------------
// SVD Line: 675

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON14
//    <name> BUF_CON14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008078) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON14 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON14 = (MDR_CAN2_BUF_CON14 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON15  ---------------------------
// SVD Line: 679

unsigned int MDR_CAN2_BUF_CON15 __AT (0x4000807C);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON15_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000807C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON15 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON15_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000807C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON15 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON15_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000807C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON15 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON15_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000807C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON15 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON15_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000807C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON15 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON15_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000807C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON15 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON15_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000807C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON15 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON15_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000807C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON15 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON15  -------------------------------
// SVD Line: 679

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON15
//    <name> BUF_CON15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000807C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON15 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON15 = (MDR_CAN2_BUF_CON15 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON16  ---------------------------
// SVD Line: 683

unsigned int MDR_CAN2_BUF_CON16 __AT (0x40008080);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON16_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008080) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON16 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON16_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008080) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON16 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON16_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008080) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON16 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON16_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008080) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON16 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON16_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008080) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON16 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON16_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008080) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON16 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON16_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008080) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON16 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON16_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008080) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON16 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON16  -------------------------------
// SVD Line: 683

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON16
//    <name> BUF_CON16 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008080) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON16 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON16 = (MDR_CAN2_BUF_CON16 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON17  ---------------------------
// SVD Line: 687

unsigned int MDR_CAN2_BUF_CON17 __AT (0x40008084);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON17_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008084) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON17 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON17_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008084) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON17 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON17_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008084) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON17 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON17_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008084) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON17 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON17_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008084) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON17 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON17_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008084) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON17 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON17_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008084) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON17 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON17_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008084) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON17 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON17  -------------------------------
// SVD Line: 687

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON17
//    <name> BUF_CON17 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008084) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON17 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON17 = (MDR_CAN2_BUF_CON17 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON18  ---------------------------
// SVD Line: 691

unsigned int MDR_CAN2_BUF_CON18 __AT (0x40008088);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON18_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008088) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON18 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON18_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008088) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON18 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON18_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008088) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON18 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON18_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008088) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON18 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON18_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008088) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON18 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON18_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008088) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON18 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON18_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008088) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON18 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON18_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008088) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON18 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON18  -------------------------------
// SVD Line: 691

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON18
//    <name> BUF_CON18 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008088) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON18 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON18 = (MDR_CAN2_BUF_CON18 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON19  ---------------------------
// SVD Line: 695

unsigned int MDR_CAN2_BUF_CON19 __AT (0x4000808C);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON19_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000808C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON19 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON19_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000808C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON19 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON19_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000808C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON19 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON19_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000808C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON19 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON19_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000808C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON19 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON19_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000808C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON19 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON19_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000808C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON19 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON19_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000808C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON19 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON19  -------------------------------
// SVD Line: 695

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON19
//    <name> BUF_CON19 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000808C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON19 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON19 = (MDR_CAN2_BUF_CON19 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON20  ---------------------------
// SVD Line: 699

unsigned int MDR_CAN2_BUF_CON20 __AT (0x40008090);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON20_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008090) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON20 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON20_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008090) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON20 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON20_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008090) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON20 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON20_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008090) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON20 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON20_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008090) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON20 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON20_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008090) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON20 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON20_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008090) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON20 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON20_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008090) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON20 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON20  -------------------------------
// SVD Line: 699

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON20
//    <name> BUF_CON20 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008090) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON20 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON20 = (MDR_CAN2_BUF_CON20 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON21  ---------------------------
// SVD Line: 703

unsigned int MDR_CAN2_BUF_CON21 __AT (0x40008094);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON21_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008094) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON21 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON21_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008094) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON21 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON21_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008094) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON21 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON21_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008094) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON21 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON21_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008094) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON21 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON21_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008094) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON21 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON21_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008094) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON21 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON21_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008094) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON21 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON21  -------------------------------
// SVD Line: 703

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON21
//    <name> BUF_CON21 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008094) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON21 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON21 = (MDR_CAN2_BUF_CON21 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON22  ---------------------------
// SVD Line: 707

unsigned int MDR_CAN2_BUF_CON22 __AT (0x40008098);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON22_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008098) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON22 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON22_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008098) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON22 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON22_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008098) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON22 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON22_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008098) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON22 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON22_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008098) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON22 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON22_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008098) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON22 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON22_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008098) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON22 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON22_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008098) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON22 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON22  -------------------------------
// SVD Line: 707

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON22
//    <name> BUF_CON22 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008098) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON22 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON22 = (MDR_CAN2_BUF_CON22 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON23  ---------------------------
// SVD Line: 711

unsigned int MDR_CAN2_BUF_CON23 __AT (0x4000809C);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON23_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000809C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON23 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON23_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000809C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON23 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON23_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000809C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON23 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON23_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000809C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON23 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON23_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000809C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON23 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON23_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000809C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON23 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON23_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000809C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON23 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON23_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000809C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON23 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON23  -------------------------------
// SVD Line: 711

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON23
//    <name> BUF_CON23 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000809C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON23 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON23 = (MDR_CAN2_BUF_CON23 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON24  ---------------------------
// SVD Line: 715

unsigned int MDR_CAN2_BUF_CON24 __AT (0x400080A0);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON24_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400080A0) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON24 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON24_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400080A0) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON24 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON24_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400080A0) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON24 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON24_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400080A0) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON24 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON24_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400080A0) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON24 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON24_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400080A0) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON24 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON24_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400080A0) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON24 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON24_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400080A0) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON24 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON24  -------------------------------
// SVD Line: 715

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON24
//    <name> BUF_CON24 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080A0) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON24 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON24 = (MDR_CAN2_BUF_CON24 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON25  ---------------------------
// SVD Line: 719

unsigned int MDR_CAN2_BUF_CON25 __AT (0x400080A4);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON25_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400080A4) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON25 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON25_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400080A4) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON25 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON25_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400080A4) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON25 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON25_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400080A4) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON25 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON25_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400080A4) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON25 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON25_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400080A4) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON25 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON25_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400080A4) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON25 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON25_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400080A4) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON25 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON25  -------------------------------
// SVD Line: 719

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON25
//    <name> BUF_CON25 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080A4) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON25 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON25 = (MDR_CAN2_BUF_CON25 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON26  ---------------------------
// SVD Line: 723

unsigned int MDR_CAN2_BUF_CON26 __AT (0x400080A8);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON26_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400080A8) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON26 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON26_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400080A8) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON26 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON26_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400080A8) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON26 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON26_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400080A8) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON26 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON26_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400080A8) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON26 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON26_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400080A8) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON26 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON26_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400080A8) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON26 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON26_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400080A8) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON26 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON26  -------------------------------
// SVD Line: 723

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON26
//    <name> BUF_CON26 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080A8) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON26 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON26 = (MDR_CAN2_BUF_CON26 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON27  ---------------------------
// SVD Line: 727

unsigned int MDR_CAN2_BUF_CON27 __AT (0x400080AC);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON27_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400080AC) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON27 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON27_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400080AC) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON27 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON27_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400080AC) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON27 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON27_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400080AC) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON27 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON27_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400080AC) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON27 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON27_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400080AC) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON27 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON27_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400080AC) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON27 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON27_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400080AC) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON27 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON27  -------------------------------
// SVD Line: 727

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON27
//    <name> BUF_CON27 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080AC) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON27 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON27 = (MDR_CAN2_BUF_CON27 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON28  ---------------------------
// SVD Line: 731

unsigned int MDR_CAN2_BUF_CON28 __AT (0x400080B0);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON28_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400080B0) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON28 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON28_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400080B0) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON28 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON28_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400080B0) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON28 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON28_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400080B0) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON28 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON28_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400080B0) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON28 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON28_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400080B0) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON28 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON28_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400080B0) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON28 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON28_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400080B0) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON28 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON28  -------------------------------
// SVD Line: 731

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON28
//    <name> BUF_CON28 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080B0) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON28 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON28 = (MDR_CAN2_BUF_CON28 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON29  ---------------------------
// SVD Line: 735

unsigned int MDR_CAN2_BUF_CON29 __AT (0x400080B4);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON29_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400080B4) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON29 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON29_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400080B4) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON29 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON29_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400080B4) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON29 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON29_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400080B4) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON29 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON29_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400080B4) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON29 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON29_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400080B4) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON29 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON29_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400080B4) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON29 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON29_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400080B4) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON29 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON29  -------------------------------
// SVD Line: 735

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON29
//    <name> BUF_CON29 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080B4) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON29 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON29 = (MDR_CAN2_BUF_CON29 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON30  ---------------------------
// SVD Line: 739

unsigned int MDR_CAN2_BUF_CON30 __AT (0x400080B8);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON30_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400080B8) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON30 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON30_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400080B8) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON30 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON30_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400080B8) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON30 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON30_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400080B8) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON30 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON30_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400080B8) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON30 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON30_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400080B8) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON30 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON30_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400080B8) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON30 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON30_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400080B8) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON30 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON30  -------------------------------
// SVD Line: 739

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON30
//    <name> BUF_CON30 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080B8) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON30 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON30 = (MDR_CAN2_BUF_CON30 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON31  ---------------------------
// SVD Line: 743

unsigned int MDR_CAN2_BUF_CON31 __AT (0x400080BC);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON31_EN  -------------------------------
// SVD Line: 573

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400080BC) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON31 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON31_RX_TXn  -----------------------------
// SVD Line: 579

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400080BC) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON31 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON31_OVER_EN  -----------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400080BC) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON31 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON31_RTR_EN  -----------------------------
// SVD Line: 591

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400080BC) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON31 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON31_PRIOR_0  -----------------------------
// SVD Line: 597

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400080BC) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON31 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON31_TX_REQ  -----------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400080BC) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON31 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON31_RX_FULL  -----------------------------
// SVD Line: 609

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400080BC) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON31 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON31_OVER_WR  -----------------------------
// SVD Line: 615

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400080BC) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON31 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON31  -------------------------------
// SVD Line: 743

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON31
//    <name> BUF_CON31 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080BC) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON31 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON31 = (MDR_CAN2_BUF_CON31 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_OVER_WR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN2_INT_RX  -----------------------------
// SVD Line: 747

unsigned int MDR_CAN2_INT_RX __AT (0x400080C0);



// ---------------------------  Field Item: MDR_CAN2_INT_RX_INT_RX  -------------------------------
// SVD Line: 755

//  <item> SFDITEM_FIELD__MDR_CAN2_INT_RX_INT_RX
//    <name> INT_RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080C0) INT_RX </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_INT_RX >> 0) & 0xFFFFFFFF), ((MDR_CAN2_INT_RX = (MDR_CAN2_INT_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN2_INT_RX  --------------------------------
// SVD Line: 747

//  <rtree> SFDITEM_REG__MDR_CAN2_INT_RX
//    <name> INT_RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080C0) INT_RX </i>
//    <loc> ( (unsigned int)((MDR_CAN2_INT_RX >> 0) & 0xFFFFFFFF), ((MDR_CAN2_INT_RX = (MDR_CAN2_INT_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_INT_RX_INT_RX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_CAN2_RX  -------------------------------
// SVD Line: 763

unsigned int MDR_CAN2_RX __AT (0x400080C4);



// -------------------------------  Field Item: MDR_CAN2_RX_RX  -----------------------------------
// SVD Line: 771

//  <item> SFDITEM_FIELD__MDR_CAN2_RX_RX
//    <name> RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080C4) RX </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_RX >> 0) & 0xFFFFFFFF), ((MDR_CAN2_RX = (MDR_CAN2_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_CAN2_RX  ----------------------------------
// SVD Line: 763

//  <rtree> SFDITEM_REG__MDR_CAN2_RX
//    <name> RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080C4) RX </i>
//    <loc> ( (unsigned int)((MDR_CAN2_RX >> 0) & 0xFFFFFFFF), ((MDR_CAN2_RX = (MDR_CAN2_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_RX_RX </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN2_INT_TX  -----------------------------
// SVD Line: 779

unsigned int MDR_CAN2_INT_TX __AT (0x400080C8);



// ---------------------------  Field Item: MDR_CAN2_INT_TX_INT_TX  -------------------------------
// SVD Line: 787

//  <item> SFDITEM_FIELD__MDR_CAN2_INT_TX_INT_TX
//    <name> INT_TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080C8) INT_TX </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_INT_TX >> 0) & 0xFFFFFFFF), ((MDR_CAN2_INT_TX = (MDR_CAN2_INT_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN2_INT_TX  --------------------------------
// SVD Line: 779

//  <rtree> SFDITEM_REG__MDR_CAN2_INT_TX
//    <name> INT_TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080C8) INT_TX </i>
//    <loc> ( (unsigned int)((MDR_CAN2_INT_TX >> 0) & 0xFFFFFFFF), ((MDR_CAN2_INT_TX = (MDR_CAN2_INT_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_INT_TX_INT_TX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_CAN2_TX  -------------------------------
// SVD Line: 795

unsigned int MDR_CAN2_TX __AT (0x400080CC);



// -------------------------------  Field Item: MDR_CAN2_TX_TX  -----------------------------------
// SVD Line: 803

//  <item> SFDITEM_FIELD__MDR_CAN2_TX_TX
//    <name> TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080CC) TX </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_TX >> 0) & 0xFFFFFFFF), ((MDR_CAN2_TX = (MDR_CAN2_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_CAN2_TX  ----------------------------------
// SVD Line: 795

//  <rtree> SFDITEM_REG__MDR_CAN2_TX
//    <name> TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080CC) TX </i>
//    <loc> ( (unsigned int)((MDR_CAN2_TX >> 0) & 0xFFFFFFFF), ((MDR_CAN2_TX = (MDR_CAN2_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_TX_TX </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_00_ID  ---------------------------
// SVD Line: 811

unsigned int MDR_CAN2_BUF_00_ID __AT (0x40008200);



// ---------------------------  Field Item: MDR_CAN2_BUF_00_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008200) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_00_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_00_ID = (MDR_CAN2_BUF_00_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_00_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008200) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_00_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_00_ID = (MDR_CAN2_BUF_00_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_00_ID  -------------------------------
// SVD Line: 811

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_00_ID
//    <name> BUF_00_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008200) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_00_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_00_ID = (MDR_CAN2_BUF_00_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_00_DLC  ---------------------------
// SVD Line: 834

unsigned int MDR_CAN2_BUF_00_DLC __AT (0x40008204);



// ---------------------------  Field Item: MDR_CAN2_BUF_00_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008204) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_00_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_00_DLC = (MDR_CAN2_BUF_00_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_00_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008204) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_00_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_00_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008204) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_00_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_00_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008204) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_00_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_00_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008204) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_00_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_00_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008204) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_00_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_00_DLC  ------------------------------
// SVD Line: 834

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_00_DLC
//    <name> BUF_00_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008204) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_00_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_00_DLC = (MDR_CAN2_BUF_00_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_00_DATAL  --------------------------
// SVD Line: 881

unsigned int MDR_CAN2_BUF_00_DATAL __AT (0x40008208);



// --------------------------  Field Item: MDR_CAN2_BUF_00_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008208) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_00_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_00_DATAL = (MDR_CAN2_BUF_00_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_00_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008208) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_00_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_00_DATAL = (MDR_CAN2_BUF_00_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_00_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008208) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_00_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_00_DATAL = (MDR_CAN2_BUF_00_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_00_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008208) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_00_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_00_DATAL = (MDR_CAN2_BUF_00_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_00_DATAL  -----------------------------
// SVD Line: 881

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_00_DATAL
//    <name> BUF_00_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008208) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_00_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_00_DATAL = (MDR_CAN2_BUF_00_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_00_DATAH  --------------------------
// SVD Line: 916

unsigned int MDR_CAN2_BUF_00_DATAH __AT (0x4000820C);



// --------------------------  Field Item: MDR_CAN2_BUF_00_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000820C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_00_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_00_DATAH = (MDR_CAN2_BUF_00_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_00_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000820C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_00_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_00_DATAH = (MDR_CAN2_BUF_00_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_00_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000820C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_00_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_00_DATAH = (MDR_CAN2_BUF_00_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_00_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000820C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_00_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_00_DATAH = (MDR_CAN2_BUF_00_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_00_DATAH  -----------------------------
// SVD Line: 916

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_00_DATAH
//    <name> BUF_00_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000820C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_00_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_00_DATAH = (MDR_CAN2_BUF_00_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_01_ID  ---------------------------
// SVD Line: 951

unsigned int MDR_CAN2_BUF_01_ID __AT (0x40008210);



// ---------------------------  Field Item: MDR_CAN2_BUF_01_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008210) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_01_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_01_ID = (MDR_CAN2_BUF_01_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_01_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008210) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_01_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_01_ID = (MDR_CAN2_BUF_01_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_01_ID  -------------------------------
// SVD Line: 951

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_01_ID
//    <name> BUF_01_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008210) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_01_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_01_ID = (MDR_CAN2_BUF_01_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_01_DLC  ---------------------------
// SVD Line: 955

unsigned int MDR_CAN2_BUF_01_DLC __AT (0x40008214);



// ---------------------------  Field Item: MDR_CAN2_BUF_01_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008214) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_01_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_01_DLC = (MDR_CAN2_BUF_01_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_01_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008214) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_01_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_01_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008214) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_01_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_01_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008214) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_01_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_01_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008214) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_01_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_01_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008214) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_01_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_01_DLC  ------------------------------
// SVD Line: 955

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_01_DLC
//    <name> BUF_01_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008214) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_01_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_01_DLC = (MDR_CAN2_BUF_01_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_01_DATAL  --------------------------
// SVD Line: 959

unsigned int MDR_CAN2_BUF_01_DATAL __AT (0x40008218);



// --------------------------  Field Item: MDR_CAN2_BUF_01_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008218) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_01_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_01_DATAL = (MDR_CAN2_BUF_01_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_01_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008218) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_01_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_01_DATAL = (MDR_CAN2_BUF_01_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_01_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008218) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_01_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_01_DATAL = (MDR_CAN2_BUF_01_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_01_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008218) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_01_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_01_DATAL = (MDR_CAN2_BUF_01_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_01_DATAL  -----------------------------
// SVD Line: 959

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_01_DATAL
//    <name> BUF_01_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008218) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_01_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_01_DATAL = (MDR_CAN2_BUF_01_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_01_DATAH  --------------------------
// SVD Line: 963

unsigned int MDR_CAN2_BUF_01_DATAH __AT (0x4000821C);



// --------------------------  Field Item: MDR_CAN2_BUF_01_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000821C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_01_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_01_DATAH = (MDR_CAN2_BUF_01_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_01_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000821C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_01_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_01_DATAH = (MDR_CAN2_BUF_01_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_01_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000821C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_01_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_01_DATAH = (MDR_CAN2_BUF_01_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_01_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000821C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_01_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_01_DATAH = (MDR_CAN2_BUF_01_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_01_DATAH  -----------------------------
// SVD Line: 963

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_01_DATAH
//    <name> BUF_01_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000821C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_01_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_01_DATAH = (MDR_CAN2_BUF_01_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_02_ID  ---------------------------
// SVD Line: 967

unsigned int MDR_CAN2_BUF_02_ID __AT (0x40008220);



// ---------------------------  Field Item: MDR_CAN2_BUF_02_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008220) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_02_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_02_ID = (MDR_CAN2_BUF_02_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_02_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008220) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_02_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_02_ID = (MDR_CAN2_BUF_02_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_02_ID  -------------------------------
// SVD Line: 967

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_02_ID
//    <name> BUF_02_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008220) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_02_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_02_ID = (MDR_CAN2_BUF_02_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_02_DLC  ---------------------------
// SVD Line: 971

unsigned int MDR_CAN2_BUF_02_DLC __AT (0x40008224);



// ---------------------------  Field Item: MDR_CAN2_BUF_02_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008224) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_02_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_02_DLC = (MDR_CAN2_BUF_02_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_02_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008224) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_02_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_02_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008224) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_02_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_02_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008224) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_02_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_02_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008224) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_02_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_02_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008224) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_02_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_02_DLC  ------------------------------
// SVD Line: 971

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_02_DLC
//    <name> BUF_02_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008224) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_02_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_02_DLC = (MDR_CAN2_BUF_02_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_02_DATAL  --------------------------
// SVD Line: 975

unsigned int MDR_CAN2_BUF_02_DATAL __AT (0x40008228);



// --------------------------  Field Item: MDR_CAN2_BUF_02_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008228) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_02_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_02_DATAL = (MDR_CAN2_BUF_02_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_02_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008228) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_02_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_02_DATAL = (MDR_CAN2_BUF_02_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_02_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008228) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_02_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_02_DATAL = (MDR_CAN2_BUF_02_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_02_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008228) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_02_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_02_DATAL = (MDR_CAN2_BUF_02_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_02_DATAL  -----------------------------
// SVD Line: 975

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_02_DATAL
//    <name> BUF_02_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008228) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_02_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_02_DATAL = (MDR_CAN2_BUF_02_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_02_DATAH  --------------------------
// SVD Line: 979

unsigned int MDR_CAN2_BUF_02_DATAH __AT (0x4000822C);



// --------------------------  Field Item: MDR_CAN2_BUF_02_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000822C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_02_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_02_DATAH = (MDR_CAN2_BUF_02_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_02_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000822C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_02_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_02_DATAH = (MDR_CAN2_BUF_02_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_02_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000822C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_02_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_02_DATAH = (MDR_CAN2_BUF_02_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_02_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000822C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_02_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_02_DATAH = (MDR_CAN2_BUF_02_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_02_DATAH  -----------------------------
// SVD Line: 979

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_02_DATAH
//    <name> BUF_02_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000822C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_02_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_02_DATAH = (MDR_CAN2_BUF_02_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_03_ID  ---------------------------
// SVD Line: 983

unsigned int MDR_CAN2_BUF_03_ID __AT (0x40008230);



// ---------------------------  Field Item: MDR_CAN2_BUF_03_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008230) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_03_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_03_ID = (MDR_CAN2_BUF_03_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_03_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008230) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_03_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_03_ID = (MDR_CAN2_BUF_03_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_03_ID  -------------------------------
// SVD Line: 983

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_03_ID
//    <name> BUF_03_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008230) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_03_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_03_ID = (MDR_CAN2_BUF_03_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_03_DLC  ---------------------------
// SVD Line: 987

unsigned int MDR_CAN2_BUF_03_DLC __AT (0x40008234);



// ---------------------------  Field Item: MDR_CAN2_BUF_03_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008234) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_03_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_03_DLC = (MDR_CAN2_BUF_03_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_03_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008234) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_03_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_03_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008234) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_03_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_03_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008234) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_03_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_03_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008234) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_03_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_03_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008234) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_03_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_03_DLC  ------------------------------
// SVD Line: 987

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_03_DLC
//    <name> BUF_03_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008234) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_03_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_03_DLC = (MDR_CAN2_BUF_03_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_03_DATAL  --------------------------
// SVD Line: 991

unsigned int MDR_CAN2_BUF_03_DATAL __AT (0x40008238);



// --------------------------  Field Item: MDR_CAN2_BUF_03_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008238) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_03_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_03_DATAL = (MDR_CAN2_BUF_03_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_03_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008238) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_03_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_03_DATAL = (MDR_CAN2_BUF_03_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_03_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008238) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_03_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_03_DATAL = (MDR_CAN2_BUF_03_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_03_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008238) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_03_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_03_DATAL = (MDR_CAN2_BUF_03_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_03_DATAL  -----------------------------
// SVD Line: 991

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_03_DATAL
//    <name> BUF_03_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008238) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_03_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_03_DATAL = (MDR_CAN2_BUF_03_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_03_DATAH  --------------------------
// SVD Line: 995

unsigned int MDR_CAN2_BUF_03_DATAH __AT (0x4000823C);



// --------------------------  Field Item: MDR_CAN2_BUF_03_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000823C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_03_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_03_DATAH = (MDR_CAN2_BUF_03_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_03_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000823C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_03_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_03_DATAH = (MDR_CAN2_BUF_03_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_03_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000823C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_03_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_03_DATAH = (MDR_CAN2_BUF_03_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_03_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000823C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_03_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_03_DATAH = (MDR_CAN2_BUF_03_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_03_DATAH  -----------------------------
// SVD Line: 995

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_03_DATAH
//    <name> BUF_03_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000823C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_03_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_03_DATAH = (MDR_CAN2_BUF_03_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_04_ID  ---------------------------
// SVD Line: 999

unsigned int MDR_CAN2_BUF_04_ID __AT (0x40008240);



// ---------------------------  Field Item: MDR_CAN2_BUF_04_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008240) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_04_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_04_ID = (MDR_CAN2_BUF_04_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_04_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008240) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_04_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_04_ID = (MDR_CAN2_BUF_04_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_04_ID  -------------------------------
// SVD Line: 999

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_04_ID
//    <name> BUF_04_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008240) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_04_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_04_ID = (MDR_CAN2_BUF_04_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_04_DLC  ---------------------------
// SVD Line: 1003

unsigned int MDR_CAN2_BUF_04_DLC __AT (0x40008244);



// ---------------------------  Field Item: MDR_CAN2_BUF_04_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008244) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_04_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_04_DLC = (MDR_CAN2_BUF_04_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_04_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008244) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_04_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_04_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008244) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_04_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_04_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008244) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_04_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_04_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008244) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_04_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_04_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008244) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_04_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_04_DLC  ------------------------------
// SVD Line: 1003

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_04_DLC
//    <name> BUF_04_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008244) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_04_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_04_DLC = (MDR_CAN2_BUF_04_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_04_DATAL  --------------------------
// SVD Line: 1007

unsigned int MDR_CAN2_BUF_04_DATAL __AT (0x40008248);



// --------------------------  Field Item: MDR_CAN2_BUF_04_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008248) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_04_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_04_DATAL = (MDR_CAN2_BUF_04_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_04_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008248) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_04_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_04_DATAL = (MDR_CAN2_BUF_04_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_04_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008248) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_04_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_04_DATAL = (MDR_CAN2_BUF_04_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_04_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008248) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_04_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_04_DATAL = (MDR_CAN2_BUF_04_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_04_DATAL  -----------------------------
// SVD Line: 1007

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_04_DATAL
//    <name> BUF_04_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008248) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_04_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_04_DATAL = (MDR_CAN2_BUF_04_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_04_DATAH  --------------------------
// SVD Line: 1011

unsigned int MDR_CAN2_BUF_04_DATAH __AT (0x4000824C);



// --------------------------  Field Item: MDR_CAN2_BUF_04_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000824C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_04_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_04_DATAH = (MDR_CAN2_BUF_04_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_04_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000824C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_04_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_04_DATAH = (MDR_CAN2_BUF_04_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_04_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000824C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_04_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_04_DATAH = (MDR_CAN2_BUF_04_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_04_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000824C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_04_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_04_DATAH = (MDR_CAN2_BUF_04_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_04_DATAH  -----------------------------
// SVD Line: 1011

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_04_DATAH
//    <name> BUF_04_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000824C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_04_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_04_DATAH = (MDR_CAN2_BUF_04_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_05_ID  ---------------------------
// SVD Line: 1015

unsigned int MDR_CAN2_BUF_05_ID __AT (0x40008250);



// ---------------------------  Field Item: MDR_CAN2_BUF_05_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008250) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_05_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_05_ID = (MDR_CAN2_BUF_05_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_05_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008250) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_05_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_05_ID = (MDR_CAN2_BUF_05_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_05_ID  -------------------------------
// SVD Line: 1015

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_05_ID
//    <name> BUF_05_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008250) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_05_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_05_ID = (MDR_CAN2_BUF_05_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_05_DLC  ---------------------------
// SVD Line: 1019

unsigned int MDR_CAN2_BUF_05_DLC __AT (0x40008254);



// ---------------------------  Field Item: MDR_CAN2_BUF_05_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008254) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_05_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_05_DLC = (MDR_CAN2_BUF_05_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_05_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008254) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_05_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_05_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008254) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_05_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_05_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008254) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_05_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_05_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008254) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_05_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_05_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008254) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_05_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_05_DLC  ------------------------------
// SVD Line: 1019

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_05_DLC
//    <name> BUF_05_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008254) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_05_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_05_DLC = (MDR_CAN2_BUF_05_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_05_DATAL  --------------------------
// SVD Line: 1023

unsigned int MDR_CAN2_BUF_05_DATAL __AT (0x40008258);



// --------------------------  Field Item: MDR_CAN2_BUF_05_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008258) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_05_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_05_DATAL = (MDR_CAN2_BUF_05_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_05_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008258) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_05_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_05_DATAL = (MDR_CAN2_BUF_05_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_05_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008258) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_05_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_05_DATAL = (MDR_CAN2_BUF_05_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_05_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008258) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_05_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_05_DATAL = (MDR_CAN2_BUF_05_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_05_DATAL  -----------------------------
// SVD Line: 1023

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_05_DATAL
//    <name> BUF_05_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008258) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_05_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_05_DATAL = (MDR_CAN2_BUF_05_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_05_DATAH  --------------------------
// SVD Line: 1027

unsigned int MDR_CAN2_BUF_05_DATAH __AT (0x4000825C);



// --------------------------  Field Item: MDR_CAN2_BUF_05_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000825C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_05_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_05_DATAH = (MDR_CAN2_BUF_05_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_05_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000825C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_05_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_05_DATAH = (MDR_CAN2_BUF_05_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_05_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000825C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_05_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_05_DATAH = (MDR_CAN2_BUF_05_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_05_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000825C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_05_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_05_DATAH = (MDR_CAN2_BUF_05_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_05_DATAH  -----------------------------
// SVD Line: 1027

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_05_DATAH
//    <name> BUF_05_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000825C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_05_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_05_DATAH = (MDR_CAN2_BUF_05_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_06_ID  ---------------------------
// SVD Line: 1031

unsigned int MDR_CAN2_BUF_06_ID __AT (0x40008260);



// ---------------------------  Field Item: MDR_CAN2_BUF_06_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008260) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_06_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_06_ID = (MDR_CAN2_BUF_06_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_06_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008260) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_06_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_06_ID = (MDR_CAN2_BUF_06_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_06_ID  -------------------------------
// SVD Line: 1031

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_06_ID
//    <name> BUF_06_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008260) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_06_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_06_ID = (MDR_CAN2_BUF_06_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_06_DLC  ---------------------------
// SVD Line: 1035

unsigned int MDR_CAN2_BUF_06_DLC __AT (0x40008264);



// ---------------------------  Field Item: MDR_CAN2_BUF_06_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008264) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_06_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_06_DLC = (MDR_CAN2_BUF_06_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_06_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008264) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_06_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_06_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008264) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_06_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_06_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008264) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_06_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_06_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008264) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_06_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_06_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008264) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_06_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_06_DLC  ------------------------------
// SVD Line: 1035

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_06_DLC
//    <name> BUF_06_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008264) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_06_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_06_DLC = (MDR_CAN2_BUF_06_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_06_DATAL  --------------------------
// SVD Line: 1039

unsigned int MDR_CAN2_BUF_06_DATAL __AT (0x40008268);



// --------------------------  Field Item: MDR_CAN2_BUF_06_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008268) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_06_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_06_DATAL = (MDR_CAN2_BUF_06_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_06_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008268) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_06_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_06_DATAL = (MDR_CAN2_BUF_06_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_06_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008268) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_06_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_06_DATAL = (MDR_CAN2_BUF_06_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_06_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008268) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_06_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_06_DATAL = (MDR_CAN2_BUF_06_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_06_DATAL  -----------------------------
// SVD Line: 1039

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_06_DATAL
//    <name> BUF_06_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008268) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_06_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_06_DATAL = (MDR_CAN2_BUF_06_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_06_DATAH  --------------------------
// SVD Line: 1043

unsigned int MDR_CAN2_BUF_06_DATAH __AT (0x4000826C);



// --------------------------  Field Item: MDR_CAN2_BUF_06_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000826C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_06_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_06_DATAH = (MDR_CAN2_BUF_06_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_06_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000826C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_06_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_06_DATAH = (MDR_CAN2_BUF_06_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_06_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000826C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_06_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_06_DATAH = (MDR_CAN2_BUF_06_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_06_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000826C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_06_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_06_DATAH = (MDR_CAN2_BUF_06_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_06_DATAH  -----------------------------
// SVD Line: 1043

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_06_DATAH
//    <name> BUF_06_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000826C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_06_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_06_DATAH = (MDR_CAN2_BUF_06_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_07_ID  ---------------------------
// SVD Line: 1047

unsigned int MDR_CAN2_BUF_07_ID __AT (0x40008270);



// ---------------------------  Field Item: MDR_CAN2_BUF_07_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008270) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_07_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_07_ID = (MDR_CAN2_BUF_07_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_07_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008270) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_07_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_07_ID = (MDR_CAN2_BUF_07_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_07_ID  -------------------------------
// SVD Line: 1047

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_07_ID
//    <name> BUF_07_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008270) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_07_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_07_ID = (MDR_CAN2_BUF_07_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_07_DLC  ---------------------------
// SVD Line: 1051

unsigned int MDR_CAN2_BUF_07_DLC __AT (0x40008274);



// ---------------------------  Field Item: MDR_CAN2_BUF_07_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008274) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_07_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_07_DLC = (MDR_CAN2_BUF_07_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_07_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008274) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_07_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_07_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008274) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_07_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_07_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008274) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_07_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_07_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008274) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_07_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_07_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008274) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_07_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_07_DLC  ------------------------------
// SVD Line: 1051

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_07_DLC
//    <name> BUF_07_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008274) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_07_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_07_DLC = (MDR_CAN2_BUF_07_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_07_DATAL  --------------------------
// SVD Line: 1055

unsigned int MDR_CAN2_BUF_07_DATAL __AT (0x40008278);



// --------------------------  Field Item: MDR_CAN2_BUF_07_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008278) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_07_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_07_DATAL = (MDR_CAN2_BUF_07_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_07_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008278) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_07_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_07_DATAL = (MDR_CAN2_BUF_07_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_07_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008278) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_07_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_07_DATAL = (MDR_CAN2_BUF_07_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_07_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008278) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_07_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_07_DATAL = (MDR_CAN2_BUF_07_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_07_DATAL  -----------------------------
// SVD Line: 1055

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_07_DATAL
//    <name> BUF_07_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008278) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_07_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_07_DATAL = (MDR_CAN2_BUF_07_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_07_DATAH  --------------------------
// SVD Line: 1059

unsigned int MDR_CAN2_BUF_07_DATAH __AT (0x4000827C);



// --------------------------  Field Item: MDR_CAN2_BUF_07_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000827C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_07_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_07_DATAH = (MDR_CAN2_BUF_07_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_07_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000827C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_07_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_07_DATAH = (MDR_CAN2_BUF_07_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_07_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000827C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_07_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_07_DATAH = (MDR_CAN2_BUF_07_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_07_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000827C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_07_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_07_DATAH = (MDR_CAN2_BUF_07_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_07_DATAH  -----------------------------
// SVD Line: 1059

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_07_DATAH
//    <name> BUF_07_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000827C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_07_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_07_DATAH = (MDR_CAN2_BUF_07_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_08_ID  ---------------------------
// SVD Line: 1063

unsigned int MDR_CAN2_BUF_08_ID __AT (0x40008280);



// ---------------------------  Field Item: MDR_CAN2_BUF_08_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008280) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_08_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_08_ID = (MDR_CAN2_BUF_08_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_08_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008280) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_08_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_08_ID = (MDR_CAN2_BUF_08_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_08_ID  -------------------------------
// SVD Line: 1063

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_08_ID
//    <name> BUF_08_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008280) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_08_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_08_ID = (MDR_CAN2_BUF_08_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_08_DLC  ---------------------------
// SVD Line: 1067

unsigned int MDR_CAN2_BUF_08_DLC __AT (0x40008284);



// ---------------------------  Field Item: MDR_CAN2_BUF_08_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008284) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_08_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_08_DLC = (MDR_CAN2_BUF_08_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_08_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008284) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_08_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_08_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008284) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_08_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_08_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008284) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_08_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_08_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008284) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_08_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_08_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008284) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_08_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_08_DLC  ------------------------------
// SVD Line: 1067

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_08_DLC
//    <name> BUF_08_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008284) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_08_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_08_DLC = (MDR_CAN2_BUF_08_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_08_DATAL  --------------------------
// SVD Line: 1071

unsigned int MDR_CAN2_BUF_08_DATAL __AT (0x40008288);



// --------------------------  Field Item: MDR_CAN2_BUF_08_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008288) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_08_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_08_DATAL = (MDR_CAN2_BUF_08_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_08_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008288) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_08_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_08_DATAL = (MDR_CAN2_BUF_08_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_08_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008288) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_08_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_08_DATAL = (MDR_CAN2_BUF_08_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_08_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008288) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_08_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_08_DATAL = (MDR_CAN2_BUF_08_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_08_DATAL  -----------------------------
// SVD Line: 1071

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_08_DATAL
//    <name> BUF_08_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008288) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_08_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_08_DATAL = (MDR_CAN2_BUF_08_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_08_DATAH  --------------------------
// SVD Line: 1075

unsigned int MDR_CAN2_BUF_08_DATAH __AT (0x4000828C);



// --------------------------  Field Item: MDR_CAN2_BUF_08_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000828C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_08_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_08_DATAH = (MDR_CAN2_BUF_08_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_08_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000828C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_08_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_08_DATAH = (MDR_CAN2_BUF_08_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_08_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000828C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_08_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_08_DATAH = (MDR_CAN2_BUF_08_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_08_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000828C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_08_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_08_DATAH = (MDR_CAN2_BUF_08_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_08_DATAH  -----------------------------
// SVD Line: 1075

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_08_DATAH
//    <name> BUF_08_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000828C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_08_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_08_DATAH = (MDR_CAN2_BUF_08_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_09_ID  ---------------------------
// SVD Line: 1079

unsigned int MDR_CAN2_BUF_09_ID __AT (0x40008290);



// ---------------------------  Field Item: MDR_CAN2_BUF_09_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008290) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_09_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_09_ID = (MDR_CAN2_BUF_09_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_09_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008290) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_09_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_09_ID = (MDR_CAN2_BUF_09_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_09_ID  -------------------------------
// SVD Line: 1079

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_09_ID
//    <name> BUF_09_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008290) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_09_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_09_ID = (MDR_CAN2_BUF_09_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_09_DLC  ---------------------------
// SVD Line: 1083

unsigned int MDR_CAN2_BUF_09_DLC __AT (0x40008294);



// ---------------------------  Field Item: MDR_CAN2_BUF_09_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008294) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_09_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_09_DLC = (MDR_CAN2_BUF_09_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_09_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008294) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_09_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_09_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008294) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_09_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_09_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008294) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_09_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_09_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008294) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_09_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_09_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008294) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_09_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_09_DLC  ------------------------------
// SVD Line: 1083

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_09_DLC
//    <name> BUF_09_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008294) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_09_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_09_DLC = (MDR_CAN2_BUF_09_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_09_DATAL  --------------------------
// SVD Line: 1087

unsigned int MDR_CAN2_BUF_09_DATAL __AT (0x40008298);



// --------------------------  Field Item: MDR_CAN2_BUF_09_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008298) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_09_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_09_DATAL = (MDR_CAN2_BUF_09_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_09_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008298) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_09_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_09_DATAL = (MDR_CAN2_BUF_09_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_09_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008298) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_09_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_09_DATAL = (MDR_CAN2_BUF_09_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_09_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008298) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_09_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_09_DATAL = (MDR_CAN2_BUF_09_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_09_DATAL  -----------------------------
// SVD Line: 1087

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_09_DATAL
//    <name> BUF_09_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008298) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_09_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_09_DATAL = (MDR_CAN2_BUF_09_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_09_DATAH  --------------------------
// SVD Line: 1091

unsigned int MDR_CAN2_BUF_09_DATAH __AT (0x4000829C);



// --------------------------  Field Item: MDR_CAN2_BUF_09_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000829C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_09_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_09_DATAH = (MDR_CAN2_BUF_09_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_09_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000829C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_09_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_09_DATAH = (MDR_CAN2_BUF_09_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_09_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000829C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_09_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_09_DATAH = (MDR_CAN2_BUF_09_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_09_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000829C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_09_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_09_DATAH = (MDR_CAN2_BUF_09_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_09_DATAH  -----------------------------
// SVD Line: 1091

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_09_DATAH
//    <name> BUF_09_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000829C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_09_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_09_DATAH = (MDR_CAN2_BUF_09_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_10_ID  ---------------------------
// SVD Line: 1095

unsigned int MDR_CAN2_BUF_10_ID __AT (0x400082A0);



// ---------------------------  Field Item: MDR_CAN2_BUF_10_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400082A0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_10_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_10_ID = (MDR_CAN2_BUF_10_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_10_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400082A0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_10_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_10_ID = (MDR_CAN2_BUF_10_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_10_ID  -------------------------------
// SVD Line: 1095

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_10_ID
//    <name> BUF_10_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082A0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_10_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_10_ID = (MDR_CAN2_BUF_10_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_10_DLC  ---------------------------
// SVD Line: 1099

unsigned int MDR_CAN2_BUF_10_DLC __AT (0x400082A4);



// ---------------------------  Field Item: MDR_CAN2_BUF_10_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400082A4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_10_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_10_DLC = (MDR_CAN2_BUF_10_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_10_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400082A4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_10_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_10_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400082A4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_10_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_10_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400082A4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_10_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_10_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400082A4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_10_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_10_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400082A4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_10_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_10_DLC  ------------------------------
// SVD Line: 1099

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_10_DLC
//    <name> BUF_10_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082A4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_10_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_10_DLC = (MDR_CAN2_BUF_10_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_10_DATAL  --------------------------
// SVD Line: 1103

unsigned int MDR_CAN2_BUF_10_DATAL __AT (0x400082A8);



// --------------------------  Field Item: MDR_CAN2_BUF_10_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082A8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_10_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_10_DATAL = (MDR_CAN2_BUF_10_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_10_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082A8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_10_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_10_DATAL = (MDR_CAN2_BUF_10_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_10_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082A8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_10_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_10_DATAL = (MDR_CAN2_BUF_10_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_10_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082A8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_10_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_10_DATAL = (MDR_CAN2_BUF_10_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_10_DATAL  -----------------------------
// SVD Line: 1103

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_10_DATAL
//    <name> BUF_10_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082A8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_10_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_10_DATAL = (MDR_CAN2_BUF_10_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_10_DATAH  --------------------------
// SVD Line: 1107

unsigned int MDR_CAN2_BUF_10_DATAH __AT (0x400082AC);



// --------------------------  Field Item: MDR_CAN2_BUF_10_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082AC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_10_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_10_DATAH = (MDR_CAN2_BUF_10_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_10_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082AC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_10_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_10_DATAH = (MDR_CAN2_BUF_10_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_10_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082AC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_10_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_10_DATAH = (MDR_CAN2_BUF_10_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_10_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082AC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_10_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_10_DATAH = (MDR_CAN2_BUF_10_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_10_DATAH  -----------------------------
// SVD Line: 1107

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_10_DATAH
//    <name> BUF_10_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082AC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_10_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_10_DATAH = (MDR_CAN2_BUF_10_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_11_ID  ---------------------------
// SVD Line: 1111

unsigned int MDR_CAN2_BUF_11_ID __AT (0x400082B0);



// ---------------------------  Field Item: MDR_CAN2_BUF_11_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400082B0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_11_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_11_ID = (MDR_CAN2_BUF_11_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_11_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400082B0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_11_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_11_ID = (MDR_CAN2_BUF_11_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_11_ID  -------------------------------
// SVD Line: 1111

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_11_ID
//    <name> BUF_11_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082B0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_11_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_11_ID = (MDR_CAN2_BUF_11_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_11_DLC  ---------------------------
// SVD Line: 1115

unsigned int MDR_CAN2_BUF_11_DLC __AT (0x400082B4);



// ---------------------------  Field Item: MDR_CAN2_BUF_11_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400082B4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_11_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_11_DLC = (MDR_CAN2_BUF_11_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_11_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400082B4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_11_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_11_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400082B4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_11_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_11_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400082B4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_11_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_11_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400082B4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_11_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_11_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400082B4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_11_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_11_DLC  ------------------------------
// SVD Line: 1115

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_11_DLC
//    <name> BUF_11_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082B4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_11_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_11_DLC = (MDR_CAN2_BUF_11_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_11_DATAL  --------------------------
// SVD Line: 1119

unsigned int MDR_CAN2_BUF_11_DATAL __AT (0x400082B8);



// --------------------------  Field Item: MDR_CAN2_BUF_11_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082B8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_11_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_11_DATAL = (MDR_CAN2_BUF_11_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_11_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082B8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_11_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_11_DATAL = (MDR_CAN2_BUF_11_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_11_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082B8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_11_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_11_DATAL = (MDR_CAN2_BUF_11_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_11_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082B8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_11_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_11_DATAL = (MDR_CAN2_BUF_11_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_11_DATAL  -----------------------------
// SVD Line: 1119

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_11_DATAL
//    <name> BUF_11_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082B8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_11_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_11_DATAL = (MDR_CAN2_BUF_11_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_11_DATAH  --------------------------
// SVD Line: 1123

unsigned int MDR_CAN2_BUF_11_DATAH __AT (0x400082BC);



// --------------------------  Field Item: MDR_CAN2_BUF_11_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082BC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_11_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_11_DATAH = (MDR_CAN2_BUF_11_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_11_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082BC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_11_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_11_DATAH = (MDR_CAN2_BUF_11_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_11_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082BC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_11_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_11_DATAH = (MDR_CAN2_BUF_11_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_11_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082BC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_11_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_11_DATAH = (MDR_CAN2_BUF_11_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_11_DATAH  -----------------------------
// SVD Line: 1123

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_11_DATAH
//    <name> BUF_11_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082BC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_11_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_11_DATAH = (MDR_CAN2_BUF_11_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_12_ID  ---------------------------
// SVD Line: 1127

unsigned int MDR_CAN2_BUF_12_ID __AT (0x400082C0);



// ---------------------------  Field Item: MDR_CAN2_BUF_12_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400082C0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_12_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_12_ID = (MDR_CAN2_BUF_12_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_12_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400082C0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_12_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_12_ID = (MDR_CAN2_BUF_12_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_12_ID  -------------------------------
// SVD Line: 1127

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_12_ID
//    <name> BUF_12_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082C0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_12_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_12_ID = (MDR_CAN2_BUF_12_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_12_DLC  ---------------------------
// SVD Line: 1131

unsigned int MDR_CAN2_BUF_12_DLC __AT (0x400082C4);



// ---------------------------  Field Item: MDR_CAN2_BUF_12_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400082C4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_12_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_12_DLC = (MDR_CAN2_BUF_12_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_12_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400082C4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_12_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_12_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400082C4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_12_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_12_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400082C4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_12_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_12_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400082C4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_12_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_12_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400082C4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_12_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_12_DLC  ------------------------------
// SVD Line: 1131

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_12_DLC
//    <name> BUF_12_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082C4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_12_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_12_DLC = (MDR_CAN2_BUF_12_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_12_DATAL  --------------------------
// SVD Line: 1135

unsigned int MDR_CAN2_BUF_12_DATAL __AT (0x400082C8);



// --------------------------  Field Item: MDR_CAN2_BUF_12_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082C8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_12_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_12_DATAL = (MDR_CAN2_BUF_12_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_12_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082C8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_12_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_12_DATAL = (MDR_CAN2_BUF_12_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_12_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082C8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_12_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_12_DATAL = (MDR_CAN2_BUF_12_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_12_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082C8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_12_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_12_DATAL = (MDR_CAN2_BUF_12_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_12_DATAL  -----------------------------
// SVD Line: 1135

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_12_DATAL
//    <name> BUF_12_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082C8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_12_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_12_DATAL = (MDR_CAN2_BUF_12_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_12_DATAH  --------------------------
// SVD Line: 1139

unsigned int MDR_CAN2_BUF_12_DATAH __AT (0x400082CC);



// --------------------------  Field Item: MDR_CAN2_BUF_12_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082CC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_12_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_12_DATAH = (MDR_CAN2_BUF_12_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_12_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082CC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_12_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_12_DATAH = (MDR_CAN2_BUF_12_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_12_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082CC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_12_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_12_DATAH = (MDR_CAN2_BUF_12_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_12_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082CC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_12_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_12_DATAH = (MDR_CAN2_BUF_12_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_12_DATAH  -----------------------------
// SVD Line: 1139

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_12_DATAH
//    <name> BUF_12_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082CC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_12_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_12_DATAH = (MDR_CAN2_BUF_12_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_13_ID  ---------------------------
// SVD Line: 1143

unsigned int MDR_CAN2_BUF_13_ID __AT (0x400082D0);



// ---------------------------  Field Item: MDR_CAN2_BUF_13_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400082D0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_13_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_13_ID = (MDR_CAN2_BUF_13_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_13_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400082D0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_13_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_13_ID = (MDR_CAN2_BUF_13_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_13_ID  -------------------------------
// SVD Line: 1143

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_13_ID
//    <name> BUF_13_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082D0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_13_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_13_ID = (MDR_CAN2_BUF_13_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_13_DLC  ---------------------------
// SVD Line: 1147

unsigned int MDR_CAN2_BUF_13_DLC __AT (0x400082D4);



// ---------------------------  Field Item: MDR_CAN2_BUF_13_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400082D4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_13_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_13_DLC = (MDR_CAN2_BUF_13_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_13_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400082D4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_13_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_13_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400082D4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_13_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_13_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400082D4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_13_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_13_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400082D4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_13_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_13_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400082D4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_13_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_13_DLC  ------------------------------
// SVD Line: 1147

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_13_DLC
//    <name> BUF_13_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082D4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_13_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_13_DLC = (MDR_CAN2_BUF_13_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_13_DATAL  --------------------------
// SVD Line: 1151

unsigned int MDR_CAN2_BUF_13_DATAL __AT (0x400082D8);



// --------------------------  Field Item: MDR_CAN2_BUF_13_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082D8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_13_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_13_DATAL = (MDR_CAN2_BUF_13_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_13_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082D8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_13_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_13_DATAL = (MDR_CAN2_BUF_13_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_13_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082D8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_13_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_13_DATAL = (MDR_CAN2_BUF_13_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_13_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082D8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_13_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_13_DATAL = (MDR_CAN2_BUF_13_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_13_DATAL  -----------------------------
// SVD Line: 1151

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_13_DATAL
//    <name> BUF_13_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082D8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_13_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_13_DATAL = (MDR_CAN2_BUF_13_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_13_DATAH  --------------------------
// SVD Line: 1155

unsigned int MDR_CAN2_BUF_13_DATAH __AT (0x400082DC);



// --------------------------  Field Item: MDR_CAN2_BUF_13_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082DC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_13_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_13_DATAH = (MDR_CAN2_BUF_13_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_13_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082DC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_13_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_13_DATAH = (MDR_CAN2_BUF_13_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_13_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082DC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_13_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_13_DATAH = (MDR_CAN2_BUF_13_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_13_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082DC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_13_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_13_DATAH = (MDR_CAN2_BUF_13_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_13_DATAH  -----------------------------
// SVD Line: 1155

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_13_DATAH
//    <name> BUF_13_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082DC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_13_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_13_DATAH = (MDR_CAN2_BUF_13_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_14_ID  ---------------------------
// SVD Line: 1159

unsigned int MDR_CAN2_BUF_14_ID __AT (0x400082E0);



// ---------------------------  Field Item: MDR_CAN2_BUF_14_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400082E0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_14_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_14_ID = (MDR_CAN2_BUF_14_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_14_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400082E0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_14_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_14_ID = (MDR_CAN2_BUF_14_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_14_ID  -------------------------------
// SVD Line: 1159

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_14_ID
//    <name> BUF_14_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082E0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_14_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_14_ID = (MDR_CAN2_BUF_14_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_14_DLC  ---------------------------
// SVD Line: 1163

unsigned int MDR_CAN2_BUF_14_DLC __AT (0x400082E4);



// ---------------------------  Field Item: MDR_CAN2_BUF_14_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400082E4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_14_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_14_DLC = (MDR_CAN2_BUF_14_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_14_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400082E4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_14_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_14_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400082E4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_14_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_14_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400082E4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_14_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_14_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400082E4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_14_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_14_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400082E4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_14_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_14_DLC  ------------------------------
// SVD Line: 1163

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_14_DLC
//    <name> BUF_14_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082E4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_14_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_14_DLC = (MDR_CAN2_BUF_14_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_14_DATAL  --------------------------
// SVD Line: 1167

unsigned int MDR_CAN2_BUF_14_DATAL __AT (0x400082E8);



// --------------------------  Field Item: MDR_CAN2_BUF_14_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082E8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_14_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_14_DATAL = (MDR_CAN2_BUF_14_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_14_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082E8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_14_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_14_DATAL = (MDR_CAN2_BUF_14_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_14_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082E8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_14_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_14_DATAL = (MDR_CAN2_BUF_14_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_14_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082E8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_14_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_14_DATAL = (MDR_CAN2_BUF_14_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_14_DATAL  -----------------------------
// SVD Line: 1167

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_14_DATAL
//    <name> BUF_14_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082E8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_14_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_14_DATAL = (MDR_CAN2_BUF_14_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_14_DATAH  --------------------------
// SVD Line: 1171

unsigned int MDR_CAN2_BUF_14_DATAH __AT (0x400082EC);



// --------------------------  Field Item: MDR_CAN2_BUF_14_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082EC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_14_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_14_DATAH = (MDR_CAN2_BUF_14_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_14_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082EC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_14_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_14_DATAH = (MDR_CAN2_BUF_14_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_14_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082EC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_14_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_14_DATAH = (MDR_CAN2_BUF_14_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_14_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082EC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_14_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_14_DATAH = (MDR_CAN2_BUF_14_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_14_DATAH  -----------------------------
// SVD Line: 1171

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_14_DATAH
//    <name> BUF_14_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082EC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_14_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_14_DATAH = (MDR_CAN2_BUF_14_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_15_ID  ---------------------------
// SVD Line: 1175

unsigned int MDR_CAN2_BUF_15_ID __AT (0x400082F0);



// ---------------------------  Field Item: MDR_CAN2_BUF_15_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400082F0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_15_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_15_ID = (MDR_CAN2_BUF_15_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_15_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400082F0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_15_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_15_ID = (MDR_CAN2_BUF_15_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_15_ID  -------------------------------
// SVD Line: 1175

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_15_ID
//    <name> BUF_15_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082F0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_15_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_15_ID = (MDR_CAN2_BUF_15_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_15_DLC  ---------------------------
// SVD Line: 1179

unsigned int MDR_CAN2_BUF_15_DLC __AT (0x400082F4);



// ---------------------------  Field Item: MDR_CAN2_BUF_15_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400082F4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_15_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_15_DLC = (MDR_CAN2_BUF_15_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_15_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400082F4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_15_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_15_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400082F4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_15_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_15_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400082F4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_15_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_15_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400082F4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_15_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_15_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400082F4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_15_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_15_DLC  ------------------------------
// SVD Line: 1179

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_15_DLC
//    <name> BUF_15_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082F4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_15_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_15_DLC = (MDR_CAN2_BUF_15_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_15_DATAL  --------------------------
// SVD Line: 1183

unsigned int MDR_CAN2_BUF_15_DATAL __AT (0x400082F8);



// --------------------------  Field Item: MDR_CAN2_BUF_15_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082F8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_15_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_15_DATAL = (MDR_CAN2_BUF_15_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_15_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082F8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_15_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_15_DATAL = (MDR_CAN2_BUF_15_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_15_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082F8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_15_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_15_DATAL = (MDR_CAN2_BUF_15_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_15_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082F8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_15_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_15_DATAL = (MDR_CAN2_BUF_15_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_15_DATAL  -----------------------------
// SVD Line: 1183

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_15_DATAL
//    <name> BUF_15_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082F8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_15_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_15_DATAL = (MDR_CAN2_BUF_15_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_15_DATAH  --------------------------
// SVD Line: 1187

unsigned int MDR_CAN2_BUF_15_DATAH __AT (0x400082FC);



// --------------------------  Field Item: MDR_CAN2_BUF_15_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082FC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_15_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_15_DATAH = (MDR_CAN2_BUF_15_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_15_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082FC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_15_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_15_DATAH = (MDR_CAN2_BUF_15_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_15_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082FC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_15_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_15_DATAH = (MDR_CAN2_BUF_15_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_15_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082FC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_15_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_15_DATAH = (MDR_CAN2_BUF_15_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_15_DATAH  -----------------------------
// SVD Line: 1187

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_15_DATAH
//    <name> BUF_15_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082FC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_15_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_15_DATAH = (MDR_CAN2_BUF_15_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_16_ID  ---------------------------
// SVD Line: 1191

unsigned int MDR_CAN2_BUF_16_ID __AT (0x40008300);



// ---------------------------  Field Item: MDR_CAN2_BUF_16_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008300) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_16_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_16_ID = (MDR_CAN2_BUF_16_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_16_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008300) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_16_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_16_ID = (MDR_CAN2_BUF_16_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_16_ID  -------------------------------
// SVD Line: 1191

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_16_ID
//    <name> BUF_16_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008300) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_16_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_16_ID = (MDR_CAN2_BUF_16_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_16_DLC  ---------------------------
// SVD Line: 1195

unsigned int MDR_CAN2_BUF_16_DLC __AT (0x40008304);



// ---------------------------  Field Item: MDR_CAN2_BUF_16_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008304) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_16_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_16_DLC = (MDR_CAN2_BUF_16_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_16_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008304) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_16_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_16_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008304) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_16_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_16_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008304) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_16_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_16_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008304) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_16_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_16_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008304) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_16_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_16_DLC  ------------------------------
// SVD Line: 1195

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_16_DLC
//    <name> BUF_16_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008304) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_16_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_16_DLC = (MDR_CAN2_BUF_16_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_16_DATAL  --------------------------
// SVD Line: 1199

unsigned int MDR_CAN2_BUF_16_DATAL __AT (0x40008308);



// --------------------------  Field Item: MDR_CAN2_BUF_16_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008308) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_16_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_16_DATAL = (MDR_CAN2_BUF_16_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_16_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008308) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_16_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_16_DATAL = (MDR_CAN2_BUF_16_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_16_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008308) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_16_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_16_DATAL = (MDR_CAN2_BUF_16_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_16_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008308) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_16_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_16_DATAL = (MDR_CAN2_BUF_16_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_16_DATAL  -----------------------------
// SVD Line: 1199

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_16_DATAL
//    <name> BUF_16_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008308) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_16_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_16_DATAL = (MDR_CAN2_BUF_16_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_16_DATAH  --------------------------
// SVD Line: 1203

unsigned int MDR_CAN2_BUF_16_DATAH __AT (0x4000830C);



// --------------------------  Field Item: MDR_CAN2_BUF_16_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000830C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_16_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_16_DATAH = (MDR_CAN2_BUF_16_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_16_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000830C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_16_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_16_DATAH = (MDR_CAN2_BUF_16_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_16_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000830C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_16_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_16_DATAH = (MDR_CAN2_BUF_16_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_16_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000830C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_16_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_16_DATAH = (MDR_CAN2_BUF_16_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_16_DATAH  -----------------------------
// SVD Line: 1203

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_16_DATAH
//    <name> BUF_16_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000830C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_16_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_16_DATAH = (MDR_CAN2_BUF_16_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_17_ID  ---------------------------
// SVD Line: 1207

unsigned int MDR_CAN2_BUF_17_ID __AT (0x40008310);



// ---------------------------  Field Item: MDR_CAN2_BUF_17_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008310) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_17_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_17_ID = (MDR_CAN2_BUF_17_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_17_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008310) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_17_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_17_ID = (MDR_CAN2_BUF_17_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_17_ID  -------------------------------
// SVD Line: 1207

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_17_ID
//    <name> BUF_17_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008310) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_17_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_17_ID = (MDR_CAN2_BUF_17_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_17_DLC  ---------------------------
// SVD Line: 1211

unsigned int MDR_CAN2_BUF_17_DLC __AT (0x40008314);



// ---------------------------  Field Item: MDR_CAN2_BUF_17_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008314) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_17_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_17_DLC = (MDR_CAN2_BUF_17_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_17_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008314) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_17_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_17_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008314) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_17_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_17_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008314) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_17_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_17_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008314) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_17_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_17_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008314) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_17_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_17_DLC  ------------------------------
// SVD Line: 1211

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_17_DLC
//    <name> BUF_17_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008314) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_17_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_17_DLC = (MDR_CAN2_BUF_17_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_17_DATAL  --------------------------
// SVD Line: 1215

unsigned int MDR_CAN2_BUF_17_DATAL __AT (0x40008318);



// --------------------------  Field Item: MDR_CAN2_BUF_17_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008318) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_17_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_17_DATAL = (MDR_CAN2_BUF_17_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_17_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008318) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_17_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_17_DATAL = (MDR_CAN2_BUF_17_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_17_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008318) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_17_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_17_DATAL = (MDR_CAN2_BUF_17_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_17_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008318) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_17_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_17_DATAL = (MDR_CAN2_BUF_17_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_17_DATAL  -----------------------------
// SVD Line: 1215

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_17_DATAL
//    <name> BUF_17_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008318) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_17_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_17_DATAL = (MDR_CAN2_BUF_17_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_17_DATAH  --------------------------
// SVD Line: 1219

unsigned int MDR_CAN2_BUF_17_DATAH __AT (0x4000831C);



// --------------------------  Field Item: MDR_CAN2_BUF_17_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000831C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_17_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_17_DATAH = (MDR_CAN2_BUF_17_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_17_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000831C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_17_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_17_DATAH = (MDR_CAN2_BUF_17_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_17_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000831C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_17_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_17_DATAH = (MDR_CAN2_BUF_17_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_17_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000831C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_17_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_17_DATAH = (MDR_CAN2_BUF_17_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_17_DATAH  -----------------------------
// SVD Line: 1219

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_17_DATAH
//    <name> BUF_17_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000831C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_17_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_17_DATAH = (MDR_CAN2_BUF_17_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_18_ID  ---------------------------
// SVD Line: 1223

unsigned int MDR_CAN2_BUF_18_ID __AT (0x40008320);



// ---------------------------  Field Item: MDR_CAN2_BUF_18_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008320) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_18_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_18_ID = (MDR_CAN2_BUF_18_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_18_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008320) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_18_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_18_ID = (MDR_CAN2_BUF_18_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_18_ID  -------------------------------
// SVD Line: 1223

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_18_ID
//    <name> BUF_18_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008320) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_18_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_18_ID = (MDR_CAN2_BUF_18_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_18_DLC  ---------------------------
// SVD Line: 1227

unsigned int MDR_CAN2_BUF_18_DLC __AT (0x40008324);



// ---------------------------  Field Item: MDR_CAN2_BUF_18_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008324) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_18_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_18_DLC = (MDR_CAN2_BUF_18_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_18_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008324) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_18_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_18_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008324) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_18_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_18_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008324) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_18_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_18_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008324) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_18_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_18_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008324) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_18_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_18_DLC  ------------------------------
// SVD Line: 1227

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_18_DLC
//    <name> BUF_18_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008324) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_18_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_18_DLC = (MDR_CAN2_BUF_18_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_18_DATAL  --------------------------
// SVD Line: 1231

unsigned int MDR_CAN2_BUF_18_DATAL __AT (0x40008328);



// --------------------------  Field Item: MDR_CAN2_BUF_18_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008328) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_18_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_18_DATAL = (MDR_CAN2_BUF_18_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_18_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008328) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_18_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_18_DATAL = (MDR_CAN2_BUF_18_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_18_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008328) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_18_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_18_DATAL = (MDR_CAN2_BUF_18_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_18_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008328) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_18_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_18_DATAL = (MDR_CAN2_BUF_18_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_18_DATAL  -----------------------------
// SVD Line: 1231

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_18_DATAL
//    <name> BUF_18_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008328) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_18_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_18_DATAL = (MDR_CAN2_BUF_18_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_18_DATAH  --------------------------
// SVD Line: 1235

unsigned int MDR_CAN2_BUF_18_DATAH __AT (0x4000832C);



// --------------------------  Field Item: MDR_CAN2_BUF_18_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000832C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_18_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_18_DATAH = (MDR_CAN2_BUF_18_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_18_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000832C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_18_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_18_DATAH = (MDR_CAN2_BUF_18_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_18_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000832C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_18_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_18_DATAH = (MDR_CAN2_BUF_18_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_18_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000832C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_18_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_18_DATAH = (MDR_CAN2_BUF_18_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_18_DATAH  -----------------------------
// SVD Line: 1235

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_18_DATAH
//    <name> BUF_18_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000832C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_18_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_18_DATAH = (MDR_CAN2_BUF_18_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_19_ID  ---------------------------
// SVD Line: 1239

unsigned int MDR_CAN2_BUF_19_ID __AT (0x40008330);



// ---------------------------  Field Item: MDR_CAN2_BUF_19_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008330) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_19_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_19_ID = (MDR_CAN2_BUF_19_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_19_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008330) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_19_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_19_ID = (MDR_CAN2_BUF_19_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_19_ID  -------------------------------
// SVD Line: 1239

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_19_ID
//    <name> BUF_19_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008330) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_19_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_19_ID = (MDR_CAN2_BUF_19_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_19_DLC  ---------------------------
// SVD Line: 1243

unsigned int MDR_CAN2_BUF_19_DLC __AT (0x40008334);



// ---------------------------  Field Item: MDR_CAN2_BUF_19_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008334) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_19_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_19_DLC = (MDR_CAN2_BUF_19_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_19_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008334) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_19_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_19_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008334) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_19_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_19_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008334) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_19_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_19_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008334) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_19_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_19_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008334) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_19_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_19_DLC  ------------------------------
// SVD Line: 1243

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_19_DLC
//    <name> BUF_19_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008334) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_19_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_19_DLC = (MDR_CAN2_BUF_19_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_19_DATAL  --------------------------
// SVD Line: 1247

unsigned int MDR_CAN2_BUF_19_DATAL __AT (0x40008338);



// --------------------------  Field Item: MDR_CAN2_BUF_19_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008338) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_19_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_19_DATAL = (MDR_CAN2_BUF_19_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_19_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008338) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_19_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_19_DATAL = (MDR_CAN2_BUF_19_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_19_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008338) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_19_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_19_DATAL = (MDR_CAN2_BUF_19_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_19_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008338) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_19_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_19_DATAL = (MDR_CAN2_BUF_19_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_19_DATAL  -----------------------------
// SVD Line: 1247

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_19_DATAL
//    <name> BUF_19_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008338) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_19_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_19_DATAL = (MDR_CAN2_BUF_19_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_19_DATAH  --------------------------
// SVD Line: 1251

unsigned int MDR_CAN2_BUF_19_DATAH __AT (0x4000833C);



// --------------------------  Field Item: MDR_CAN2_BUF_19_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000833C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_19_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_19_DATAH = (MDR_CAN2_BUF_19_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_19_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000833C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_19_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_19_DATAH = (MDR_CAN2_BUF_19_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_19_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000833C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_19_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_19_DATAH = (MDR_CAN2_BUF_19_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_19_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000833C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_19_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_19_DATAH = (MDR_CAN2_BUF_19_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_19_DATAH  -----------------------------
// SVD Line: 1251

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_19_DATAH
//    <name> BUF_19_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000833C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_19_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_19_DATAH = (MDR_CAN2_BUF_19_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_20_ID  ---------------------------
// SVD Line: 1255

unsigned int MDR_CAN2_BUF_20_ID __AT (0x40008340);



// ---------------------------  Field Item: MDR_CAN2_BUF_20_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008340) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_20_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_20_ID = (MDR_CAN2_BUF_20_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_20_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008340) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_20_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_20_ID = (MDR_CAN2_BUF_20_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_20_ID  -------------------------------
// SVD Line: 1255

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_20_ID
//    <name> BUF_20_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008340) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_20_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_20_ID = (MDR_CAN2_BUF_20_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_20_DLC  ---------------------------
// SVD Line: 1259

unsigned int MDR_CAN2_BUF_20_DLC __AT (0x40008344);



// ---------------------------  Field Item: MDR_CAN2_BUF_20_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008344) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_20_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_20_DLC = (MDR_CAN2_BUF_20_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_20_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008344) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_20_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_20_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008344) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_20_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_20_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008344) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_20_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_20_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008344) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_20_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_20_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008344) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_20_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_20_DLC  ------------------------------
// SVD Line: 1259

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_20_DLC
//    <name> BUF_20_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008344) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_20_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_20_DLC = (MDR_CAN2_BUF_20_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_20_DATAL  --------------------------
// SVD Line: 1263

unsigned int MDR_CAN2_BUF_20_DATAL __AT (0x40008348);



// --------------------------  Field Item: MDR_CAN2_BUF_20_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008348) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_20_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_20_DATAL = (MDR_CAN2_BUF_20_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_20_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008348) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_20_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_20_DATAL = (MDR_CAN2_BUF_20_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_20_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008348) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_20_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_20_DATAL = (MDR_CAN2_BUF_20_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_20_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008348) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_20_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_20_DATAL = (MDR_CAN2_BUF_20_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_20_DATAL  -----------------------------
// SVD Line: 1263

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_20_DATAL
//    <name> BUF_20_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008348) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_20_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_20_DATAL = (MDR_CAN2_BUF_20_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_20_DATAH  --------------------------
// SVD Line: 1267

unsigned int MDR_CAN2_BUF_20_DATAH __AT (0x4000834C);



// --------------------------  Field Item: MDR_CAN2_BUF_20_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000834C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_20_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_20_DATAH = (MDR_CAN2_BUF_20_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_20_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000834C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_20_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_20_DATAH = (MDR_CAN2_BUF_20_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_20_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000834C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_20_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_20_DATAH = (MDR_CAN2_BUF_20_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_20_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000834C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_20_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_20_DATAH = (MDR_CAN2_BUF_20_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_20_DATAH  -----------------------------
// SVD Line: 1267

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_20_DATAH
//    <name> BUF_20_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000834C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_20_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_20_DATAH = (MDR_CAN2_BUF_20_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_21_ID  ---------------------------
// SVD Line: 1271

unsigned int MDR_CAN2_BUF_21_ID __AT (0x40008350);



// ---------------------------  Field Item: MDR_CAN2_BUF_21_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008350) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_21_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_21_ID = (MDR_CAN2_BUF_21_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_21_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008350) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_21_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_21_ID = (MDR_CAN2_BUF_21_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_21_ID  -------------------------------
// SVD Line: 1271

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_21_ID
//    <name> BUF_21_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008350) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_21_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_21_ID = (MDR_CAN2_BUF_21_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_21_DLC  ---------------------------
// SVD Line: 1275

unsigned int MDR_CAN2_BUF_21_DLC __AT (0x40008354);



// ---------------------------  Field Item: MDR_CAN2_BUF_21_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008354) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_21_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_21_DLC = (MDR_CAN2_BUF_21_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_21_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008354) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_21_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_21_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008354) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_21_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_21_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008354) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_21_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_21_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008354) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_21_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_21_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008354) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_21_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_21_DLC  ------------------------------
// SVD Line: 1275

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_21_DLC
//    <name> BUF_21_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008354) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_21_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_21_DLC = (MDR_CAN2_BUF_21_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_21_DATAL  --------------------------
// SVD Line: 1279

unsigned int MDR_CAN2_BUF_21_DATAL __AT (0x40008358);



// --------------------------  Field Item: MDR_CAN2_BUF_21_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008358) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_21_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_21_DATAL = (MDR_CAN2_BUF_21_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_21_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008358) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_21_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_21_DATAL = (MDR_CAN2_BUF_21_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_21_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008358) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_21_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_21_DATAL = (MDR_CAN2_BUF_21_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_21_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008358) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_21_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_21_DATAL = (MDR_CAN2_BUF_21_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_21_DATAL  -----------------------------
// SVD Line: 1279

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_21_DATAL
//    <name> BUF_21_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008358) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_21_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_21_DATAL = (MDR_CAN2_BUF_21_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_21_DATAH  --------------------------
// SVD Line: 1283

unsigned int MDR_CAN2_BUF_21_DATAH __AT (0x4000835C);



// --------------------------  Field Item: MDR_CAN2_BUF_21_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000835C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_21_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_21_DATAH = (MDR_CAN2_BUF_21_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_21_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000835C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_21_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_21_DATAH = (MDR_CAN2_BUF_21_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_21_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000835C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_21_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_21_DATAH = (MDR_CAN2_BUF_21_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_21_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000835C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_21_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_21_DATAH = (MDR_CAN2_BUF_21_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_21_DATAH  -----------------------------
// SVD Line: 1283

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_21_DATAH
//    <name> BUF_21_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000835C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_21_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_21_DATAH = (MDR_CAN2_BUF_21_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_22_ID  ---------------------------
// SVD Line: 1287

unsigned int MDR_CAN2_BUF_22_ID __AT (0x40008360);



// ---------------------------  Field Item: MDR_CAN2_BUF_22_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008360) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_22_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_22_ID = (MDR_CAN2_BUF_22_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_22_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008360) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_22_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_22_ID = (MDR_CAN2_BUF_22_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_22_ID  -------------------------------
// SVD Line: 1287

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_22_ID
//    <name> BUF_22_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008360) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_22_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_22_ID = (MDR_CAN2_BUF_22_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_22_DLC  ---------------------------
// SVD Line: 1291

unsigned int MDR_CAN2_BUF_22_DLC __AT (0x40008364);



// ---------------------------  Field Item: MDR_CAN2_BUF_22_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008364) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_22_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_22_DLC = (MDR_CAN2_BUF_22_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_22_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008364) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_22_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_22_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008364) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_22_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_22_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008364) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_22_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_22_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008364) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_22_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_22_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008364) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_22_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_22_DLC  ------------------------------
// SVD Line: 1291

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_22_DLC
//    <name> BUF_22_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008364) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_22_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_22_DLC = (MDR_CAN2_BUF_22_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_22_DATAL  --------------------------
// SVD Line: 1295

unsigned int MDR_CAN2_BUF_22_DATAL __AT (0x40008368);



// --------------------------  Field Item: MDR_CAN2_BUF_22_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008368) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_22_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_22_DATAL = (MDR_CAN2_BUF_22_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_22_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008368) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_22_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_22_DATAL = (MDR_CAN2_BUF_22_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_22_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008368) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_22_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_22_DATAL = (MDR_CAN2_BUF_22_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_22_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008368) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_22_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_22_DATAL = (MDR_CAN2_BUF_22_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_22_DATAL  -----------------------------
// SVD Line: 1295

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_22_DATAL
//    <name> BUF_22_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008368) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_22_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_22_DATAL = (MDR_CAN2_BUF_22_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_22_DATAH  --------------------------
// SVD Line: 1299

unsigned int MDR_CAN2_BUF_22_DATAH __AT (0x4000836C);



// --------------------------  Field Item: MDR_CAN2_BUF_22_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000836C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_22_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_22_DATAH = (MDR_CAN2_BUF_22_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_22_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000836C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_22_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_22_DATAH = (MDR_CAN2_BUF_22_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_22_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000836C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_22_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_22_DATAH = (MDR_CAN2_BUF_22_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_22_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000836C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_22_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_22_DATAH = (MDR_CAN2_BUF_22_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_22_DATAH  -----------------------------
// SVD Line: 1299

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_22_DATAH
//    <name> BUF_22_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000836C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_22_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_22_DATAH = (MDR_CAN2_BUF_22_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_23_ID  ---------------------------
// SVD Line: 1303

unsigned int MDR_CAN2_BUF_23_ID __AT (0x40008370);



// ---------------------------  Field Item: MDR_CAN2_BUF_23_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008370) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_23_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_23_ID = (MDR_CAN2_BUF_23_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_23_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008370) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_23_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_23_ID = (MDR_CAN2_BUF_23_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_23_ID  -------------------------------
// SVD Line: 1303

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_23_ID
//    <name> BUF_23_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008370) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_23_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_23_ID = (MDR_CAN2_BUF_23_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_23_DLC  ---------------------------
// SVD Line: 1307

unsigned int MDR_CAN2_BUF_23_DLC __AT (0x40008374);



// ---------------------------  Field Item: MDR_CAN2_BUF_23_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008374) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_23_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_23_DLC = (MDR_CAN2_BUF_23_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_23_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008374) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_23_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_23_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008374) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_23_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_23_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008374) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_23_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_23_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008374) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_23_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_23_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008374) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_23_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_23_DLC  ------------------------------
// SVD Line: 1307

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_23_DLC
//    <name> BUF_23_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008374) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_23_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_23_DLC = (MDR_CAN2_BUF_23_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_23_DATAL  --------------------------
// SVD Line: 1311

unsigned int MDR_CAN2_BUF_23_DATAL __AT (0x40008378);



// --------------------------  Field Item: MDR_CAN2_BUF_23_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008378) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_23_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_23_DATAL = (MDR_CAN2_BUF_23_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_23_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008378) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_23_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_23_DATAL = (MDR_CAN2_BUF_23_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_23_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008378) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_23_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_23_DATAL = (MDR_CAN2_BUF_23_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_23_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008378) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_23_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_23_DATAL = (MDR_CAN2_BUF_23_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_23_DATAL  -----------------------------
// SVD Line: 1311

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_23_DATAL
//    <name> BUF_23_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008378) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_23_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_23_DATAL = (MDR_CAN2_BUF_23_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_23_DATAH  --------------------------
// SVD Line: 1315

unsigned int MDR_CAN2_BUF_23_DATAH __AT (0x4000837C);



// --------------------------  Field Item: MDR_CAN2_BUF_23_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000837C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_23_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_23_DATAH = (MDR_CAN2_BUF_23_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_23_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000837C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_23_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_23_DATAH = (MDR_CAN2_BUF_23_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_23_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000837C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_23_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_23_DATAH = (MDR_CAN2_BUF_23_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_23_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000837C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_23_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_23_DATAH = (MDR_CAN2_BUF_23_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_23_DATAH  -----------------------------
// SVD Line: 1315

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_23_DATAH
//    <name> BUF_23_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000837C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_23_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_23_DATAH = (MDR_CAN2_BUF_23_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_24_ID  ---------------------------
// SVD Line: 1319

unsigned int MDR_CAN2_BUF_24_ID __AT (0x40008380);



// ---------------------------  Field Item: MDR_CAN2_BUF_24_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008380) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_24_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_24_ID = (MDR_CAN2_BUF_24_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_24_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008380) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_24_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_24_ID = (MDR_CAN2_BUF_24_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_24_ID  -------------------------------
// SVD Line: 1319

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_24_ID
//    <name> BUF_24_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008380) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_24_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_24_ID = (MDR_CAN2_BUF_24_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_24_DLC  ---------------------------
// SVD Line: 1323

unsigned int MDR_CAN2_BUF_24_DLC __AT (0x40008384);



// ---------------------------  Field Item: MDR_CAN2_BUF_24_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008384) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_24_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_24_DLC = (MDR_CAN2_BUF_24_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_24_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008384) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_24_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_24_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008384) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_24_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_24_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008384) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_24_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_24_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008384) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_24_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_24_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008384) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_24_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_24_DLC  ------------------------------
// SVD Line: 1323

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_24_DLC
//    <name> BUF_24_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008384) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_24_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_24_DLC = (MDR_CAN2_BUF_24_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_24_DATAL  --------------------------
// SVD Line: 1327

unsigned int MDR_CAN2_BUF_24_DATAL __AT (0x40008388);



// --------------------------  Field Item: MDR_CAN2_BUF_24_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008388) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_24_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_24_DATAL = (MDR_CAN2_BUF_24_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_24_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008388) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_24_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_24_DATAL = (MDR_CAN2_BUF_24_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_24_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008388) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_24_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_24_DATAL = (MDR_CAN2_BUF_24_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_24_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008388) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_24_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_24_DATAL = (MDR_CAN2_BUF_24_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_24_DATAL  -----------------------------
// SVD Line: 1327

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_24_DATAL
//    <name> BUF_24_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008388) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_24_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_24_DATAL = (MDR_CAN2_BUF_24_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_24_DATAH  --------------------------
// SVD Line: 1331

unsigned int MDR_CAN2_BUF_24_DATAH __AT (0x4000838C);



// --------------------------  Field Item: MDR_CAN2_BUF_24_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000838C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_24_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_24_DATAH = (MDR_CAN2_BUF_24_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_24_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000838C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_24_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_24_DATAH = (MDR_CAN2_BUF_24_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_24_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000838C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_24_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_24_DATAH = (MDR_CAN2_BUF_24_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_24_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000838C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_24_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_24_DATAH = (MDR_CAN2_BUF_24_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_24_DATAH  -----------------------------
// SVD Line: 1331

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_24_DATAH
//    <name> BUF_24_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000838C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_24_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_24_DATAH = (MDR_CAN2_BUF_24_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_25_ID  ---------------------------
// SVD Line: 1335

unsigned int MDR_CAN2_BUF_25_ID __AT (0x40008390);



// ---------------------------  Field Item: MDR_CAN2_BUF_25_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008390) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_25_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_25_ID = (MDR_CAN2_BUF_25_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_25_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008390) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_25_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_25_ID = (MDR_CAN2_BUF_25_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_25_ID  -------------------------------
// SVD Line: 1335

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_25_ID
//    <name> BUF_25_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008390) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_25_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_25_ID = (MDR_CAN2_BUF_25_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_25_DLC  ---------------------------
// SVD Line: 1339

unsigned int MDR_CAN2_BUF_25_DLC __AT (0x40008394);



// ---------------------------  Field Item: MDR_CAN2_BUF_25_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008394) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_25_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_25_DLC = (MDR_CAN2_BUF_25_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_25_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008394) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_25_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_25_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008394) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_25_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_25_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008394) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_25_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_25_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008394) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_25_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_25_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008394) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_25_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_25_DLC  ------------------------------
// SVD Line: 1339

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_25_DLC
//    <name> BUF_25_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008394) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_25_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_25_DLC = (MDR_CAN2_BUF_25_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_25_DATAL  --------------------------
// SVD Line: 1343

unsigned int MDR_CAN2_BUF_25_DATAL __AT (0x40008398);



// --------------------------  Field Item: MDR_CAN2_BUF_25_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008398) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_25_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_25_DATAL = (MDR_CAN2_BUF_25_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_25_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008398) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_25_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_25_DATAL = (MDR_CAN2_BUF_25_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_25_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008398) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_25_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_25_DATAL = (MDR_CAN2_BUF_25_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_25_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008398) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_25_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_25_DATAL = (MDR_CAN2_BUF_25_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_25_DATAL  -----------------------------
// SVD Line: 1343

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_25_DATAL
//    <name> BUF_25_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008398) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_25_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_25_DATAL = (MDR_CAN2_BUF_25_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_25_DATAH  --------------------------
// SVD Line: 1347

unsigned int MDR_CAN2_BUF_25_DATAH __AT (0x4000839C);



// --------------------------  Field Item: MDR_CAN2_BUF_25_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000839C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_25_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_25_DATAH = (MDR_CAN2_BUF_25_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_25_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000839C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_25_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_25_DATAH = (MDR_CAN2_BUF_25_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_25_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000839C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_25_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_25_DATAH = (MDR_CAN2_BUF_25_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_25_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000839C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_25_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_25_DATAH = (MDR_CAN2_BUF_25_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_25_DATAH  -----------------------------
// SVD Line: 1347

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_25_DATAH
//    <name> BUF_25_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000839C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_25_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_25_DATAH = (MDR_CAN2_BUF_25_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_26_ID  ---------------------------
// SVD Line: 1351

unsigned int MDR_CAN2_BUF_26_ID __AT (0x400083A0);



// ---------------------------  Field Item: MDR_CAN2_BUF_26_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400083A0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_26_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_26_ID = (MDR_CAN2_BUF_26_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_26_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400083A0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_26_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_26_ID = (MDR_CAN2_BUF_26_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_26_ID  -------------------------------
// SVD Line: 1351

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_26_ID
//    <name> BUF_26_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083A0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_26_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_26_ID = (MDR_CAN2_BUF_26_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_26_DLC  ---------------------------
// SVD Line: 1355

unsigned int MDR_CAN2_BUF_26_DLC __AT (0x400083A4);



// ---------------------------  Field Item: MDR_CAN2_BUF_26_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400083A4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_26_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_26_DLC = (MDR_CAN2_BUF_26_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_26_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400083A4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_26_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_26_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400083A4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_26_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_26_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400083A4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_26_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_26_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400083A4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_26_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_26_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400083A4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_26_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_26_DLC  ------------------------------
// SVD Line: 1355

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_26_DLC
//    <name> BUF_26_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083A4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_26_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_26_DLC = (MDR_CAN2_BUF_26_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_26_DATAL  --------------------------
// SVD Line: 1359

unsigned int MDR_CAN2_BUF_26_DATAL __AT (0x400083A8);



// --------------------------  Field Item: MDR_CAN2_BUF_26_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083A8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_26_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_26_DATAL = (MDR_CAN2_BUF_26_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_26_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083A8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_26_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_26_DATAL = (MDR_CAN2_BUF_26_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_26_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083A8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_26_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_26_DATAL = (MDR_CAN2_BUF_26_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_26_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083A8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_26_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_26_DATAL = (MDR_CAN2_BUF_26_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_26_DATAL  -----------------------------
// SVD Line: 1359

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_26_DATAL
//    <name> BUF_26_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083A8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_26_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_26_DATAL = (MDR_CAN2_BUF_26_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_26_DATAH  --------------------------
// SVD Line: 1363

unsigned int MDR_CAN2_BUF_26_DATAH __AT (0x400083AC);



// --------------------------  Field Item: MDR_CAN2_BUF_26_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083AC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_26_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_26_DATAH = (MDR_CAN2_BUF_26_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_26_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083AC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_26_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_26_DATAH = (MDR_CAN2_BUF_26_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_26_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083AC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_26_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_26_DATAH = (MDR_CAN2_BUF_26_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_26_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083AC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_26_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_26_DATAH = (MDR_CAN2_BUF_26_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_26_DATAH  -----------------------------
// SVD Line: 1363

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_26_DATAH
//    <name> BUF_26_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083AC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_26_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_26_DATAH = (MDR_CAN2_BUF_26_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_27_ID  ---------------------------
// SVD Line: 1367

unsigned int MDR_CAN2_BUF_27_ID __AT (0x400083B0);



// ---------------------------  Field Item: MDR_CAN2_BUF_27_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400083B0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_27_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_27_ID = (MDR_CAN2_BUF_27_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_27_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400083B0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_27_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_27_ID = (MDR_CAN2_BUF_27_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_27_ID  -------------------------------
// SVD Line: 1367

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_27_ID
//    <name> BUF_27_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083B0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_27_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_27_ID = (MDR_CAN2_BUF_27_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_27_DLC  ---------------------------
// SVD Line: 1371

unsigned int MDR_CAN2_BUF_27_DLC __AT (0x400083B4);



// ---------------------------  Field Item: MDR_CAN2_BUF_27_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400083B4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_27_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_27_DLC = (MDR_CAN2_BUF_27_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_27_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400083B4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_27_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_27_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400083B4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_27_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_27_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400083B4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_27_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_27_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400083B4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_27_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_27_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400083B4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_27_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_27_DLC  ------------------------------
// SVD Line: 1371

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_27_DLC
//    <name> BUF_27_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083B4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_27_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_27_DLC = (MDR_CAN2_BUF_27_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_27_DATAL  --------------------------
// SVD Line: 1375

unsigned int MDR_CAN2_BUF_27_DATAL __AT (0x400083B8);



// --------------------------  Field Item: MDR_CAN2_BUF_27_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083B8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_27_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_27_DATAL = (MDR_CAN2_BUF_27_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_27_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083B8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_27_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_27_DATAL = (MDR_CAN2_BUF_27_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_27_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083B8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_27_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_27_DATAL = (MDR_CAN2_BUF_27_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_27_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083B8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_27_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_27_DATAL = (MDR_CAN2_BUF_27_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_27_DATAL  -----------------------------
// SVD Line: 1375

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_27_DATAL
//    <name> BUF_27_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083B8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_27_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_27_DATAL = (MDR_CAN2_BUF_27_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_27_DATAH  --------------------------
// SVD Line: 1379

unsigned int MDR_CAN2_BUF_27_DATAH __AT (0x400083BC);



// --------------------------  Field Item: MDR_CAN2_BUF_27_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083BC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_27_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_27_DATAH = (MDR_CAN2_BUF_27_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_27_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083BC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_27_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_27_DATAH = (MDR_CAN2_BUF_27_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_27_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083BC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_27_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_27_DATAH = (MDR_CAN2_BUF_27_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_27_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083BC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_27_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_27_DATAH = (MDR_CAN2_BUF_27_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_27_DATAH  -----------------------------
// SVD Line: 1379

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_27_DATAH
//    <name> BUF_27_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083BC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_27_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_27_DATAH = (MDR_CAN2_BUF_27_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_28_ID  ---------------------------
// SVD Line: 1383

unsigned int MDR_CAN2_BUF_28_ID __AT (0x400083C0);



// ---------------------------  Field Item: MDR_CAN2_BUF_28_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400083C0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_28_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_28_ID = (MDR_CAN2_BUF_28_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_28_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400083C0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_28_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_28_ID = (MDR_CAN2_BUF_28_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_28_ID  -------------------------------
// SVD Line: 1383

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_28_ID
//    <name> BUF_28_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083C0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_28_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_28_ID = (MDR_CAN2_BUF_28_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_28_DLC  ---------------------------
// SVD Line: 1387

unsigned int MDR_CAN2_BUF_28_DLC __AT (0x400083C4);



// ---------------------------  Field Item: MDR_CAN2_BUF_28_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400083C4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_28_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_28_DLC = (MDR_CAN2_BUF_28_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_28_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400083C4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_28_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_28_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400083C4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_28_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_28_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400083C4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_28_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_28_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400083C4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_28_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_28_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400083C4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_28_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_28_DLC  ------------------------------
// SVD Line: 1387

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_28_DLC
//    <name> BUF_28_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083C4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_28_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_28_DLC = (MDR_CAN2_BUF_28_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_28_DATAL  --------------------------
// SVD Line: 1391

unsigned int MDR_CAN2_BUF_28_DATAL __AT (0x400083C8);



// --------------------------  Field Item: MDR_CAN2_BUF_28_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083C8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_28_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_28_DATAL = (MDR_CAN2_BUF_28_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_28_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083C8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_28_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_28_DATAL = (MDR_CAN2_BUF_28_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_28_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083C8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_28_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_28_DATAL = (MDR_CAN2_BUF_28_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_28_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083C8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_28_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_28_DATAL = (MDR_CAN2_BUF_28_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_28_DATAL  -----------------------------
// SVD Line: 1391

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_28_DATAL
//    <name> BUF_28_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083C8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_28_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_28_DATAL = (MDR_CAN2_BUF_28_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_28_DATAH  --------------------------
// SVD Line: 1395

unsigned int MDR_CAN2_BUF_28_DATAH __AT (0x400083CC);



// --------------------------  Field Item: MDR_CAN2_BUF_28_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083CC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_28_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_28_DATAH = (MDR_CAN2_BUF_28_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_28_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083CC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_28_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_28_DATAH = (MDR_CAN2_BUF_28_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_28_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083CC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_28_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_28_DATAH = (MDR_CAN2_BUF_28_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_28_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083CC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_28_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_28_DATAH = (MDR_CAN2_BUF_28_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_28_DATAH  -----------------------------
// SVD Line: 1395

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_28_DATAH
//    <name> BUF_28_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083CC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_28_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_28_DATAH = (MDR_CAN2_BUF_28_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_29_ID  ---------------------------
// SVD Line: 1399

unsigned int MDR_CAN2_BUF_29_ID __AT (0x400083D0);



// ---------------------------  Field Item: MDR_CAN2_BUF_29_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400083D0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_29_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_29_ID = (MDR_CAN2_BUF_29_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_29_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400083D0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_29_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_29_ID = (MDR_CAN2_BUF_29_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_29_ID  -------------------------------
// SVD Line: 1399

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_29_ID
//    <name> BUF_29_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083D0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_29_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_29_ID = (MDR_CAN2_BUF_29_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_29_DLC  ---------------------------
// SVD Line: 1403

unsigned int MDR_CAN2_BUF_29_DLC __AT (0x400083D4);



// ---------------------------  Field Item: MDR_CAN2_BUF_29_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400083D4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_29_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_29_DLC = (MDR_CAN2_BUF_29_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_29_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400083D4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_29_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_29_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400083D4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_29_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_29_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400083D4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_29_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_29_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400083D4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_29_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_29_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400083D4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_29_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_29_DLC  ------------------------------
// SVD Line: 1403

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_29_DLC
//    <name> BUF_29_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083D4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_29_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_29_DLC = (MDR_CAN2_BUF_29_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_29_DATAL  --------------------------
// SVD Line: 1407

unsigned int MDR_CAN2_BUF_29_DATAL __AT (0x400083D8);



// --------------------------  Field Item: MDR_CAN2_BUF_29_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083D8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_29_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_29_DATAL = (MDR_CAN2_BUF_29_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_29_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083D8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_29_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_29_DATAL = (MDR_CAN2_BUF_29_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_29_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083D8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_29_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_29_DATAL = (MDR_CAN2_BUF_29_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_29_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083D8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_29_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_29_DATAL = (MDR_CAN2_BUF_29_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_29_DATAL  -----------------------------
// SVD Line: 1407

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_29_DATAL
//    <name> BUF_29_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083D8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_29_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_29_DATAL = (MDR_CAN2_BUF_29_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_29_DATAH  --------------------------
// SVD Line: 1411

unsigned int MDR_CAN2_BUF_29_DATAH __AT (0x400083DC);



// --------------------------  Field Item: MDR_CAN2_BUF_29_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083DC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_29_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_29_DATAH = (MDR_CAN2_BUF_29_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_29_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083DC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_29_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_29_DATAH = (MDR_CAN2_BUF_29_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_29_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083DC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_29_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_29_DATAH = (MDR_CAN2_BUF_29_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_29_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083DC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_29_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_29_DATAH = (MDR_CAN2_BUF_29_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_29_DATAH  -----------------------------
// SVD Line: 1411

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_29_DATAH
//    <name> BUF_29_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083DC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_29_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_29_DATAH = (MDR_CAN2_BUF_29_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_30_ID  ---------------------------
// SVD Line: 1415

unsigned int MDR_CAN2_BUF_30_ID __AT (0x400083E0);



// ---------------------------  Field Item: MDR_CAN2_BUF_30_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400083E0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_30_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_30_ID = (MDR_CAN2_BUF_30_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_30_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400083E0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_30_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_30_ID = (MDR_CAN2_BUF_30_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_30_ID  -------------------------------
// SVD Line: 1415

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_30_ID
//    <name> BUF_30_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083E0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_30_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_30_ID = (MDR_CAN2_BUF_30_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_30_DLC  ---------------------------
// SVD Line: 1419

unsigned int MDR_CAN2_BUF_30_DLC __AT (0x400083E4);



// ---------------------------  Field Item: MDR_CAN2_BUF_30_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400083E4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_30_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_30_DLC = (MDR_CAN2_BUF_30_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_30_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400083E4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_30_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_30_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400083E4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_30_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_30_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400083E4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_30_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_30_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400083E4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_30_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_30_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400083E4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_30_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_30_DLC  ------------------------------
// SVD Line: 1419

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_30_DLC
//    <name> BUF_30_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083E4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_30_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_30_DLC = (MDR_CAN2_BUF_30_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_30_DATAL  --------------------------
// SVD Line: 1423

unsigned int MDR_CAN2_BUF_30_DATAL __AT (0x400083E8);



// --------------------------  Field Item: MDR_CAN2_BUF_30_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083E8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_30_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_30_DATAL = (MDR_CAN2_BUF_30_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_30_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083E8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_30_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_30_DATAL = (MDR_CAN2_BUF_30_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_30_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083E8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_30_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_30_DATAL = (MDR_CAN2_BUF_30_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_30_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083E8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_30_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_30_DATAL = (MDR_CAN2_BUF_30_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_30_DATAL  -----------------------------
// SVD Line: 1423

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_30_DATAL
//    <name> BUF_30_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083E8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_30_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_30_DATAL = (MDR_CAN2_BUF_30_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_30_DATAH  --------------------------
// SVD Line: 1427

unsigned int MDR_CAN2_BUF_30_DATAH __AT (0x400083EC);



// --------------------------  Field Item: MDR_CAN2_BUF_30_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083EC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_30_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_30_DATAH = (MDR_CAN2_BUF_30_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_30_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083EC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_30_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_30_DATAH = (MDR_CAN2_BUF_30_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_30_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083EC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_30_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_30_DATAH = (MDR_CAN2_BUF_30_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_30_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083EC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_30_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_30_DATAH = (MDR_CAN2_BUF_30_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_30_DATAH  -----------------------------
// SVD Line: 1427

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_30_DATAH
//    <name> BUF_30_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083EC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_30_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_30_DATAH = (MDR_CAN2_BUF_30_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_31_ID  ---------------------------
// SVD Line: 1431

unsigned int MDR_CAN2_BUF_31_ID __AT (0x400083F0);



// ---------------------------  Field Item: MDR_CAN2_BUF_31_ID_EID  -------------------------------
// SVD Line: 820

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400083F0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_31_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_31_ID = (MDR_CAN2_BUF_31_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_31_ID_SID  -------------------------------
// SVD Line: 826

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400083F0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_31_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_31_ID = (MDR_CAN2_BUF_31_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_31_ID  -------------------------------
// SVD Line: 1431

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_31_ID
//    <name> BUF_31_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083F0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_31_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_31_ID = (MDR_CAN2_BUF_31_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_31_DLC  ---------------------------
// SVD Line: 1435

unsigned int MDR_CAN2_BUF_31_DLC __AT (0x400083F4);



// ---------------------------  Field Item: MDR_CAN2_BUF_31_DLC_DLC  ------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400083F4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_31_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_31_DLC = (MDR_CAN2_BUF_31_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_31_DLC_RTR  ------------------------------
// SVD Line: 849

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400083F4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_31_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_31_DLC_R1  -------------------------------
// SVD Line: 855

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400083F4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_31_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_31_DLC_R0  -------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400083F4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_31_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_31_DLC_SSR  ------------------------------
// SVD Line: 867

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400083F4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_31_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_31_DLC_IDE  ------------------------------
// SVD Line: 873

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400083F4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_31_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_31_DLC  ------------------------------
// SVD Line: 1435

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_31_DLC
//    <name> BUF_31_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083F4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_31_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_31_DLC = (MDR_CAN2_BUF_31_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_31_DATAL  --------------------------
// SVD Line: 1439

unsigned int MDR_CAN2_BUF_31_DATAL __AT (0x400083F8);



// --------------------------  Field Item: MDR_CAN2_BUF_31_DATAL_DB0  -----------------------------
// SVD Line: 890

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083F8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_31_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_31_DATAL = (MDR_CAN2_BUF_31_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_31_DATAL_DB1  -----------------------------
// SVD Line: 896

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083F8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_31_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_31_DATAL = (MDR_CAN2_BUF_31_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_31_DATAL_DB2  -----------------------------
// SVD Line: 902

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083F8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_31_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_31_DATAL = (MDR_CAN2_BUF_31_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_31_DATAL_DB3  -----------------------------
// SVD Line: 908

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083F8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_31_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_31_DATAL = (MDR_CAN2_BUF_31_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_31_DATAL  -----------------------------
// SVD Line: 1439

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_31_DATAL
//    <name> BUF_31_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083F8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_31_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_31_DATAL = (MDR_CAN2_BUF_31_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_31_DATAH  --------------------------
// SVD Line: 1443

unsigned int MDR_CAN2_BUF_31_DATAH __AT (0x400083FC);



// --------------------------  Field Item: MDR_CAN2_BUF_31_DATAH_DB4  -----------------------------
// SVD Line: 925

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083FC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_31_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_31_DATAH = (MDR_CAN2_BUF_31_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_31_DATAH_DB5  -----------------------------
// SVD Line: 931

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083FC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_31_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_31_DATAH = (MDR_CAN2_BUF_31_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_31_DATAH_DB6  -----------------------------
// SVD Line: 937

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083FC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_31_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_31_DATAH = (MDR_CAN2_BUF_31_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_31_DATAH_DB7  -----------------------------
// SVD Line: 943

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083FC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_31_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_31_DATAH = (MDR_CAN2_BUF_31_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_31_DATAH  -----------------------------
// SVD Line: 1443

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_31_DATAH
//    <name> BUF_31_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083FC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_31_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_31_DATAH = (MDR_CAN2_BUF_31_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAH_DB7 </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER00_MASK  -----------------------
// SVD Line: 1447

unsigned int MDR_CAN2_BUF_FILTER00_MASK __AT (0x40008500);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER00_MASK  ---------------------------
// SVD Line: 1447

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER00_MASK
//    <name> BUF_FILTER00_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008500) BUF_FILTER00_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER00_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER00_MASK = (MDR_CAN2_BUF_FILTER00_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER00_FILTER  ----------------------
// SVD Line: 1455

unsigned int MDR_CAN2_BUF_FILTER00_FILTER __AT (0x40008504);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER00_FILTER  --------------------------
// SVD Line: 1455

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER00_FILTER
//    <name> BUF_FILTER00_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40008504) BUF_FILTER00_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER00_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER00_FILTER = (MDR_CAN2_BUF_FILTER00_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER01_MASK  -----------------------
// SVD Line: 1463

unsigned int MDR_CAN2_BUF_FILTER01_MASK __AT (0x40008508);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER01_MASK  ---------------------------
// SVD Line: 1463

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER01_MASK
//    <name> BUF_FILTER01_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008508) BUF_FILTER01_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER01_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER01_MASK = (MDR_CAN2_BUF_FILTER01_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER01_FILTER  ----------------------
// SVD Line: 1467

unsigned int MDR_CAN2_BUF_FILTER01_FILTER __AT (0x4000850C);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER01_FILTER  --------------------------
// SVD Line: 1467

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER01_FILTER
//    <name> BUF_FILTER01_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000850C) BUF_FILTER01_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER01_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER01_FILTER = (MDR_CAN2_BUF_FILTER01_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER02_MASK  -----------------------
// SVD Line: 1471

unsigned int MDR_CAN2_BUF_FILTER02_MASK __AT (0x40008510);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER02_MASK  ---------------------------
// SVD Line: 1471

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER02_MASK
//    <name> BUF_FILTER02_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008510) BUF_FILTER02_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER02_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER02_MASK = (MDR_CAN2_BUF_FILTER02_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER02_FILTER  ----------------------
// SVD Line: 1475

unsigned int MDR_CAN2_BUF_FILTER02_FILTER __AT (0x40008514);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER02_FILTER  --------------------------
// SVD Line: 1475

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER02_FILTER
//    <name> BUF_FILTER02_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40008514) BUF_FILTER02_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER02_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER02_FILTER = (MDR_CAN2_BUF_FILTER02_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER03_MASK  -----------------------
// SVD Line: 1479

unsigned int MDR_CAN2_BUF_FILTER03_MASK __AT (0x40008518);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER03_MASK  ---------------------------
// SVD Line: 1479

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER03_MASK
//    <name> BUF_FILTER03_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008518) BUF_FILTER03_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER03_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER03_MASK = (MDR_CAN2_BUF_FILTER03_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER03_FILTER  ----------------------
// SVD Line: 1483

unsigned int MDR_CAN2_BUF_FILTER03_FILTER __AT (0x4000851C);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER03_FILTER  --------------------------
// SVD Line: 1483

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER03_FILTER
//    <name> BUF_FILTER03_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000851C) BUF_FILTER03_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER03_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER03_FILTER = (MDR_CAN2_BUF_FILTER03_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER04_MASK  -----------------------
// SVD Line: 1487

unsigned int MDR_CAN2_BUF_FILTER04_MASK __AT (0x40008520);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER04_MASK  ---------------------------
// SVD Line: 1487

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER04_MASK
//    <name> BUF_FILTER04_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008520) BUF_FILTER04_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER04_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER04_MASK = (MDR_CAN2_BUF_FILTER04_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER04_FILTER  ----------------------
// SVD Line: 1491

unsigned int MDR_CAN2_BUF_FILTER04_FILTER __AT (0x40008524);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER04_FILTER  --------------------------
// SVD Line: 1491

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER04_FILTER
//    <name> BUF_FILTER04_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40008524) BUF_FILTER04_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER04_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER04_FILTER = (MDR_CAN2_BUF_FILTER04_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER05_MASK  -----------------------
// SVD Line: 1495

unsigned int MDR_CAN2_BUF_FILTER05_MASK __AT (0x40008528);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER05_MASK  ---------------------------
// SVD Line: 1495

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER05_MASK
//    <name> BUF_FILTER05_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008528) BUF_FILTER05_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER05_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER05_MASK = (MDR_CAN2_BUF_FILTER05_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER05_FILTER  ----------------------
// SVD Line: 1499

unsigned int MDR_CAN2_BUF_FILTER05_FILTER __AT (0x4000852C);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER05_FILTER  --------------------------
// SVD Line: 1499

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER05_FILTER
//    <name> BUF_FILTER05_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000852C) BUF_FILTER05_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER05_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER05_FILTER = (MDR_CAN2_BUF_FILTER05_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER06_MASK  -----------------------
// SVD Line: 1503

unsigned int MDR_CAN2_BUF_FILTER06_MASK __AT (0x40008530);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER06_MASK  ---------------------------
// SVD Line: 1503

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER06_MASK
//    <name> BUF_FILTER06_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008530) BUF_FILTER06_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER06_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER06_MASK = (MDR_CAN2_BUF_FILTER06_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER06_FILTER  ----------------------
// SVD Line: 1507

unsigned int MDR_CAN2_BUF_FILTER06_FILTER __AT (0x40008534);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER06_FILTER  --------------------------
// SVD Line: 1507

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER06_FILTER
//    <name> BUF_FILTER06_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40008534) BUF_FILTER06_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER06_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER06_FILTER = (MDR_CAN2_BUF_FILTER06_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER07_MASK  -----------------------
// SVD Line: 1511

unsigned int MDR_CAN2_BUF_FILTER07_MASK __AT (0x40008538);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER07_MASK  ---------------------------
// SVD Line: 1511

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER07_MASK
//    <name> BUF_FILTER07_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008538) BUF_FILTER07_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER07_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER07_MASK = (MDR_CAN2_BUF_FILTER07_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER07_FILTER  ----------------------
// SVD Line: 1515

unsigned int MDR_CAN2_BUF_FILTER07_FILTER __AT (0x4000853C);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER07_FILTER  --------------------------
// SVD Line: 1515

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER07_FILTER
//    <name> BUF_FILTER07_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000853C) BUF_FILTER07_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER07_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER07_FILTER = (MDR_CAN2_BUF_FILTER07_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER08_MASK  -----------------------
// SVD Line: 1519

unsigned int MDR_CAN2_BUF_FILTER08_MASK __AT (0x40008540);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER08_MASK  ---------------------------
// SVD Line: 1519

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER08_MASK
//    <name> BUF_FILTER08_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008540) BUF_FILTER08_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER08_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER08_MASK = (MDR_CAN2_BUF_FILTER08_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER08_FILTER  ----------------------
// SVD Line: 1523

unsigned int MDR_CAN2_BUF_FILTER08_FILTER __AT (0x40008544);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER08_FILTER  --------------------------
// SVD Line: 1523

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER08_FILTER
//    <name> BUF_FILTER08_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40008544) BUF_FILTER08_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER08_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER08_FILTER = (MDR_CAN2_BUF_FILTER08_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER09_MASK  -----------------------
// SVD Line: 1527

unsigned int MDR_CAN2_BUF_FILTER09_MASK __AT (0x40008548);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER09_MASK  ---------------------------
// SVD Line: 1527

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER09_MASK
//    <name> BUF_FILTER09_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008548) BUF_FILTER09_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER09_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER09_MASK = (MDR_CAN2_BUF_FILTER09_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER09_FILTER  ----------------------
// SVD Line: 1531

unsigned int MDR_CAN2_BUF_FILTER09_FILTER __AT (0x4000854C);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER09_FILTER  --------------------------
// SVD Line: 1531

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER09_FILTER
//    <name> BUF_FILTER09_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000854C) BUF_FILTER09_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER09_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER09_FILTER = (MDR_CAN2_BUF_FILTER09_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER10_MASK  -----------------------
// SVD Line: 1535

unsigned int MDR_CAN2_BUF_FILTER10_MASK __AT (0x40008550);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER10_MASK  ---------------------------
// SVD Line: 1535

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER10_MASK
//    <name> BUF_FILTER10_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008550) BUF_FILTER10_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER10_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER10_MASK = (MDR_CAN2_BUF_FILTER10_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER10_FILTER  ----------------------
// SVD Line: 1539

unsigned int MDR_CAN2_BUF_FILTER10_FILTER __AT (0x40008554);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER10_FILTER  --------------------------
// SVD Line: 1539

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER10_FILTER
//    <name> BUF_FILTER10_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40008554) BUF_FILTER10_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER10_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER10_FILTER = (MDR_CAN2_BUF_FILTER10_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER11_MASK  -----------------------
// SVD Line: 1543

unsigned int MDR_CAN2_BUF_FILTER11_MASK __AT (0x40008558);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER11_MASK  ---------------------------
// SVD Line: 1543

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER11_MASK
//    <name> BUF_FILTER11_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008558) BUF_FILTER11_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER11_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER11_MASK = (MDR_CAN2_BUF_FILTER11_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER11_FILTER  ----------------------
// SVD Line: 1547

unsigned int MDR_CAN2_BUF_FILTER11_FILTER __AT (0x4000855C);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER11_FILTER  --------------------------
// SVD Line: 1547

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER11_FILTER
//    <name> BUF_FILTER11_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000855C) BUF_FILTER11_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER11_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER11_FILTER = (MDR_CAN2_BUF_FILTER11_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER12_MASK  -----------------------
// SVD Line: 1551

unsigned int MDR_CAN2_BUF_FILTER12_MASK __AT (0x40008560);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER12_MASK  ---------------------------
// SVD Line: 1551

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER12_MASK
//    <name> BUF_FILTER12_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008560) BUF_FILTER12_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER12_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER12_MASK = (MDR_CAN2_BUF_FILTER12_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER12_FILTER  ----------------------
// SVD Line: 1555

unsigned int MDR_CAN2_BUF_FILTER12_FILTER __AT (0x40008564);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER12_FILTER  --------------------------
// SVD Line: 1555

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER12_FILTER
//    <name> BUF_FILTER12_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40008564) BUF_FILTER12_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER12_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER12_FILTER = (MDR_CAN2_BUF_FILTER12_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER13_MASK  -----------------------
// SVD Line: 1559

unsigned int MDR_CAN2_BUF_FILTER13_MASK __AT (0x40008568);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER13_MASK  ---------------------------
// SVD Line: 1559

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER13_MASK
//    <name> BUF_FILTER13_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008568) BUF_FILTER13_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER13_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER13_MASK = (MDR_CAN2_BUF_FILTER13_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER13_FILTER  ----------------------
// SVD Line: 1563

unsigned int MDR_CAN2_BUF_FILTER13_FILTER __AT (0x4000856C);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER13_FILTER  --------------------------
// SVD Line: 1563

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER13_FILTER
//    <name> BUF_FILTER13_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000856C) BUF_FILTER13_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER13_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER13_FILTER = (MDR_CAN2_BUF_FILTER13_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER14_MASK  -----------------------
// SVD Line: 1567

unsigned int MDR_CAN2_BUF_FILTER14_MASK __AT (0x40008570);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER14_MASK  ---------------------------
// SVD Line: 1567

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER14_MASK
//    <name> BUF_FILTER14_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008570) BUF_FILTER14_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER14_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER14_MASK = (MDR_CAN2_BUF_FILTER14_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER14_FILTER  ----------------------
// SVD Line: 1571

unsigned int MDR_CAN2_BUF_FILTER14_FILTER __AT (0x40008574);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER14_FILTER  --------------------------
// SVD Line: 1571

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER14_FILTER
//    <name> BUF_FILTER14_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40008574) BUF_FILTER14_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER14_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER14_FILTER = (MDR_CAN2_BUF_FILTER14_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER15_MASK  -----------------------
// SVD Line: 1575

unsigned int MDR_CAN2_BUF_FILTER15_MASK __AT (0x40008578);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER15_MASK  ---------------------------
// SVD Line: 1575

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER15_MASK
//    <name> BUF_FILTER15_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008578) BUF_FILTER15_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER15_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER15_MASK = (MDR_CAN2_BUF_FILTER15_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER15_FILTER  ----------------------
// SVD Line: 1579

unsigned int MDR_CAN2_BUF_FILTER15_FILTER __AT (0x4000857C);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER15_FILTER  --------------------------
// SVD Line: 1579

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER15_FILTER
//    <name> BUF_FILTER15_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000857C) BUF_FILTER15_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER15_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER15_FILTER = (MDR_CAN2_BUF_FILTER15_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER16_MASK  -----------------------
// SVD Line: 1583

unsigned int MDR_CAN2_BUF_FILTER16_MASK __AT (0x40008580);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER16_MASK  ---------------------------
// SVD Line: 1583

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER16_MASK
//    <name> BUF_FILTER16_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008580) BUF_FILTER16_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER16_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER16_MASK = (MDR_CAN2_BUF_FILTER16_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER16_FILTER  ----------------------
// SVD Line: 1587

unsigned int MDR_CAN2_BUF_FILTER16_FILTER __AT (0x40008584);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER16_FILTER  --------------------------
// SVD Line: 1587

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER16_FILTER
//    <name> BUF_FILTER16_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40008584) BUF_FILTER16_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER16_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER16_FILTER = (MDR_CAN2_BUF_FILTER16_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER17_MASK  -----------------------
// SVD Line: 1591

unsigned int MDR_CAN2_BUF_FILTER17_MASK __AT (0x40008588);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER17_MASK  ---------------------------
// SVD Line: 1591

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER17_MASK
//    <name> BUF_FILTER17_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008588) BUF_FILTER17_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER17_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER17_MASK = (MDR_CAN2_BUF_FILTER17_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER17_FILTER  ----------------------
// SVD Line: 1595

unsigned int MDR_CAN2_BUF_FILTER17_FILTER __AT (0x4000858C);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER17_FILTER  --------------------------
// SVD Line: 1595

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER17_FILTER
//    <name> BUF_FILTER17_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000858C) BUF_FILTER17_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER17_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER17_FILTER = (MDR_CAN2_BUF_FILTER17_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER18_MASK  -----------------------
// SVD Line: 1599

unsigned int MDR_CAN2_BUF_FILTER18_MASK __AT (0x40008590);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER18_MASK  ---------------------------
// SVD Line: 1599

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER18_MASK
//    <name> BUF_FILTER18_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008590) BUF_FILTER18_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER18_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER18_MASK = (MDR_CAN2_BUF_FILTER18_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER18_FILTER  ----------------------
// SVD Line: 1603

unsigned int MDR_CAN2_BUF_FILTER18_FILTER __AT (0x40008594);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER18_FILTER  --------------------------
// SVD Line: 1603

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER18_FILTER
//    <name> BUF_FILTER18_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40008594) BUF_FILTER18_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER18_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER18_FILTER = (MDR_CAN2_BUF_FILTER18_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER19_MASK  -----------------------
// SVD Line: 1607

unsigned int MDR_CAN2_BUF_FILTER19_MASK __AT (0x40008598);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER19_MASK  ---------------------------
// SVD Line: 1607

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER19_MASK
//    <name> BUF_FILTER19_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008598) BUF_FILTER19_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER19_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER19_MASK = (MDR_CAN2_BUF_FILTER19_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER19_FILTER  ----------------------
// SVD Line: 1611

unsigned int MDR_CAN2_BUF_FILTER19_FILTER __AT (0x4000859C);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER19_FILTER  --------------------------
// SVD Line: 1611

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER19_FILTER
//    <name> BUF_FILTER19_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000859C) BUF_FILTER19_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER19_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER19_FILTER = (MDR_CAN2_BUF_FILTER19_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER20_MASK  -----------------------
// SVD Line: 1615

unsigned int MDR_CAN2_BUF_FILTER20_MASK __AT (0x400085A0);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER20_MASK  ---------------------------
// SVD Line: 1615

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER20_MASK
//    <name> BUF_FILTER20_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085A0) BUF_FILTER20_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER20_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER20_MASK = (MDR_CAN2_BUF_FILTER20_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER20_FILTER  ----------------------
// SVD Line: 1619

unsigned int MDR_CAN2_BUF_FILTER20_FILTER __AT (0x400085A4);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER20_FILTER  --------------------------
// SVD Line: 1619

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER20_FILTER
//    <name> BUF_FILTER20_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085A4) BUF_FILTER20_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER20_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER20_FILTER = (MDR_CAN2_BUF_FILTER20_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER21_MASK  -----------------------
// SVD Line: 1623

unsigned int MDR_CAN2_BUF_FILTER21_MASK __AT (0x400085A8);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER21_MASK  ---------------------------
// SVD Line: 1623

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER21_MASK
//    <name> BUF_FILTER21_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085A8) BUF_FILTER21_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER21_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER21_MASK = (MDR_CAN2_BUF_FILTER21_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER21_FILTER  ----------------------
// SVD Line: 1627

unsigned int MDR_CAN2_BUF_FILTER21_FILTER __AT (0x400085AC);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER21_FILTER  --------------------------
// SVD Line: 1627

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER21_FILTER
//    <name> BUF_FILTER21_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085AC) BUF_FILTER21_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER21_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER21_FILTER = (MDR_CAN2_BUF_FILTER21_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER22_MASK  -----------------------
// SVD Line: 1631

unsigned int MDR_CAN2_BUF_FILTER22_MASK __AT (0x400085B0);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER22_MASK  ---------------------------
// SVD Line: 1631

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER22_MASK
//    <name> BUF_FILTER22_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085B0) BUF_FILTER22_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER22_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER22_MASK = (MDR_CAN2_BUF_FILTER22_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER22_FILTER  ----------------------
// SVD Line: 1635

unsigned int MDR_CAN2_BUF_FILTER22_FILTER __AT (0x400085B4);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER22_FILTER  --------------------------
// SVD Line: 1635

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER22_FILTER
//    <name> BUF_FILTER22_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085B4) BUF_FILTER22_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER22_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER22_FILTER = (MDR_CAN2_BUF_FILTER22_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER23_MASK  -----------------------
// SVD Line: 1639

unsigned int MDR_CAN2_BUF_FILTER23_MASK __AT (0x400085B8);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER23_MASK  ---------------------------
// SVD Line: 1639

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER23_MASK
//    <name> BUF_FILTER23_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085B8) BUF_FILTER23_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER23_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER23_MASK = (MDR_CAN2_BUF_FILTER23_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER23_FILTER  ----------------------
// SVD Line: 1643

unsigned int MDR_CAN2_BUF_FILTER23_FILTER __AT (0x400085BC);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER23_FILTER  --------------------------
// SVD Line: 1643

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER23_FILTER
//    <name> BUF_FILTER23_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085BC) BUF_FILTER23_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER23_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER23_FILTER = (MDR_CAN2_BUF_FILTER23_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER24_MASK  -----------------------
// SVD Line: 1647

unsigned int MDR_CAN2_BUF_FILTER24_MASK __AT (0x400085C0);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER24_MASK  ---------------------------
// SVD Line: 1647

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER24_MASK
//    <name> BUF_FILTER24_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085C0) BUF_FILTER24_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER24_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER24_MASK = (MDR_CAN2_BUF_FILTER24_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER24_FILTER  ----------------------
// SVD Line: 1651

unsigned int MDR_CAN2_BUF_FILTER24_FILTER __AT (0x400085C4);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER24_FILTER  --------------------------
// SVD Line: 1651

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER24_FILTER
//    <name> BUF_FILTER24_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085C4) BUF_FILTER24_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER24_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER24_FILTER = (MDR_CAN2_BUF_FILTER24_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER25_MASK  -----------------------
// SVD Line: 1655

unsigned int MDR_CAN2_BUF_FILTER25_MASK __AT (0x400085C8);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER25_MASK  ---------------------------
// SVD Line: 1655

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER25_MASK
//    <name> BUF_FILTER25_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085C8) BUF_FILTER25_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER25_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER25_MASK = (MDR_CAN2_BUF_FILTER25_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER25_FILTER  ----------------------
// SVD Line: 1659

unsigned int MDR_CAN2_BUF_FILTER25_FILTER __AT (0x400085CC);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER25_FILTER  --------------------------
// SVD Line: 1659

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER25_FILTER
//    <name> BUF_FILTER25_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085CC) BUF_FILTER25_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER25_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER25_FILTER = (MDR_CAN2_BUF_FILTER25_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER26_MASK  -----------------------
// SVD Line: 1663

unsigned int MDR_CAN2_BUF_FILTER26_MASK __AT (0x400085D0);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER26_MASK  ---------------------------
// SVD Line: 1663

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER26_MASK
//    <name> BUF_FILTER26_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085D0) BUF_FILTER26_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER26_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER26_MASK = (MDR_CAN2_BUF_FILTER26_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER26_FILTER  ----------------------
// SVD Line: 1667

unsigned int MDR_CAN2_BUF_FILTER26_FILTER __AT (0x400085D4);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER26_FILTER  --------------------------
// SVD Line: 1667

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER26_FILTER
//    <name> BUF_FILTER26_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085D4) BUF_FILTER26_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER26_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER26_FILTER = (MDR_CAN2_BUF_FILTER26_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER27_MASK  -----------------------
// SVD Line: 1671

unsigned int MDR_CAN2_BUF_FILTER27_MASK __AT (0x400085D8);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER27_MASK  ---------------------------
// SVD Line: 1671

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER27_MASK
//    <name> BUF_FILTER27_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085D8) BUF_FILTER27_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER27_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER27_MASK = (MDR_CAN2_BUF_FILTER27_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER27_FILTER  ----------------------
// SVD Line: 1675

unsigned int MDR_CAN2_BUF_FILTER27_FILTER __AT (0x400085DC);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER27_FILTER  --------------------------
// SVD Line: 1675

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER27_FILTER
//    <name> BUF_FILTER27_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085DC) BUF_FILTER27_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER27_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER27_FILTER = (MDR_CAN2_BUF_FILTER27_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER28_MASK  -----------------------
// SVD Line: 1679

unsigned int MDR_CAN2_BUF_FILTER28_MASK __AT (0x400085E0);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER28_MASK  ---------------------------
// SVD Line: 1679

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER28_MASK
//    <name> BUF_FILTER28_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085E0) BUF_FILTER28_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER28_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER28_MASK = (MDR_CAN2_BUF_FILTER28_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER28_FILTER  ----------------------
// SVD Line: 1683

unsigned int MDR_CAN2_BUF_FILTER28_FILTER __AT (0x400085E4);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER28_FILTER  --------------------------
// SVD Line: 1683

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER28_FILTER
//    <name> BUF_FILTER28_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085E4) BUF_FILTER28_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER28_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER28_FILTER = (MDR_CAN2_BUF_FILTER28_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER29_MASK  -----------------------
// SVD Line: 1687

unsigned int MDR_CAN2_BUF_FILTER29_MASK __AT (0x400085E8);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER29_MASK  ---------------------------
// SVD Line: 1687

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER29_MASK
//    <name> BUF_FILTER29_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085E8) BUF_FILTER29_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER29_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER29_MASK = (MDR_CAN2_BUF_FILTER29_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER29_FILTER  ----------------------
// SVD Line: 1691

unsigned int MDR_CAN2_BUF_FILTER29_FILTER __AT (0x400085EC);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER29_FILTER  --------------------------
// SVD Line: 1691

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER29_FILTER
//    <name> BUF_FILTER29_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085EC) BUF_FILTER29_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER29_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER29_FILTER = (MDR_CAN2_BUF_FILTER29_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER30_MASK  -----------------------
// SVD Line: 1695

unsigned int MDR_CAN2_BUF_FILTER30_MASK __AT (0x400085F0);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER30_MASK  ---------------------------
// SVD Line: 1695

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER30_MASK
//    <name> BUF_FILTER30_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085F0) BUF_FILTER30_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER30_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER30_MASK = (MDR_CAN2_BUF_FILTER30_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER30_FILTER  ----------------------
// SVD Line: 1699

unsigned int MDR_CAN2_BUF_FILTER30_FILTER __AT (0x400085F4);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER30_FILTER  --------------------------
// SVD Line: 1699

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER30_FILTER
//    <name> BUF_FILTER30_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085F4) BUF_FILTER30_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER30_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER30_FILTER = (MDR_CAN2_BUF_FILTER30_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER31_MASK  -----------------------
// SVD Line: 1703

unsigned int MDR_CAN2_BUF_FILTER31_MASK __AT (0x400085F8);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER31_MASK  ---------------------------
// SVD Line: 1703

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER31_MASK
//    <name> BUF_FILTER31_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085F8) BUF_FILTER31_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER31_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER31_MASK = (MDR_CAN2_BUF_FILTER31_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER31_FILTER  ----------------------
// SVD Line: 1707

unsigned int MDR_CAN2_BUF_FILTER31_FILTER __AT (0x400085FC);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER31_FILTER  --------------------------
// SVD Line: 1707

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER31_FILTER
//    <name> BUF_FILTER31_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085FC) BUF_FILTER31_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER31_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER31_FILTER = (MDR_CAN2_BUF_FILTER31_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Peripheral View: MDR_CAN2  -----------------------------------
// SVD Line: 1713

//  <view> MDR_CAN2
//    <name> MDR_CAN2 </name>
//    <item> SFDITEM_REG__MDR_CAN2_CONTROL </item>
//    <item> SFDITEM_REG__MDR_CAN2_STATUS </item>
//    <item> SFDITEM_REG__MDR_CAN2_BITTMNG </item>
//    <item> SFDITEM_REG__MDR_CAN2_INT_EN </item>
//    <item> SFDITEM_REG__MDR_CAN2_OVER </item>
//    <item> SFDITEM_REG__MDR_CAN2_RXID </item>
//    <item> SFDITEM_REG__MDR_CAN2_RXDLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_RXDATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_RXDATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_TXID </item>
//    <item> SFDITEM_REG__MDR_CAN2_TXDLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON00 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON01 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON02 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON03 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON04 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON05 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON06 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON07 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON08 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON09 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON10 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON11 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON12 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON13 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON14 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON15 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON16 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON17 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON18 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON19 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON20 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON21 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON22 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON23 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON24 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON25 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON26 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON27 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON28 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON29 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON30 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON31 </item>
//    <item> SFDITEM_REG__MDR_CAN2_INT_RX </item>
//    <item> SFDITEM_REG__MDR_CAN2_RX </item>
//    <item> SFDITEM_REG__MDR_CAN2_INT_TX </item>
//    <item> SFDITEM_REG__MDR_CAN2_TX </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_00_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_00_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_00_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_00_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_01_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_01_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_01_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_01_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_02_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_02_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_02_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_02_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_03_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_03_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_03_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_03_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_04_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_04_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_04_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_04_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_05_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_05_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_05_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_05_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_06_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_06_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_06_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_06_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_07_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_07_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_07_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_07_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_08_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_08_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_08_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_08_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_09_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_09_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_09_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_09_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_10_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_10_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_10_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_10_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_11_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_11_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_11_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_11_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_12_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_12_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_12_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_12_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_13_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_13_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_13_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_13_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_14_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_14_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_14_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_14_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_15_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_15_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_15_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_15_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_16_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_16_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_16_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_16_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_17_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_17_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_17_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_17_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_18_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_18_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_18_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_18_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_19_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_19_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_19_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_19_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_20_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_20_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_20_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_20_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_21_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_21_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_21_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_21_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_22_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_22_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_22_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_22_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_23_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_23_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_23_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_23_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_24_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_24_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_24_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_24_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_25_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_25_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_25_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_25_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_26_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_26_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_26_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_26_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_27_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_27_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_27_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_27_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_28_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_28_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_28_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_28_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_29_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_29_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_29_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_29_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_30_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_30_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_30_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_30_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_31_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_31_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_31_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_31_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER00_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER00_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER01_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER01_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER02_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER02_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER03_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER03_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER04_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER04_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER05_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER05_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER06_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER06_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER07_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER07_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER08_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER08_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER09_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER09_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER10_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER10_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER11_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER11_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER12_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER12_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER13_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER13_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER14_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER14_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER15_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER15_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER16_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER16_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER17_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER17_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER18_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER18_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER19_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER19_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER20_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER20_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER21_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER21_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER22_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER22_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER23_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER23_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER24_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER24_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER25_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER25_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER26_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER26_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER27_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER27_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER28_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER28_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER29_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER29_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER30_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER30_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER31_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER31_FILTER </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_USB_HTXC  ------------------------------
// SVD Line: 1743

unsigned int MDR_USB_HTXC __AT (0x40010000);



// ------------------------------  Field Item: MDR_USB_HTXC_TREQ  ---------------------------------
// SVD Line: 1752

//  <item> SFDITEM_FIELD__MDR_USB_HTXC_TREQ
//    <name> TREQ </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010000) TREQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HTXC ) </loc>
//      <o.0..0> TREQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_USB_HTXC_SOFS  ---------------------------------
// SVD Line: 1758

//  <item> SFDITEM_FIELD__MDR_USB_HTXC_SOFS
//    <name> SOFS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010000) SOFS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HTXC ) </loc>
//      <o.1..1> SOFS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_USB_HTXC_PREEN  ---------------------------------
// SVD Line: 1764

//  <item> SFDITEM_FIELD__MDR_USB_HTXC_PREEN
//    <name> PREEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010000) PREEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HTXC ) </loc>
//      <o.2..2> PREEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_USB_HTXC_ISOEN  ---------------------------------
// SVD Line: 1770

//  <item> SFDITEM_FIELD__MDR_USB_HTXC_ISOEN
//    <name> ISOEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010000) ISOEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HTXC ) </loc>
//      <o.3..3> ISOEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HTXC  ----------------------------------
// SVD Line: 1743

//  <rtree> SFDITEM_REG__MDR_USB_HTXC
//    <name> HTXC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010000) USB HTXC Register </i>
//    <loc> ( (unsigned int)((MDR_USB_HTXC >> 0) & 0xFFFFFFFF), ((MDR_USB_HTXC = (MDR_USB_HTXC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HTXC_TREQ </item>
//    <item> SFDITEM_FIELD__MDR_USB_HTXC_SOFS </item>
//    <item> SFDITEM_FIELD__MDR_USB_HTXC_PREEN </item>
//    <item> SFDITEM_FIELD__MDR_USB_HTXC_ISOEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HTXT  ------------------------------
// SVD Line: 1778

unsigned int MDR_USB_HTXT __AT (0x40010004);



// -----------------------------  Field Item: MDR_USB_HTXT_TTYPE  ---------------------------------
// SVD Line: 1787

//  <item> SFDITEM_FIELD__MDR_USB_HTXT_TTYPE
//    <name> TTYPE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010004) TTYPE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HTXT >> 0) & 0x3), ((MDR_USB_HTXT = (MDR_USB_HTXT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HTXT  ----------------------------------
// SVD Line: 1778

//  <rtree> SFDITEM_REG__MDR_USB_HTXT
//    <name> HTXT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010004) USB HTXT Register </i>
//    <loc> ( (unsigned int)((MDR_USB_HTXT >> 0) & 0xFFFFFFFF), ((MDR_USB_HTXT = (MDR_USB_HTXT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HTXT_TTYPE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_HTXLC  ------------------------------
// SVD Line: 1795

unsigned int MDR_USB_HTXLC __AT (0x40010008);



// -----------------------------  Field Item: MDR_USB_HTXLC_TXLC  ---------------------------------
// SVD Line: 1804

//  <item> SFDITEM_FIELD__MDR_USB_HTXLC_TXLC
//    <name> TXLC </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010008) TXLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HTXLC >> 0) & 0x3), ((MDR_USB_HTXLC = (MDR_USB_HTXLC & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_USB_HTXLC_DC  ----------------------------------
// SVD Line: 1810

//  <item> SFDITEM_FIELD__MDR_USB_HTXLC_DC
//    <name> DC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010008) DC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HTXLC ) </loc>
//      <o.2..2> DC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_USB_HTXLC_FSPL  ---------------------------------
// SVD Line: 1816

//  <item> SFDITEM_FIELD__MDR_USB_HTXLC_FSPL
//    <name> FSPL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010008) FSPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HTXLC ) </loc>
//      <o.3..3> FSPL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_USB_HTXLC_FSLR  ---------------------------------
// SVD Line: 1822

//  <item> SFDITEM_FIELD__MDR_USB_HTXLC_FSLR
//    <name> FSLR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010008) FSLR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HTXLC ) </loc>
//      <o.4..4> FSLR
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HTXLC  ---------------------------------
// SVD Line: 1795

//  <rtree> SFDITEM_REG__MDR_USB_HTXLC
//    <name> HTXLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010008) USB HTXLC Register </i>
//    <loc> ( (unsigned int)((MDR_USB_HTXLC >> 0) & 0xFFFFFFFF), ((MDR_USB_HTXLC = (MDR_USB_HTXLC & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HTXLC_TXLC </item>
//    <item> SFDITEM_FIELD__MDR_USB_HTXLC_DC </item>
//    <item> SFDITEM_FIELD__MDR_USB_HTXLC_FSPL </item>
//    <item> SFDITEM_FIELD__MDR_USB_HTXLC_FSLR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_HTXSE  ------------------------------
// SVD Line: 1830

unsigned int MDR_USB_HTXSE __AT (0x4001000C);



// -----------------------------  Field Item: MDR_USB_HTXSE_SOFEN  --------------------------------
// SVD Line: 1838

//  <item> SFDITEM_FIELD__MDR_USB_HTXSE_SOFEN
//    <name> SOFEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001000C) SOFEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HTXSE ) </loc>
//      <o.0..0> SOFEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HTXSE  ---------------------------------
// SVD Line: 1830

//  <rtree> SFDITEM_REG__MDR_USB_HTXSE
//    <name> HTXSE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001000C) HTXSE </i>
//    <loc> ( (unsigned int)((MDR_USB_HTXSE >> 0) & 0xFFFFFFFF), ((MDR_USB_HTXSE = (MDR_USB_HTXSE & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HTXSE_SOFEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HTXA  ------------------------------
// SVD Line: 1846

unsigned int MDR_USB_HTXA __AT (0x40010010);



// ----------------------------  Field Item: MDR_USB_HTXA_DEVADDR  --------------------------------
// SVD Line: 1854

//  <item> SFDITEM_FIELD__MDR_USB_HTXA_DEVADDR
//    <name> DEVADDR </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40010010) DEVADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HTXA >> 0) & 0x7F), ((MDR_USB_HTXA = (MDR_USB_HTXA & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HTXA  ----------------------------------
// SVD Line: 1846

//  <rtree> SFDITEM_REG__MDR_USB_HTXA
//    <name> HTXA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010010) HTXA </i>
//    <loc> ( (unsigned int)((MDR_USB_HTXA >> 0) & 0xFFFFFFFF), ((MDR_USB_HTXA = (MDR_USB_HTXA & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HTXA_DEVADDR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HTXE  ------------------------------
// SVD Line: 1862

unsigned int MDR_USB_HTXE __AT (0x40010014);



// -----------------------------  Field Item: MDR_USB_HTXE_EPADDR  --------------------------------
// SVD Line: 1870

//  <item> SFDITEM_FIELD__MDR_USB_HTXE_EPADDR
//    <name> EPADDR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40010014) EPADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HTXE >> 0) & 0xF), ((MDR_USB_HTXE = (MDR_USB_HTXE & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HTXE  ----------------------------------
// SVD Line: 1862

//  <rtree> SFDITEM_REG__MDR_USB_HTXE
//    <name> HTXE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010014) HTXE </i>
//    <loc> ( (unsigned int)((MDR_USB_HTXE >> 0) & 0xFFFFFFFF), ((MDR_USB_HTXE = (MDR_USB_HTXE & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HTXE_EPADDR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_HFN_L  ------------------------------
// SVD Line: 1878

unsigned int MDR_USB_HFN_L __AT (0x40010018);



// -----------------------------  Field Item: MDR_USB_HFN_L_FNUM  ---------------------------------
// SVD Line: 1886

//  <item> SFDITEM_FIELD__MDR_USB_HFN_L_FNUM
//    <name> FNUM </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010018) FNUM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HFN_L >> 0) & 0xFF), ((MDR_USB_HFN_L = (MDR_USB_HFN_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HFN_L  ---------------------------------
// SVD Line: 1878

//  <rtree> SFDITEM_REG__MDR_USB_HFN_L
//    <name> HFN_L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010018) HFN_L </i>
//    <loc> ( (unsigned int)((MDR_USB_HFN_L >> 0) & 0xFFFFFFFF), ((MDR_USB_HFN_L = (MDR_USB_HFN_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HFN_L_FNUM </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_HFN_H  ------------------------------
// SVD Line: 1894

unsigned int MDR_USB_HFN_H __AT (0x4001001C);



// -----------------------------  Field Item: MDR_USB_HFN_H_FNUM  ---------------------------------
// SVD Line: 1902

//  <item> SFDITEM_FIELD__MDR_USB_HFN_H_FNUM
//    <name> FNUM </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x4001001C) FNUM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HFN_H >> 0) & 0x7), ((MDR_USB_HFN_H = (MDR_USB_HFN_H & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HFN_H  ---------------------------------
// SVD Line: 1894

//  <rtree> SFDITEM_REG__MDR_USB_HFN_H
//    <name> HFN_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001001C) HFN_H </i>
//    <loc> ( (unsigned int)((MDR_USB_HFN_H >> 0) & 0xFFFFFFFF), ((MDR_USB_HFN_H = (MDR_USB_HFN_H & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HFN_H_FNUM </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HIS  -------------------------------
// SVD Line: 1910

unsigned int MDR_USB_HIS __AT (0x40010020);



// ------------------------------  Field Item: MDR_USB_HIS_TDONE  ---------------------------------
// SVD Line: 1919

//  <item> SFDITEM_FIELD__MDR_USB_HIS_TDONE
//    <name> TDONE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010020) TDONE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HIS ) </loc>
//      <o.0..0> TDONE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_USB_HIS_RESUME  ---------------------------------
// SVD Line: 1925

//  <item> SFDITEM_FIELD__MDR_USB_HIS_RESUME
//    <name> RESUME </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010020) RESUME </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HIS ) </loc>
//      <o.1..1> RESUME
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_USB_HIS_CONEV  ---------------------------------
// SVD Line: 1931

//  <item> SFDITEM_FIELD__MDR_USB_HIS_CONEV
//    <name> CONEV </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010020) CONEV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HIS ) </loc>
//      <o.2..2> CONEV
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_USB_HIS_SOFS  ----------------------------------
// SVD Line: 1937

//  <item> SFDITEM_FIELD__MDR_USB_HIS_SOFS
//    <name> SOFS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010020) SOFS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HIS ) </loc>
//      <o.3..3> SOFS
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_USB_HIS  ----------------------------------
// SVD Line: 1910

//  <rtree> SFDITEM_REG__MDR_USB_HIS
//    <name> HIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010020) USB_HIS Register </i>
//    <loc> ( (unsigned int)((MDR_USB_HIS >> 0) & 0xFFFFFFFF), ((MDR_USB_HIS = (MDR_USB_HIS & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HIS_TDONE </item>
//    <item> SFDITEM_FIELD__MDR_USB_HIS_RESUME </item>
//    <item> SFDITEM_FIELD__MDR_USB_HIS_CONEV </item>
//    <item> SFDITEM_FIELD__MDR_USB_HIS_SOFS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HIM  -------------------------------
// SVD Line: 1945

unsigned int MDR_USB_HIM __AT (0x40010024);



// -----------------------------  Field Item: MDR_USB_HIM_TDONEIE  --------------------------------
// SVD Line: 1954

//  <item> SFDITEM_FIELD__MDR_USB_HIM_TDONEIE
//    <name> TDONEIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010024) TDONEIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HIM ) </loc>
//      <o.0..0> TDONEIE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_USB_HIM_RESUMEIE  --------------------------------
// SVD Line: 1960

//  <item> SFDITEM_FIELD__MDR_USB_HIM_RESUMEIE
//    <name> RESUMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010024) RESUMEIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HIM ) </loc>
//      <o.1..1> RESUMEIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_USB_HIM_CONEVIE  --------------------------------
// SVD Line: 1966

//  <item> SFDITEM_FIELD__MDR_USB_HIM_CONEVIE
//    <name> CONEVIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010024) CONEVIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HIM ) </loc>
//      <o.2..2> CONEVIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_USB_HIM_SOFIE  ---------------------------------
// SVD Line: 1972

//  <item> SFDITEM_FIELD__MDR_USB_HIM_SOFIE
//    <name> SOFIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010024) SOFIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HIM ) </loc>
//      <o.3..3> SOFIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_USB_HIM  ----------------------------------
// SVD Line: 1945

//  <rtree> SFDITEM_REG__MDR_USB_HIM
//    <name> HIM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010024) USB_HIM Register </i>
//    <loc> ( (unsigned int)((MDR_USB_HIM >> 0) & 0xFFFFFFFF), ((MDR_USB_HIM = (MDR_USB_HIM & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HIM_TDONEIE </item>
//    <item> SFDITEM_FIELD__MDR_USB_HIM_RESUMEIE </item>
//    <item> SFDITEM_FIELD__MDR_USB_HIM_CONEVIE </item>
//    <item> SFDITEM_FIELD__MDR_USB_HIM_SOFIE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HRXS  ------------------------------
// SVD Line: 1980

unsigned int MDR_USB_HRXS __AT (0x40010028);



// -----------------------------  Field Item: MDR_USB_HRXS_CRCERR  --------------------------------
// SVD Line: 1989

//  <item> SFDITEM_FIELD__MDR_USB_HRXS_CRCERR
//    <name> CRCERR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010028) CRCERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HRXS ) </loc>
//      <o.0..0> CRCERR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_USB_HRXS_BSERR  ---------------------------------
// SVD Line: 1995

//  <item> SFDITEM_FIELD__MDR_USB_HRXS_BSERR
//    <name> BSERR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010028) BSERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HRXS ) </loc>
//      <o.1..1> BSERR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_USB_HRXS_RXOF  ---------------------------------
// SVD Line: 2001

//  <item> SFDITEM_FIELD__MDR_USB_HRXS_RXOF
//    <name> RXOF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010028) RXOF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HRXS ) </loc>
//      <o.2..2> RXOF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_USB_HRXS_RXTO  ---------------------------------
// SVD Line: 2007

//  <item> SFDITEM_FIELD__MDR_USB_HRXS_RXTO
//    <name> RXTO </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010028) RXTO </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HRXS ) </loc>
//      <o.3..3> RXTO
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_USB_HRXS_NAKRXED  --------------------------------
// SVD Line: 2013

//  <item> SFDITEM_FIELD__MDR_USB_HRXS_NAKRXED
//    <name> NAKRXED </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010028) NAKRXED </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HRXS ) </loc>
//      <o.4..4> NAKRXED
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_HRXS_STALLRXED  -------------------------------
// SVD Line: 2019

//  <item> SFDITEM_FIELD__MDR_USB_HRXS_STALLRXED
//    <name> STALLRXED </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010028) STALLRXED </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HRXS ) </loc>
//      <o.5..5> STALLRXED
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_USB_HRXS_ACKRXED  --------------------------------
// SVD Line: 2025

//  <item> SFDITEM_FIELD__MDR_USB_HRXS_ACKRXED
//    <name> ACKRXED </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010028) ACKRXED </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HRXS ) </loc>
//      <o.6..6> ACKRXED
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_USB_HRXS_DATASEQ  --------------------------------
// SVD Line: 2031

//  <item> SFDITEM_FIELD__MDR_USB_HRXS_DATASEQ
//    <name> DATASEQ </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010028) DATASEQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HRXS ) </loc>
//      <o.7..7> DATASEQ
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HRXS  ----------------------------------
// SVD Line: 1980

//  <rtree> SFDITEM_REG__MDR_USB_HRXS
//    <name> HRXS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010028) USB_HRXS Register </i>
//    <loc> ( (unsigned int)((MDR_USB_HRXS >> 0) & 0xFFFFFFFF), ((MDR_USB_HRXS = (MDR_USB_HRXS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HRXS_CRCERR </item>
//    <item> SFDITEM_FIELD__MDR_USB_HRXS_BSERR </item>
//    <item> SFDITEM_FIELD__MDR_USB_HRXS_RXOF </item>
//    <item> SFDITEM_FIELD__MDR_USB_HRXS_RXTO </item>
//    <item> SFDITEM_FIELD__MDR_USB_HRXS_NAKRXED </item>
//    <item> SFDITEM_FIELD__MDR_USB_HRXS_STALLRXED </item>
//    <item> SFDITEM_FIELD__MDR_USB_HRXS_ACKRXED </item>
//    <item> SFDITEM_FIELD__MDR_USB_HRXS_DATASEQ </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HRXP  ------------------------------
// SVD Line: 2039

unsigned int MDR_USB_HRXP __AT (0x4001002C);



// ------------------------------  Field Item: MDR_USB_HRXP_RPID  ---------------------------------
// SVD Line: 2047

//  <item> SFDITEM_FIELD__MDR_USB_HRXP_RPID
//    <name> RPID </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4001002C) RPID </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HRXP >> 0) & 0xF), ((MDR_USB_HRXP = (MDR_USB_HRXP & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HRXP  ----------------------------------
// SVD Line: 2039

//  <rtree> SFDITEM_REG__MDR_USB_HRXP
//    <name> HRXP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001002C) HRXP </i>
//    <loc> ( (unsigned int)((MDR_USB_HRXP >> 0) & 0xFFFFFFFF), ((MDR_USB_HRXP = (MDR_USB_HRXP & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HRXP_RPID </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HRXA  ------------------------------
// SVD Line: 2055

unsigned int MDR_USB_HRXA __AT (0x40010030);



// -----------------------------  Field Item: MDR_USB_HRXA_RADDR  ---------------------------------
// SVD Line: 2063

//  <item> SFDITEM_FIELD__MDR_USB_HRXA_RADDR
//    <name> RADDR </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40010030) RADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HRXA >> 0) & 0x7F), ((MDR_USB_HRXA = (MDR_USB_HRXA & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HRXA  ----------------------------------
// SVD Line: 2055

//  <rtree> SFDITEM_REG__MDR_USB_HRXA
//    <name> HRXA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010030) HRXA </i>
//    <loc> ( (unsigned int)((MDR_USB_HRXA >> 0) & 0xFFFFFFFF), ((MDR_USB_HRXA = (MDR_USB_HRXA & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HRXA_RADDR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HRXE  ------------------------------
// SVD Line: 2071

unsigned int MDR_USB_HRXE __AT (0x40010034);



// -----------------------------  Field Item: MDR_USB_HRXE_RENDP  ---------------------------------
// SVD Line: 2079

//  <item> SFDITEM_FIELD__MDR_USB_HRXE_RENDP
//    <name> RENDP </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40010034) RENDP </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HRXE >> 0) & 0xF), ((MDR_USB_HRXE = (MDR_USB_HRXE & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HRXE  ----------------------------------
// SVD Line: 2071

//  <rtree> SFDITEM_REG__MDR_USB_HRXE
//    <name> HRXE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010034) HRXE </i>
//    <loc> ( (unsigned int)((MDR_USB_HRXE >> 0) & 0xFFFFFFFF), ((MDR_USB_HRXE = (MDR_USB_HRXE & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HRXE_RENDP </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_HRXCS  ------------------------------
// SVD Line: 2087

unsigned int MDR_USB_HRXCS __AT (0x40010038);



// -----------------------------  Field Item: MDR_USB_HRXCS_RXLS  ---------------------------------
// SVD Line: 2095

//  <item> SFDITEM_FIELD__MDR_USB_HRXCS_RXLS
//    <name> RXLS </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010038) RXLS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HRXCS >> 0) & 0x3), ((MDR_USB_HRXCS = (MDR_USB_HRXCS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HRXCS  ---------------------------------
// SVD Line: 2087

//  <rtree> SFDITEM_REG__MDR_USB_HRXCS
//    <name> HRXCS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010038) HRXCS </i>
//    <loc> ( (unsigned int)((MDR_USB_HRXCS >> 0) & 0xFFFFFFFF), ((MDR_USB_HRXCS = (MDR_USB_HRXCS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HRXCS_RXLS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HSTM  ------------------------------
// SVD Line: 2103

unsigned int MDR_USB_HSTM __AT (0x4001003C);



// ------------------------------  Field Item: MDR_USB_HSTM_HSTM  ---------------------------------
// SVD Line: 2111

//  <item> SFDITEM_FIELD__MDR_USB_HSTM_HSTM
//    <name> HSTM </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001003C) HSTM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HSTM >> 0) & 0xFF), ((MDR_USB_HSTM = (MDR_USB_HSTM & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HSTM  ----------------------------------
// SVD Line: 2103

//  <rtree> SFDITEM_REG__MDR_USB_HSTM
//    <name> HSTM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001003C) HSTM </i>
//    <loc> ( (unsigned int)((MDR_USB_HSTM >> 0) & 0xFFFFFFFF), ((MDR_USB_HSTM = (MDR_USB_HSTM & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HSTM_HSTM </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_HRXFD  ------------------------------
// SVD Line: 2119

unsigned int MDR_USB_HRXFD __AT (0x40010080);



// --------------------------  Field Item: MDR_USB_HRXFD_RXFIFODATA  ------------------------------
// SVD Line: 2127

//  <item> SFDITEM_FIELD__MDR_USB_HRXFD_RXFIFODATA
//    <name> RXFIFODATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010080) RXFIFODATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HRXFD >> 0) & 0xFF), ((MDR_USB_HRXFD = (MDR_USB_HRXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HRXFD  ---------------------------------
// SVD Line: 2119

//  <rtree> SFDITEM_REG__MDR_USB_HRXFD
//    <name> HRXFD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010080) HRXFD </i>
//    <loc> ( (unsigned int)((MDR_USB_HRXFD >> 0) & 0xFFFFFFFF), ((MDR_USB_HRXFD = (MDR_USB_HRXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HRXFD_RXFIFODATA </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_HRXFDC_L  ----------------------------
// SVD Line: 2135

unsigned int MDR_USB_HRXFDC_L __AT (0x40010088);



// -----------------------  Field Item: MDR_USB_HRXFDC_L_FIFODATACOUNT  ---------------------------
// SVD Line: 2143

//  <item> SFDITEM_FIELD__MDR_USB_HRXFDC_L_FIFODATACOUNT
//    <name> FIFODATACOUNT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010088) FIFODATACOUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HRXFDC_L >> 0) & 0xFF), ((MDR_USB_HRXFDC_L = (MDR_USB_HRXFDC_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_HRXFDC_L  --------------------------------
// SVD Line: 2135

//  <rtree> SFDITEM_REG__MDR_USB_HRXFDC_L
//    <name> HRXFDC_L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010088) HRXFDC_L </i>
//    <loc> ( (unsigned int)((MDR_USB_HRXFDC_L >> 0) & 0xFFFFFFFF), ((MDR_USB_HRXFDC_L = (MDR_USB_HRXFDC_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HRXFDC_L_FIFODATACOUNT </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_HRXFDC_H  ----------------------------
// SVD Line: 2151

unsigned int MDR_USB_HRXFDC_H __AT (0x4001008C);



// -----------------------  Field Item: MDR_USB_HRXFDC_H_FIFODATACOUNT  ---------------------------
// SVD Line: 2159

//  <item> SFDITEM_FIELD__MDR_USB_HRXFDC_H_FIFODATACOUNT
//    <name> FIFODATACOUNT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001008C) FIFODATACOUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HRXFDC_H >> 0) & 0xFF), ((MDR_USB_HRXFDC_H = (MDR_USB_HRXFDC_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_HRXFDC_H  --------------------------------
// SVD Line: 2151

//  <rtree> SFDITEM_REG__MDR_USB_HRXFDC_H
//    <name> HRXFDC_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001008C) HRXFDC_H </i>
//    <loc> ( (unsigned int)((MDR_USB_HRXFDC_H >> 0) & 0xFFFFFFFF), ((MDR_USB_HRXFDC_H = (MDR_USB_HRXFDC_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HRXFDC_H_FIFODATACOUNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_HRXFC  ------------------------------
// SVD Line: 2167

unsigned int MDR_USB_HRXFC __AT (0x40010090);



// ------------------------  Field Item: MDR_USB_HRXFC_FIFOFORCEEMPTY  ----------------------------
// SVD Line: 2175

//  <item> SFDITEM_FIELD__MDR_USB_HRXFC_FIFOFORCEEMPTY
//    <name> FIFOFORCEEMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010090) FIFOFORCEEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HRXFC ) </loc>
//      <o.0..0> FIFOFORCEEMPTY
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HRXFC  ---------------------------------
// SVD Line: 2167

//  <rtree> SFDITEM_REG__MDR_USB_HRXFC
//    <name> HRXFC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010090) HRXFC </i>
//    <loc> ( (unsigned int)((MDR_USB_HRXFC >> 0) & 0xFFFFFFFF), ((MDR_USB_HRXFC = (MDR_USB_HRXFC & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HRXFC_FIFOFORCEEMPTY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_HTXFD  ------------------------------
// SVD Line: 2183

unsigned int MDR_USB_HTXFD __AT (0x400100C0);



// --------------------------  Field Item: MDR_USB_HTXFD_TXFIFODATA  ------------------------------
// SVD Line: 2191

//  <item> SFDITEM_FIELD__MDR_USB_HTXFD_TXFIFODATA
//    <name> TXFIFODATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400100C0) TXFIFODATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HTXFD >> 0) & 0xFF), ((MDR_USB_HTXFD = (MDR_USB_HTXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HTXFD  ---------------------------------
// SVD Line: 2183

//  <rtree> SFDITEM_REG__MDR_USB_HTXFD
//    <name> HTXFD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400100C0) HTXFD </i>
//    <loc> ( (unsigned int)((MDR_USB_HTXFD >> 0) & 0xFFFFFFFF), ((MDR_USB_HTXFD = (MDR_USB_HTXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HTXFD_TXFIFODATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_HTXFC  ------------------------------
// SVD Line: 2199

unsigned int MDR_USB_HTXFC __AT (0x400100D0);



// ------------------------  Field Item: MDR_USB_HTXFC_FIFOFORCEEMPTY  ----------------------------
// SVD Line: 2207

//  <item> SFDITEM_FIELD__MDR_USB_HTXFC_FIFOFORCEEMPTY
//    <name> FIFOFORCEEMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400100D0) FIFOFORCEEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HTXFC ) </loc>
//      <o.0..0> FIFOFORCEEMPTY
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HTXFC  ---------------------------------
// SVD Line: 2199

//  <rtree> SFDITEM_REG__MDR_USB_HTXFC
//    <name> HTXFC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400100D0) HTXFC </i>
//    <loc> ( (unsigned int)((MDR_USB_HTXFC >> 0) & 0xFFFFFFFF), ((MDR_USB_HTXFC = (MDR_USB_HTXFC & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HTXFC_FIFOFORCEEMPTY </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_USB_SEP0_CTRL  ----------------------------
// SVD Line: 2215

unsigned int MDR_USB_SEP0_CTRL __AT (0x40010100);



// ---------------------------  Field Item: MDR_USB_SEP0_CTRL_EPEN  -------------------------------
// SVD Line: 2224

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_CTRL_EPEN
//    <name> EPEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010100) EPEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_CTRL ) </loc>
//      <o.0..0> EPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP0_CTRL_EPRDY  ------------------------------
// SVD Line: 2230

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_CTRL_EPRDY
//    <name> EPRDY </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010100) EPRDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_CTRL ) </loc>
//      <o.1..1> EPRDY
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP0_CTRL_EPDATASEQ  ----------------------------
// SVD Line: 2236

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_CTRL_EPDATASEQ
//    <name> EPDATASEQ </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010100) EPDATASEQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_CTRL ) </loc>
//      <o.2..2> EPDATASEQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP0_CTRL_EPSSTALL  -----------------------------
// SVD Line: 2242

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_CTRL_EPSSTALL
//    <name> EPSSTALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010100) EPSSTALL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_CTRL ) </loc>
//      <o.3..3> EPSSTALL
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_USB_SEP0_CTRL_EPISOEN  -----------------------------
// SVD Line: 2248

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_CTRL_EPISOEN
//    <name> EPISOEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010100) EPISOEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_CTRL ) </loc>
//      <o.4..4> EPISOEN
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP0_CTRL  -------------------------------
// SVD Line: 2215

//  <rtree> SFDITEM_REG__MDR_USB_SEP0_CTRL
//    <name> SEP0_CTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010100) USB_SEP Control Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP0_CTRL >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP0_CTRL = (MDR_USB_SEP0_CTRL & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_CTRL_EPEN </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_CTRL_EPRDY </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_CTRL_EPDATASEQ </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_CTRL_EPSSTALL </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_CTRL_EPISOEN </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP0_STS  ----------------------------
// SVD Line: 2256

unsigned int MDR_USB_SEP0_STS __AT (0x40010104);



// --------------------------  Field Item: MDR_USB_SEP0_STS_SCCRCERR  -----------------------------
// SVD Line: 2265

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCCRCERR
//    <name> SCCRCERR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010104) SCCRCERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_STS ) </loc>
//      <o.0..0> SCCRCERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_USB_SEP0_STS_SCBSERR  ------------------------------
// SVD Line: 2271

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCBSERR
//    <name> SCBSERR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010104) SCBSERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_STS ) </loc>
//      <o.1..1> SCBSERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP0_STS_SCRXOF  ------------------------------
// SVD Line: 2277

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCRXOF
//    <name> SCRXOF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010104) SCRXOF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_STS ) </loc>
//      <o.2..2> SCRXOF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP0_STS_SCRXTO  ------------------------------
// SVD Line: 2283

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCRXTO
//    <name> SCRXTO </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010104) SCRXTO </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_STS ) </loc>
//      <o.3..3> SCRXTO
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP0_STS_SCNAKSENT  -----------------------------
// SVD Line: 2289

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCNAKSENT
//    <name> SCNAKSENT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010104) SCNAKSENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_STS ) </loc>
//      <o.4..4> SCNAKSENT
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_USB_SEP0_STS_SCSTALLSENT  ----------------------------
// SVD Line: 2295

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCSTALLSENT
//    <name> SCSTALLSENT </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010104) SCSTALLSENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_STS ) </loc>
//      <o.5..5> SCSTALLSENT
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP0_STS_SCACKRXED  -----------------------------
// SVD Line: 2301

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCACKRXED
//    <name> SCACKRXED </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010104) SCACKRXED </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_STS ) </loc>
//      <o.6..6> SCACKRXED
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP0_STS_SCDATASEQ  -----------------------------
// SVD Line: 2307

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCDATASEQ
//    <name> SCDATASEQ </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010104) SCDATASEQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_STS ) </loc>
//      <o.7..7> SCDATASEQ
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP0_STS  --------------------------------
// SVD Line: 2256

//  <rtree> SFDITEM_REG__MDR_USB_SEP0_STS
//    <name> SEP0_STS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010104) USB_SEP Status Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP0_STS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP0_STS = (MDR_USB_SEP0_STS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCCRCERR </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCBSERR </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCRXOF </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCRXTO </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCNAKSENT </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCSTALLSENT </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCACKRXED </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCDATASEQ </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP0_TS  -----------------------------
// SVD Line: 2315

unsigned int MDR_USB_SEP0_TS __AT (0x40010108);



// ---------------------------  Field Item: MDR_USB_SEP0_TS_SCTTYPE  ------------------------------
// SVD Line: 2323

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_TS_SCTTYPE
//    <name> SCTTYPE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010108) SCTTYPE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP0_TS >> 0) & 0x3), ((MDR_USB_SEP0_TS = (MDR_USB_SEP0_TS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_USB_SEP0_TS  --------------------------------
// SVD Line: 2315

//  <rtree> SFDITEM_REG__MDR_USB_SEP0_TS
//    <name> SEP0_TS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010108) SEP0_TS </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP0_TS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP0_TS = (MDR_USB_SEP0_TS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_TS_SCTTYPE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP0_NTS  ----------------------------
// SVD Line: 2331

unsigned int MDR_USB_SEP0_NTS __AT (0x4001010C);



// ---------------------------  Field Item: MDR_USB_SEP0_NTS_NTTYPE  ------------------------------
// SVD Line: 2339

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_NTS_NTTYPE
//    <name> NTTYPE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4001010C) NTTYPE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP0_NTS >> 0) & 0x3), ((MDR_USB_SEP0_NTS = (MDR_USB_SEP0_NTS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP0_NTS  --------------------------------
// SVD Line: 2331

//  <rtree> SFDITEM_REG__MDR_USB_SEP0_NTS
//    <name> SEP0_NTS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001010C) SEP0_NTS </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP0_NTS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP0_NTS = (MDR_USB_SEP0_NTS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_NTS_NTTYPE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_USB_SEP1_CTRL  ----------------------------
// SVD Line: 2347

unsigned int MDR_USB_SEP1_CTRL __AT (0x40010110);



// ---------------------------  Field Item: MDR_USB_SEP1_CTRL_EPEN  -------------------------------
// SVD Line: 2224

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_CTRL_EPEN
//    <name> EPEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010110) EPEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_CTRL ) </loc>
//      <o.0..0> EPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP1_CTRL_EPRDY  ------------------------------
// SVD Line: 2230

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_CTRL_EPRDY
//    <name> EPRDY </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010110) EPRDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_CTRL ) </loc>
//      <o.1..1> EPRDY
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP1_CTRL_EPDATASEQ  ----------------------------
// SVD Line: 2236

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_CTRL_EPDATASEQ
//    <name> EPDATASEQ </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010110) EPDATASEQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_CTRL ) </loc>
//      <o.2..2> EPDATASEQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP1_CTRL_EPSSTALL  -----------------------------
// SVD Line: 2242

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_CTRL_EPSSTALL
//    <name> EPSSTALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010110) EPSSTALL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_CTRL ) </loc>
//      <o.3..3> EPSSTALL
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_USB_SEP1_CTRL_EPISOEN  -----------------------------
// SVD Line: 2248

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_CTRL_EPISOEN
//    <name> EPISOEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010110) EPISOEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_CTRL ) </loc>
//      <o.4..4> EPISOEN
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP1_CTRL  -------------------------------
// SVD Line: 2347

//  <rtree> SFDITEM_REG__MDR_USB_SEP1_CTRL
//    <name> SEP1_CTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010110) USB_SEP Control Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP1_CTRL >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP1_CTRL = (MDR_USB_SEP1_CTRL & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_CTRL_EPEN </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_CTRL_EPRDY </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_CTRL_EPDATASEQ </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_CTRL_EPSSTALL </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_CTRL_EPISOEN </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP1_STS  ----------------------------
// SVD Line: 2351

unsigned int MDR_USB_SEP1_STS __AT (0x40010114);



// --------------------------  Field Item: MDR_USB_SEP1_STS_SCCRCERR  -----------------------------
// SVD Line: 2265

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCCRCERR
//    <name> SCCRCERR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010114) SCCRCERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_STS ) </loc>
//      <o.0..0> SCCRCERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_USB_SEP1_STS_SCBSERR  ------------------------------
// SVD Line: 2271

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCBSERR
//    <name> SCBSERR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010114) SCBSERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_STS ) </loc>
//      <o.1..1> SCBSERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP1_STS_SCRXOF  ------------------------------
// SVD Line: 2277

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCRXOF
//    <name> SCRXOF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010114) SCRXOF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_STS ) </loc>
//      <o.2..2> SCRXOF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP1_STS_SCRXTO  ------------------------------
// SVD Line: 2283

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCRXTO
//    <name> SCRXTO </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010114) SCRXTO </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_STS ) </loc>
//      <o.3..3> SCRXTO
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP1_STS_SCNAKSENT  -----------------------------
// SVD Line: 2289

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCNAKSENT
//    <name> SCNAKSENT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010114) SCNAKSENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_STS ) </loc>
//      <o.4..4> SCNAKSENT
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_USB_SEP1_STS_SCSTALLSENT  ----------------------------
// SVD Line: 2295

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCSTALLSENT
//    <name> SCSTALLSENT </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010114) SCSTALLSENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_STS ) </loc>
//      <o.5..5> SCSTALLSENT
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP1_STS_SCACKRXED  -----------------------------
// SVD Line: 2301

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCACKRXED
//    <name> SCACKRXED </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010114) SCACKRXED </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_STS ) </loc>
//      <o.6..6> SCACKRXED
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP1_STS_SCDATASEQ  -----------------------------
// SVD Line: 2307

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCDATASEQ
//    <name> SCDATASEQ </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010114) SCDATASEQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_STS ) </loc>
//      <o.7..7> SCDATASEQ
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP1_STS  --------------------------------
// SVD Line: 2351

//  <rtree> SFDITEM_REG__MDR_USB_SEP1_STS
//    <name> SEP1_STS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010114) USB_SEP Status Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP1_STS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP1_STS = (MDR_USB_SEP1_STS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCCRCERR </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCBSERR </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCRXOF </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCRXTO </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCNAKSENT </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCSTALLSENT </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCACKRXED </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCDATASEQ </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP1_TS  -----------------------------
// SVD Line: 2355

unsigned int MDR_USB_SEP1_TS __AT (0x40010118);



// ---------------------------  Field Item: MDR_USB_SEP1_TS_SCTTYPE  ------------------------------
// SVD Line: 2323

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_TS_SCTTYPE
//    <name> SCTTYPE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010118) SCTTYPE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP1_TS >> 0) & 0x3), ((MDR_USB_SEP1_TS = (MDR_USB_SEP1_TS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_USB_SEP1_TS  --------------------------------
// SVD Line: 2355

//  <rtree> SFDITEM_REG__MDR_USB_SEP1_TS
//    <name> SEP1_TS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010118) SEP1_TS </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP1_TS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP1_TS = (MDR_USB_SEP1_TS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_TS_SCTTYPE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP1_NTS  ----------------------------
// SVD Line: 2359

unsigned int MDR_USB_SEP1_NTS __AT (0x4001011C);



// ---------------------------  Field Item: MDR_USB_SEP1_NTS_NTTYPE  ------------------------------
// SVD Line: 2339

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_NTS_NTTYPE
//    <name> NTTYPE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4001011C) NTTYPE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP1_NTS >> 0) & 0x3), ((MDR_USB_SEP1_NTS = (MDR_USB_SEP1_NTS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP1_NTS  --------------------------------
// SVD Line: 2359

//  <rtree> SFDITEM_REG__MDR_USB_SEP1_NTS
//    <name> SEP1_NTS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001011C) SEP1_NTS </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP1_NTS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP1_NTS = (MDR_USB_SEP1_NTS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_NTS_NTTYPE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_USB_SEP2_CTRL  ----------------------------
// SVD Line: 2363

unsigned int MDR_USB_SEP2_CTRL __AT (0x40010120);



// ---------------------------  Field Item: MDR_USB_SEP2_CTRL_EPEN  -------------------------------
// SVD Line: 2224

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_CTRL_EPEN
//    <name> EPEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010120) EPEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_CTRL ) </loc>
//      <o.0..0> EPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP2_CTRL_EPRDY  ------------------------------
// SVD Line: 2230

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_CTRL_EPRDY
//    <name> EPRDY </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010120) EPRDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_CTRL ) </loc>
//      <o.1..1> EPRDY
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP2_CTRL_EPDATASEQ  ----------------------------
// SVD Line: 2236

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_CTRL_EPDATASEQ
//    <name> EPDATASEQ </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010120) EPDATASEQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_CTRL ) </loc>
//      <o.2..2> EPDATASEQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP2_CTRL_EPSSTALL  -----------------------------
// SVD Line: 2242

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_CTRL_EPSSTALL
//    <name> EPSSTALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010120) EPSSTALL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_CTRL ) </loc>
//      <o.3..3> EPSSTALL
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_USB_SEP2_CTRL_EPISOEN  -----------------------------
// SVD Line: 2248

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_CTRL_EPISOEN
//    <name> EPISOEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010120) EPISOEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_CTRL ) </loc>
//      <o.4..4> EPISOEN
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP2_CTRL  -------------------------------
// SVD Line: 2363

//  <rtree> SFDITEM_REG__MDR_USB_SEP2_CTRL
//    <name> SEP2_CTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010120) USB_SEP Control Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP2_CTRL >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP2_CTRL = (MDR_USB_SEP2_CTRL & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_CTRL_EPEN </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_CTRL_EPRDY </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_CTRL_EPDATASEQ </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_CTRL_EPSSTALL </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_CTRL_EPISOEN </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP2_STS  ----------------------------
// SVD Line: 2367

unsigned int MDR_USB_SEP2_STS __AT (0x40010124);



// --------------------------  Field Item: MDR_USB_SEP2_STS_SCCRCERR  -----------------------------
// SVD Line: 2265

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCCRCERR
//    <name> SCCRCERR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010124) SCCRCERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_STS ) </loc>
//      <o.0..0> SCCRCERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_USB_SEP2_STS_SCBSERR  ------------------------------
// SVD Line: 2271

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCBSERR
//    <name> SCBSERR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010124) SCBSERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_STS ) </loc>
//      <o.1..1> SCBSERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP2_STS_SCRXOF  ------------------------------
// SVD Line: 2277

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCRXOF
//    <name> SCRXOF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010124) SCRXOF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_STS ) </loc>
//      <o.2..2> SCRXOF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP2_STS_SCRXTO  ------------------------------
// SVD Line: 2283

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCRXTO
//    <name> SCRXTO </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010124) SCRXTO </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_STS ) </loc>
//      <o.3..3> SCRXTO
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP2_STS_SCNAKSENT  -----------------------------
// SVD Line: 2289

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCNAKSENT
//    <name> SCNAKSENT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010124) SCNAKSENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_STS ) </loc>
//      <o.4..4> SCNAKSENT
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_USB_SEP2_STS_SCSTALLSENT  ----------------------------
// SVD Line: 2295

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCSTALLSENT
//    <name> SCSTALLSENT </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010124) SCSTALLSENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_STS ) </loc>
//      <o.5..5> SCSTALLSENT
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP2_STS_SCACKRXED  -----------------------------
// SVD Line: 2301

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCACKRXED
//    <name> SCACKRXED </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010124) SCACKRXED </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_STS ) </loc>
//      <o.6..6> SCACKRXED
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP2_STS_SCDATASEQ  -----------------------------
// SVD Line: 2307

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCDATASEQ
//    <name> SCDATASEQ </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010124) SCDATASEQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_STS ) </loc>
//      <o.7..7> SCDATASEQ
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP2_STS  --------------------------------
// SVD Line: 2367

//  <rtree> SFDITEM_REG__MDR_USB_SEP2_STS
//    <name> SEP2_STS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010124) USB_SEP Status Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP2_STS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP2_STS = (MDR_USB_SEP2_STS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCCRCERR </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCBSERR </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCRXOF </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCRXTO </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCNAKSENT </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCSTALLSENT </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCACKRXED </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCDATASEQ </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP2_TS  -----------------------------
// SVD Line: 2371

unsigned int MDR_USB_SEP2_TS __AT (0x40010128);



// ---------------------------  Field Item: MDR_USB_SEP2_TS_SCTTYPE  ------------------------------
// SVD Line: 2323

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_TS_SCTTYPE
//    <name> SCTTYPE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010128) SCTTYPE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP2_TS >> 0) & 0x3), ((MDR_USB_SEP2_TS = (MDR_USB_SEP2_TS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_USB_SEP2_TS  --------------------------------
// SVD Line: 2371

//  <rtree> SFDITEM_REG__MDR_USB_SEP2_TS
//    <name> SEP2_TS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010128) SEP2_TS </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP2_TS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP2_TS = (MDR_USB_SEP2_TS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_TS_SCTTYPE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP2_NTS  ----------------------------
// SVD Line: 2375

unsigned int MDR_USB_SEP2_NTS __AT (0x4001012C);



// ---------------------------  Field Item: MDR_USB_SEP2_NTS_NTTYPE  ------------------------------
// SVD Line: 2339

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_NTS_NTTYPE
//    <name> NTTYPE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4001012C) NTTYPE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP2_NTS >> 0) & 0x3), ((MDR_USB_SEP2_NTS = (MDR_USB_SEP2_NTS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP2_NTS  --------------------------------
// SVD Line: 2375

//  <rtree> SFDITEM_REG__MDR_USB_SEP2_NTS
//    <name> SEP2_NTS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001012C) SEP2_NTS </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP2_NTS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP2_NTS = (MDR_USB_SEP2_NTS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_NTS_NTTYPE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_USB_SEP3_CTRL  ----------------------------
// SVD Line: 2379

unsigned int MDR_USB_SEP3_CTRL __AT (0x40010130);



// ---------------------------  Field Item: MDR_USB_SEP3_CTRL_EPEN  -------------------------------
// SVD Line: 2224

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_CTRL_EPEN
//    <name> EPEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010130) EPEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_CTRL ) </loc>
//      <o.0..0> EPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP3_CTRL_EPRDY  ------------------------------
// SVD Line: 2230

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_CTRL_EPRDY
//    <name> EPRDY </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010130) EPRDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_CTRL ) </loc>
//      <o.1..1> EPRDY
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP3_CTRL_EPDATASEQ  ----------------------------
// SVD Line: 2236

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_CTRL_EPDATASEQ
//    <name> EPDATASEQ </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010130) EPDATASEQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_CTRL ) </loc>
//      <o.2..2> EPDATASEQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP3_CTRL_EPSSTALL  -----------------------------
// SVD Line: 2242

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_CTRL_EPSSTALL
//    <name> EPSSTALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010130) EPSSTALL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_CTRL ) </loc>
//      <o.3..3> EPSSTALL
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_USB_SEP3_CTRL_EPISOEN  -----------------------------
// SVD Line: 2248

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_CTRL_EPISOEN
//    <name> EPISOEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010130) EPISOEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_CTRL ) </loc>
//      <o.4..4> EPISOEN
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP3_CTRL  -------------------------------
// SVD Line: 2379

//  <rtree> SFDITEM_REG__MDR_USB_SEP3_CTRL
//    <name> SEP3_CTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010130) USB_SEP Control Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP3_CTRL >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP3_CTRL = (MDR_USB_SEP3_CTRL & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_CTRL_EPEN </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_CTRL_EPRDY </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_CTRL_EPDATASEQ </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_CTRL_EPSSTALL </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_CTRL_EPISOEN </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP3_STS  ----------------------------
// SVD Line: 2383

unsigned int MDR_USB_SEP3_STS __AT (0x40010134);



// --------------------------  Field Item: MDR_USB_SEP3_STS_SCCRCERR  -----------------------------
// SVD Line: 2265

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCCRCERR
//    <name> SCCRCERR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010134) SCCRCERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_STS ) </loc>
//      <o.0..0> SCCRCERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_USB_SEP3_STS_SCBSERR  ------------------------------
// SVD Line: 2271

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCBSERR
//    <name> SCBSERR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010134) SCBSERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_STS ) </loc>
//      <o.1..1> SCBSERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP3_STS_SCRXOF  ------------------------------
// SVD Line: 2277

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCRXOF
//    <name> SCRXOF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010134) SCRXOF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_STS ) </loc>
//      <o.2..2> SCRXOF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP3_STS_SCRXTO  ------------------------------
// SVD Line: 2283

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCRXTO
//    <name> SCRXTO </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010134) SCRXTO </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_STS ) </loc>
//      <o.3..3> SCRXTO
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP3_STS_SCNAKSENT  -----------------------------
// SVD Line: 2289

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCNAKSENT
//    <name> SCNAKSENT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010134) SCNAKSENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_STS ) </loc>
//      <o.4..4> SCNAKSENT
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_USB_SEP3_STS_SCSTALLSENT  ----------------------------
// SVD Line: 2295

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCSTALLSENT
//    <name> SCSTALLSENT </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010134) SCSTALLSENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_STS ) </loc>
//      <o.5..5> SCSTALLSENT
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP3_STS_SCACKRXED  -----------------------------
// SVD Line: 2301

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCACKRXED
//    <name> SCACKRXED </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010134) SCACKRXED </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_STS ) </loc>
//      <o.6..6> SCACKRXED
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP3_STS_SCDATASEQ  -----------------------------
// SVD Line: 2307

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCDATASEQ
//    <name> SCDATASEQ </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010134) SCDATASEQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_STS ) </loc>
//      <o.7..7> SCDATASEQ
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP3_STS  --------------------------------
// SVD Line: 2383

//  <rtree> SFDITEM_REG__MDR_USB_SEP3_STS
//    <name> SEP3_STS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010134) USB_SEP Status Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP3_STS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP3_STS = (MDR_USB_SEP3_STS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCCRCERR </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCBSERR </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCRXOF </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCRXTO </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCNAKSENT </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCSTALLSENT </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCACKRXED </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCDATASEQ </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP3_TS  -----------------------------
// SVD Line: 2387

unsigned int MDR_USB_SEP3_TS __AT (0x40010138);



// ---------------------------  Field Item: MDR_USB_SEP3_TS_SCTTYPE  ------------------------------
// SVD Line: 2323

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_TS_SCTTYPE
//    <name> SCTTYPE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010138) SCTTYPE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP3_TS >> 0) & 0x3), ((MDR_USB_SEP3_TS = (MDR_USB_SEP3_TS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_USB_SEP3_TS  --------------------------------
// SVD Line: 2387

//  <rtree> SFDITEM_REG__MDR_USB_SEP3_TS
//    <name> SEP3_TS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010138) SEP3_TS </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP3_TS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP3_TS = (MDR_USB_SEP3_TS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_TS_SCTTYPE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP3_NTS  ----------------------------
// SVD Line: 2391

unsigned int MDR_USB_SEP3_NTS __AT (0x4001013C);



// ---------------------------  Field Item: MDR_USB_SEP3_NTS_NTTYPE  ------------------------------
// SVD Line: 2339

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_NTS_NTTYPE
//    <name> NTTYPE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4001013C) NTTYPE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP3_NTS >> 0) & 0x3), ((MDR_USB_SEP3_NTS = (MDR_USB_SEP3_NTS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP3_NTS  --------------------------------
// SVD Line: 2391

//  <rtree> SFDITEM_REG__MDR_USB_SEP3_NTS
//    <name> SEP3_NTS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001013C) SEP3_NTS </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP3_NTS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP3_NTS = (MDR_USB_SEP3_NTS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_NTS_NTTYPE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: MDR_USB_SC  -------------------------------
// SVD Line: 2395

unsigned int MDR_USB_SC __AT (0x40010140);



// ------------------------------  Field Item: MDR_USB_SC_SCGEN  ----------------------------------
// SVD Line: 2404

//  <item> SFDITEM_FIELD__MDR_USB_SC_SCGEN
//    <name> SCGEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010140) SCGEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SC ) </loc>
//      <o.0..0> SCGEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_USB_SC_SCTXLS  ---------------------------------
// SVD Line: 2410

//  <item> SFDITEM_FIELD__MDR_USB_SC_SCTXLS
//    <name> SCTXLS </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x40010140) SCTXLS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SC >> 1) & 0x3), ((MDR_USB_SC = (MDR_USB_SC & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: MDR_USB_SC_SCDC  ----------------------------------
// SVD Line: 2416

//  <item> SFDITEM_FIELD__MDR_USB_SC_SCDC
//    <name> SCDC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010140) SCDC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SC ) </loc>
//      <o.3..3> SCDC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_USB_SC_SCFSP  ----------------------------------
// SVD Line: 2422

//  <item> SFDITEM_FIELD__MDR_USB_SC_SCFSP
//    <name> SCFSP </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010140) SCFSP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SC ) </loc>
//      <o.4..4> SCFSP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_USB_SC_SCFSR  ----------------------------------
// SVD Line: 2428

//  <item> SFDITEM_FIELD__MDR_USB_SC_SCFSR
//    <name> SCFSR </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010140) SCFSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SC ) </loc>
//      <o.5..5> SCFSR
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_USB_SC  -----------------------------------
// SVD Line: 2395

//  <rtree> SFDITEM_REG__MDR_USB_SC
//    <name> SC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010140) USB_SC Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SC >> 0) & 0xFFFFFFFF), ((MDR_USB_SC = (MDR_USB_SC & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SC_SCGEN </item>
//    <item> SFDITEM_FIELD__MDR_USB_SC_SCTXLS </item>
//    <item> SFDITEM_FIELD__MDR_USB_SC_SCDC </item>
//    <item> SFDITEM_FIELD__MDR_USB_SC_SCFSP </item>
//    <item> SFDITEM_FIELD__MDR_USB_SC_SCFSR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_SLS  -------------------------------
// SVD Line: 2436

unsigned int MDR_USB_SLS __AT (0x40010144);



// -----------------------------  Field Item: MDR_USB_SLS_SCRXLS  ---------------------------------
// SVD Line: 2444

//  <item> SFDITEM_FIELD__MDR_USB_SLS_SCRXLS
//    <name> SCRXLS </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010144) SCRXLS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SLS >> 0) & 0x3), ((MDR_USB_SLS = (MDR_USB_SLS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_USB_SLS  ----------------------------------
// SVD Line: 2436

//  <rtree> SFDITEM_REG__MDR_USB_SLS
//    <name> SLS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010144) SLS </i>
//    <loc> ( (unsigned int)((MDR_USB_SLS >> 0) & 0xFFFFFFFF), ((MDR_USB_SLS = (MDR_USB_SLS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SLS_SCRXLS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_SIS  -------------------------------
// SVD Line: 2452

unsigned int MDR_USB_SIS __AT (0x40010148);



// -----------------------------  Field Item: MDR_USB_SIS_SCTDONE  --------------------------------
// SVD Line: 2461

//  <item> SFDITEM_FIELD__MDR_USB_SIS_SCTDONE
//    <name> SCTDONE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010148) SCTDONE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SIS ) </loc>
//      <o.0..0> SCTDONE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_USB_SIS_SCRESUME  --------------------------------
// SVD Line: 2467

//  <item> SFDITEM_FIELD__MDR_USB_SIS_SCRESUME
//    <name> SCRESUME </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010148) SCRESUME </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SIS ) </loc>
//      <o.1..1> SCRESUME
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_USB_SIS_SCRESETEV  -------------------------------
// SVD Line: 2473

//  <item> SFDITEM_FIELD__MDR_USB_SIS_SCRESETEV
//    <name> SCRESETEV </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010148) SCRESETEV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SIS ) </loc>
//      <o.2..2> SCRESETEV
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_USB_SIS_SCSOFREC  --------------------------------
// SVD Line: 2479

//  <item> SFDITEM_FIELD__MDR_USB_SIS_SCSOFREC
//    <name> SCSOFREC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010148) SCSOFREC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SIS ) </loc>
//      <o.3..3> SCSOFREC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_USB_SIS_SCNAKSENT  -------------------------------
// SVD Line: 2485

//  <item> SFDITEM_FIELD__MDR_USB_SIS_SCNAKSENT
//    <name> SCNAKSENT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010148) SCNAKSENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SIS ) </loc>
//      <o.4..4> SCNAKSENT
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_USB_SIS  ----------------------------------
// SVD Line: 2452

//  <rtree> SFDITEM_REG__MDR_USB_SIS
//    <name> SIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010148) USB_SIS Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SIS >> 0) & 0xFFFFFFFF), ((MDR_USB_SIS = (MDR_USB_SIS & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SIS_SCTDONE </item>
//    <item> SFDITEM_FIELD__MDR_USB_SIS_SCRESUME </item>
//    <item> SFDITEM_FIELD__MDR_USB_SIS_SCRESETEV </item>
//    <item> SFDITEM_FIELD__MDR_USB_SIS_SCSOFREC </item>
//    <item> SFDITEM_FIELD__MDR_USB_SIS_SCNAKSENT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_SIM  -------------------------------
// SVD Line: 2493

unsigned int MDR_USB_SIM __AT (0x4001014C);



// ----------------------------  Field Item: MDR_USB_SIM_SCTDONEIE  -------------------------------
// SVD Line: 2502

//  <item> SFDITEM_FIELD__MDR_USB_SIM_SCTDONEIE
//    <name> SCTDONEIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001014C) SCTDONEIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SIM ) </loc>
//      <o.0..0> SCTDONEIE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SIM_SCRESUMEIE  -------------------------------
// SVD Line: 2508

//  <item> SFDITEM_FIELD__MDR_USB_SIM_SCRESUMEIE
//    <name> SCRESUMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001014C) SCRESUMEIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SIM ) </loc>
//      <o.1..1> SCRESUMEIE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SIM_SCRESETEVIE  ------------------------------
// SVD Line: 2514

//  <item> SFDITEM_FIELD__MDR_USB_SIM_SCRESETEVIE
//    <name> SCRESETEVIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001014C) SCRESETEVIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SIM ) </loc>
//      <o.2..2> SCRESETEVIE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SIM_SCSOFRECIE  -------------------------------
// SVD Line: 2520

//  <item> SFDITEM_FIELD__MDR_USB_SIM_SCSOFRECIE
//    <name> SCSOFRECIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001014C) SCSOFRECIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SIM ) </loc>
//      <o.3..3> SCSOFRECIE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SIM_SCNAKSENTIE  ------------------------------
// SVD Line: 2526

//  <item> SFDITEM_FIELD__MDR_USB_SIM_SCNAKSENTIE
//    <name> SCNAKSENTIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001014C) SCNAKSENTIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SIM ) </loc>
//      <o.4..4> SCNAKSENTIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_USB_SIM  ----------------------------------
// SVD Line: 2493

//  <rtree> SFDITEM_REG__MDR_USB_SIM
//    <name> SIM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001014C) USB_SIM Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SIM >> 0) & 0xFFFFFFFF), ((MDR_USB_SIM = (MDR_USB_SIM & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SIM_SCTDONEIE </item>
//    <item> SFDITEM_FIELD__MDR_USB_SIM_SCRESUMEIE </item>
//    <item> SFDITEM_FIELD__MDR_USB_SIM_SCRESETEVIE </item>
//    <item> SFDITEM_FIELD__MDR_USB_SIM_SCSOFRECIE </item>
//    <item> SFDITEM_FIELD__MDR_USB_SIM_SCNAKSENTIE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: MDR_USB_SA  -------------------------------
// SVD Line: 2534

unsigned int MDR_USB_SA __AT (0x40010150);



// ----------------------------  Field Item: MDR_USB_SA_SCDEVADDR  --------------------------------
// SVD Line: 2542

//  <item> SFDITEM_FIELD__MDR_USB_SA_SCDEVADDR
//    <name> SCDEVADDR </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40010150) SCDEVADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SA >> 0) & 0x7F), ((MDR_USB_SA = (MDR_USB_SA & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_USB_SA  -----------------------------------
// SVD Line: 2534

//  <rtree> SFDITEM_REG__MDR_USB_SA
//    <name> SA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010150) SA </i>
//    <loc> ( (unsigned int)((MDR_USB_SA >> 0) & 0xFFFFFFFF), ((MDR_USB_SA = (MDR_USB_SA & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SA_SCDEVADDR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_SFN_L  ------------------------------
// SVD Line: 2550

unsigned int MDR_USB_SFN_L __AT (0x40010154);



// ---------------------------  Field Item: MDR_USB_SFN_L_FRAMENUM  -------------------------------
// SVD Line: 2558

//  <item> SFDITEM_FIELD__MDR_USB_SFN_L_FRAMENUM
//    <name> FRAMENUM </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010154) FRAMENUM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SFN_L >> 0) & 0xFF), ((MDR_USB_SFN_L = (MDR_USB_SFN_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_SFN_L  ---------------------------------
// SVD Line: 2550

//  <rtree> SFDITEM_REG__MDR_USB_SFN_L
//    <name> SFN_L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010154) SFN_L </i>
//    <loc> ( (unsigned int)((MDR_USB_SFN_L >> 0) & 0xFFFFFFFF), ((MDR_USB_SFN_L = (MDR_USB_SFN_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SFN_L_FRAMENUM </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_SFN_H  ------------------------------
// SVD Line: 2566

unsigned int MDR_USB_SFN_H __AT (0x40010158);



// ---------------------------  Field Item: MDR_USB_SFN_H_FRAMENUM  -------------------------------
// SVD Line: 2574

//  <item> SFDITEM_FIELD__MDR_USB_SFN_H_FRAMENUM
//    <name> FRAMENUM </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40010158) FRAMENUM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SFN_H >> 0) & 0x7), ((MDR_USB_SFN_H = (MDR_USB_SFN_H & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_SFN_H  ---------------------------------
// SVD Line: 2566

//  <rtree> SFDITEM_REG__MDR_USB_SFN_H
//    <name> SFN_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010158) SFN_H </i>
//    <loc> ( (unsigned int)((MDR_USB_SFN_H >> 0) & 0xFFFFFFFF), ((MDR_USB_SFN_H = (MDR_USB_SFN_H & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SFN_H_FRAMENUM </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO0_RXFD  -------------------------
// SVD Line: 2582

unsigned int MDR_USB_SEP_FIFO0_RXFD __AT (0x40010180);



// ----------------------  Field Item: MDR_USB_SEP_FIFO0_RXFD_RXFIFODATA  -------------------------
// SVD Line: 2590

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_RXFD_RXFIFODATA
//    <name> RXFIFODATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010180) RXFIFODATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO0_RXFD >> 0) & 0xFF), ((MDR_USB_SEP_FIFO0_RXFD = (MDR_USB_SEP_FIFO0_RXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO0_RXFD  -----------------------------
// SVD Line: 2582

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO0_RXFD
//    <name> SEP_FIFO0_RXFD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010180) SEP_FIFO0_RXFD </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO0_RXFD >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO0_RXFD = (MDR_USB_SEP_FIFO0_RXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_RXFD_RXFIFODATA </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_USB_SEP_FIFO0_RXFDC_L  ------------------------
// SVD Line: 2598

unsigned int MDR_USB_SEP_FIFO0_RXFDC_L __AT (0x40010188);



// -------------------  Field Item: MDR_USB_SEP_FIFO0_RXFDC_L_FIFODATACOUNT  ----------------------
// SVD Line: 2606

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_RXFDC_L_FIFODATACOUNT
//    <name> FIFODATACOUNT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010188) FIFODATACOUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO0_RXFDC_L >> 0) & 0xFF), ((MDR_USB_SEP_FIFO0_RXFDC_L = (MDR_USB_SEP_FIFO0_RXFDC_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: MDR_USB_SEP_FIFO0_RXFDC_L  ---------------------------
// SVD Line: 2598

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO0_RXFDC_L
//    <name> SEP_FIFO0_RXFDC_L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010188) SEP_FIFO0_RXFDC_L </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO0_RXFDC_L >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO0_RXFDC_L = (MDR_USB_SEP_FIFO0_RXFDC_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_RXFDC_L_FIFODATACOUNT </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_USB_SEP_FIFO0_RXFDC_H  ------------------------
// SVD Line: 2614

unsigned int MDR_USB_SEP_FIFO0_RXFDC_H __AT (0x4001018C);



// -------------------  Field Item: MDR_USB_SEP_FIFO0_RXFDC_H_FIFODATACOUNT  ----------------------
// SVD Line: 2622

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_RXFDC_H_FIFODATACOUNT
//    <name> FIFODATACOUNT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001018C) FIFODATACOUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO0_RXFDC_H >> 0) & 0xFF), ((MDR_USB_SEP_FIFO0_RXFDC_H = (MDR_USB_SEP_FIFO0_RXFDC_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: MDR_USB_SEP_FIFO0_RXFDC_H  ---------------------------
// SVD Line: 2614

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO0_RXFDC_H
//    <name> SEP_FIFO0_RXFDC_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001018C) SEP_FIFO0_RXFDC_H </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO0_RXFDC_H >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO0_RXFDC_H = (MDR_USB_SEP_FIFO0_RXFDC_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_RXFDC_H_FIFODATACOUNT </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO0_RXFC  -------------------------
// SVD Line: 2630

unsigned int MDR_USB_SEP_FIFO0_RXFC __AT (0x40010190);



// --------------------  Field Item: MDR_USB_SEP_FIFO0_RXFC_FIFOFORCEEMPTY  -----------------------
// SVD Line: 2638

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_RXFC_FIFOFORCEEMPTY
//    <name> FIFOFORCEEMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010190) FIFOFORCEEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP_FIFO0_RXFC ) </loc>
//      <o.0..0> FIFOFORCEEMPTY
//    </check>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO0_RXFC  -----------------------------
// SVD Line: 2630

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO0_RXFC
//    <name> SEP_FIFO0_RXFC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010190) SEP_FIFO0_RXFC </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO0_RXFC >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO0_RXFC = (MDR_USB_SEP_FIFO0_RXFC & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_RXFC_FIFOFORCEEMPTY </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO0_TXFD  -------------------------
// SVD Line: 2646

unsigned int MDR_USB_SEP_FIFO0_TXFD __AT (0x400101C0);



// ----------------------  Field Item: MDR_USB_SEP_FIFO0_TXFD_TXFIFODATA  -------------------------
// SVD Line: 2654

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_TXFD_TXFIFODATA
//    <name> TXFIFODATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400101C0) TXFIFODATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO0_TXFD >> 0) & 0xFF), ((MDR_USB_SEP_FIFO0_TXFD = (MDR_USB_SEP_FIFO0_TXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO0_TXFD  -----------------------------
// SVD Line: 2646

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO0_TXFD
//    <name> SEP_FIFO0_TXFD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101C0) SEP_FIFO0_TXFD </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO0_TXFD >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO0_TXFD = (MDR_USB_SEP_FIFO0_TXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_TXFD_TXFIFODATA </item>
//  </rtree>
//  


// ---------------------  Register Item Address: MDR_USB_SEP_FIFO0_TXFDC  -------------------------
// SVD Line: 2662

unsigned int MDR_USB_SEP_FIFO0_TXFDC __AT (0x400101D0);



// -------------------  Field Item: MDR_USB_SEP_FIFO0_TXFDC_FIFOFORCEEMPTY  -----------------------
// SVD Line: 2670

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_TXFDC_FIFOFORCEEMPTY
//    <name> FIFOFORCEEMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400101D0) FIFOFORCEEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP_FIFO0_TXFDC ) </loc>
//      <o.0..0> FIFOFORCEEMPTY
//    </check>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO0_TXFDC  ----------------------------
// SVD Line: 2662

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO0_TXFDC
//    <name> SEP_FIFO0_TXFDC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101D0) SEP_FIFO0_TXFDC </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO0_TXFDC >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO0_TXFDC = (MDR_USB_SEP_FIFO0_TXFDC & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_TXFDC_FIFOFORCEEMPTY </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO1_RXFD  -------------------------
// SVD Line: 2678

unsigned int MDR_USB_SEP_FIFO1_RXFD __AT (0x40010198);



// ----------------------  Field Item: MDR_USB_SEP_FIFO1_RXFD_RXFIFODATA  -------------------------
// SVD Line: 2590

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_RXFD_RXFIFODATA
//    <name> RXFIFODATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010198) RXFIFODATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO1_RXFD >> 0) & 0xFF), ((MDR_USB_SEP_FIFO1_RXFD = (MDR_USB_SEP_FIFO1_RXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO1_RXFD  -----------------------------
// SVD Line: 2678

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO1_RXFD
//    <name> SEP_FIFO1_RXFD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010198) SEP_FIFO1_RXFD </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO1_RXFD >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO1_RXFD = (MDR_USB_SEP_FIFO1_RXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_RXFD_RXFIFODATA </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_USB_SEP_FIFO1_RXFDC_L  ------------------------
// SVD Line: 2682

unsigned int MDR_USB_SEP_FIFO1_RXFDC_L __AT (0x400101A0);



// -------------------  Field Item: MDR_USB_SEP_FIFO1_RXFDC_L_FIFODATACOUNT  ----------------------
// SVD Line: 2606

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_RXFDC_L_FIFODATACOUNT
//    <name> FIFODATACOUNT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400101A0) FIFODATACOUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO1_RXFDC_L >> 0) & 0xFF), ((MDR_USB_SEP_FIFO1_RXFDC_L = (MDR_USB_SEP_FIFO1_RXFDC_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: MDR_USB_SEP_FIFO1_RXFDC_L  ---------------------------
// SVD Line: 2682

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO1_RXFDC_L
//    <name> SEP_FIFO1_RXFDC_L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101A0) SEP_FIFO1_RXFDC_L </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO1_RXFDC_L >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO1_RXFDC_L = (MDR_USB_SEP_FIFO1_RXFDC_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_RXFDC_L_FIFODATACOUNT </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_USB_SEP_FIFO1_RXFDC_H  ------------------------
// SVD Line: 2686

unsigned int MDR_USB_SEP_FIFO1_RXFDC_H __AT (0x400101A4);



// -------------------  Field Item: MDR_USB_SEP_FIFO1_RXFDC_H_FIFODATACOUNT  ----------------------
// SVD Line: 2622

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_RXFDC_H_FIFODATACOUNT
//    <name> FIFODATACOUNT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400101A4) FIFODATACOUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO1_RXFDC_H >> 0) & 0xFF), ((MDR_USB_SEP_FIFO1_RXFDC_H = (MDR_USB_SEP_FIFO1_RXFDC_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: MDR_USB_SEP_FIFO1_RXFDC_H  ---------------------------
// SVD Line: 2686

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO1_RXFDC_H
//    <name> SEP_FIFO1_RXFDC_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101A4) SEP_FIFO1_RXFDC_H </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO1_RXFDC_H >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO1_RXFDC_H = (MDR_USB_SEP_FIFO1_RXFDC_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_RXFDC_H_FIFODATACOUNT </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO1_RXFC  -------------------------
// SVD Line: 2690

unsigned int MDR_USB_SEP_FIFO1_RXFC __AT (0x400101A8);



// --------------------  Field Item: MDR_USB_SEP_FIFO1_RXFC_FIFOFORCEEMPTY  -----------------------
// SVD Line: 2638

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_RXFC_FIFOFORCEEMPTY
//    <name> FIFOFORCEEMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400101A8) FIFOFORCEEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP_FIFO1_RXFC ) </loc>
//      <o.0..0> FIFOFORCEEMPTY
//    </check>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO1_RXFC  -----------------------------
// SVD Line: 2690

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO1_RXFC
//    <name> SEP_FIFO1_RXFC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101A8) SEP_FIFO1_RXFC </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO1_RXFC >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO1_RXFC = (MDR_USB_SEP_FIFO1_RXFC & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_RXFC_FIFOFORCEEMPTY </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO1_TXFD  -------------------------
// SVD Line: 2694

unsigned int MDR_USB_SEP_FIFO1_TXFD __AT (0x400101D8);



// ----------------------  Field Item: MDR_USB_SEP_FIFO1_TXFD_TXFIFODATA  -------------------------
// SVD Line: 2654

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_TXFD_TXFIFODATA
//    <name> TXFIFODATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400101D8) TXFIFODATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO1_TXFD >> 0) & 0xFF), ((MDR_USB_SEP_FIFO1_TXFD = (MDR_USB_SEP_FIFO1_TXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO1_TXFD  -----------------------------
// SVD Line: 2694

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO1_TXFD
//    <name> SEP_FIFO1_TXFD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101D8) SEP_FIFO1_TXFD </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO1_TXFD >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO1_TXFD = (MDR_USB_SEP_FIFO1_TXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_TXFD_TXFIFODATA </item>
//  </rtree>
//  


// ---------------------  Register Item Address: MDR_USB_SEP_FIFO1_TXFDC  -------------------------
// SVD Line: 2698

unsigned int MDR_USB_SEP_FIFO1_TXFDC __AT (0x400101E8);



// -------------------  Field Item: MDR_USB_SEP_FIFO1_TXFDC_FIFOFORCEEMPTY  -----------------------
// SVD Line: 2670

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_TXFDC_FIFOFORCEEMPTY
//    <name> FIFOFORCEEMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400101E8) FIFOFORCEEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP_FIFO1_TXFDC ) </loc>
//      <o.0..0> FIFOFORCEEMPTY
//    </check>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO1_TXFDC  ----------------------------
// SVD Line: 2698

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO1_TXFDC
//    <name> SEP_FIFO1_TXFDC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101E8) SEP_FIFO1_TXFDC </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO1_TXFDC >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO1_TXFDC = (MDR_USB_SEP_FIFO1_TXFDC & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_TXFDC_FIFOFORCEEMPTY </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO2_RXFD  -------------------------
// SVD Line: 2702

unsigned int MDR_USB_SEP_FIFO2_RXFD __AT (0x400101B0);



// ----------------------  Field Item: MDR_USB_SEP_FIFO2_RXFD_RXFIFODATA  -------------------------
// SVD Line: 2590

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_RXFD_RXFIFODATA
//    <name> RXFIFODATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400101B0) RXFIFODATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO2_RXFD >> 0) & 0xFF), ((MDR_USB_SEP_FIFO2_RXFD = (MDR_USB_SEP_FIFO2_RXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO2_RXFD  -----------------------------
// SVD Line: 2702

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO2_RXFD
//    <name> SEP_FIFO2_RXFD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101B0) SEP_FIFO2_RXFD </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO2_RXFD >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO2_RXFD = (MDR_USB_SEP_FIFO2_RXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_RXFD_RXFIFODATA </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_USB_SEP_FIFO2_RXFDC_L  ------------------------
// SVD Line: 2706

unsigned int MDR_USB_SEP_FIFO2_RXFDC_L __AT (0x400101B8);



// -------------------  Field Item: MDR_USB_SEP_FIFO2_RXFDC_L_FIFODATACOUNT  ----------------------
// SVD Line: 2606

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_RXFDC_L_FIFODATACOUNT
//    <name> FIFODATACOUNT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400101B8) FIFODATACOUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO2_RXFDC_L >> 0) & 0xFF), ((MDR_USB_SEP_FIFO2_RXFDC_L = (MDR_USB_SEP_FIFO2_RXFDC_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: MDR_USB_SEP_FIFO2_RXFDC_L  ---------------------------
// SVD Line: 2706

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO2_RXFDC_L
//    <name> SEP_FIFO2_RXFDC_L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101B8) SEP_FIFO2_RXFDC_L </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO2_RXFDC_L >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO2_RXFDC_L = (MDR_USB_SEP_FIFO2_RXFDC_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_RXFDC_L_FIFODATACOUNT </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_USB_SEP_FIFO2_RXFDC_H  ------------------------
// SVD Line: 2710

unsigned int MDR_USB_SEP_FIFO2_RXFDC_H __AT (0x400101BC);



// -------------------  Field Item: MDR_USB_SEP_FIFO2_RXFDC_H_FIFODATACOUNT  ----------------------
// SVD Line: 2622

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_RXFDC_H_FIFODATACOUNT
//    <name> FIFODATACOUNT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400101BC) FIFODATACOUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO2_RXFDC_H >> 0) & 0xFF), ((MDR_USB_SEP_FIFO2_RXFDC_H = (MDR_USB_SEP_FIFO2_RXFDC_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: MDR_USB_SEP_FIFO2_RXFDC_H  ---------------------------
// SVD Line: 2710

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO2_RXFDC_H
//    <name> SEP_FIFO2_RXFDC_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101BC) SEP_FIFO2_RXFDC_H </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO2_RXFDC_H >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO2_RXFDC_H = (MDR_USB_SEP_FIFO2_RXFDC_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_RXFDC_H_FIFODATACOUNT </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO2_RXFC  -------------------------
// SVD Line: 2714

unsigned int MDR_USB_SEP_FIFO2_RXFC __AT (0x40010290);



// --------------------  Field Item: MDR_USB_SEP_FIFO2_RXFC_FIFOFORCEEMPTY  -----------------------
// SVD Line: 2638

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_RXFC_FIFOFORCEEMPTY
//    <name> FIFOFORCEEMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010290) FIFOFORCEEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP_FIFO2_RXFC ) </loc>
//      <o.0..0> FIFOFORCEEMPTY
//    </check>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO2_RXFC  -----------------------------
// SVD Line: 2714

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO2_RXFC
//    <name> SEP_FIFO2_RXFC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010290) SEP_FIFO2_RXFC </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO2_RXFC >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO2_RXFC = (MDR_USB_SEP_FIFO2_RXFC & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_RXFC_FIFOFORCEEMPTY </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO2_TXFD  -------------------------
// SVD Line: 2718

unsigned int MDR_USB_SEP_FIFO2_TXFD __AT (0x400101F0);



// ----------------------  Field Item: MDR_USB_SEP_FIFO2_TXFD_TXFIFODATA  -------------------------
// SVD Line: 2654

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_TXFD_TXFIFODATA
//    <name> TXFIFODATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400101F0) TXFIFODATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO2_TXFD >> 0) & 0xFF), ((MDR_USB_SEP_FIFO2_TXFD = (MDR_USB_SEP_FIFO2_TXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO2_TXFD  -----------------------------
// SVD Line: 2718

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO2_TXFD
//    <name> SEP_FIFO2_TXFD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101F0) SEP_FIFO2_TXFD </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO2_TXFD >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO2_TXFD = (MDR_USB_SEP_FIFO2_TXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_TXFD_TXFIFODATA </item>
//  </rtree>
//  


// ---------------------  Register Item Address: MDR_USB_SEP_FIFO2_TXFDC  -------------------------
// SVD Line: 2722

unsigned int MDR_USB_SEP_FIFO2_TXFDC __AT (0x40010200);



// -------------------  Field Item: MDR_USB_SEP_FIFO2_TXFDC_FIFOFORCEEMPTY  -----------------------
// SVD Line: 2670

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_TXFDC_FIFOFORCEEMPTY
//    <name> FIFOFORCEEMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010200) FIFOFORCEEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP_FIFO2_TXFDC ) </loc>
//      <o.0..0> FIFOFORCEEMPTY
//    </check>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO2_TXFDC  ----------------------------
// SVD Line: 2722

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO2_TXFDC
//    <name> SEP_FIFO2_TXFDC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010200) SEP_FIFO2_TXFDC </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO2_TXFDC >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO2_TXFDC = (MDR_USB_SEP_FIFO2_TXFDC & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_TXFDC_FIFOFORCEEMPTY </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO3_RXFD  -------------------------
// SVD Line: 2726

unsigned int MDR_USB_SEP_FIFO3_RXFD __AT (0x400101C8);



// ----------------------  Field Item: MDR_USB_SEP_FIFO3_RXFD_RXFIFODATA  -------------------------
// SVD Line: 2590

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_RXFD_RXFIFODATA
//    <name> RXFIFODATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400101C8) RXFIFODATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO3_RXFD >> 0) & 0xFF), ((MDR_USB_SEP_FIFO3_RXFD = (MDR_USB_SEP_FIFO3_RXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO3_RXFD  -----------------------------
// SVD Line: 2726

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO3_RXFD
//    <name> SEP_FIFO3_RXFD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101C8) SEP_FIFO3_RXFD </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO3_RXFD >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO3_RXFD = (MDR_USB_SEP_FIFO3_RXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_RXFD_RXFIFODATA </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_USB_SEP_FIFO3_RXFDC_L  ------------------------
// SVD Line: 2730

unsigned int MDR_USB_SEP_FIFO3_RXFDC_L __AT (0x40010308);



// -------------------  Field Item: MDR_USB_SEP_FIFO3_RXFDC_L_FIFODATACOUNT  ----------------------
// SVD Line: 2606

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_RXFDC_L_FIFODATACOUNT
//    <name> FIFODATACOUNT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010308) FIFODATACOUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO3_RXFDC_L >> 0) & 0xFF), ((MDR_USB_SEP_FIFO3_RXFDC_L = (MDR_USB_SEP_FIFO3_RXFDC_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: MDR_USB_SEP_FIFO3_RXFDC_L  ---------------------------
// SVD Line: 2730

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO3_RXFDC_L
//    <name> SEP_FIFO3_RXFDC_L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010308) SEP_FIFO3_RXFDC_L </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO3_RXFDC_L >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO3_RXFDC_L = (MDR_USB_SEP_FIFO3_RXFDC_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_RXFDC_L_FIFODATACOUNT </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_USB_SEP_FIFO3_RXFDC_H  ------------------------
// SVD Line: 2734

unsigned int MDR_USB_SEP_FIFO3_RXFDC_H __AT (0x400101D4);



// -------------------  Field Item: MDR_USB_SEP_FIFO3_RXFDC_H_FIFODATACOUNT  ----------------------
// SVD Line: 2622

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_RXFDC_H_FIFODATACOUNT
//    <name> FIFODATACOUNT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400101D4) FIFODATACOUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO3_RXFDC_H >> 0) & 0xFF), ((MDR_USB_SEP_FIFO3_RXFDC_H = (MDR_USB_SEP_FIFO3_RXFDC_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: MDR_USB_SEP_FIFO3_RXFDC_H  ---------------------------
// SVD Line: 2734

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO3_RXFDC_H
//    <name> SEP_FIFO3_RXFDC_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101D4) SEP_FIFO3_RXFDC_H </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO3_RXFDC_H >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO3_RXFDC_H = (MDR_USB_SEP_FIFO3_RXFDC_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_RXFDC_H_FIFODATACOUNT </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO3_RXFC  -------------------------
// SVD Line: 2738

unsigned int MDR_USB_SEP_FIFO3_RXFC __AT (0x40010310);



// --------------------  Field Item: MDR_USB_SEP_FIFO3_RXFC_FIFOFORCEEMPTY  -----------------------
// SVD Line: 2638

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_RXFC_FIFOFORCEEMPTY
//    <name> FIFOFORCEEMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010310) FIFOFORCEEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP_FIFO3_RXFC ) </loc>
//      <o.0..0> FIFOFORCEEMPTY
//    </check>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO3_RXFC  -----------------------------
// SVD Line: 2738

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO3_RXFC
//    <name> SEP_FIFO3_RXFC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010310) SEP_FIFO3_RXFC </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO3_RXFC >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO3_RXFC = (MDR_USB_SEP_FIFO3_RXFC & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_RXFC_FIFOFORCEEMPTY </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO3_TXFD  -------------------------
// SVD Line: 2742

unsigned int MDR_USB_SEP_FIFO3_TXFD __AT (0x40010208);



// ----------------------  Field Item: MDR_USB_SEP_FIFO3_TXFD_TXFIFODATA  -------------------------
// SVD Line: 2654

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_TXFD_TXFIFODATA
//    <name> TXFIFODATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010208) TXFIFODATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO3_TXFD >> 0) & 0xFF), ((MDR_USB_SEP_FIFO3_TXFD = (MDR_USB_SEP_FIFO3_TXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO3_TXFD  -----------------------------
// SVD Line: 2742

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO3_TXFD
//    <name> SEP_FIFO3_TXFD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010208) SEP_FIFO3_TXFD </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO3_TXFD >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO3_TXFD = (MDR_USB_SEP_FIFO3_TXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_TXFD_TXFIFODATA </item>
//  </rtree>
//  


// ---------------------  Register Item Address: MDR_USB_SEP_FIFO3_TXFDC  -------------------------
// SVD Line: 2746

unsigned int MDR_USB_SEP_FIFO3_TXFDC __AT (0x40010218);



// -------------------  Field Item: MDR_USB_SEP_FIFO3_TXFDC_FIFOFORCEEMPTY  -----------------------
// SVD Line: 2670

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_TXFDC_FIFOFORCEEMPTY
//    <name> FIFOFORCEEMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010218) FIFOFORCEEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP_FIFO3_TXFDC ) </loc>
//      <o.0..0> FIFOFORCEEMPTY
//    </check>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO3_TXFDC  ----------------------------
// SVD Line: 2746

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO3_TXFDC
//    <name> SEP_FIFO3_TXFDC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010218) SEP_FIFO3_TXFDC </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO3_TXFDC >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO3_TXFDC = (MDR_USB_SEP_FIFO3_TXFDC & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_TXFDC_FIFOFORCEEMPTY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HSCR  ------------------------------
// SVD Line: 2750

unsigned int MDR_USB_HSCR __AT (0x40010380);



// ---------------------------  Field Item: MDR_USB_HSCR_HOST_MODE  -------------------------------
// SVD Line: 2759

//  <item> SFDITEM_FIELD__MDR_USB_HSCR_HOST_MODE
//    <name> HOST_MODE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010380) HOST_MODE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HSCR ) </loc>
//      <o.0..0> HOST_MODE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_HSCR_RESET_CORE  ------------------------------
// SVD Line: 2765

//  <item> SFDITEM_FIELD__MDR_USB_HSCR_RESET_CORE
//    <name> RESET_CORE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010380) RESET_CORE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HSCR ) </loc>
//      <o.1..1> RESET_CORE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_USB_HSCR_EN_TX  ---------------------------------
// SVD Line: 2771

//  <item> SFDITEM_FIELD__MDR_USB_HSCR_EN_TX
//    <name> EN_TX </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010380) EN_TX </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HSCR ) </loc>
//      <o.2..2> EN_TX
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_USB_HSCR_EN_RX  ---------------------------------
// SVD Line: 2777

//  <item> SFDITEM_FIELD__MDR_USB_HSCR_EN_RX
//    <name> EN_RX </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010380) EN_RX </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HSCR ) </loc>
//      <o.3..3> EN_RX
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_HSCR_DP_PULLUP  -------------------------------
// SVD Line: 2783

//  <item> SFDITEM_FIELD__MDR_USB_HSCR_DP_PULLUP
//    <name> DP_PULLUP </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010380) DP_PULLUP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HSCR ) </loc>
//      <o.4..4> DP_PULLUP
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_USB_HSCR_DP_PULLDOWN  ------------------------------
// SVD Line: 2789

//  <item> SFDITEM_FIELD__MDR_USB_HSCR_DP_PULLDOWN
//    <name> DP_PULLDOWN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010380) DP_PULLDOWN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HSCR ) </loc>
//      <o.5..5> DP_PULLDOWN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_HSCR_DM_PULLUP  -------------------------------
// SVD Line: 2795

//  <item> SFDITEM_FIELD__MDR_USB_HSCR_DM_PULLUP
//    <name> DM_PULLUP </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010380) DM_PULLUP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HSCR ) </loc>
//      <o.6..6> DM_PULLUP
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_USB_HSCR_DM_PULLDOWN  ------------------------------
// SVD Line: 2801

//  <item> SFDITEM_FIELD__MDR_USB_HSCR_DM_PULLDOWN
//    <name> DM_PULLDOWN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010380) DM_PULLDOWN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HSCR ) </loc>
//      <o.7..7> DM_PULLDOWN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HSCR  ----------------------------------
// SVD Line: 2750

//  <rtree> SFDITEM_REG__MDR_USB_HSCR
//    <name> HSCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010380) USB_HSCR Register </i>
//    <loc> ( (unsigned int)((MDR_USB_HSCR >> 0) & 0xFFFFFFFF), ((MDR_USB_HSCR = (MDR_USB_HSCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HSCR_HOST_MODE </item>
//    <item> SFDITEM_FIELD__MDR_USB_HSCR_RESET_CORE </item>
//    <item> SFDITEM_FIELD__MDR_USB_HSCR_EN_TX </item>
//    <item> SFDITEM_FIELD__MDR_USB_HSCR_EN_RX </item>
//    <item> SFDITEM_FIELD__MDR_USB_HSCR_DP_PULLUP </item>
//    <item> SFDITEM_FIELD__MDR_USB_HSCR_DP_PULLDOWN </item>
//    <item> SFDITEM_FIELD__MDR_USB_HSCR_DM_PULLUP </item>
//    <item> SFDITEM_FIELD__MDR_USB_HSCR_DM_PULLDOWN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HSVR  ------------------------------
// SVD Line: 2809

unsigned int MDR_USB_HSVR __AT (0x40010384);



// ----------------------------  Field Item: MDR_USB_HSVR_VERSION  --------------------------------
// SVD Line: 2818

//  <item> SFDITEM_FIELD__MDR_USB_HSVR_VERSION
//    <name> VERSION </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40010384) VERSION </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HSVR >> 0) & 0xF), ((MDR_USB_HSVR = (MDR_USB_HSVR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_USB_HSVR_REVISION  -------------------------------
// SVD Line: 2824

//  <item> SFDITEM_FIELD__MDR_USB_HSVR_REVISION
//    <name> REVISION </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40010384) REVISION </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HSVR >> 4) & 0xF), ((MDR_USB_HSVR = (MDR_USB_HSVR & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HSVR  ----------------------------------
// SVD Line: 2809

//  <rtree> SFDITEM_REG__MDR_USB_HSVR
//    <name> HSVR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010384) USB_HSVR Register </i>
//    <loc> ( (unsigned int)((MDR_USB_HSVR >> 0) & 0xFFFFFFFF), ((MDR_USB_HSVR = (MDR_USB_HSVR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HSVR_VERSION </item>
//    <item> SFDITEM_FIELD__MDR_USB_HSVR_REVISION </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_USB  ------------------------------------
// SVD Line: 1724

//  <view> MDR_USB
//    <name> MDR_USB </name>
//    <item> SFDITEM_REG__MDR_USB_HTXC </item>
//    <item> SFDITEM_REG__MDR_USB_HTXT </item>
//    <item> SFDITEM_REG__MDR_USB_HTXLC </item>
//    <item> SFDITEM_REG__MDR_USB_HTXSE </item>
//    <item> SFDITEM_REG__MDR_USB_HTXA </item>
//    <item> SFDITEM_REG__MDR_USB_HTXE </item>
//    <item> SFDITEM_REG__MDR_USB_HFN_L </item>
//    <item> SFDITEM_REG__MDR_USB_HFN_H </item>
//    <item> SFDITEM_REG__MDR_USB_HIS </item>
//    <item> SFDITEM_REG__MDR_USB_HIM </item>
//    <item> SFDITEM_REG__MDR_USB_HRXS </item>
//    <item> SFDITEM_REG__MDR_USB_HRXP </item>
//    <item> SFDITEM_REG__MDR_USB_HRXA </item>
//    <item> SFDITEM_REG__MDR_USB_HRXE </item>
//    <item> SFDITEM_REG__MDR_USB_HRXCS </item>
//    <item> SFDITEM_REG__MDR_USB_HSTM </item>
//    <item> SFDITEM_REG__MDR_USB_HRXFD </item>
//    <item> SFDITEM_REG__MDR_USB_HRXFDC_L </item>
//    <item> SFDITEM_REG__MDR_USB_HRXFDC_H </item>
//    <item> SFDITEM_REG__MDR_USB_HRXFC </item>
//    <item> SFDITEM_REG__MDR_USB_HTXFD </item>
//    <item> SFDITEM_REG__MDR_USB_HTXFC </item>
//    <item> SFDITEM_REG__MDR_USB_SEP0_CTRL </item>
//    <item> SFDITEM_REG__MDR_USB_SEP0_STS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP0_TS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP0_NTS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP1_CTRL </item>
//    <item> SFDITEM_REG__MDR_USB_SEP1_STS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP1_TS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP1_NTS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP2_CTRL </item>
//    <item> SFDITEM_REG__MDR_USB_SEP2_STS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP2_TS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP2_NTS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP3_CTRL </item>
//    <item> SFDITEM_REG__MDR_USB_SEP3_STS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP3_TS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP3_NTS </item>
//    <item> SFDITEM_REG__MDR_USB_SC </item>
//    <item> SFDITEM_REG__MDR_USB_SLS </item>
//    <item> SFDITEM_REG__MDR_USB_SIS </item>
//    <item> SFDITEM_REG__MDR_USB_SIM </item>
//    <item> SFDITEM_REG__MDR_USB_SA </item>
//    <item> SFDITEM_REG__MDR_USB_SFN_L </item>
//    <item> SFDITEM_REG__MDR_USB_SFN_H </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO0_RXFD </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO0_RXFDC_L </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO0_RXFDC_H </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO0_RXFC </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO0_TXFD </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO0_TXFDC </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO1_RXFD </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO1_RXFDC_L </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO1_RXFDC_H </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO1_RXFC </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO1_TXFD </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO1_TXFDC </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO2_RXFD </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO2_RXFDC_L </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO2_RXFDC_H </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO2_RXFC </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO2_TXFD </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO2_TXFDC </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO3_RXFD </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO3_RXFDC_L </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO3_RXFDC_H </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO3_RXFC </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO3_TXFD </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO3_TXFDC </item>
//    <item> SFDITEM_REG__MDR_USB_HSCR </item>
//    <item> SFDITEM_REG__MDR_USB_HSVR </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_EEPROM_CMD  -----------------------------
// SVD Line: 2849

unsigned int MDR_EEPROM_CMD __AT (0x40018000);



// -----------------------------  Field Item: MDR_EEPROM_CMD_CON  ---------------------------------
// SVD Line: 2858

//  <item> SFDITEM_FIELD__MDR_EEPROM_CMD_CON
//    <name> CON </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018000) CON </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EEPROM_CMD ) </loc>
//      <o.0..0> CON
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_EEPROM_CMD_Delay  --------------------------------
// SVD Line: 2864

//  <item> SFDITEM_FIELD__MDR_EEPROM_CMD_Delay
//    <name> Delay </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40018000) Delay </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EEPROM_CMD >> 3) & 0x7), ((MDR_EEPROM_CMD = (MDR_EEPROM_CMD & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_EEPROM_CMD_XE  ---------------------------------
// SVD Line: 2870

//  <item> SFDITEM_FIELD__MDR_EEPROM_CMD_XE
//    <name> XE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40018000) XE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EEPROM_CMD ) </loc>
//      <o.6..6> XE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_EEPROM_CMD_YE  ---------------------------------
// SVD Line: 2876

//  <item> SFDITEM_FIELD__MDR_EEPROM_CMD_YE
//    <name> YE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40018000) YE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EEPROM_CMD ) </loc>
//      <o.7..7> YE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_EEPROM_CMD_SE  ---------------------------------
// SVD Line: 2882

//  <item> SFDITEM_FIELD__MDR_EEPROM_CMD_SE
//    <name> SE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40018000) SE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EEPROM_CMD ) </loc>
//      <o.8..8> SE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_EEPROM_CMD_IFREN  --------------------------------
// SVD Line: 2888

//  <item> SFDITEM_FIELD__MDR_EEPROM_CMD_IFREN
//    <name> IFREN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40018000) IFREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EEPROM_CMD ) </loc>
//      <o.9..9> IFREN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_EEPROM_CMD_ERASE  --------------------------------
// SVD Line: 2894

//  <item> SFDITEM_FIELD__MDR_EEPROM_CMD_ERASE
//    <name> ERASE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40018000) ERASE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EEPROM_CMD ) </loc>
//      <o.10..10> ERASE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_EEPROM_CMD_MAS1  --------------------------------
// SVD Line: 2900

//  <item> SFDITEM_FIELD__MDR_EEPROM_CMD_MAS1
//    <name> MAS1 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40018000) MAS1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EEPROM_CMD ) </loc>
//      <o.11..11> MAS1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_EEPROM_CMD_PROG  --------------------------------
// SVD Line: 2906

//  <item> SFDITEM_FIELD__MDR_EEPROM_CMD_PROG
//    <name> PROG </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40018000) PROG </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EEPROM_CMD ) </loc>
//      <o.12..12> PROG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_EEPROM_CMD_NVSTR  --------------------------------
// SVD Line: 2912

//  <item> SFDITEM_FIELD__MDR_EEPROM_CMD_NVSTR
//    <name> NVSTR </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40018000) NVSTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EEPROM_CMD ) </loc>
//      <o.13..13> NVSTR
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_EEPROM_CMD  ---------------------------------
// SVD Line: 2849

//  <rtree> SFDITEM_REG__MDR_EEPROM_CMD
//    <name> CMD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018000) EEPROM Command Register </i>
//    <loc> ( (unsigned int)((MDR_EEPROM_CMD >> 0) & 0xFFFFFFFF), ((MDR_EEPROM_CMD = (MDR_EEPROM_CMD & ~(0x3FF9UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF9) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_EEPROM_CMD_CON </item>
//    <item> SFDITEM_FIELD__MDR_EEPROM_CMD_Delay </item>
//    <item> SFDITEM_FIELD__MDR_EEPROM_CMD_XE </item>
//    <item> SFDITEM_FIELD__MDR_EEPROM_CMD_YE </item>
//    <item> SFDITEM_FIELD__MDR_EEPROM_CMD_SE </item>
//    <item> SFDITEM_FIELD__MDR_EEPROM_CMD_IFREN </item>
//    <item> SFDITEM_FIELD__MDR_EEPROM_CMD_ERASE </item>
//    <item> SFDITEM_FIELD__MDR_EEPROM_CMD_MAS1 </item>
//    <item> SFDITEM_FIELD__MDR_EEPROM_CMD_PROG </item>
//    <item> SFDITEM_FIELD__MDR_EEPROM_CMD_NVSTR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_EEPROM_ADR  -----------------------------
// SVD Line: 2920

unsigned int MDR_EEPROM_ADR __AT (0x40018004);



// -----------------------------  Field Item: MDR_EEPROM_ADR_ADR  ---------------------------------
// SVD Line: 2929

//  <item> SFDITEM_FIELD__MDR_EEPROM_ADR_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018004) ADR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_EEPROM_ADR >> 0) & 0xFFFFFFFF), ((MDR_EEPROM_ADR = (MDR_EEPROM_ADR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_EEPROM_ADR  ---------------------------------
// SVD Line: 2920

//  <rtree> SFDITEM_REG__MDR_EEPROM_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018004) EEPROM Address Register </i>
//    <loc> ( (unsigned int)((MDR_EEPROM_ADR >> 0) & 0xFFFFFFFF), ((MDR_EEPROM_ADR = (MDR_EEPROM_ADR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_EEPROM_ADR_ADR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_EEPROM_DI  ------------------------------
// SVD Line: 2937

unsigned int MDR_EEPROM_DI __AT (0x40018008);



// -----------------------------  Field Item: MDR_EEPROM_DI_DATA  ---------------------------------
// SVD Line: 2946

//  <item> SFDITEM_FIELD__MDR_EEPROM_DI_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018008) DATA </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_EEPROM_DI >> 0) & 0xFFFFFFFF), ((MDR_EEPROM_DI = (MDR_EEPROM_DI & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_EEPROM_DI  ---------------------------------
// SVD Line: 2937

//  <rtree> SFDITEM_REG__MDR_EEPROM_DI
//    <name> DI </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018008) EEPROM Read Data Register </i>
//    <loc> ( (unsigned int)((MDR_EEPROM_DI >> 0) & 0xFFFFFFFF), ((MDR_EEPROM_DI = (MDR_EEPROM_DI & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_EEPROM_DI_DATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_EEPROM_DO  ------------------------------
// SVD Line: 2954

unsigned int MDR_EEPROM_DO __AT (0x4001800C);



// -----------------------------  Field Item: MDR_EEPROM_DO_DATA  ---------------------------------
// SVD Line: 2963

//  <item> SFDITEM_FIELD__MDR_EEPROM_DO_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001800C) DATA </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_EEPROM_DO >> 0) & 0xFFFFFFFF), ((MDR_EEPROM_DO = (MDR_EEPROM_DO & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_EEPROM_DO  ---------------------------------
// SVD Line: 2954

//  <rtree> SFDITEM_REG__MDR_EEPROM_DO
//    <name> DO </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001800C) EEPROM Write Data Register </i>
//    <loc> ( (unsigned int)((MDR_EEPROM_DO >> 0) & 0xFFFFFFFF), ((MDR_EEPROM_DO = (MDR_EEPROM_DO & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_EEPROM_DO_DATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_EEPROM_KEY  -----------------------------
// SVD Line: 2971

unsigned int MDR_EEPROM_KEY __AT (0x40018010);



// -----------------------------  Field Item: MDR_EEPROM_KEY_KEY  ---------------------------------
// SVD Line: 2980

//  <item> SFDITEM_FIELD__MDR_EEPROM_KEY_KEY
//    <name> KEY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018010) KEY </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_EEPROM_KEY >> 0) & 0xFFFFFFFF), ((MDR_EEPROM_KEY = (MDR_EEPROM_KEY & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_EEPROM_KEY  ---------------------------------
// SVD Line: 2971

//  <rtree> SFDITEM_REG__MDR_EEPROM_KEY
//    <name> KEY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018010) EEPROM Key Register </i>
//    <loc> ( (unsigned int)((MDR_EEPROM_KEY >> 0) & 0xFFFFFFFF), ((MDR_EEPROM_KEY = (MDR_EEPROM_KEY & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_EEPROM_KEY_KEY </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_EEPROM  ----------------------------------
// SVD Line: 2834

//  <view> MDR_EEPROM
//    <name> MDR_EEPROM </name>
//    <item> SFDITEM_REG__MDR_EEPROM_CMD </item>
//    <item> SFDITEM_REG__MDR_EEPROM_ADR </item>
//    <item> SFDITEM_REG__MDR_EEPROM_DI </item>
//    <item> SFDITEM_REG__MDR_EEPROM_DO </item>
//    <item> SFDITEM_REG__MDR_EEPROM_KEY </item>
//  </view>
//  


// ---------------------  Register Item Address: MDR_RST_CLK_CLOCK_STATUS  ------------------------
// SVD Line: 3005

unsigned int MDR_RST_CLK_CLOCK_STATUS __AT (0x40020000);



// --------------------  Field Item: MDR_RST_CLK_CLOCK_STATUS_PLL_USB_RDY  ------------------------
// SVD Line: 3014

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CLOCK_STATUS_PLL_USB_RDY
//    <name> PLL_USB_RDY </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40020000) PLL_USB_RDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_CLOCK_STATUS ) </loc>
//      <o.0..0> PLL_USB_RDY
//    </check>
//  </item>
//  


// --------------------  Field Item: MDR_RST_CLK_CLOCK_STATUS_PLL_CPU_RDY  ------------------------
// SVD Line: 3020

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CLOCK_STATUS_PLL_CPU_RDY
//    <name> PLL_CPU_RDY </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40020000) PLL_CPU_RDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_CLOCK_STATUS ) </loc>
//      <o.1..1> PLL_CPU_RDY
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_CLOCK_STATUS_HSE_RDY  --------------------------
// SVD Line: 3026

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CLOCK_STATUS_HSE_RDY
//    <name> HSE_RDY </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40020000) HSE_RDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_CLOCK_STATUS ) </loc>
//      <o.2..2> HSE_RDY
//    </check>
//  </item>
//  


// ------------------------  Register RTree: MDR_RST_CLK_CLOCK_STATUS  ----------------------------
// SVD Line: 3005

//  <rtree> SFDITEM_REG__MDR_RST_CLK_CLOCK_STATUS
//    <name> CLOCK_STATUS </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40020000) Clock Status Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_CLOCK_STATUS >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CLOCK_STATUS_PLL_USB_RDY </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CLOCK_STATUS_PLL_CPU_RDY </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CLOCK_STATUS_HSE_RDY </item>
//  </rtree>
//  


// ---------------------  Register Item Address: MDR_RST_CLK_PLL_CONTROL  -------------------------
// SVD Line: 3034

unsigned int MDR_RST_CLK_PLL_CONTROL __AT (0x40020004);



// ---------------------  Field Item: MDR_RST_CLK_PLL_CONTROL_PLL_USB_ON  -------------------------
// SVD Line: 3043

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_USB_ON
//    <name> PLL_USB_ON </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020004) PLL_USB_ON </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PLL_CONTROL ) </loc>
//      <o.0..0> PLL_USB_ON
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_PLL_CONTROL_PLL_USB_RLD  ------------------------
// SVD Line: 3049

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_USB_RLD
//    <name> PLL_USB_RLD </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020004) PLL_USB_RLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PLL_CONTROL ) </loc>
//      <o.1..1> PLL_USB_RLD
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_PLL_CONTROL_PLL_CPU_ON  -------------------------
// SVD Line: 3055

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_CPU_ON
//    <name> PLL_CPU_ON </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020004) PLL_CPU_ON </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PLL_CONTROL ) </loc>
//      <o.2..2> PLL_CPU_ON
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_PLL_CONTROL_PLL_CPU_PLD  ------------------------
// SVD Line: 3061

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_CPU_PLD
//    <name> PLL_CPU_PLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020004) PLL_CPU_PLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PLL_CONTROL ) </loc>
//      <o.3..3> PLL_CPU_PLD
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_PLL_CONTROL_PLL_USB_MUL  ------------------------
// SVD Line: 3067

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_USB_MUL
//    <name> PLL_USB_MUL </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40020004) PLL_USB_MUL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_PLL_CONTROL >> 4) & 0xF), ((MDR_RST_CLK_PLL_CONTROL = (MDR_RST_CLK_PLL_CONTROL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_PLL_CONTROL_PLL_CPU_MUL  ------------------------
// SVD Line: 3073

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_CPU_MUL
//    <name> PLL_CPU_MUL </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40020004) PLL_CPU_MUL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_PLL_CONTROL >> 8) & 0xF), ((MDR_RST_CLK_PLL_CONTROL = (MDR_RST_CLK_PLL_CONTROL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_RST_CLK_PLL_CONTROL  ----------------------------
// SVD Line: 3034

//  <rtree> SFDITEM_REG__MDR_RST_CLK_PLL_CONTROL
//    <name> PLL_CONTROL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020004) PLL Control Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_PLL_CONTROL >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_PLL_CONTROL = (MDR_RST_CLK_PLL_CONTROL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_USB_ON </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_USB_RLD </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_CPU_ON </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_CPU_PLD </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_USB_MUL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_CPU_MUL </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_RST_CLK_HS_CONTROL  -------------------------
// SVD Line: 3081

unsigned int MDR_RST_CLK_HS_CONTROL __AT (0x40020008);



// ------------------------  Field Item: MDR_RST_CLK_HS_CONTROL_HSE_ON  ---------------------------
// SVD Line: 3090

//  <item> SFDITEM_FIELD__MDR_RST_CLK_HS_CONTROL_HSE_ON
//    <name> HSE_ON </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020008) HSE_ON </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_HS_CONTROL ) </loc>
//      <o.0..0> HSE_ON
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_HS_CONTROL_HSE_BYP  ---------------------------
// SVD Line: 3096

//  <item> SFDITEM_FIELD__MDR_RST_CLK_HS_CONTROL_HSE_BYP
//    <name> HSE_BYP </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020008) HSE_BYP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_HS_CONTROL ) </loc>
//      <o.1..1> HSE_BYP
//    </check>
//  </item>
//  


// -------------------------  Register RTree: MDR_RST_CLK_HS_CONTROL  -----------------------------
// SVD Line: 3081

//  <rtree> SFDITEM_REG__MDR_RST_CLK_HS_CONTROL
//    <name> HS_CONTROL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020008) HS Control Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_HS_CONTROL >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_HS_CONTROL = (MDR_RST_CLK_HS_CONTROL & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_HS_CONTROL_HSE_ON </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_HS_CONTROL_HSE_BYP </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_RST_CLK_CPU_CLOCK  --------------------------
// SVD Line: 3104

unsigned int MDR_RST_CLK_CPU_CLOCK __AT (0x4002000C);



// ----------------------  Field Item: MDR_RST_CLK_CPU_CLOCK_CPU_C1_SEL  --------------------------
// SVD Line: 3113

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CPU_CLOCK_CPU_C1_SEL
//    <name> CPU_C1_SEL </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002000C) CPU_C1_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_CPU_CLOCK >> 0) & 0x3), ((MDR_RST_CLK_CPU_CLOCK = (MDR_RST_CLK_CPU_CLOCK & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_CPU_CLOCK_CPU_C2_SEL  --------------------------
// SVD Line: 3119

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CPU_CLOCK_CPU_C2_SEL
//    <name> CPU_C2_SEL </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002000C) CPU_C2_SEL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_CPU_CLOCK ) </loc>
//      <o.2..2> CPU_C2_SEL
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_CPU_CLOCK_CPU_C3_SEL  --------------------------
// SVD Line: 3125

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CPU_CLOCK_CPU_C3_SEL
//    <name> CPU_C3_SEL </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4002000C) CPU_C3_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_CPU_CLOCK >> 4) & 0xF), ((MDR_RST_CLK_CPU_CLOCK = (MDR_RST_CLK_CPU_CLOCK & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_CPU_CLOCK_HCLK_SEL  ---------------------------
// SVD Line: 3131

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CPU_CLOCK_HCLK_SEL
//    <name> HCLK_SEL </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4002000C) HCLK_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_CPU_CLOCK >> 8) & 0x3), ((MDR_RST_CLK_CPU_CLOCK = (MDR_RST_CLK_CPU_CLOCK & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_RST_CLK_CPU_CLOCK  -----------------------------
// SVD Line: 3104

//  <rtree> SFDITEM_REG__MDR_RST_CLK_CPU_CLOCK
//    <name> CPU_CLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002000C) CPU Clock Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_CPU_CLOCK >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_CPU_CLOCK = (MDR_RST_CLK_CPU_CLOCK & ~(0x3F7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CPU_CLOCK_CPU_C1_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CPU_CLOCK_CPU_C2_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CPU_CLOCK_CPU_C3_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CPU_CLOCK_HCLK_SEL </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_RST_CLK_USB_CLOCK  --------------------------
// SVD Line: 3139

unsigned int MDR_RST_CLK_USB_CLOCK __AT (0x40020010);



// ----------------------  Field Item: MDR_RST_CLK_USB_CLOCK_USB_C1_SEL  --------------------------
// SVD Line: 3148

//  <item> SFDITEM_FIELD__MDR_RST_CLK_USB_CLOCK_USB_C1_SEL
//    <name> USB_C1_SEL </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020010) USB_C1_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_USB_CLOCK >> 0) & 0x3), ((MDR_RST_CLK_USB_CLOCK = (MDR_RST_CLK_USB_CLOCK & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_USB_CLOCK_USB_C2_SEL  --------------------------
// SVD Line: 3154

//  <item> SFDITEM_FIELD__MDR_RST_CLK_USB_CLOCK_USB_C2_SEL
//    <name> USB_C2_SEL </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020010) USB_C2_SEL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_USB_CLOCK ) </loc>
//      <o.2..2> USB_C2_SEL
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_USB_CLOCK_USB_C3_SEL  --------------------------
// SVD Line: 3160

//  <item> SFDITEM_FIELD__MDR_RST_CLK_USB_CLOCK_USB_C3_SEL
//    <name> USB_C3_SEL </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020010) USB_C3_SEL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_USB_CLOCK ) </loc>
//      <o.4..4> USB_C3_SEL
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_USB_CLOCK_USB_CLK_EN  --------------------------
// SVD Line: 3166

//  <item> SFDITEM_FIELD__MDR_RST_CLK_USB_CLOCK_USB_CLK_EN
//    <name> USB_CLK_EN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020010) USB_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_USB_CLOCK ) </loc>
//      <o.8..8> USB_CLK_EN
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_RST_CLK_USB_CLOCK  -----------------------------
// SVD Line: 3139

//  <rtree> SFDITEM_REG__MDR_RST_CLK_USB_CLOCK
//    <name> USB_CLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020010) USB Clock Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_USB_CLOCK >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_USB_CLOCK = (MDR_RST_CLK_USB_CLOCK & ~(0x117UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x117) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_USB_CLOCK_USB_C1_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_USB_CLOCK_USB_C2_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_USB_CLOCK_USB_C3_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_USB_CLOCK_USB_CLK_EN </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_RST_CLK_ADC_MCO_CLOCK  ------------------------
// SVD Line: 3174

unsigned int MDR_RST_CLK_ADC_MCO_CLOCK __AT (0x40020014);



// --------------------  Field Item: MDR_RST_CLK_ADC_MCO_CLOCK_ADC_C1_SEL  ------------------------
// SVD Line: 3183

//  <item> SFDITEM_FIELD__MDR_RST_CLK_ADC_MCO_CLOCK_ADC_C1_SEL
//    <name> ADC_C1_SEL </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020014) ADC_C1_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_ADC_MCO_CLOCK >> 0) & 0x3), ((MDR_RST_CLK_ADC_MCO_CLOCK = (MDR_RST_CLK_ADC_MCO_CLOCK & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: MDR_RST_CLK_ADC_MCO_CLOCK_ADC_C2_SEL  ------------------------
// SVD Line: 3189

//  <item> SFDITEM_FIELD__MDR_RST_CLK_ADC_MCO_CLOCK_ADC_C2_SEL
//    <name> ADC_C2_SEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40020014) ADC_C2_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_ADC_MCO_CLOCK >> 4) & 0x3), ((MDR_RST_CLK_ADC_MCO_CLOCK = (MDR_RST_CLK_ADC_MCO_CLOCK & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: MDR_RST_CLK_ADC_MCO_CLOCK_ADC_C3_SEL  ------------------------
// SVD Line: 3195

//  <item> SFDITEM_FIELD__MDR_RST_CLK_ADC_MCO_CLOCK_ADC_C3_SEL
//    <name> ADC_C3_SEL </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40020014) ADC_C3_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_ADC_MCO_CLOCK >> 8) & 0xF), ((MDR_RST_CLK_ADC_MCO_CLOCK = (MDR_RST_CLK_ADC_MCO_CLOCK & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_ADC_MCO_CLOCK_MCO_EN  --------------------------
// SVD Line: 3201

//  <item> SFDITEM_FIELD__MDR_RST_CLK_ADC_MCO_CLOCK_MCO_EN
//    <name> MCO_EN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40020014) MCO_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_ADC_MCO_CLOCK ) </loc>
//      <o.12..12> MCO_EN
//    </check>
//  </item>
//  


// --------------------  Field Item: MDR_RST_CLK_ADC_MCO_CLOCK_ADC_CLK_EN  ------------------------
// SVD Line: 3207

//  <item> SFDITEM_FIELD__MDR_RST_CLK_ADC_MCO_CLOCK_ADC_CLK_EN
//    <name> ADC_CLK_EN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40020014) ADC_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_ADC_MCO_CLOCK ) </loc>
//      <o.13..13> ADC_CLK_EN
//    </check>
//  </item>
//  


// ------------------------  Register RTree: MDR_RST_CLK_ADC_MCO_CLOCK  ---------------------------
// SVD Line: 3174

//  <rtree> SFDITEM_REG__MDR_RST_CLK_ADC_MCO_CLOCK
//    <name> ADC_MCO_CLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020014) ADC Clock Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_ADC_MCO_CLOCK >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_ADC_MCO_CLOCK = (MDR_RST_CLK_ADC_MCO_CLOCK & ~(0x3F33UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F33) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_ADC_MCO_CLOCK_ADC_C1_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_ADC_MCO_CLOCK_ADC_C2_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_ADC_MCO_CLOCK_ADC_C3_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_ADC_MCO_CLOCK_MCO_EN </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_ADC_MCO_CLOCK_ADC_CLK_EN </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_RST_CLK_RTC_CLOCK  --------------------------
// SVD Line: 3215

unsigned int MDR_RST_CLK_RTC_CLOCK __AT (0x40020018);



// ------------------------  Field Item: MDR_RST_CLK_RTC_CLOCK_HSE_SEL  ---------------------------
// SVD Line: 3224

//  <item> SFDITEM_FIELD__MDR_RST_CLK_RTC_CLOCK_HSE_SEL
//    <name> HSE_SEL </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40020018) HSE_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_RTC_CLOCK >> 0) & 0xF), ((MDR_RST_CLK_RTC_CLOCK = (MDR_RST_CLK_RTC_CLOCK & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_RST_CLK_RTC_CLOCK_HSI_SEL  ---------------------------
// SVD Line: 3230

//  <item> SFDITEM_FIELD__MDR_RST_CLK_RTC_CLOCK_HSI_SEL
//    <name> HSI_SEL </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40020018) HSI_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_RTC_CLOCK >> 4) & 0xF), ((MDR_RST_CLK_RTC_CLOCK = (MDR_RST_CLK_RTC_CLOCK & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_RTC_CLOCK_HSE_RTC_EN  --------------------------
// SVD Line: 3236

//  <item> SFDITEM_FIELD__MDR_RST_CLK_RTC_CLOCK_HSE_RTC_EN
//    <name> HSE_RTC_EN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020018) HSE_RTC_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_RTC_CLOCK ) </loc>
//      <o.8..8> HSE_RTC_EN
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_RTC_CLOCK_HSI_RTC_EN  --------------------------
// SVD Line: 3242

//  <item> SFDITEM_FIELD__MDR_RST_CLK_RTC_CLOCK_HSI_RTC_EN
//    <name> HSI_RTC_EN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40020018) HSI_RTC_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_RTC_CLOCK ) </loc>
//      <o.9..9> HSI_RTC_EN
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_RST_CLK_RTC_CLOCK  -----------------------------
// SVD Line: 3215

//  <rtree> SFDITEM_REG__MDR_RST_CLK_RTC_CLOCK
//    <name> RTC_CLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020018) RTC Clock Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_RTC_CLOCK >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_RTC_CLOCK = (MDR_RST_CLK_RTC_CLOCK & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_RTC_CLOCK_HSE_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_RTC_CLOCK_HSI_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_RTC_CLOCK_HSE_RTC_EN </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_RTC_CLOCK_HSI_RTC_EN </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_RST_CLK_PER_CLOCK  --------------------------
// SVD Line: 3250

unsigned int MDR_RST_CLK_PER_CLOCK __AT (0x4002001C);



// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_CAN1  --------------------------
// SVD Line: 3259

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_CAN1
//    <name> PCLK_CAN1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002001C) PCLK_CAN1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.0..0> PCLK_CAN1
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_CAN2  --------------------------
// SVD Line: 3265

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_CAN2
//    <name> PCLK_CAN2 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4002001C) PCLK_CAN2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.1..1> PCLK_CAN2
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_USB  ---------------------------
// SVD Line: 3271

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_USB
//    <name> PCLK_USB </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002001C) PCLK_USB </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.2..2> PCLK_USB
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_EEPROM  -------------------------
// SVD Line: 3277

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_EEPROM
//    <name> PCLK_EEPROM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4002001C) PCLK_EEPROM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.3..3> PCLK_EEPROM
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_RST_CLK  -------------------------
// SVD Line: 3283

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_RST_CLK
//    <name> PCLK_RST_CLK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4002001C) PCLK_RST_CLK </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.4..4> PCLK_RST_CLK
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_DMA  ---------------------------
// SVD Line: 3289

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_DMA
//    <name> PCLK_DMA </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4002001C) PCLK_DMA </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.5..5> PCLK_DMA
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_UART1  --------------------------
// SVD Line: 3295

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_UART1
//    <name> PCLK_UART1 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4002001C) PCLK_UART1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.6..6> PCLK_UART1
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_UART2  --------------------------
// SVD Line: 3301

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_UART2
//    <name> PCLK_UART2 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002001C) PCLK_UART2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.7..7> PCLK_UART2
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_SPI1  --------------------------
// SVD Line: 3307

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_SPI1
//    <name> PCLK_SPI1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4002001C) PCLK_SPI1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.8..8> PCLK_SPI1
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_I2C  ---------------------------
// SVD Line: 3313

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_I2C
//    <name> PCLK_I2C </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4002001C) PCLK_I2C </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.10..10> PCLK_I2C
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_POWER  --------------------------
// SVD Line: 3319

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_POWER
//    <name> PCLK_POWER </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4002001C) PCLK_POWER </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.11..11> PCLK_POWER
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_WWDG  --------------------------
// SVD Line: 3325

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_WWDG
//    <name> PCLK_WWDG </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4002001C) PCLK_WWDG </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.12..12> PCLK_WWDG
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_IWDG  --------------------------
// SVD Line: 3331

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_IWDG
//    <name> PCLK_IWDG </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4002001C) PCLK_IWDG </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.13..13> PCLK_IWDG
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_TIMER1  -------------------------
// SVD Line: 3337

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_TIMER1
//    <name> PCLK_TIMER1 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4002001C) PCLK_TIMER1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.14..14> PCLK_TIMER1
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_TIMER2  -------------------------
// SVD Line: 3343

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_TIMER2
//    <name> PCLK_TIMER2 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4002001C) PCLK_TIMER2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.15..15> PCLK_TIMER2
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_TIMER3  -------------------------
// SVD Line: 3349

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_TIMER3
//    <name> PCLK_TIMER3 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4002001C) PCLK_TIMER3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.16..16> PCLK_TIMER3
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_ADC  ---------------------------
// SVD Line: 3355

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_ADC
//    <name> PCLK_ADC </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4002001C) PCLK_ADC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.17..17> PCLK_ADC
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_DAC  ---------------------------
// SVD Line: 3361

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_DAC
//    <name> PCLK_DAC </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x4002001C) PCLK_DAC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.18..18> PCLK_DAC
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_COMP  --------------------------
// SVD Line: 3367

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_COMP
//    <name> PCLK_COMP </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x4002001C) PCLK_COMP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.19..19> PCLK_COMP
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_SPI2  --------------------------
// SVD Line: 3373

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_SPI2
//    <name> PCLK_SPI2 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x4002001C) PCLK_SPI2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.20..20> PCLK_SPI2
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_PORTA  --------------------------
// SVD Line: 3379

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTA
//    <name> PCLK_PORTA </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x4002001C) PCLK_PORTA </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.21..21> PCLK_PORTA
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_PORTB  --------------------------
// SVD Line: 3385

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTB
//    <name> PCLK_PORTB </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x4002001C) PCLK_PORTB </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.22..22> PCLK_PORTB
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_PORTC  --------------------------
// SVD Line: 3391

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTC
//    <name> PCLK_PORTC </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x4002001C) PCLK_PORTC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.23..23> PCLK_PORTC
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_PORTD  --------------------------
// SVD Line: 3397

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTD
//    <name> PCLK_PORTD </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x4002001C) PCLK_PORTD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.24..24> PCLK_PORTD
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_PORTE  --------------------------
// SVD Line: 3403

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTE
//    <name> PCLK_PORTE </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x4002001C) PCLK_PORTE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.25..25> PCLK_PORTE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_BKP  ---------------------------
// SVD Line: 3409

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_BKP
//    <name> PCLK_BKP </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x4002001C) PCLK_BKP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.27..27> PCLK_BKP
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_PORTF  --------------------------
// SVD Line: 3415

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTF
//    <name> PCLK_PORTF </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4002001C) PCLK_PORTF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.29..29> PCLK_PORTF
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_EXT_BUS  -------------------------
// SVD Line: 3421

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_EXT_BUS
//    <name> PCLK_EXT_BUS </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x4002001C) PCLK_EXT_BUS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.30..30> PCLK_EXT_BUS
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_RST_CLK_PER_CLOCK  -----------------------------
// SVD Line: 3250

//  <rtree> SFDITEM_REG__MDR_RST_CLK_PER_CLOCK
//    <name> PER_CLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002001C) Peripheral Clock Enable Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_PER_CLOCK >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_PER_CLOCK = (MDR_RST_CLK_PER_CLOCK & ~(0x6BFFFDFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x6BFFFDFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_CAN1 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_CAN2 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_USB </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_EEPROM </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_RST_CLK </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_DMA </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_UART1 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_UART2 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_SPI1 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_I2C </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_POWER </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_WWDG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_IWDG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_TIMER1 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_TIMER2 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_TIMER3 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_ADC </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_DAC </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_COMP </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_SPI2 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTA </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTB </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTC </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTD </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTE </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_BKP </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTF </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_EXT_BUS </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_RST_CLK_CAN_CLOCK  --------------------------
// SVD Line: 3429

unsigned int MDR_RST_CLK_CAN_CLOCK __AT (0x40020020);



// -----------------------  Field Item: MDR_RST_CLK_CAN_CLOCK_CAN1_BRG  ---------------------------
// SVD Line: 3438

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CAN_CLOCK_CAN1_BRG
//    <name> CAN1_BRG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40020020) CAN1_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_CAN_CLOCK >> 0) & 0xFF), ((MDR_RST_CLK_CAN_CLOCK = (MDR_RST_CLK_CAN_CLOCK & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_CAN_CLOCK_CAN2_BRG  ---------------------------
// SVD Line: 3444

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CAN_CLOCK_CAN2_BRG
//    <name> CAN2_BRG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40020020) CAN2_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_CAN_CLOCK >> 8) & 0xFF), ((MDR_RST_CLK_CAN_CLOCK = (MDR_RST_CLK_CAN_CLOCK & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_CAN_CLOCK_CAN1_CLK_EN  -------------------------
// SVD Line: 3450

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CAN_CLOCK_CAN1_CLK_EN
//    <name> CAN1_CLK_EN </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40020020) CAN1_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_CAN_CLOCK ) </loc>
//      <o.24..24> CAN1_CLK_EN
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_CAN_CLOCK_CAN2_CLK_EN  -------------------------
// SVD Line: 3456

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CAN_CLOCK_CAN2_CLK_EN
//    <name> CAN2_CLK_EN </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40020020) CAN2_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_CAN_CLOCK ) </loc>
//      <o.25..25> CAN2_CLK_EN
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_RST_CLK_CAN_CLOCK  -----------------------------
// SVD Line: 3429

//  <rtree> SFDITEM_REG__MDR_RST_CLK_CAN_CLOCK
//    <name> CAN_CLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020020) CAN Clock Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_CAN_CLOCK >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_CAN_CLOCK = (MDR_RST_CLK_CAN_CLOCK & ~(0x300FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x300FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CAN_CLOCK_CAN1_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CAN_CLOCK_CAN2_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CAN_CLOCK_CAN1_CLK_EN </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CAN_CLOCK_CAN2_CLK_EN </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_RST_CLK_TIM_CLOCK  --------------------------
// SVD Line: 3464

unsigned int MDR_RST_CLK_TIM_CLOCK __AT (0x40020024);



// -----------------------  Field Item: MDR_RST_CLK_TIM_CLOCK_TIM1_BRG  ---------------------------
// SVD Line: 3473

//  <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM1_BRG
//    <name> TIM1_BRG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40020024) TIM1_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_TIM_CLOCK >> 0) & 0xFF), ((MDR_RST_CLK_TIM_CLOCK = (MDR_RST_CLK_TIM_CLOCK & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_TIM_CLOCK_TIM2_BRG  ---------------------------
// SVD Line: 3479

//  <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM2_BRG
//    <name> TIM2_BRG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40020024) TIM2_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_TIM_CLOCK >> 8) & 0xFF), ((MDR_RST_CLK_TIM_CLOCK = (MDR_RST_CLK_TIM_CLOCK & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_TIM_CLOCK_TIM3_BRG  ---------------------------
// SVD Line: 3485

//  <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM3_BRG
//    <name> TIM3_BRG </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40020024) TIM3_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_TIM_CLOCK >> 16) & 0xFF), ((MDR_RST_CLK_TIM_CLOCK = (MDR_RST_CLK_TIM_CLOCK & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_TIM_CLOCK_TIM1_CLK_EN  -------------------------
// SVD Line: 3491

//  <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM1_CLK_EN
//    <name> TIM1_CLK_EN </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40020024) TIM1_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_TIM_CLOCK ) </loc>
//      <o.24..24> TIM1_CLK_EN
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_TIM_CLOCK_TIM2_CLK_EN  -------------------------
// SVD Line: 3497

//  <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM2_CLK_EN
//    <name> TIM2_CLK_EN </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40020024) TIM2_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_TIM_CLOCK ) </loc>
//      <o.25..25> TIM2_CLK_EN
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_TIM_CLOCK_TIM3_CLK_EN  -------------------------
// SVD Line: 3503

//  <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM3_CLK_EN
//    <name> TIM3_CLK_EN </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40020024) TIM3_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_TIM_CLOCK ) </loc>
//      <o.26..26> TIM3_CLK_EN
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_RST_CLK_TIM_CLOCK  -----------------------------
// SVD Line: 3464

//  <rtree> SFDITEM_REG__MDR_RST_CLK_TIM_CLOCK
//    <name> TIM_CLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020024) Timer Clock Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_TIM_CLOCK >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_TIM_CLOCK = (MDR_RST_CLK_TIM_CLOCK & ~(0x7FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM1_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM2_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM3_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM1_CLK_EN </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM2_CLK_EN </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM3_CLK_EN </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_RST_CLK_UART_CLOCK  -------------------------
// SVD Line: 3511

unsigned int MDR_RST_CLK_UART_CLOCK __AT (0x40020028);



// ----------------------  Field Item: MDR_RST_CLK_UART_CLOCK_UART1_BRG  --------------------------
// SVD Line: 3520

//  <item> SFDITEM_FIELD__MDR_RST_CLK_UART_CLOCK_UART1_BRG
//    <name> UART1_BRG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40020028) UART1_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_UART_CLOCK >> 0) & 0xFF), ((MDR_RST_CLK_UART_CLOCK = (MDR_RST_CLK_UART_CLOCK & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_UART_CLOCK_UART2_BRG  --------------------------
// SVD Line: 3526

//  <item> SFDITEM_FIELD__MDR_RST_CLK_UART_CLOCK_UART2_BRG
//    <name> UART2_BRG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40020028) UART2_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_UART_CLOCK >> 8) & 0xFF), ((MDR_RST_CLK_UART_CLOCK = (MDR_RST_CLK_UART_CLOCK & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_UART_CLOCK_UART1_CLK_EN  ------------------------
// SVD Line: 3532

//  <item> SFDITEM_FIELD__MDR_RST_CLK_UART_CLOCK_UART1_CLK_EN
//    <name> UART1_CLK_EN </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40020028) UART1_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_UART_CLOCK ) </loc>
//      <o.24..24> UART1_CLK_EN
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_UART_CLOCK_UART2_CLK_EN  ------------------------
// SVD Line: 3538

//  <item> SFDITEM_FIELD__MDR_RST_CLK_UART_CLOCK_UART2_CLK_EN
//    <name> UART2_CLK_EN </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40020028) UART2_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_UART_CLOCK ) </loc>
//      <o.25..25> UART2_CLK_EN
//    </check>
//  </item>
//  


// -------------------------  Register RTree: MDR_RST_CLK_UART_CLOCK  -----------------------------
// SVD Line: 3511

//  <rtree> SFDITEM_REG__MDR_RST_CLK_UART_CLOCK
//    <name> UART_CLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020028) UART Clock Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_UART_CLOCK >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_UART_CLOCK = (MDR_RST_CLK_UART_CLOCK & ~(0x300FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x300FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_UART_CLOCK_UART1_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_UART_CLOCK_UART2_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_UART_CLOCK_UART1_CLK_EN </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_UART_CLOCK_UART2_CLK_EN </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_RST_CLK_SSP_CLOCK  --------------------------
// SVD Line: 3546

unsigned int MDR_RST_CLK_SSP_CLOCK __AT (0x4002002C);



// -----------------------  Field Item: MDR_RST_CLK_SSP_CLOCK_SSP1_BRG  ---------------------------
// SVD Line: 3555

//  <item> SFDITEM_FIELD__MDR_RST_CLK_SSP_CLOCK_SSP1_BRG
//    <name> SSP1_BRG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4002002C) SSP1_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_SSP_CLOCK >> 0) & 0xFF), ((MDR_RST_CLK_SSP_CLOCK = (MDR_RST_CLK_SSP_CLOCK & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_SSP_CLOCK_SSP2_BRG  ---------------------------
// SVD Line: 3561

//  <item> SFDITEM_FIELD__MDR_RST_CLK_SSP_CLOCK_SSP2_BRG
//    <name> SSP2_BRG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4002002C) SSP2_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_SSP_CLOCK >> 8) & 0xFF), ((MDR_RST_CLK_SSP_CLOCK = (MDR_RST_CLK_SSP_CLOCK & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_SSP_CLOCK_SSP1_CLK_EN  -------------------------
// SVD Line: 3567

//  <item> SFDITEM_FIELD__MDR_RST_CLK_SSP_CLOCK_SSP1_CLK_EN
//    <name> SSP1_CLK_EN </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x4002002C) SSP1_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_SSP_CLOCK ) </loc>
//      <o.24..24> SSP1_CLK_EN
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_SSP_CLOCK_SSP2_CLK_EN  -------------------------
// SVD Line: 3573

//  <item> SFDITEM_FIELD__MDR_RST_CLK_SSP_CLOCK_SSP2_CLK_EN
//    <name> SSP2_CLK_EN </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x4002002C) SSP2_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_SSP_CLOCK ) </loc>
//      <o.25..25> SSP2_CLK_EN
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_RST_CLK_SSP_CLOCK  -----------------------------
// SVD Line: 3546

//  <rtree> SFDITEM_REG__MDR_RST_CLK_SSP_CLOCK
//    <name> SSP_CLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002002C) SSP Clock Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_SSP_CLOCK >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_SSP_CLOCK = (MDR_RST_CLK_SSP_CLOCK & ~(0x300FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x300FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_SSP_CLOCK_SSP1_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_SSP_CLOCK_SSP2_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_SSP_CLOCK_SSP1_CLK_EN </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_SSP_CLOCK_SSP2_CLK_EN </item>
//  </rtree>
//  


// ------------------------------  Peripheral View: MDR_RST_CLK  ----------------------------------
// SVD Line: 2990

//  <view> MDR_RST_CLK
//    <name> MDR_RST_CLK </name>
//    <item> SFDITEM_REG__MDR_RST_CLK_CLOCK_STATUS </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_PLL_CONTROL </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_HS_CONTROL </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_CPU_CLOCK </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_USB_CLOCK </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_ADC_MCO_CLOCK </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_RTC_CLOCK </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_PER_CLOCK </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_CAN_CLOCK </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_TIM_CLOCK </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_UART_CLOCK </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_SSP_CLOCK </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_DMA_STATUS  -----------------------------
// SVD Line: 3602

unsigned int MDR_DMA_STATUS __AT (0x40028000);



// ------------------------  Field Item: MDR_DMA_STATUS_MASTER_ENABLE  ----------------------------
// SVD Line: 3611

//  <item> SFDITEM_FIELD__MDR_DMA_STATUS_MASTER_ENABLE
//    <name> MASTER_ENABLE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40028000) MASTER_ENABLE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_DMA_STATUS ) </loc>
//      <o.0..0> MASTER_ENABLE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_DMA_STATUS_STATE  --------------------------------
// SVD Line: 3617

//  <item> SFDITEM_FIELD__MDR_DMA_STATUS_STATE
//    <name> STATE </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40028000) STATE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_DMA_STATUS >> 4) & 0xF), ((MDR_DMA_STATUS = (MDR_DMA_STATUS & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_DMA_STATUS_CHNLS_MINUS1  ----------------------------
// SVD Line: 3623

//  <item> SFDITEM_FIELD__MDR_DMA_STATUS_CHNLS_MINUS1
//    <name> CHNLS_MINUS1 </name>
//    <rw> 
//    <i> [Bits 20..16] RW (@ 0x40028000) CHNLS_MINUS1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_DMA_STATUS >> 16) & 0x1F), ((MDR_DMA_STATUS = (MDR_DMA_STATUS & ~(0x1FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_DMA_STATUS_TEST_STATUS  -----------------------------
// SVD Line: 3629

//  <item> SFDITEM_FIELD__MDR_DMA_STATUS_TEST_STATUS
//    <name> TEST_STATUS </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40028000) TEST_STATUS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_DMA_STATUS >> 28) & 0xF), ((MDR_DMA_STATUS = (MDR_DMA_STATUS & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_DMA_STATUS  ---------------------------------
// SVD Line: 3602

//  <rtree> SFDITEM_REG__MDR_DMA_STATUS
//    <name> STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40028000) DMA Status Register </i>
//    <loc> ( (unsigned int)((MDR_DMA_STATUS >> 0) & 0xFFFFFFFF), ((MDR_DMA_STATUS = (MDR_DMA_STATUS & ~(0xF01F00F1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF01F00F1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_DMA_STATUS_MASTER_ENABLE </item>
//    <item> SFDITEM_FIELD__MDR_DMA_STATUS_STATE </item>
//    <item> SFDITEM_FIELD__MDR_DMA_STATUS_CHNLS_MINUS1 </item>
//    <item> SFDITEM_FIELD__MDR_DMA_STATUS_TEST_STATUS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_DMA_CFG  -------------------------------
// SVD Line: 3637

unsigned int MDR_DMA_CFG __AT (0x40028004);



// --------------------------  Field Item: MDR_DMA_CFG_MASTER_ENABLE  -----------------------------
// SVD Line: 3646

//  <item> SFDITEM_FIELD__MDR_DMA_CFG_MASTER_ENABLE
//    <name> MASTER_ENABLE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40028004) MASTER_ENABLE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_DMA_CFG ) </loc>
//      <o.0..0> MASTER_ENABLE
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_DMA_CFG_CHNL_PROT_CTRL  -----------------------------
// SVD Line: 3652

//  <item> SFDITEM_FIELD__MDR_DMA_CFG_CHNL_PROT_CTRL
//    <name> CHNL_PROT_CTRL </name>
//    <rw> 
//    <i> [Bits 7..5] RW (@ 0x40028004) CHNL_PROT_CTRL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_DMA_CFG >> 5) & 0x7), ((MDR_DMA_CFG = (MDR_DMA_CFG & ~(0x7UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_DMA_CFG  ----------------------------------
// SVD Line: 3637

//  <rtree> SFDITEM_REG__MDR_DMA_CFG
//    <name> CFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40028004) DMA Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_DMA_CFG >> 0) & 0xFFFFFFFF), ((MDR_DMA_CFG = (MDR_DMA_CFG & ~(0xE1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_DMA_CFG_MASTER_ENABLE </item>
//    <item> SFDITEM_FIELD__MDR_DMA_CFG_CHNL_PROT_CTRL </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_DMA_CTRL_BASE_PTR  --------------------------
// SVD Line: 3660

unsigned int MDR_DMA_CTRL_BASE_PTR __AT (0x40028008);



// --------------------------  Register Item: MDR_DMA_CTRL_BASE_PTR  ------------------------------
// SVD Line: 3660

//  <item> SFDITEM_REG__MDR_DMA_CTRL_BASE_PTR
//    <name> CTRL_BASE_PTR </name>
//    <i> [Bits 31..0] RW (@ 0x40028008) CTRL_BASE_PTR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CTRL_BASE_PTR >> 0) & 0xFFFFFFFF), ((MDR_DMA_CTRL_BASE_PTR = (MDR_DMA_CTRL_BASE_PTR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_DMA_ALT_CTRL_BASE_PTR  ------------------------
// SVD Line: 3668

unsigned int MDR_DMA_ALT_CTRL_BASE_PTR __AT (0x4002800C);



// ------------------------  Register Item: MDR_DMA_ALT_CTRL_BASE_PTR  ----------------------------
// SVD Line: 3668

//  <item> SFDITEM_REG__MDR_DMA_ALT_CTRL_BASE_PTR
//    <name> ALT_CTRL_BASE_PTR </name>
//    <i> [Bits 31..0] RW (@ 0x4002800C) ALT_CTRL_BASE_PTR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_ALT_CTRL_BASE_PTR >> 0) & 0xFFFFFFFF), ((MDR_DMA_ALT_CTRL_BASE_PTR = (MDR_DMA_ALT_CTRL_BASE_PTR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: MDR_DMA_WAITONREQ_STATUS  ------------------------
// SVD Line: 3676

unsigned int MDR_DMA_WAITONREQ_STATUS __AT (0x40028010);



// -------------------------  Register Item: MDR_DMA_WAITONREQ_STATUS  ----------------------------
// SVD Line: 3676

//  <item> SFDITEM_REG__MDR_DMA_WAITONREQ_STATUS
//    <name> WAITONREQ_STATUS </name>
//    <i> [Bits 31..0] RW (@ 0x40028010) WAITONREQ_STATUS </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_WAITONREQ_STATUS >> 0) & 0xFFFFFFFF), ((MDR_DMA_WAITONREQ_STATUS = (MDR_DMA_WAITONREQ_STATUS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: MDR_DMA_CHNL_SW_REQUEST  -------------------------
// SVD Line: 3684

unsigned int MDR_DMA_CHNL_SW_REQUEST __AT (0x40028014);



// -------------------------  Register Item: MDR_DMA_CHNL_SW_REQUEST  -----------------------------
// SVD Line: 3684

//  <item> SFDITEM_REG__MDR_DMA_CHNL_SW_REQUEST
//    <name> CHNL_SW_REQUEST </name>
//    <i> [Bits 31..0] RW (@ 0x40028014) CHNL_SW_REQUEST </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_SW_REQUEST >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_SW_REQUEST = (MDR_DMA_CHNL_SW_REQUEST & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_DMA_CHNL_USEBURST_SET  ------------------------
// SVD Line: 3692

unsigned int MDR_DMA_CHNL_USEBURST_SET __AT (0x40028018);



// ------------------------  Register Item: MDR_DMA_CHNL_USEBURST_SET  ----------------------------
// SVD Line: 3692

//  <item> SFDITEM_REG__MDR_DMA_CHNL_USEBURST_SET
//    <name> CHNL_USEBURST_SET </name>
//    <i> [Bits 31..0] RW (@ 0x40028018) CHNL_USEBURST_SET </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_USEBURST_SET >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_USEBURST_SET = (MDR_DMA_CHNL_USEBURST_SET & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_DMA_CHNL_USEBURST_CLR  ------------------------
// SVD Line: 3700

unsigned int MDR_DMA_CHNL_USEBURST_CLR __AT (0x4002801C);



// ------------------------  Register Item: MDR_DMA_CHNL_USEBURST_CLR  ----------------------------
// SVD Line: 3700

//  <item> SFDITEM_REG__MDR_DMA_CHNL_USEBURST_CLR
//    <name> CHNL_USEBURST_CLR </name>
//    <i> [Bits 31..0] RW (@ 0x4002801C) CHNL_USEBURST_CLR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_USEBURST_CLR >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_USEBURST_CLR = (MDR_DMA_CHNL_USEBURST_CLR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_DMA_CHNL_REQ_MASK_SET  ------------------------
// SVD Line: 3708

unsigned int MDR_DMA_CHNL_REQ_MASK_SET __AT (0x40028020);



// ------------------------  Register Item: MDR_DMA_CHNL_REQ_MASK_SET  ----------------------------
// SVD Line: 3708

//  <item> SFDITEM_REG__MDR_DMA_CHNL_REQ_MASK_SET
//    <name> CHNL_REQ_MASK_SET </name>
//    <i> [Bits 31..0] RW (@ 0x40028020) CHNL_REQ_MASK_SET </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_REQ_MASK_SET >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_REQ_MASK_SET = (MDR_DMA_CHNL_REQ_MASK_SET & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_DMA_CHNL_REQ_MASK_CLR  ------------------------
// SVD Line: 3716

unsigned int MDR_DMA_CHNL_REQ_MASK_CLR __AT (0x40028024);



// ------------------------  Register Item: MDR_DMA_CHNL_REQ_MASK_CLR  ----------------------------
// SVD Line: 3716

//  <item> SFDITEM_REG__MDR_DMA_CHNL_REQ_MASK_CLR
//    <name> CHNL_REQ_MASK_CLR </name>
//    <i> [Bits 31..0] RW (@ 0x40028024) CHNL_REQ_MASK_CLR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_REQ_MASK_CLR >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_REQ_MASK_CLR = (MDR_DMA_CHNL_REQ_MASK_CLR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: MDR_DMA_CHNL_ENABLE_SET  -------------------------
// SVD Line: 3724

unsigned int MDR_DMA_CHNL_ENABLE_SET __AT (0x40028028);



// -------------------------  Register Item: MDR_DMA_CHNL_ENABLE_SET  -----------------------------
// SVD Line: 3724

//  <item> SFDITEM_REG__MDR_DMA_CHNL_ENABLE_SET
//    <name> CHNL_ENABLE_SET </name>
//    <i> [Bits 31..0] RW (@ 0x40028028) CHNL_ENABLE_SET </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_ENABLE_SET >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_ENABLE_SET = (MDR_DMA_CHNL_ENABLE_SET & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: MDR_DMA_CHNL_ENABLE_CLR  -------------------------
// SVD Line: 3732

unsigned int MDR_DMA_CHNL_ENABLE_CLR __AT (0x4002802C);



// -------------------------  Register Item: MDR_DMA_CHNL_ENABLE_CLR  -----------------------------
// SVD Line: 3732

//  <item> SFDITEM_REG__MDR_DMA_CHNL_ENABLE_CLR
//    <name> CHNL_ENABLE_CLR </name>
//    <i> [Bits 31..0] RW (@ 0x4002802C) CHNL_ENABLE_CLR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_ENABLE_CLR >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_ENABLE_CLR = (MDR_DMA_CHNL_ENABLE_CLR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: MDR_DMA_CHNL_PRI_ALT_SET  ------------------------
// SVD Line: 3740

unsigned int MDR_DMA_CHNL_PRI_ALT_SET __AT (0x40028030);



// -------------------------  Register Item: MDR_DMA_CHNL_PRI_ALT_SET  ----------------------------
// SVD Line: 3740

//  <item> SFDITEM_REG__MDR_DMA_CHNL_PRI_ALT_SET
//    <name> CHNL_PRI_ALT_SET </name>
//    <i> [Bits 31..0] RW (@ 0x40028030) CHNL_PRI_ALT_SET </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_PRI_ALT_SET >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_PRI_ALT_SET = (MDR_DMA_CHNL_PRI_ALT_SET & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: MDR_DMA_CHNL_PRI_ALT_CLR  ------------------------
// SVD Line: 3748

unsigned int MDR_DMA_CHNL_PRI_ALT_CLR __AT (0x40028034);



// -------------------------  Register Item: MDR_DMA_CHNL_PRI_ALT_CLR  ----------------------------
// SVD Line: 3748

//  <item> SFDITEM_REG__MDR_DMA_CHNL_PRI_ALT_CLR
//    <name> CHNL_PRI_ALT_CLR </name>
//    <i> [Bits 31..0] RW (@ 0x40028034) CHNL_PRI_ALT_CLR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_PRI_ALT_CLR >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_PRI_ALT_CLR = (MDR_DMA_CHNL_PRI_ALT_CLR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_DMA_CHNL_PRIORITY_SET  ------------------------
// SVD Line: 3756

unsigned int MDR_DMA_CHNL_PRIORITY_SET __AT (0x40028038);



// ------------------------  Register Item: MDR_DMA_CHNL_PRIORITY_SET  ----------------------------
// SVD Line: 3756

//  <item> SFDITEM_REG__MDR_DMA_CHNL_PRIORITY_SET
//    <name> CHNL_PRIORITY_SET </name>
//    <i> [Bits 31..0] RW (@ 0x40028038) CHNL_PRIORITY_SET </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_PRIORITY_SET >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_PRIORITY_SET = (MDR_DMA_CHNL_PRIORITY_SET & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_DMA_CHNL_PRIORITY_CLR  ------------------------
// SVD Line: 3764

unsigned int MDR_DMA_CHNL_PRIORITY_CLR __AT (0x4002803C);



// ------------------------  Register Item: MDR_DMA_CHNL_PRIORITY_CLR  ----------------------------
// SVD Line: 3764

//  <item> SFDITEM_REG__MDR_DMA_CHNL_PRIORITY_CLR
//    <name> CHNL_PRIORITY_CLR </name>
//    <i> [Bits 31..0] RW (@ 0x4002803C) CHNL_PRIORITY_CLR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_PRIORITY_CLR >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_PRIORITY_CLR = (MDR_DMA_CHNL_PRIORITY_CLR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register Item Address: MDR_DMA_ERR_CLR  -----------------------------
// SVD Line: 3772

unsigned int MDR_DMA_ERR_CLR __AT (0x4002804C);



// ---------------------------  Field Item: MDR_DMA_ERR_CLR_ERR_CLR  ------------------------------
// SVD Line: 3780

//  <item> SFDITEM_FIELD__MDR_DMA_ERR_CLR_ERR_CLR
//    <name> ERR_CLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002804C) ERR_CLR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_DMA_ERR_CLR ) </loc>
//      <o.0..0> ERR_CLR
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_DMA_ERR_CLR  --------------------------------
// SVD Line: 3772

//  <rtree> SFDITEM_REG__MDR_DMA_ERR_CLR
//    <name> ERR_CLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002804C) ERR_CLR </i>
//    <loc> ( (unsigned int)((MDR_DMA_ERR_CLR >> 0) & 0xFFFFFFFF), ((MDR_DMA_ERR_CLR = (MDR_DMA_ERR_CLR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_DMA_ERR_CLR_ERR_CLR </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_DMA  ------------------------------------
// SVD Line: 3583

//  <view> MDR_DMA
//    <name> MDR_DMA </name>
//    <item> SFDITEM_REG__MDR_DMA_STATUS </item>
//    <item> SFDITEM_REG__MDR_DMA_CFG </item>
//    <item> SFDITEM_REG__MDR_DMA_CTRL_BASE_PTR </item>
//    <item> SFDITEM_REG__MDR_DMA_ALT_CTRL_BASE_PTR </item>
//    <item> SFDITEM_REG__MDR_DMA_WAITONREQ_STATUS </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_SW_REQUEST </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_USEBURST_SET </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_USEBURST_CLR </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_REQ_MASK_SET </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_REQ_MASK_CLR </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_ENABLE_SET </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_ENABLE_CLR </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_PRI_ALT_SET </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_PRI_ALT_CLR </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_PRIORITY_SET </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_PRIORITY_CLR </item>
//    <item> SFDITEM_REG__MDR_DMA_ERR_CLR </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_UART1_DR  ------------------------------
// SVD Line: 3809

unsigned int MDR_UART1_DR __AT (0x40030000);



// ------------------------------  Field Item: MDR_UART1_DR_DATA  ---------------------------------
// SVD Line: 3818

//  <item> SFDITEM_FIELD__MDR_UART1_DR_DATA
//    <name> DATA </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40030000) DATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART1_DR >> 0) & 0x0), ((MDR_UART1_DR = (MDR_UART1_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART1_DR_FE  ----------------------------------
// SVD Line: 3824

//  <item> SFDITEM_FIELD__MDR_UART1_DR_FE
//    <name> FE </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40030000) FE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_DR ) </loc>
//      <o.8..8> FE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART1_DR_PE  ----------------------------------
// SVD Line: 3830

//  <item> SFDITEM_FIELD__MDR_UART1_DR_PE
//    <name> PE </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40030000) PE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_DR ) </loc>
//      <o.9..9> PE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART1_DR_BE  ----------------------------------
// SVD Line: 3836

//  <item> SFDITEM_FIELD__MDR_UART1_DR_BE
//    <name> BE </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40030000) BE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_DR ) </loc>
//      <o.10..10> BE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART1_DR_OE  ----------------------------------
// SVD Line: 3842

//  <item> SFDITEM_FIELD__MDR_UART1_DR_OE
//    <name> OE </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40030000) OE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_DR ) </loc>
//      <o.11..11> OE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART1_DR  ----------------------------------
// SVD Line: 3809

//  <rtree> SFDITEM_REG__MDR_UART1_DR
//    <name> DR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40030000) UART Data Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_DR >> 0) & 0xFFFFFFFF), ((MDR_UART1_DR = (MDR_UART1_DR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_DR_DATA </item>
//    <item> SFDITEM_FIELD__MDR_UART1_DR_FE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_DR_PE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_DR_BE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_DR_OE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_UART1_RSR_ECR  ----------------------------
// SVD Line: 3850

unsigned int MDR_UART1_RSR_ECR __AT (0x40030004);



// ----------------------------  Field Item: MDR_UART1_RSR_ECR_FE  --------------------------------
// SVD Line: 3859

//  <item> SFDITEM_FIELD__MDR_UART1_RSR_ECR_FE
//    <name> FE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40030004) FE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RSR_ECR ) </loc>
//      <o.0..0> FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_RSR_ECR_PE  --------------------------------
// SVD Line: 3865

//  <item> SFDITEM_FIELD__MDR_UART1_RSR_ECR_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40030004) PE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RSR_ECR ) </loc>
//      <o.1..1> PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_RSR_ECR_BE  --------------------------------
// SVD Line: 3871

//  <item> SFDITEM_FIELD__MDR_UART1_RSR_ECR_BE
//    <name> BE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40030004) BE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RSR_ECR ) </loc>
//      <o.2..2> BE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_RSR_ECR_OE  --------------------------------
// SVD Line: 3877

//  <item> SFDITEM_FIELD__MDR_UART1_RSR_ECR_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40030004) OE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RSR_ECR ) </loc>
//      <o.3..3> OE
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_UART1_RSR_ECR  -------------------------------
// SVD Line: 3850

//  <rtree> SFDITEM_REG__MDR_UART1_RSR_ECR
//    <name> RSR_ECR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030004) UART RSR Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_RSR_ECR >> 0) & 0xFFFFFFFF), ((MDR_UART1_RSR_ECR = (MDR_UART1_RSR_ECR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_RSR_ECR_FE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RSR_ECR_PE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RSR_ECR_BE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RSR_ECR_OE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_UART1_FR  ------------------------------
// SVD Line: 3885

unsigned int MDR_UART1_FR __AT (0x40030018);



// ------------------------------  Field Item: MDR_UART1_FR_CTS  ----------------------------------
// SVD Line: 3894

//  <item> SFDITEM_FIELD__MDR_UART1_FR_CTS
//    <name> CTS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40030018) CTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_FR ) </loc>
//      <o.0..0> CTS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_FR_DSR  ----------------------------------
// SVD Line: 3900

//  <item> SFDITEM_FIELD__MDR_UART1_FR_DSR
//    <name> DSR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40030018) DSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_FR ) </loc>
//      <o.1..1> DSR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_FR_DCD  ----------------------------------
// SVD Line: 3906

//  <item> SFDITEM_FIELD__MDR_UART1_FR_DCD
//    <name> DCD </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40030018) DCD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_FR ) </loc>
//      <o.2..2> DCD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_FR_BUSY  ---------------------------------
// SVD Line: 3912

//  <item> SFDITEM_FIELD__MDR_UART1_FR_BUSY
//    <name> BUSY </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40030018) BUSY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_FR ) </loc>
//      <o.3..3> BUSY
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_FR_RXFE  ---------------------------------
// SVD Line: 3918

//  <item> SFDITEM_FIELD__MDR_UART1_FR_RXFE
//    <name> RXFE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40030018) RXFE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_FR ) </loc>
//      <o.4..4> RXFE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_FR_TXFF  ---------------------------------
// SVD Line: 3924

//  <item> SFDITEM_FIELD__MDR_UART1_FR_TXFF
//    <name> TXFF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40030018) TXFF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_FR ) </loc>
//      <o.5..5> TXFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_FR_RXFF  ---------------------------------
// SVD Line: 3930

//  <item> SFDITEM_FIELD__MDR_UART1_FR_RXFF
//    <name> RXFF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40030018) RXFF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_FR ) </loc>
//      <o.6..6> RXFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_FR_TXFE  ---------------------------------
// SVD Line: 3936

//  <item> SFDITEM_FIELD__MDR_UART1_FR_TXFE
//    <name> TXFE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40030018) TXFE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_FR ) </loc>
//      <o.7..7> TXFE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART1_FR_RI  ----------------------------------
// SVD Line: 3942

//  <item> SFDITEM_FIELD__MDR_UART1_FR_RI
//    <name> RI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40030018) RI </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_FR ) </loc>
//      <o.8..8> RI
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART1_FR  ----------------------------------
// SVD Line: 3885

//  <rtree> SFDITEM_REG__MDR_UART1_FR
//    <name> FR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030018) UART Flag Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_FR >> 0) & 0xFFFFFFFF), ((MDR_UART1_FR = (MDR_UART1_FR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_FR_CTS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_FR_DSR </item>
//    <item> SFDITEM_FIELD__MDR_UART1_FR_DCD </item>
//    <item> SFDITEM_FIELD__MDR_UART1_FR_BUSY </item>
//    <item> SFDITEM_FIELD__MDR_UART1_FR_RXFE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_FR_TXFF </item>
//    <item> SFDITEM_FIELD__MDR_UART1_FR_RXFF </item>
//    <item> SFDITEM_FIELD__MDR_UART1_FR_TXFE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_FR_RI </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART1_ILPR  -----------------------------
// SVD Line: 3950

unsigned int MDR_UART1_ILPR __AT (0x40030020);



// ---------------------------  Field Item: MDR_UART1_ILPR_ILPDVSR  -------------------------------
// SVD Line: 3958

//  <item> SFDITEM_FIELD__MDR_UART1_ILPR_ILPDVSR
//    <name> ILPDVSR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40030020) ILPDVSR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART1_ILPR >> 0) & 0xFF), ((MDR_UART1_ILPR = (MDR_UART1_ILPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART1_ILPR  ---------------------------------
// SVD Line: 3950

//  <rtree> SFDITEM_REG__MDR_UART1_ILPR
//    <name> ILPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030020) ILPR </i>
//    <loc> ( (unsigned int)((MDR_UART1_ILPR >> 0) & 0xFFFFFFFF), ((MDR_UART1_ILPR = (MDR_UART1_ILPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_ILPR_ILPDVSR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART1_IBRD  -----------------------------
// SVD Line: 3966

unsigned int MDR_UART1_IBRD __AT (0x40030024);



// -------------------------  Field Item: MDR_UART1_IBRD_BAUD_DIVINT  -----------------------------
// SVD Line: 3974

//  <item> SFDITEM_FIELD__MDR_UART1_IBRD_BAUD_DIVINT
//    <name> BAUD_DIVINT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40030024) BAUD_DIVINT </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_UART1_IBRD >> 0) & 0xFFFF), ((MDR_UART1_IBRD = (MDR_UART1_IBRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART1_IBRD  ---------------------------------
// SVD Line: 3966

//  <rtree> SFDITEM_REG__MDR_UART1_IBRD
//    <name> IBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030024) IBRD </i>
//    <loc> ( (unsigned int)((MDR_UART1_IBRD >> 0) & 0xFFFFFFFF), ((MDR_UART1_IBRD = (MDR_UART1_IBRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_IBRD_BAUD_DIVINT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART1_FBRD  -----------------------------
// SVD Line: 3982

unsigned int MDR_UART1_FBRD __AT (0x40030028);



// -------------------------  Field Item: MDR_UART1_FBRD_BAUD_DIVFRAC  ----------------------------
// SVD Line: 3990

//  <item> SFDITEM_FIELD__MDR_UART1_FBRD_BAUD_DIVFRAC
//    <name> BAUD_DIVFRAC </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40030028) BAUD_DIVFRAC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART1_FBRD >> 0) & 0x3F), ((MDR_UART1_FBRD = (MDR_UART1_FBRD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART1_FBRD  ---------------------------------
// SVD Line: 3982

//  <rtree> SFDITEM_REG__MDR_UART1_FBRD
//    <name> FBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030028) FBRD </i>
//    <loc> ( (unsigned int)((MDR_UART1_FBRD >> 0) & 0xFFFFFFFF), ((MDR_UART1_FBRD = (MDR_UART1_FBRD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_FBRD_BAUD_DIVFRAC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_UART1_LCR_H  -----------------------------
// SVD Line: 3998

unsigned int MDR_UART1_LCR_H __AT (0x4003002C);



// -----------------------------  Field Item: MDR_UART1_LCR_H_BRK  --------------------------------
// SVD Line: 4007

//  <item> SFDITEM_FIELD__MDR_UART1_LCR_H_BRK
//    <name> BRK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4003002C) BRK </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_LCR_H ) </loc>
//      <o.0..0> BRK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_LCR_H_PEN  --------------------------------
// SVD Line: 4013

//  <item> SFDITEM_FIELD__MDR_UART1_LCR_H_PEN
//    <name> PEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4003002C) PEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_LCR_H ) </loc>
//      <o.1..1> PEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_LCR_H_EPS  --------------------------------
// SVD Line: 4019

//  <item> SFDITEM_FIELD__MDR_UART1_LCR_H_EPS
//    <name> EPS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4003002C) EPS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_LCR_H ) </loc>
//      <o.2..2> EPS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_LCR_H_STP2  --------------------------------
// SVD Line: 4025

//  <item> SFDITEM_FIELD__MDR_UART1_LCR_H_STP2
//    <name> STP2 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4003002C) STP2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_LCR_H ) </loc>
//      <o.3..3> STP2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_LCR_H_FEN  --------------------------------
// SVD Line: 4031

//  <item> SFDITEM_FIELD__MDR_UART1_LCR_H_FEN
//    <name> FEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4003002C) FEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_LCR_H ) </loc>
//      <o.4..4> FEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_LCR_H_WLEN  --------------------------------
// SVD Line: 4037

//  <item> SFDITEM_FIELD__MDR_UART1_LCR_H_WLEN
//    <name> WLEN </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x4003002C) WLEN </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART1_LCR_H >> 5) & 0x3), ((MDR_UART1_LCR_H = (MDR_UART1_LCR_H & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_LCR_H_SPS  --------------------------------
// SVD Line: 4043

//  <item> SFDITEM_FIELD__MDR_UART1_LCR_H_SPS
//    <name> SPS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4003002C) SPS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_LCR_H ) </loc>
//      <o.7..7> SPS
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART1_LCR_H  --------------------------------
// SVD Line: 3998

//  <rtree> SFDITEM_REG__MDR_UART1_LCR_H
//    <name> LCR_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4003002C) UART LCR_H Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_LCR_H >> 0) & 0xFFFFFFFF), ((MDR_UART1_LCR_H = (MDR_UART1_LCR_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_LCR_H_BRK </item>
//    <item> SFDITEM_FIELD__MDR_UART1_LCR_H_PEN </item>
//    <item> SFDITEM_FIELD__MDR_UART1_LCR_H_EPS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_LCR_H_STP2 </item>
//    <item> SFDITEM_FIELD__MDR_UART1_LCR_H_FEN </item>
//    <item> SFDITEM_FIELD__MDR_UART1_LCR_H_WLEN </item>
//    <item> SFDITEM_FIELD__MDR_UART1_LCR_H_SPS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_UART1_CR  ------------------------------
// SVD Line: 4051

unsigned int MDR_UART1_CR __AT (0x40030030);



// -----------------------------  Field Item: MDR_UART1_CR_UARTEN  --------------------------------
// SVD Line: 4060

//  <item> SFDITEM_FIELD__MDR_UART1_CR_UARTEN
//    <name> UARTEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40030030) UARTEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.0..0> UARTEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_CR_SIREN  ---------------------------------
// SVD Line: 4066

//  <item> SFDITEM_FIELD__MDR_UART1_CR_SIREN
//    <name> SIREN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40030030) SIREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.1..1> SIREN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_CR_SIRLP  ---------------------------------
// SVD Line: 4072

//  <item> SFDITEM_FIELD__MDR_UART1_CR_SIRLP
//    <name> SIRLP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40030030) SIRLP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.2..2> SIRLP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_CR_LBE  ----------------------------------
// SVD Line: 4078

//  <item> SFDITEM_FIELD__MDR_UART1_CR_LBE
//    <name> LBE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40030030) LBE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.7..7> LBE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_CR_TXE  ----------------------------------
// SVD Line: 4084

//  <item> SFDITEM_FIELD__MDR_UART1_CR_TXE
//    <name> TXE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40030030) TXE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.8..8> TXE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_CR_RXE  ----------------------------------
// SVD Line: 4090

//  <item> SFDITEM_FIELD__MDR_UART1_CR_RXE
//    <name> RXE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40030030) RXE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.9..9> RXE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_CR_DTR  ----------------------------------
// SVD Line: 4096

//  <item> SFDITEM_FIELD__MDR_UART1_CR_DTR
//    <name> DTR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40030030) DTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.10..10> DTR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_CR_RTS  ----------------------------------
// SVD Line: 4102

//  <item> SFDITEM_FIELD__MDR_UART1_CR_RTS
//    <name> RTS </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40030030) RTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.11..11> RTS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_CR_Out1  ---------------------------------
// SVD Line: 4108

//  <item> SFDITEM_FIELD__MDR_UART1_CR_Out1
//    <name> Out1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40030030) Out1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.12..12> Out1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_CR_Out2  ---------------------------------
// SVD Line: 4114

//  <item> SFDITEM_FIELD__MDR_UART1_CR_Out2
//    <name> Out2 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40030030) Out2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.13..13> Out2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_CR_RTSEn  ---------------------------------
// SVD Line: 4120

//  <item> SFDITEM_FIELD__MDR_UART1_CR_RTSEn
//    <name> RTSEn </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40030030) RTSEn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.14..14> RTSEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_CR_CTSEn  ---------------------------------
// SVD Line: 4126

//  <item> SFDITEM_FIELD__MDR_UART1_CR_CTSEn
//    <name> CTSEn </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40030030) CTSEn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.15..15> CTSEn
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART1_CR  ----------------------------------
// SVD Line: 4051

//  <rtree> SFDITEM_REG__MDR_UART1_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030030) UART Command Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_CR >> 0) & 0xFFFFFFFF), ((MDR_UART1_CR = (MDR_UART1_CR & ~(0xFF87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_UARTEN </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_SIREN </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_SIRLP </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_LBE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_TXE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_RXE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_DTR </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_RTS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_Out1 </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_Out2 </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_RTSEn </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_CTSEn </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART1_IFLS  -----------------------------
// SVD Line: 4134

unsigned int MDR_UART1_IFLS __AT (0x40030034);



// ---------------------------  Field Item: MDR_UART1_IFLS_TXIFLSEL  ------------------------------
// SVD Line: 4143

//  <item> SFDITEM_FIELD__MDR_UART1_IFLS_TXIFLSEL
//    <name> TXIFLSEL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40030034) TXIFLSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART1_IFLS >> 0) & 0x7), ((MDR_UART1_IFLS = (MDR_UART1_IFLS & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_UART1_IFLS_RXIFLSEL  ------------------------------
// SVD Line: 4149

//  <item> SFDITEM_FIELD__MDR_UART1_IFLS_RXIFLSEL
//    <name> RXIFLSEL </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40030034) RXIFLSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART1_IFLS >> 3) & 0x7), ((MDR_UART1_IFLS = (MDR_UART1_IFLS & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART1_IFLS  ---------------------------------
// SVD Line: 4134

//  <rtree> SFDITEM_REG__MDR_UART1_IFLS
//    <name> IFLS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030034) UART IFLS Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_IFLS >> 0) & 0xFFFFFFFF), ((MDR_UART1_IFLS = (MDR_UART1_IFLS & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_IFLS_TXIFLSEL </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IFLS_RXIFLSEL </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART1_IMSC  -----------------------------
// SVD Line: 4157

unsigned int MDR_UART1_IMSC __AT (0x40030038);



// ----------------------------  Field Item: MDR_UART1_IMSC_RIMIM  --------------------------------
// SVD Line: 4166

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_RIMIM
//    <name> RIMIM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40030038) RIMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.0..0> RIMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_IMSC_CTSMIM  -------------------------------
// SVD Line: 4172

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_CTSMIM
//    <name> CTSMIM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40030038) CTSMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.1..1> CTSMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_IMSC_DCDMIM  -------------------------------
// SVD Line: 4178

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_DCDMIM
//    <name> DCDMIM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40030038) DCDMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.2..2> DCDMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_IMSC_DSRMIM  -------------------------------
// SVD Line: 4184

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_DSRMIM
//    <name> DSRMIM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40030038) DSRMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.3..3> DSRMIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_IMSC_RXIM  --------------------------------
// SVD Line: 4190

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_RXIM
//    <name> RXIM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40030038) RXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.4..4> RXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_IMSC_TXIM  --------------------------------
// SVD Line: 4196

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_TXIM
//    <name> TXIM </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40030038) TXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.5..5> TXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_IMSC_RTIM  --------------------------------
// SVD Line: 4202

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_RTIM
//    <name> RTIM </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40030038) RTIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.6..6> RTIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_IMSC_FEIM  --------------------------------
// SVD Line: 4208

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_FEIM
//    <name> FEIM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40030038) FEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.7..7> FEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_IMSC_PEIM  --------------------------------
// SVD Line: 4214

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_PEIM
//    <name> PEIM </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40030038) PEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.8..8> PEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_IMSC_BEIM  --------------------------------
// SVD Line: 4220

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_BEIM
//    <name> BEIM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40030038) BEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.9..9> BEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_IMSC_OEIM  --------------------------------
// SVD Line: 4226

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_OEIM
//    <name> OEIM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40030038) OEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.10..10> OEIM
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART1_IMSC  ---------------------------------
// SVD Line: 4157

//  <rtree> SFDITEM_REG__MDR_UART1_IMSC
//    <name> IMSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030038) UART Interrupt Mask Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_IMSC >> 0) & 0xFFFFFFFF), ((MDR_UART1_IMSC = (MDR_UART1_IMSC & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_RIMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_CTSMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_DCDMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_DSRMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_RXIM </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_TXIM </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_RTIM </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_FEIM </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_PEIM </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_BEIM </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_OEIM </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART1_RIS  ------------------------------
// SVD Line: 4234

unsigned int MDR_UART1_RIS __AT (0x4003003C);



// ----------------------------  Field Item: MDR_UART1_RIS_RIRMIS  --------------------------------
// SVD Line: 4243

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_RIRMIS
//    <name> RIRMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4003003C) RIRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.0..0> RIRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_RIS_CTSRMIS  -------------------------------
// SVD Line: 4249

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_CTSRMIS
//    <name> CTSRMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4003003C) CTSRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.1..1> CTSRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_RIS_DCDRMIS  -------------------------------
// SVD Line: 4255

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_DCDRMIS
//    <name> DCDRMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4003003C) DCDRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.2..2> DCDRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_RIS_DSRRMIS  -------------------------------
// SVD Line: 4261

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_DSRRMIS
//    <name> DSRRMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4003003C) DSRRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.3..3> DSRRMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_RIS_RXRIS  --------------------------------
// SVD Line: 4267

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_RXRIS
//    <name> RXRIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4003003C) RXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.4..4> RXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_RIS_TXRIS  --------------------------------
// SVD Line: 4273

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_TXRIS
//    <name> TXRIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4003003C) TXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.5..5> TXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_RIS_RTRIS  --------------------------------
// SVD Line: 4279

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_RTRIS
//    <name> RTRIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4003003C) RTRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.6..6> RTRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_RIS_FERIS  --------------------------------
// SVD Line: 4285

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_FERIS
//    <name> FERIS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4003003C) FERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.7..7> FERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_RIS_PERIS  --------------------------------
// SVD Line: 4291

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_PERIS
//    <name> PERIS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4003003C) PERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.8..8> PERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_RIS_BERIS  --------------------------------
// SVD Line: 4297

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_BERIS
//    <name> BERIS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4003003C) BERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.9..9> BERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_RIS_OERIS  --------------------------------
// SVD Line: 4303

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_OERIS
//    <name> OERIS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4003003C) OERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.10..10> OERIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART1_RIS  ---------------------------------
// SVD Line: 4234

//  <rtree> SFDITEM_REG__MDR_UART1_RIS
//    <name> RIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4003003C) UART Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_RIS >> 0) & 0xFFFFFFFF), ((MDR_UART1_RIS = (MDR_UART1_RIS & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_RIRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_CTSRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_DCDRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_DSRRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_RXRIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_TXRIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_RTRIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_FERIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_PERIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_BERIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_OERIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART1_MIS  ------------------------------
// SVD Line: 4311

unsigned int MDR_UART1_MIS __AT (0x40030040);



// ----------------------------  Field Item: MDR_UART1_MIS_RIMMIS  --------------------------------
// SVD Line: 4320

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_RIMMIS
//    <name> RIMMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40030040) RIMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.0..0> RIMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_MIS_CTSMMIS  -------------------------------
// SVD Line: 4326

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_CTSMMIS
//    <name> CTSMMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40030040) CTSMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.1..1> CTSMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_MIS_DCDMMIS  -------------------------------
// SVD Line: 4332

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_DCDMMIS
//    <name> DCDMMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40030040) DCDMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.2..2> DCDMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_MIS_DSRMMIS  -------------------------------
// SVD Line: 4338

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_DSRMMIS
//    <name> DSRMMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40030040) DSRMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.3..3> DSRMMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_MIS_RXMIS  --------------------------------
// SVD Line: 4344

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_RXMIS
//    <name> RXMIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40030040) RXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.4..4> RXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_MIS_TXMIS  --------------------------------
// SVD Line: 4350

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_TXMIS
//    <name> TXMIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40030040) TXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.5..5> TXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_MIS_RTMIS  --------------------------------
// SVD Line: 4356

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_RTMIS
//    <name> RTMIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40030040) RTMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.6..6> RTMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_MIS_FEMIS  --------------------------------
// SVD Line: 4362

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_FEMIS
//    <name> FEMIS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40030040) FEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.7..7> FEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_MIS_PEMIS  --------------------------------
// SVD Line: 4368

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_PEMIS
//    <name> PEMIS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40030040) PEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.8..8> PEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_MIS_BEMIS  --------------------------------
// SVD Line: 4374

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_BEMIS
//    <name> BEMIS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40030040) BEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.9..9> BEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_MIS_OEMIS  --------------------------------
// SVD Line: 4380

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_OEMIS
//    <name> OEMIS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40030040) OEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.10..10> OEMIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART1_MIS  ---------------------------------
// SVD Line: 4311

//  <rtree> SFDITEM_REG__MDR_UART1_MIS
//    <name> MIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030040) UART Masked Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_MIS >> 0) & 0xFFFFFFFF), ((MDR_UART1_MIS = (MDR_UART1_MIS & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_RIMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_CTSMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_DCDMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_DSRMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_RXMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_TXMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_RTMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_FEMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_PEMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_BEMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_OEMIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART1_ICR  ------------------------------
// SVD Line: 4388

unsigned int MDR_UART1_ICR __AT (0x40030044);



// -----------------------------  Field Item: MDR_UART1_ICR_RIMIC  --------------------------------
// SVD Line: 4397

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_RIMIC
//    <name> RIMIC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40030044) RIMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.0..0> RIMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_ICR_CTSMIC  --------------------------------
// SVD Line: 4403

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_CTSMIC
//    <name> CTSMIC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40030044) CTSMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.1..1> CTSMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_ICR_DCDMIC  --------------------------------
// SVD Line: 4409

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_DCDMIC
//    <name> DCDMIC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40030044) DCDMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.2..2> DCDMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_ICR_DSRMIC  --------------------------------
// SVD Line: 4415

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_DSRMIC
//    <name> DSRMIC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40030044) DSRMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.3..3> DSRMIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_ICR_RXIC  ---------------------------------
// SVD Line: 4421

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_RXIC
//    <name> RXIC </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40030044) RXIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.4..4> RXIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_ICR_TXIC  ---------------------------------
// SVD Line: 4427

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_TXIC
//    <name> TXIC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40030044) TXIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.5..5> TXIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_ICR_RTIC  ---------------------------------
// SVD Line: 4433

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_RTIC
//    <name> RTIC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40030044) RTIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.6..6> RTIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_ICR_FEIC  ---------------------------------
// SVD Line: 4439

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_FEIC
//    <name> FEIC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40030044) FEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.7..7> FEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_ICR_PEIC  ---------------------------------
// SVD Line: 4445

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_PEIC
//    <name> PEIC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40030044) PEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.8..8> PEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_ICR_BEIC  ---------------------------------
// SVD Line: 4451

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_BEIC
//    <name> BEIC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40030044) BEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.9..9> BEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_ICR_OEIC  ---------------------------------
// SVD Line: 4457

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_OEIC
//    <name> OEIC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40030044) OEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.10..10> OEIC
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART1_ICR  ---------------------------------
// SVD Line: 4388

//  <rtree> SFDITEM_REG__MDR_UART1_ICR
//    <name> ICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030044) UART Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_ICR >> 0) & 0xFFFFFFFF), ((MDR_UART1_ICR = (MDR_UART1_ICR & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_RIMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_CTSMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_DCDMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_DSRMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_RXIC </item>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_TXIC </item>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_RTIC </item>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_FEIC </item>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_PEIC </item>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_BEIC </item>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_OEIC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_UART1_DMACR  -----------------------------
// SVD Line: 4465

unsigned int MDR_UART1_DMACR __AT (0x40030048);



// ---------------------------  Field Item: MDR_UART1_DMACR_RXDMAE  -------------------------------
// SVD Line: 4474

//  <item> SFDITEM_FIELD__MDR_UART1_DMACR_RXDMAE
//    <name> RXDMAE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40030048) RXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_DMACR ) </loc>
//      <o.0..0> RXDMAE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_UART1_DMACR_TXDMAE  -------------------------------
// SVD Line: 4480

//  <item> SFDITEM_FIELD__MDR_UART1_DMACR_TXDMAE
//    <name> TXDMAE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40030048) TXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_DMACR ) </loc>
//      <o.1..1> TXDMAE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_UART1_DMACR_DMAONERR  ------------------------------
// SVD Line: 4486

//  <item> SFDITEM_FIELD__MDR_UART1_DMACR_DMAONERR
//    <name> DMAONERR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40030048) DMAONERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_DMACR ) </loc>
//      <o.2..2> DMAONERR
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART1_DMACR  --------------------------------
// SVD Line: 4465

//  <rtree> SFDITEM_REG__MDR_UART1_DMACR
//    <name> DMACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030048) UART DMA Control Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_DMACR >> 0) & 0xFFFFFFFF), ((MDR_UART1_DMACR = (MDR_UART1_DMACR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_DMACR_RXDMAE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_DMACR_TXDMAE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_DMACR_DMAONERR </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_UART1  -----------------------------------
// SVD Line: 3790

//  <view> MDR_UART1
//    <name> MDR_UART1 </name>
//    <item> SFDITEM_REG__MDR_UART1_DR </item>
//    <item> SFDITEM_REG__MDR_UART1_RSR_ECR </item>
//    <item> SFDITEM_REG__MDR_UART1_FR </item>
//    <item> SFDITEM_REG__MDR_UART1_ILPR </item>
//    <item> SFDITEM_REG__MDR_UART1_IBRD </item>
//    <item> SFDITEM_REG__MDR_UART1_FBRD </item>
//    <item> SFDITEM_REG__MDR_UART1_LCR_H </item>
//    <item> SFDITEM_REG__MDR_UART1_CR </item>
//    <item> SFDITEM_REG__MDR_UART1_IFLS </item>
//    <item> SFDITEM_REG__MDR_UART1_IMSC </item>
//    <item> SFDITEM_REG__MDR_UART1_RIS </item>
//    <item> SFDITEM_REG__MDR_UART1_MIS </item>
//    <item> SFDITEM_REG__MDR_UART1_ICR </item>
//    <item> SFDITEM_REG__MDR_UART1_DMACR </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_UART2_DR  ------------------------------
// SVD Line: 3809

unsigned int MDR_UART2_DR __AT (0x40038000);



// ------------------------------  Field Item: MDR_UART2_DR_DATA  ---------------------------------
// SVD Line: 3818

//  <item> SFDITEM_FIELD__MDR_UART2_DR_DATA
//    <name> DATA </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40038000) DATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART2_DR >> 0) & 0x0), ((MDR_UART2_DR = (MDR_UART2_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART2_DR_FE  ----------------------------------
// SVD Line: 3824

//  <item> SFDITEM_FIELD__MDR_UART2_DR_FE
//    <name> FE </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40038000) FE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_DR ) </loc>
//      <o.8..8> FE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART2_DR_PE  ----------------------------------
// SVD Line: 3830

//  <item> SFDITEM_FIELD__MDR_UART2_DR_PE
//    <name> PE </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40038000) PE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_DR ) </loc>
//      <o.9..9> PE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART2_DR_BE  ----------------------------------
// SVD Line: 3836

//  <item> SFDITEM_FIELD__MDR_UART2_DR_BE
//    <name> BE </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40038000) BE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_DR ) </loc>
//      <o.10..10> BE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART2_DR_OE  ----------------------------------
// SVD Line: 3842

//  <item> SFDITEM_FIELD__MDR_UART2_DR_OE
//    <name> OE </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40038000) OE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_DR ) </loc>
//      <o.11..11> OE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART2_DR  ----------------------------------
// SVD Line: 3809

//  <rtree> SFDITEM_REG__MDR_UART2_DR
//    <name> DR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40038000) UART Data Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_DR >> 0) & 0xFFFFFFFF), ((MDR_UART2_DR = (MDR_UART2_DR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_DR_DATA </item>
//    <item> SFDITEM_FIELD__MDR_UART2_DR_FE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_DR_PE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_DR_BE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_DR_OE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_UART2_RSR_ECR  ----------------------------
// SVD Line: 3850

unsigned int MDR_UART2_RSR_ECR __AT (0x40038004);



// ----------------------------  Field Item: MDR_UART2_RSR_ECR_FE  --------------------------------
// SVD Line: 3859

//  <item> SFDITEM_FIELD__MDR_UART2_RSR_ECR_FE
//    <name> FE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40038004) FE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RSR_ECR ) </loc>
//      <o.0..0> FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_RSR_ECR_PE  --------------------------------
// SVD Line: 3865

//  <item> SFDITEM_FIELD__MDR_UART2_RSR_ECR_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40038004) PE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RSR_ECR ) </loc>
//      <o.1..1> PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_RSR_ECR_BE  --------------------------------
// SVD Line: 3871

//  <item> SFDITEM_FIELD__MDR_UART2_RSR_ECR_BE
//    <name> BE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40038004) BE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RSR_ECR ) </loc>
//      <o.2..2> BE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_RSR_ECR_OE  --------------------------------
// SVD Line: 3877

//  <item> SFDITEM_FIELD__MDR_UART2_RSR_ECR_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40038004) OE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RSR_ECR ) </loc>
//      <o.3..3> OE
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_UART2_RSR_ECR  -------------------------------
// SVD Line: 3850

//  <rtree> SFDITEM_REG__MDR_UART2_RSR_ECR
//    <name> RSR_ECR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038004) UART RSR Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_RSR_ECR >> 0) & 0xFFFFFFFF), ((MDR_UART2_RSR_ECR = (MDR_UART2_RSR_ECR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_RSR_ECR_FE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RSR_ECR_PE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RSR_ECR_BE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RSR_ECR_OE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_UART2_FR  ------------------------------
// SVD Line: 3885

unsigned int MDR_UART2_FR __AT (0x40038018);



// ------------------------------  Field Item: MDR_UART2_FR_CTS  ----------------------------------
// SVD Line: 3894

//  <item> SFDITEM_FIELD__MDR_UART2_FR_CTS
//    <name> CTS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40038018) CTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_FR ) </loc>
//      <o.0..0> CTS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_FR_DSR  ----------------------------------
// SVD Line: 3900

//  <item> SFDITEM_FIELD__MDR_UART2_FR_DSR
//    <name> DSR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40038018) DSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_FR ) </loc>
//      <o.1..1> DSR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_FR_DCD  ----------------------------------
// SVD Line: 3906

//  <item> SFDITEM_FIELD__MDR_UART2_FR_DCD
//    <name> DCD </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40038018) DCD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_FR ) </loc>
//      <o.2..2> DCD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_FR_BUSY  ---------------------------------
// SVD Line: 3912

//  <item> SFDITEM_FIELD__MDR_UART2_FR_BUSY
//    <name> BUSY </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40038018) BUSY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_FR ) </loc>
//      <o.3..3> BUSY
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_FR_RXFE  ---------------------------------
// SVD Line: 3918

//  <item> SFDITEM_FIELD__MDR_UART2_FR_RXFE
//    <name> RXFE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40038018) RXFE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_FR ) </loc>
//      <o.4..4> RXFE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_FR_TXFF  ---------------------------------
// SVD Line: 3924

//  <item> SFDITEM_FIELD__MDR_UART2_FR_TXFF
//    <name> TXFF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40038018) TXFF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_FR ) </loc>
//      <o.5..5> TXFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_FR_RXFF  ---------------------------------
// SVD Line: 3930

//  <item> SFDITEM_FIELD__MDR_UART2_FR_RXFF
//    <name> RXFF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40038018) RXFF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_FR ) </loc>
//      <o.6..6> RXFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_FR_TXFE  ---------------------------------
// SVD Line: 3936

//  <item> SFDITEM_FIELD__MDR_UART2_FR_TXFE
//    <name> TXFE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40038018) TXFE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_FR ) </loc>
//      <o.7..7> TXFE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART2_FR_RI  ----------------------------------
// SVD Line: 3942

//  <item> SFDITEM_FIELD__MDR_UART2_FR_RI
//    <name> RI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40038018) RI </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_FR ) </loc>
//      <o.8..8> RI
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART2_FR  ----------------------------------
// SVD Line: 3885

//  <rtree> SFDITEM_REG__MDR_UART2_FR
//    <name> FR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038018) UART Flag Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_FR >> 0) & 0xFFFFFFFF), ((MDR_UART2_FR = (MDR_UART2_FR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_FR_CTS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_FR_DSR </item>
//    <item> SFDITEM_FIELD__MDR_UART2_FR_DCD </item>
//    <item> SFDITEM_FIELD__MDR_UART2_FR_BUSY </item>
//    <item> SFDITEM_FIELD__MDR_UART2_FR_RXFE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_FR_TXFF </item>
//    <item> SFDITEM_FIELD__MDR_UART2_FR_RXFF </item>
//    <item> SFDITEM_FIELD__MDR_UART2_FR_TXFE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_FR_RI </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART2_ILPR  -----------------------------
// SVD Line: 3950

unsigned int MDR_UART2_ILPR __AT (0x40038020);



// ---------------------------  Field Item: MDR_UART2_ILPR_ILPDVSR  -------------------------------
// SVD Line: 3958

//  <item> SFDITEM_FIELD__MDR_UART2_ILPR_ILPDVSR
//    <name> ILPDVSR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40038020) ILPDVSR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART2_ILPR >> 0) & 0xFF), ((MDR_UART2_ILPR = (MDR_UART2_ILPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART2_ILPR  ---------------------------------
// SVD Line: 3950

//  <rtree> SFDITEM_REG__MDR_UART2_ILPR
//    <name> ILPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038020) ILPR </i>
//    <loc> ( (unsigned int)((MDR_UART2_ILPR >> 0) & 0xFFFFFFFF), ((MDR_UART2_ILPR = (MDR_UART2_ILPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_ILPR_ILPDVSR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART2_IBRD  -----------------------------
// SVD Line: 3966

unsigned int MDR_UART2_IBRD __AT (0x40038024);



// -------------------------  Field Item: MDR_UART2_IBRD_BAUD_DIVINT  -----------------------------
// SVD Line: 3974

//  <item> SFDITEM_FIELD__MDR_UART2_IBRD_BAUD_DIVINT
//    <name> BAUD_DIVINT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40038024) BAUD_DIVINT </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_UART2_IBRD >> 0) & 0xFFFF), ((MDR_UART2_IBRD = (MDR_UART2_IBRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART2_IBRD  ---------------------------------
// SVD Line: 3966

//  <rtree> SFDITEM_REG__MDR_UART2_IBRD
//    <name> IBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038024) IBRD </i>
//    <loc> ( (unsigned int)((MDR_UART2_IBRD >> 0) & 0xFFFFFFFF), ((MDR_UART2_IBRD = (MDR_UART2_IBRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_IBRD_BAUD_DIVINT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART2_FBRD  -----------------------------
// SVD Line: 3982

unsigned int MDR_UART2_FBRD __AT (0x40038028);



// -------------------------  Field Item: MDR_UART2_FBRD_BAUD_DIVFRAC  ----------------------------
// SVD Line: 3990

//  <item> SFDITEM_FIELD__MDR_UART2_FBRD_BAUD_DIVFRAC
//    <name> BAUD_DIVFRAC </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40038028) BAUD_DIVFRAC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART2_FBRD >> 0) & 0x3F), ((MDR_UART2_FBRD = (MDR_UART2_FBRD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART2_FBRD  ---------------------------------
// SVD Line: 3982

//  <rtree> SFDITEM_REG__MDR_UART2_FBRD
//    <name> FBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038028) FBRD </i>
//    <loc> ( (unsigned int)((MDR_UART2_FBRD >> 0) & 0xFFFFFFFF), ((MDR_UART2_FBRD = (MDR_UART2_FBRD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_FBRD_BAUD_DIVFRAC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_UART2_LCR_H  -----------------------------
// SVD Line: 3998

unsigned int MDR_UART2_LCR_H __AT (0x4003802C);



// -----------------------------  Field Item: MDR_UART2_LCR_H_BRK  --------------------------------
// SVD Line: 4007

//  <item> SFDITEM_FIELD__MDR_UART2_LCR_H_BRK
//    <name> BRK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4003802C) BRK </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_LCR_H ) </loc>
//      <o.0..0> BRK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_LCR_H_PEN  --------------------------------
// SVD Line: 4013

//  <item> SFDITEM_FIELD__MDR_UART2_LCR_H_PEN
//    <name> PEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4003802C) PEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_LCR_H ) </loc>
//      <o.1..1> PEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_LCR_H_EPS  --------------------------------
// SVD Line: 4019

//  <item> SFDITEM_FIELD__MDR_UART2_LCR_H_EPS
//    <name> EPS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4003802C) EPS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_LCR_H ) </loc>
//      <o.2..2> EPS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_LCR_H_STP2  --------------------------------
// SVD Line: 4025

//  <item> SFDITEM_FIELD__MDR_UART2_LCR_H_STP2
//    <name> STP2 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4003802C) STP2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_LCR_H ) </loc>
//      <o.3..3> STP2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_LCR_H_FEN  --------------------------------
// SVD Line: 4031

//  <item> SFDITEM_FIELD__MDR_UART2_LCR_H_FEN
//    <name> FEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4003802C) FEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_LCR_H ) </loc>
//      <o.4..4> FEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_LCR_H_WLEN  --------------------------------
// SVD Line: 4037

//  <item> SFDITEM_FIELD__MDR_UART2_LCR_H_WLEN
//    <name> WLEN </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x4003802C) WLEN </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART2_LCR_H >> 5) & 0x3), ((MDR_UART2_LCR_H = (MDR_UART2_LCR_H & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_LCR_H_SPS  --------------------------------
// SVD Line: 4043

//  <item> SFDITEM_FIELD__MDR_UART2_LCR_H_SPS
//    <name> SPS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4003802C) SPS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_LCR_H ) </loc>
//      <o.7..7> SPS
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART2_LCR_H  --------------------------------
// SVD Line: 3998

//  <rtree> SFDITEM_REG__MDR_UART2_LCR_H
//    <name> LCR_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4003802C) UART LCR_H Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_LCR_H >> 0) & 0xFFFFFFFF), ((MDR_UART2_LCR_H = (MDR_UART2_LCR_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_LCR_H_BRK </item>
//    <item> SFDITEM_FIELD__MDR_UART2_LCR_H_PEN </item>
//    <item> SFDITEM_FIELD__MDR_UART2_LCR_H_EPS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_LCR_H_STP2 </item>
//    <item> SFDITEM_FIELD__MDR_UART2_LCR_H_FEN </item>
//    <item> SFDITEM_FIELD__MDR_UART2_LCR_H_WLEN </item>
//    <item> SFDITEM_FIELD__MDR_UART2_LCR_H_SPS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_UART2_CR  ------------------------------
// SVD Line: 4051

unsigned int MDR_UART2_CR __AT (0x40038030);



// -----------------------------  Field Item: MDR_UART2_CR_UARTEN  --------------------------------
// SVD Line: 4060

//  <item> SFDITEM_FIELD__MDR_UART2_CR_UARTEN
//    <name> UARTEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40038030) UARTEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.0..0> UARTEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_CR_SIREN  ---------------------------------
// SVD Line: 4066

//  <item> SFDITEM_FIELD__MDR_UART2_CR_SIREN
//    <name> SIREN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40038030) SIREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.1..1> SIREN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_CR_SIRLP  ---------------------------------
// SVD Line: 4072

//  <item> SFDITEM_FIELD__MDR_UART2_CR_SIRLP
//    <name> SIRLP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40038030) SIRLP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.2..2> SIRLP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_CR_LBE  ----------------------------------
// SVD Line: 4078

//  <item> SFDITEM_FIELD__MDR_UART2_CR_LBE
//    <name> LBE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40038030) LBE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.7..7> LBE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_CR_TXE  ----------------------------------
// SVD Line: 4084

//  <item> SFDITEM_FIELD__MDR_UART2_CR_TXE
//    <name> TXE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40038030) TXE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.8..8> TXE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_CR_RXE  ----------------------------------
// SVD Line: 4090

//  <item> SFDITEM_FIELD__MDR_UART2_CR_RXE
//    <name> RXE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40038030) RXE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.9..9> RXE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_CR_DTR  ----------------------------------
// SVD Line: 4096

//  <item> SFDITEM_FIELD__MDR_UART2_CR_DTR
//    <name> DTR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40038030) DTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.10..10> DTR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_CR_RTS  ----------------------------------
// SVD Line: 4102

//  <item> SFDITEM_FIELD__MDR_UART2_CR_RTS
//    <name> RTS </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40038030) RTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.11..11> RTS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_CR_Out1  ---------------------------------
// SVD Line: 4108

//  <item> SFDITEM_FIELD__MDR_UART2_CR_Out1
//    <name> Out1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40038030) Out1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.12..12> Out1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_CR_Out2  ---------------------------------
// SVD Line: 4114

//  <item> SFDITEM_FIELD__MDR_UART2_CR_Out2
//    <name> Out2 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40038030) Out2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.13..13> Out2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_CR_RTSEn  ---------------------------------
// SVD Line: 4120

//  <item> SFDITEM_FIELD__MDR_UART2_CR_RTSEn
//    <name> RTSEn </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40038030) RTSEn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.14..14> RTSEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_CR_CTSEn  ---------------------------------
// SVD Line: 4126

//  <item> SFDITEM_FIELD__MDR_UART2_CR_CTSEn
//    <name> CTSEn </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40038030) CTSEn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.15..15> CTSEn
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART2_CR  ----------------------------------
// SVD Line: 4051

//  <rtree> SFDITEM_REG__MDR_UART2_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038030) UART Command Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_CR >> 0) & 0xFFFFFFFF), ((MDR_UART2_CR = (MDR_UART2_CR & ~(0xFF87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_UARTEN </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_SIREN </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_SIRLP </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_LBE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_TXE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_RXE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_DTR </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_RTS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_Out1 </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_Out2 </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_RTSEn </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_CTSEn </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART2_IFLS  -----------------------------
// SVD Line: 4134

unsigned int MDR_UART2_IFLS __AT (0x40038034);



// ---------------------------  Field Item: MDR_UART2_IFLS_TXIFLSEL  ------------------------------
// SVD Line: 4143

//  <item> SFDITEM_FIELD__MDR_UART2_IFLS_TXIFLSEL
//    <name> TXIFLSEL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40038034) TXIFLSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART2_IFLS >> 0) & 0x7), ((MDR_UART2_IFLS = (MDR_UART2_IFLS & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_UART2_IFLS_RXIFLSEL  ------------------------------
// SVD Line: 4149

//  <item> SFDITEM_FIELD__MDR_UART2_IFLS_RXIFLSEL
//    <name> RXIFLSEL </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40038034) RXIFLSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART2_IFLS >> 3) & 0x7), ((MDR_UART2_IFLS = (MDR_UART2_IFLS & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART2_IFLS  ---------------------------------
// SVD Line: 4134

//  <rtree> SFDITEM_REG__MDR_UART2_IFLS
//    <name> IFLS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038034) UART IFLS Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_IFLS >> 0) & 0xFFFFFFFF), ((MDR_UART2_IFLS = (MDR_UART2_IFLS & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_IFLS_TXIFLSEL </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IFLS_RXIFLSEL </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART2_IMSC  -----------------------------
// SVD Line: 4157

unsigned int MDR_UART2_IMSC __AT (0x40038038);



// ----------------------------  Field Item: MDR_UART2_IMSC_RIMIM  --------------------------------
// SVD Line: 4166

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_RIMIM
//    <name> RIMIM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40038038) RIMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.0..0> RIMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_IMSC_CTSMIM  -------------------------------
// SVD Line: 4172

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_CTSMIM
//    <name> CTSMIM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40038038) CTSMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.1..1> CTSMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_IMSC_DCDMIM  -------------------------------
// SVD Line: 4178

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_DCDMIM
//    <name> DCDMIM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40038038) DCDMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.2..2> DCDMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_IMSC_DSRMIM  -------------------------------
// SVD Line: 4184

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_DSRMIM
//    <name> DSRMIM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40038038) DSRMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.3..3> DSRMIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_IMSC_RXIM  --------------------------------
// SVD Line: 4190

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_RXIM
//    <name> RXIM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40038038) RXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.4..4> RXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_IMSC_TXIM  --------------------------------
// SVD Line: 4196

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_TXIM
//    <name> TXIM </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40038038) TXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.5..5> TXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_IMSC_RTIM  --------------------------------
// SVD Line: 4202

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_RTIM
//    <name> RTIM </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40038038) RTIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.6..6> RTIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_IMSC_FEIM  --------------------------------
// SVD Line: 4208

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_FEIM
//    <name> FEIM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40038038) FEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.7..7> FEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_IMSC_PEIM  --------------------------------
// SVD Line: 4214

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_PEIM
//    <name> PEIM </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40038038) PEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.8..8> PEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_IMSC_BEIM  --------------------------------
// SVD Line: 4220

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_BEIM
//    <name> BEIM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40038038) BEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.9..9> BEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_IMSC_OEIM  --------------------------------
// SVD Line: 4226

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_OEIM
//    <name> OEIM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40038038) OEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.10..10> OEIM
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART2_IMSC  ---------------------------------
// SVD Line: 4157

//  <rtree> SFDITEM_REG__MDR_UART2_IMSC
//    <name> IMSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038038) UART Interrupt Mask Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_IMSC >> 0) & 0xFFFFFFFF), ((MDR_UART2_IMSC = (MDR_UART2_IMSC & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_RIMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_CTSMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_DCDMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_DSRMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_RXIM </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_TXIM </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_RTIM </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_FEIM </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_PEIM </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_BEIM </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_OEIM </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART2_RIS  ------------------------------
// SVD Line: 4234

unsigned int MDR_UART2_RIS __AT (0x4003803C);



// ----------------------------  Field Item: MDR_UART2_RIS_RIRMIS  --------------------------------
// SVD Line: 4243

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_RIRMIS
//    <name> RIRMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4003803C) RIRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.0..0> RIRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_RIS_CTSRMIS  -------------------------------
// SVD Line: 4249

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_CTSRMIS
//    <name> CTSRMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4003803C) CTSRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.1..1> CTSRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_RIS_DCDRMIS  -------------------------------
// SVD Line: 4255

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_DCDRMIS
//    <name> DCDRMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4003803C) DCDRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.2..2> DCDRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_RIS_DSRRMIS  -------------------------------
// SVD Line: 4261

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_DSRRMIS
//    <name> DSRRMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4003803C) DSRRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.3..3> DSRRMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_RIS_RXRIS  --------------------------------
// SVD Line: 4267

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_RXRIS
//    <name> RXRIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4003803C) RXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.4..4> RXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_RIS_TXRIS  --------------------------------
// SVD Line: 4273

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_TXRIS
//    <name> TXRIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4003803C) TXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.5..5> TXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_RIS_RTRIS  --------------------------------
// SVD Line: 4279

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_RTRIS
//    <name> RTRIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4003803C) RTRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.6..6> RTRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_RIS_FERIS  --------------------------------
// SVD Line: 4285

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_FERIS
//    <name> FERIS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4003803C) FERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.7..7> FERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_RIS_PERIS  --------------------------------
// SVD Line: 4291

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_PERIS
//    <name> PERIS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4003803C) PERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.8..8> PERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_RIS_BERIS  --------------------------------
// SVD Line: 4297

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_BERIS
//    <name> BERIS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4003803C) BERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.9..9> BERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_RIS_OERIS  --------------------------------
// SVD Line: 4303

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_OERIS
//    <name> OERIS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4003803C) OERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.10..10> OERIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART2_RIS  ---------------------------------
// SVD Line: 4234

//  <rtree> SFDITEM_REG__MDR_UART2_RIS
//    <name> RIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4003803C) UART Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_RIS >> 0) & 0xFFFFFFFF), ((MDR_UART2_RIS = (MDR_UART2_RIS & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_RIRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_CTSRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_DCDRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_DSRRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_RXRIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_TXRIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_RTRIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_FERIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_PERIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_BERIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_OERIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART2_MIS  ------------------------------
// SVD Line: 4311

unsigned int MDR_UART2_MIS __AT (0x40038040);



// ----------------------------  Field Item: MDR_UART2_MIS_RIMMIS  --------------------------------
// SVD Line: 4320

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_RIMMIS
//    <name> RIMMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40038040) RIMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.0..0> RIMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_MIS_CTSMMIS  -------------------------------
// SVD Line: 4326

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_CTSMMIS
//    <name> CTSMMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40038040) CTSMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.1..1> CTSMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_MIS_DCDMMIS  -------------------------------
// SVD Line: 4332

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_DCDMMIS
//    <name> DCDMMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40038040) DCDMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.2..2> DCDMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_MIS_DSRMMIS  -------------------------------
// SVD Line: 4338

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_DSRMMIS
//    <name> DSRMMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40038040) DSRMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.3..3> DSRMMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_MIS_RXMIS  --------------------------------
// SVD Line: 4344

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_RXMIS
//    <name> RXMIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40038040) RXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.4..4> RXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_MIS_TXMIS  --------------------------------
// SVD Line: 4350

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_TXMIS
//    <name> TXMIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40038040) TXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.5..5> TXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_MIS_RTMIS  --------------------------------
// SVD Line: 4356

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_RTMIS
//    <name> RTMIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40038040) RTMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.6..6> RTMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_MIS_FEMIS  --------------------------------
// SVD Line: 4362

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_FEMIS
//    <name> FEMIS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40038040) FEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.7..7> FEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_MIS_PEMIS  --------------------------------
// SVD Line: 4368

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_PEMIS
//    <name> PEMIS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40038040) PEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.8..8> PEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_MIS_BEMIS  --------------------------------
// SVD Line: 4374

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_BEMIS
//    <name> BEMIS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40038040) BEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.9..9> BEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_MIS_OEMIS  --------------------------------
// SVD Line: 4380

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_OEMIS
//    <name> OEMIS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40038040) OEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.10..10> OEMIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART2_MIS  ---------------------------------
// SVD Line: 4311

//  <rtree> SFDITEM_REG__MDR_UART2_MIS
//    <name> MIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038040) UART Masked Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_MIS >> 0) & 0xFFFFFFFF), ((MDR_UART2_MIS = (MDR_UART2_MIS & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_RIMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_CTSMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_DCDMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_DSRMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_RXMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_TXMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_RTMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_FEMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_PEMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_BEMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_OEMIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART2_ICR  ------------------------------
// SVD Line: 4388

unsigned int MDR_UART2_ICR __AT (0x40038044);



// -----------------------------  Field Item: MDR_UART2_ICR_RIMIC  --------------------------------
// SVD Line: 4397

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_RIMIC
//    <name> RIMIC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40038044) RIMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.0..0> RIMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_ICR_CTSMIC  --------------------------------
// SVD Line: 4403

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_CTSMIC
//    <name> CTSMIC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40038044) CTSMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.1..1> CTSMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_ICR_DCDMIC  --------------------------------
// SVD Line: 4409

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_DCDMIC
//    <name> DCDMIC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40038044) DCDMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.2..2> DCDMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_ICR_DSRMIC  --------------------------------
// SVD Line: 4415

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_DSRMIC
//    <name> DSRMIC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40038044) DSRMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.3..3> DSRMIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_ICR_RXIC  ---------------------------------
// SVD Line: 4421

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_RXIC
//    <name> RXIC </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40038044) RXIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.4..4> RXIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_ICR_TXIC  ---------------------------------
// SVD Line: 4427

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_TXIC
//    <name> TXIC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40038044) TXIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.5..5> TXIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_ICR_RTIC  ---------------------------------
// SVD Line: 4433

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_RTIC
//    <name> RTIC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40038044) RTIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.6..6> RTIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_ICR_FEIC  ---------------------------------
// SVD Line: 4439

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_FEIC
//    <name> FEIC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40038044) FEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.7..7> FEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_ICR_PEIC  ---------------------------------
// SVD Line: 4445

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_PEIC
//    <name> PEIC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40038044) PEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.8..8> PEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_ICR_BEIC  ---------------------------------
// SVD Line: 4451

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_BEIC
//    <name> BEIC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40038044) BEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.9..9> BEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_ICR_OEIC  ---------------------------------
// SVD Line: 4457

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_OEIC
//    <name> OEIC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40038044) OEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.10..10> OEIC
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART2_ICR  ---------------------------------
// SVD Line: 4388

//  <rtree> SFDITEM_REG__MDR_UART2_ICR
//    <name> ICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038044) UART Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_ICR >> 0) & 0xFFFFFFFF), ((MDR_UART2_ICR = (MDR_UART2_ICR & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_RIMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_CTSMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_DCDMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_DSRMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_RXIC </item>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_TXIC </item>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_RTIC </item>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_FEIC </item>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_PEIC </item>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_BEIC </item>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_OEIC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_UART2_DMACR  -----------------------------
// SVD Line: 4465

unsigned int MDR_UART2_DMACR __AT (0x40038048);



// ---------------------------  Field Item: MDR_UART2_DMACR_RXDMAE  -------------------------------
// SVD Line: 4474

//  <item> SFDITEM_FIELD__MDR_UART2_DMACR_RXDMAE
//    <name> RXDMAE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40038048) RXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_DMACR ) </loc>
//      <o.0..0> RXDMAE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_UART2_DMACR_TXDMAE  -------------------------------
// SVD Line: 4480

//  <item> SFDITEM_FIELD__MDR_UART2_DMACR_TXDMAE
//    <name> TXDMAE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40038048) TXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_DMACR ) </loc>
//      <o.1..1> TXDMAE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_UART2_DMACR_DMAONERR  ------------------------------
// SVD Line: 4486

//  <item> SFDITEM_FIELD__MDR_UART2_DMACR_DMAONERR
//    <name> DMAONERR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40038048) DMAONERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_DMACR ) </loc>
//      <o.2..2> DMAONERR
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART2_DMACR  --------------------------------
// SVD Line: 4465

//  <rtree> SFDITEM_REG__MDR_UART2_DMACR
//    <name> DMACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038048) UART DMA Control Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_DMACR >> 0) & 0xFFFFFFFF), ((MDR_UART2_DMACR = (MDR_UART2_DMACR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_DMACR_RXDMAE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_DMACR_TXDMAE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_DMACR_DMAONERR </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_UART2  -----------------------------------
// SVD Line: 4496

//  <view> MDR_UART2
//    <name> MDR_UART2 </name>
//    <item> SFDITEM_REG__MDR_UART2_DR </item>
//    <item> SFDITEM_REG__MDR_UART2_RSR_ECR </item>
//    <item> SFDITEM_REG__MDR_UART2_FR </item>
//    <item> SFDITEM_REG__MDR_UART2_ILPR </item>
//    <item> SFDITEM_REG__MDR_UART2_IBRD </item>
//    <item> SFDITEM_REG__MDR_UART2_FBRD </item>
//    <item> SFDITEM_REG__MDR_UART2_LCR_H </item>
//    <item> SFDITEM_REG__MDR_UART2_CR </item>
//    <item> SFDITEM_REG__MDR_UART2_IFLS </item>
//    <item> SFDITEM_REG__MDR_UART2_IMSC </item>
//    <item> SFDITEM_REG__MDR_UART2_RIS </item>
//    <item> SFDITEM_REG__MDR_UART2_MIS </item>
//    <item> SFDITEM_REG__MDR_UART2_ICR </item>
//    <item> SFDITEM_REG__MDR_UART2_DMACR </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_SSP1_CR0  ------------------------------
// SVD Line: 4526

unsigned int MDR_SSP1_CR0 __AT (0x40040000);



// ------------------------------  Field Item: MDR_SSP1_CR0_DSS  ----------------------------------
// SVD Line: 4535

//  <item> SFDITEM_FIELD__MDR_SSP1_CR0_DSS
//    <name> DSS </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40040000) DSS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP1_CR0 >> 0) & 0xF), ((MDR_SSP1_CR0 = (MDR_SSP1_CR0 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP1_CR0_FRF  ----------------------------------
// SVD Line: 4541

//  <item> SFDITEM_FIELD__MDR_SSP1_CR0_FRF
//    <name> FRF </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40040000) FRF </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP1_CR0 >> 4) & 0x3), ((MDR_SSP1_CR0 = (MDR_SSP1_CR0 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP1_CR0_SPO  ----------------------------------
// SVD Line: 4547

//  <item> SFDITEM_FIELD__MDR_SSP1_CR0_SPO
//    <name> SPO </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40040000) SPO </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_CR0 ) </loc>
//      <o.6..6> SPO
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP1_CR0_SPH  ----------------------------------
// SVD Line: 4553

//  <item> SFDITEM_FIELD__MDR_SSP1_CR0_SPH
//    <name> SPH </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40040000) SPH </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_CR0 ) </loc>
//      <o.7..7> SPH
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP1_CR0_SCR  ----------------------------------
// SVD Line: 4559

//  <item> SFDITEM_FIELD__MDR_SSP1_CR0_SCR
//    <name> SCR </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40040000) SCR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP1_CR0 >> 8) & 0xFF), ((MDR_SSP1_CR0 = (MDR_SSP1_CR0 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP1_CR0  ----------------------------------
// SVD Line: 4526

//  <rtree> SFDITEM_REG__MDR_SSP1_CR0
//    <name> CR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40040000) SSP Control0 Register </i>
//    <loc> ( (unsigned int)((MDR_SSP1_CR0 >> 0) & 0xFFFFFFFF), ((MDR_SSP1_CR0 = (MDR_SSP1_CR0 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP1_CR0_DSS </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_CR0_FRF </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_CR0_SPO </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_CR0_SPH </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_CR0_SCR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP1_CR1  ------------------------------
// SVD Line: 4567

unsigned int MDR_SSP1_CR1 __AT (0x40040004);



// ------------------------------  Field Item: MDR_SSP1_CR1_LBM  ----------------------------------
// SVD Line: 4576

//  <item> SFDITEM_FIELD__MDR_SSP1_CR1_LBM
//    <name> LBM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40040004) LBM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_CR1 ) </loc>
//      <o.0..0> LBM
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP1_CR1_SSE  ----------------------------------
// SVD Line: 4582

//  <item> SFDITEM_FIELD__MDR_SSP1_CR1_SSE
//    <name> SSE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40040004) SSE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_CR1 ) </loc>
//      <o.1..1> SSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP1_CR1_MS  ----------------------------------
// SVD Line: 4588

//  <item> SFDITEM_FIELD__MDR_SSP1_CR1_MS
//    <name> MS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40040004) MS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_CR1 ) </loc>
//      <o.2..2> MS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP1_CR1_SOD  ----------------------------------
// SVD Line: 4594

//  <item> SFDITEM_FIELD__MDR_SSP1_CR1_SOD
//    <name> SOD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40040004) SOD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_CR1 ) </loc>
//      <o.3..3> SOD
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP1_CR1  ----------------------------------
// SVD Line: 4567

//  <rtree> SFDITEM_REG__MDR_SSP1_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40040004) SSP Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_SSP1_CR1 >> 0) & 0xFFFFFFFF), ((MDR_SSP1_CR1 = (MDR_SSP1_CR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP1_CR1_LBM </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_CR1_SSE </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_CR1_MS </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_CR1_SOD </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP1_DR  -------------------------------
// SVD Line: 4602

unsigned int MDR_SSP1_DR __AT (0x40040008);



// ------------------------------  Field Item: MDR_SSP1_DR_DATA  ----------------------------------
// SVD Line: 4611

//  <item> SFDITEM_FIELD__MDR_SSP1_DR_DATA
//    <name> DATA </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40040008) DATA </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_SSP1_DR >> 0) & 0x0), ((MDR_SSP1_DR = (MDR_SSP1_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_SSP1_DR  ----------------------------------
// SVD Line: 4602

//  <rtree> SFDITEM_REG__MDR_SSP1_DR
//    <name> DR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40040008) SSP Data Register </i>
//    <loc> ( (unsigned int)((MDR_SSP1_DR >> 0) & 0xFFFFFFFF), ((MDR_SSP1_DR = (MDR_SSP1_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP1_DR_DATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP1_SR  -------------------------------
// SVD Line: 4619

unsigned int MDR_SSP1_SR __AT (0x4004000C);



// -------------------------------  Field Item: MDR_SSP1_SR_TFE  ----------------------------------
// SVD Line: 4628

//  <item> SFDITEM_FIELD__MDR_SSP1_SR_TFE
//    <name> TFE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4004000C) TFE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_SR ) </loc>
//      <o.0..0> TFE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP1_SR_TNF  ----------------------------------
// SVD Line: 4634

//  <item> SFDITEM_FIELD__MDR_SSP1_SR_TNF
//    <name> TNF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4004000C) TNF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_SR ) </loc>
//      <o.1..1> TNF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP1_SR_RNE  ----------------------------------
// SVD Line: 4640

//  <item> SFDITEM_FIELD__MDR_SSP1_SR_RNE
//    <name> RNE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4004000C) RNE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_SR ) </loc>
//      <o.2..2> RNE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP1_SR_RFF  ----------------------------------
// SVD Line: 4646

//  <item> SFDITEM_FIELD__MDR_SSP1_SR_RFF
//    <name> RFF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4004000C) RFF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_SR ) </loc>
//      <o.3..3> RFF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP1_SR_BSY  ----------------------------------
// SVD Line: 4652

//  <item> SFDITEM_FIELD__MDR_SSP1_SR_BSY
//    <name> BSY </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4004000C) BSY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_SR ) </loc>
//      <o.4..4> BSY
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_SSP1_SR  ----------------------------------
// SVD Line: 4619

//  <rtree> SFDITEM_REG__MDR_SSP1_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004000C) SSP Status Register </i>
//    <loc> ( (unsigned int)((MDR_SSP1_SR >> 0) & 0xFFFFFFFF), ((MDR_SSP1_SR = (MDR_SSP1_SR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP1_SR_TFE </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_SR_TNF </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_SR_RNE </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_SR_RFF </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_SR_BSY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_SSP1_CPSR  ------------------------------
// SVD Line: 4660

unsigned int MDR_SSP1_CPSR __AT (0x40040010);



// ----------------------------  Field Item: MDR_SSP1_CPSR_CPSDVSR  -------------------------------
// SVD Line: 4669

//  <item> SFDITEM_FIELD__MDR_SSP1_CPSR_CPSDVSR
//    <name> CPSDVSR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40040010) CPSDVSR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP1_CPSR >> 0) & 0xFF), ((MDR_SSP1_CPSR = (MDR_SSP1_CPSR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP1_CPSR  ---------------------------------
// SVD Line: 4660

//  <rtree> SFDITEM_REG__MDR_SSP1_CPSR
//    <name> CPSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40040010) SSP Clock Prescaler Register </i>
//    <loc> ( (unsigned int)((MDR_SSP1_CPSR >> 0) & 0xFFFFFFFF), ((MDR_SSP1_CPSR = (MDR_SSP1_CPSR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP1_CPSR_CPSDVSR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_SSP1_IMSC  ------------------------------
// SVD Line: 4677

unsigned int MDR_SSP1_IMSC __AT (0x40040014);



// -----------------------------  Field Item: MDR_SSP1_IMSC_RORIM  --------------------------------
// SVD Line: 4686

//  <item> SFDITEM_FIELD__MDR_SSP1_IMSC_RORIM
//    <name> RORIM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40040014) RORIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_IMSC ) </loc>
//      <o.0..0> RORIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP1_IMSC_RTIM  ---------------------------------
// SVD Line: 4692

//  <item> SFDITEM_FIELD__MDR_SSP1_IMSC_RTIM
//    <name> RTIM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40040014) RTIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_IMSC ) </loc>
//      <o.1..1> RTIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP1_IMSC_RXIM  ---------------------------------
// SVD Line: 4698

//  <item> SFDITEM_FIELD__MDR_SSP1_IMSC_RXIM
//    <name> RXIM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40040014) RXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_IMSC ) </loc>
//      <o.2..2> RXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP1_IMSC_TXIM  ---------------------------------
// SVD Line: 4704

//  <item> SFDITEM_FIELD__MDR_SSP1_IMSC_TXIM
//    <name> TXIM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40040014) TXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_IMSC ) </loc>
//      <o.3..3> TXIM
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP1_IMSC  ---------------------------------
// SVD Line: 4677

//  <rtree> SFDITEM_REG__MDR_SSP1_IMSC
//    <name> IMSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40040014) SSP Interrupt Mask Register </i>
//    <loc> ( (unsigned int)((MDR_SSP1_IMSC >> 0) & 0xFFFFFFFF), ((MDR_SSP1_IMSC = (MDR_SSP1_IMSC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP1_IMSC_RORIM </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_IMSC_RTIM </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_IMSC_RXIM </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_IMSC_TXIM </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP1_RIS  ------------------------------
// SVD Line: 4712

unsigned int MDR_SSP1_RIS __AT (0x40040018);



// -----------------------------  Field Item: MDR_SSP1_RIS_RORRIS  --------------------------------
// SVD Line: 4721

//  <item> SFDITEM_FIELD__MDR_SSP1_RIS_RORRIS
//    <name> RORRIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40040018) RORRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_RIS ) </loc>
//      <o.0..0> RORRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP1_RIS_RTRIS  ---------------------------------
// SVD Line: 4727

//  <item> SFDITEM_FIELD__MDR_SSP1_RIS_RTRIS
//    <name> RTRIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40040018) RTRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_RIS ) </loc>
//      <o.1..1> RTRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP1_RIS_RXRIS  ---------------------------------
// SVD Line: 4733

//  <item> SFDITEM_FIELD__MDR_SSP1_RIS_RXRIS
//    <name> RXRIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40040018) RXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_RIS ) </loc>
//      <o.2..2> RXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP1_RIS_TXRIS  ---------------------------------
// SVD Line: 4739

//  <item> SFDITEM_FIELD__MDR_SSP1_RIS_TXRIS
//    <name> TXRIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40040018) TXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_RIS ) </loc>
//      <o.3..3> TXRIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP1_RIS  ----------------------------------
// SVD Line: 4712

//  <rtree> SFDITEM_REG__MDR_SSP1_RIS
//    <name> RIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40040018) SSP Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_SSP1_RIS >> 0) & 0xFFFFFFFF), ((MDR_SSP1_RIS = (MDR_SSP1_RIS & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP1_RIS_RORRIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_RIS_RTRIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_RIS_RXRIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_RIS_TXRIS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP1_MIS  ------------------------------
// SVD Line: 4747

unsigned int MDR_SSP1_MIS __AT (0x4004001C);



// -----------------------------  Field Item: MDR_SSP1_MIS_RORMIS  --------------------------------
// SVD Line: 4756

//  <item> SFDITEM_FIELD__MDR_SSP1_MIS_RORMIS
//    <name> RORMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4004001C) RORMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_MIS ) </loc>
//      <o.0..0> RORMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP1_MIS_RTMIS  ---------------------------------
// SVD Line: 4762

//  <item> SFDITEM_FIELD__MDR_SSP1_MIS_RTMIS
//    <name> RTMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4004001C) RTMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_MIS ) </loc>
//      <o.1..1> RTMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP1_MIS_RXMIS  ---------------------------------
// SVD Line: 4768

//  <item> SFDITEM_FIELD__MDR_SSP1_MIS_RXMIS
//    <name> RXMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4004001C) RXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_MIS ) </loc>
//      <o.2..2> RXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP1_MIS_TXMIS  ---------------------------------
// SVD Line: 4774

//  <item> SFDITEM_FIELD__MDR_SSP1_MIS_TXMIS
//    <name> TXMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4004001C) TXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_MIS ) </loc>
//      <o.3..3> TXMIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP1_MIS  ----------------------------------
// SVD Line: 4747

//  <rtree> SFDITEM_REG__MDR_SSP1_MIS
//    <name> MIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004001C) SSP Masked Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_SSP1_MIS >> 0) & 0xFFFFFFFF), ((MDR_SSP1_MIS = (MDR_SSP1_MIS & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP1_MIS_RORMIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_MIS_RTMIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_MIS_RXMIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_MIS_TXMIS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP1_ICR  ------------------------------
// SVD Line: 4782

unsigned int MDR_SSP1_ICR __AT (0x40040020);



// -----------------------------  Field Item: MDR_SSP1_ICR_RORIC  ---------------------------------
// SVD Line: 4791

//  <item> SFDITEM_FIELD__MDR_SSP1_ICR_RORIC
//    <name> RORIC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40040020) RORIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_ICR ) </loc>
//      <o.0..0> RORIC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP1_ICR_RTIC  ---------------------------------
// SVD Line: 4797

//  <item> SFDITEM_FIELD__MDR_SSP1_ICR_RTIC
//    <name> RTIC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40040020) RTIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_ICR ) </loc>
//      <o.1..1> RTIC
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP1_ICR  ----------------------------------
// SVD Line: 4782

//  <rtree> SFDITEM_REG__MDR_SSP1_ICR
//    <name> ICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40040020) SSP Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((MDR_SSP1_ICR >> 0) & 0xFFFFFFFF), ((MDR_SSP1_ICR = (MDR_SSP1_ICR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP1_ICR_RORIC </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_ICR_RTIC </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_SSP1_DMACR  -----------------------------
// SVD Line: 4805

unsigned int MDR_SSP1_DMACR __AT (0x40040024);



// ----------------------------  Field Item: MDR_SSP1_DMACR_RXDMAE  -------------------------------
// SVD Line: 4814

//  <item> SFDITEM_FIELD__MDR_SSP1_DMACR_RXDMAE
//    <name> RXDMAE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40040024) RXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_DMACR ) </loc>
//      <o.0..0> RXDMAE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_SSP1_DMACR_TXDMAE  -------------------------------
// SVD Line: 4820

//  <item> SFDITEM_FIELD__MDR_SSP1_DMACR_TXDMAE
//    <name> TXDMAE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40040024) TXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_DMACR ) </loc>
//      <o.1..1> TXDMAE
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_SSP1_DMACR  ---------------------------------
// SVD Line: 4805

//  <rtree> SFDITEM_REG__MDR_SSP1_DMACR
//    <name> DMACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40040024) SSP DMA Control Register </i>
//    <loc> ( (unsigned int)((MDR_SSP1_DMACR >> 0) & 0xFFFFFFFF), ((MDR_SSP1_DMACR = (MDR_SSP1_DMACR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP1_DMACR_RXDMAE </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_DMACR_TXDMAE </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_SSP1  -----------------------------------
// SVD Line: 4507

//  <view> MDR_SSP1
//    <name> MDR_SSP1 </name>
//    <item> SFDITEM_REG__MDR_SSP1_CR0 </item>
//    <item> SFDITEM_REG__MDR_SSP1_CR1 </item>
//    <item> SFDITEM_REG__MDR_SSP1_DR </item>
//    <item> SFDITEM_REG__MDR_SSP1_SR </item>
//    <item> SFDITEM_REG__MDR_SSP1_CPSR </item>
//    <item> SFDITEM_REG__MDR_SSP1_IMSC </item>
//    <item> SFDITEM_REG__MDR_SSP1_RIS </item>
//    <item> SFDITEM_REG__MDR_SSP1_MIS </item>
//    <item> SFDITEM_REG__MDR_SSP1_ICR </item>
//    <item> SFDITEM_REG__MDR_SSP1_DMACR </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_SSP2_CR0  ------------------------------
// SVD Line: 4526

unsigned int MDR_SSP2_CR0 __AT (0x400A0000);



// ------------------------------  Field Item: MDR_SSP2_CR0_DSS  ----------------------------------
// SVD Line: 4535

//  <item> SFDITEM_FIELD__MDR_SSP2_CR0_DSS
//    <name> DSS </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400A0000) DSS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP2_CR0 >> 0) & 0xF), ((MDR_SSP2_CR0 = (MDR_SSP2_CR0 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP2_CR0_FRF  ----------------------------------
// SVD Line: 4541

//  <item> SFDITEM_FIELD__MDR_SSP2_CR0_FRF
//    <name> FRF </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400A0000) FRF </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP2_CR0 >> 4) & 0x3), ((MDR_SSP2_CR0 = (MDR_SSP2_CR0 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP2_CR0_SPO  ----------------------------------
// SVD Line: 4547

//  <item> SFDITEM_FIELD__MDR_SSP2_CR0_SPO
//    <name> SPO </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400A0000) SPO </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_CR0 ) </loc>
//      <o.6..6> SPO
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP2_CR0_SPH  ----------------------------------
// SVD Line: 4553

//  <item> SFDITEM_FIELD__MDR_SSP2_CR0_SPH
//    <name> SPH </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400A0000) SPH </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_CR0 ) </loc>
//      <o.7..7> SPH
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP2_CR0_SCR  ----------------------------------
// SVD Line: 4559

//  <item> SFDITEM_FIELD__MDR_SSP2_CR0_SCR
//    <name> SCR </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400A0000) SCR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP2_CR0 >> 8) & 0xFF), ((MDR_SSP2_CR0 = (MDR_SSP2_CR0 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP2_CR0  ----------------------------------
// SVD Line: 4526

//  <rtree> SFDITEM_REG__MDR_SSP2_CR0
//    <name> CR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A0000) SSP Control0 Register </i>
//    <loc> ( (unsigned int)((MDR_SSP2_CR0 >> 0) & 0xFFFFFFFF), ((MDR_SSP2_CR0 = (MDR_SSP2_CR0 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP2_CR0_DSS </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_CR0_FRF </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_CR0_SPO </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_CR0_SPH </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_CR0_SCR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP2_CR1  ------------------------------
// SVD Line: 4567

unsigned int MDR_SSP2_CR1 __AT (0x400A0004);



// ------------------------------  Field Item: MDR_SSP2_CR1_LBM  ----------------------------------
// SVD Line: 4576

//  <item> SFDITEM_FIELD__MDR_SSP2_CR1_LBM
//    <name> LBM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A0004) LBM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_CR1 ) </loc>
//      <o.0..0> LBM
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP2_CR1_SSE  ----------------------------------
// SVD Line: 4582

//  <item> SFDITEM_FIELD__MDR_SSP2_CR1_SSE
//    <name> SSE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A0004) SSE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_CR1 ) </loc>
//      <o.1..1> SSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP2_CR1_MS  ----------------------------------
// SVD Line: 4588

//  <item> SFDITEM_FIELD__MDR_SSP2_CR1_MS
//    <name> MS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A0004) MS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_CR1 ) </loc>
//      <o.2..2> MS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP2_CR1_SOD  ----------------------------------
// SVD Line: 4594

//  <item> SFDITEM_FIELD__MDR_SSP2_CR1_SOD
//    <name> SOD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A0004) SOD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_CR1 ) </loc>
//      <o.3..3> SOD
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP2_CR1  ----------------------------------
// SVD Line: 4567

//  <rtree> SFDITEM_REG__MDR_SSP2_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A0004) SSP Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_SSP2_CR1 >> 0) & 0xFFFFFFFF), ((MDR_SSP2_CR1 = (MDR_SSP2_CR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP2_CR1_LBM </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_CR1_SSE </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_CR1_MS </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_CR1_SOD </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP2_DR  -------------------------------
// SVD Line: 4602

unsigned int MDR_SSP2_DR __AT (0x400A0008);



// ------------------------------  Field Item: MDR_SSP2_DR_DATA  ----------------------------------
// SVD Line: 4611

//  <item> SFDITEM_FIELD__MDR_SSP2_DR_DATA
//    <name> DATA </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x400A0008) DATA </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_SSP2_DR >> 0) & 0x0), ((MDR_SSP2_DR = (MDR_SSP2_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_SSP2_DR  ----------------------------------
// SVD Line: 4602

//  <rtree> SFDITEM_REG__MDR_SSP2_DR
//    <name> DR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x400A0008) SSP Data Register </i>
//    <loc> ( (unsigned int)((MDR_SSP2_DR >> 0) & 0xFFFFFFFF), ((MDR_SSP2_DR = (MDR_SSP2_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP2_DR_DATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP2_SR  -------------------------------
// SVD Line: 4619

unsigned int MDR_SSP2_SR __AT (0x400A000C);



// -------------------------------  Field Item: MDR_SSP2_SR_TFE  ----------------------------------
// SVD Line: 4628

//  <item> SFDITEM_FIELD__MDR_SSP2_SR_TFE
//    <name> TFE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A000C) TFE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_SR ) </loc>
//      <o.0..0> TFE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP2_SR_TNF  ----------------------------------
// SVD Line: 4634

//  <item> SFDITEM_FIELD__MDR_SSP2_SR_TNF
//    <name> TNF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A000C) TNF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_SR ) </loc>
//      <o.1..1> TNF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP2_SR_RNE  ----------------------------------
// SVD Line: 4640

//  <item> SFDITEM_FIELD__MDR_SSP2_SR_RNE
//    <name> RNE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A000C) RNE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_SR ) </loc>
//      <o.2..2> RNE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP2_SR_RFF  ----------------------------------
// SVD Line: 4646

//  <item> SFDITEM_FIELD__MDR_SSP2_SR_RFF
//    <name> RFF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A000C) RFF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_SR ) </loc>
//      <o.3..3> RFF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP2_SR_BSY  ----------------------------------
// SVD Line: 4652

//  <item> SFDITEM_FIELD__MDR_SSP2_SR_BSY
//    <name> BSY </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400A000C) BSY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_SR ) </loc>
//      <o.4..4> BSY
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_SSP2_SR  ----------------------------------
// SVD Line: 4619

//  <rtree> SFDITEM_REG__MDR_SSP2_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A000C) SSP Status Register </i>
//    <loc> ( (unsigned int)((MDR_SSP2_SR >> 0) & 0xFFFFFFFF), ((MDR_SSP2_SR = (MDR_SSP2_SR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP2_SR_TFE </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_SR_TNF </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_SR_RNE </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_SR_RFF </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_SR_BSY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_SSP2_CPSR  ------------------------------
// SVD Line: 4660

unsigned int MDR_SSP2_CPSR __AT (0x400A0010);



// ----------------------------  Field Item: MDR_SSP2_CPSR_CPSDVSR  -------------------------------
// SVD Line: 4669

//  <item> SFDITEM_FIELD__MDR_SSP2_CPSR_CPSDVSR
//    <name> CPSDVSR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400A0010) CPSDVSR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP2_CPSR >> 0) & 0xFF), ((MDR_SSP2_CPSR = (MDR_SSP2_CPSR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP2_CPSR  ---------------------------------
// SVD Line: 4660

//  <rtree> SFDITEM_REG__MDR_SSP2_CPSR
//    <name> CPSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A0010) SSP Clock Prescaler Register </i>
//    <loc> ( (unsigned int)((MDR_SSP2_CPSR >> 0) & 0xFFFFFFFF), ((MDR_SSP2_CPSR = (MDR_SSP2_CPSR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP2_CPSR_CPSDVSR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_SSP2_IMSC  ------------------------------
// SVD Line: 4677

unsigned int MDR_SSP2_IMSC __AT (0x400A0014);



// -----------------------------  Field Item: MDR_SSP2_IMSC_RORIM  --------------------------------
// SVD Line: 4686

//  <item> SFDITEM_FIELD__MDR_SSP2_IMSC_RORIM
//    <name> RORIM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A0014) RORIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_IMSC ) </loc>
//      <o.0..0> RORIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP2_IMSC_RTIM  ---------------------------------
// SVD Line: 4692

//  <item> SFDITEM_FIELD__MDR_SSP2_IMSC_RTIM
//    <name> RTIM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A0014) RTIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_IMSC ) </loc>
//      <o.1..1> RTIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP2_IMSC_RXIM  ---------------------------------
// SVD Line: 4698

//  <item> SFDITEM_FIELD__MDR_SSP2_IMSC_RXIM
//    <name> RXIM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A0014) RXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_IMSC ) </loc>
//      <o.2..2> RXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP2_IMSC_TXIM  ---------------------------------
// SVD Line: 4704

//  <item> SFDITEM_FIELD__MDR_SSP2_IMSC_TXIM
//    <name> TXIM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A0014) TXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_IMSC ) </loc>
//      <o.3..3> TXIM
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP2_IMSC  ---------------------------------
// SVD Line: 4677

//  <rtree> SFDITEM_REG__MDR_SSP2_IMSC
//    <name> IMSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A0014) SSP Interrupt Mask Register </i>
//    <loc> ( (unsigned int)((MDR_SSP2_IMSC >> 0) & 0xFFFFFFFF), ((MDR_SSP2_IMSC = (MDR_SSP2_IMSC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP2_IMSC_RORIM </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_IMSC_RTIM </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_IMSC_RXIM </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_IMSC_TXIM </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP2_RIS  ------------------------------
// SVD Line: 4712

unsigned int MDR_SSP2_RIS __AT (0x400A0018);



// -----------------------------  Field Item: MDR_SSP2_RIS_RORRIS  --------------------------------
// SVD Line: 4721

//  <item> SFDITEM_FIELD__MDR_SSP2_RIS_RORRIS
//    <name> RORRIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A0018) RORRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_RIS ) </loc>
//      <o.0..0> RORRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP2_RIS_RTRIS  ---------------------------------
// SVD Line: 4727

//  <item> SFDITEM_FIELD__MDR_SSP2_RIS_RTRIS
//    <name> RTRIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A0018) RTRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_RIS ) </loc>
//      <o.1..1> RTRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP2_RIS_RXRIS  ---------------------------------
// SVD Line: 4733

//  <item> SFDITEM_FIELD__MDR_SSP2_RIS_RXRIS
//    <name> RXRIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A0018) RXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_RIS ) </loc>
//      <o.2..2> RXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP2_RIS_TXRIS  ---------------------------------
// SVD Line: 4739

//  <item> SFDITEM_FIELD__MDR_SSP2_RIS_TXRIS
//    <name> TXRIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A0018) TXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_RIS ) </loc>
//      <o.3..3> TXRIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP2_RIS  ----------------------------------
// SVD Line: 4712

//  <rtree> SFDITEM_REG__MDR_SSP2_RIS
//    <name> RIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A0018) SSP Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_SSP2_RIS >> 0) & 0xFFFFFFFF), ((MDR_SSP2_RIS = (MDR_SSP2_RIS & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP2_RIS_RORRIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_RIS_RTRIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_RIS_RXRIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_RIS_TXRIS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP2_MIS  ------------------------------
// SVD Line: 4747

unsigned int MDR_SSP2_MIS __AT (0x400A001C);



// -----------------------------  Field Item: MDR_SSP2_MIS_RORMIS  --------------------------------
// SVD Line: 4756

//  <item> SFDITEM_FIELD__MDR_SSP2_MIS_RORMIS
//    <name> RORMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A001C) RORMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_MIS ) </loc>
//      <o.0..0> RORMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP2_MIS_RTMIS  ---------------------------------
// SVD Line: 4762

//  <item> SFDITEM_FIELD__MDR_SSP2_MIS_RTMIS
//    <name> RTMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A001C) RTMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_MIS ) </loc>
//      <o.1..1> RTMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP2_MIS_RXMIS  ---------------------------------
// SVD Line: 4768

//  <item> SFDITEM_FIELD__MDR_SSP2_MIS_RXMIS
//    <name> RXMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A001C) RXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_MIS ) </loc>
//      <o.2..2> RXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP2_MIS_TXMIS  ---------------------------------
// SVD Line: 4774

//  <item> SFDITEM_FIELD__MDR_SSP2_MIS_TXMIS
//    <name> TXMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A001C) TXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_MIS ) </loc>
//      <o.3..3> TXMIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP2_MIS  ----------------------------------
// SVD Line: 4747

//  <rtree> SFDITEM_REG__MDR_SSP2_MIS
//    <name> MIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A001C) SSP Masked Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_SSP2_MIS >> 0) & 0xFFFFFFFF), ((MDR_SSP2_MIS = (MDR_SSP2_MIS & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP2_MIS_RORMIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_MIS_RTMIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_MIS_RXMIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_MIS_TXMIS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP2_ICR  ------------------------------
// SVD Line: 4782

unsigned int MDR_SSP2_ICR __AT (0x400A0020);



// -----------------------------  Field Item: MDR_SSP2_ICR_RORIC  ---------------------------------
// SVD Line: 4791

//  <item> SFDITEM_FIELD__MDR_SSP2_ICR_RORIC
//    <name> RORIC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A0020) RORIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_ICR ) </loc>
//      <o.0..0> RORIC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP2_ICR_RTIC  ---------------------------------
// SVD Line: 4797

//  <item> SFDITEM_FIELD__MDR_SSP2_ICR_RTIC
//    <name> RTIC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A0020) RTIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_ICR ) </loc>
//      <o.1..1> RTIC
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP2_ICR  ----------------------------------
// SVD Line: 4782

//  <rtree> SFDITEM_REG__MDR_SSP2_ICR
//    <name> ICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A0020) SSP Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((MDR_SSP2_ICR >> 0) & 0xFFFFFFFF), ((MDR_SSP2_ICR = (MDR_SSP2_ICR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP2_ICR_RORIC </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_ICR_RTIC </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_SSP2_DMACR  -----------------------------
// SVD Line: 4805

unsigned int MDR_SSP2_DMACR __AT (0x400A0024);



// ----------------------------  Field Item: MDR_SSP2_DMACR_RXDMAE  -------------------------------
// SVD Line: 4814

//  <item> SFDITEM_FIELD__MDR_SSP2_DMACR_RXDMAE
//    <name> RXDMAE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A0024) RXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_DMACR ) </loc>
//      <o.0..0> RXDMAE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_SSP2_DMACR_TXDMAE  -------------------------------
// SVD Line: 4820

//  <item> SFDITEM_FIELD__MDR_SSP2_DMACR_TXDMAE
//    <name> TXDMAE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A0024) TXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_DMACR ) </loc>
//      <o.1..1> TXDMAE
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_SSP2_DMACR  ---------------------------------
// SVD Line: 4805

//  <rtree> SFDITEM_REG__MDR_SSP2_DMACR
//    <name> DMACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A0024) SSP DMA Control Register </i>
//    <loc> ( (unsigned int)((MDR_SSP2_DMACR >> 0) & 0xFFFFFFFF), ((MDR_SSP2_DMACR = (MDR_SSP2_DMACR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP2_DMACR_RXDMAE </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_DMACR_TXDMAE </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_SSP2  -----------------------------------
// SVD Line: 4830

//  <view> MDR_SSP2
//    <name> MDR_SSP2 </name>
//    <item> SFDITEM_REG__MDR_SSP2_CR0 </item>
//    <item> SFDITEM_REG__MDR_SSP2_CR1 </item>
//    <item> SFDITEM_REG__MDR_SSP2_DR </item>
//    <item> SFDITEM_REG__MDR_SSP2_SR </item>
//    <item> SFDITEM_REG__MDR_SSP2_CPSR </item>
//    <item> SFDITEM_REG__MDR_SSP2_IMSC </item>
//    <item> SFDITEM_REG__MDR_SSP2_RIS </item>
//    <item> SFDITEM_REG__MDR_SSP2_MIS </item>
//    <item> SFDITEM_REG__MDR_SSP2_ICR </item>
//    <item> SFDITEM_REG__MDR_SSP2_DMACR </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_I2C_PRL  -------------------------------
// SVD Line: 4860

unsigned int MDR_I2C_PRL __AT (0x40050000);



// -------------------------------  Field Item: MDR_I2C_PRL_PR  -----------------------------------
// SVD Line: 4869

//  <item> SFDITEM_FIELD__MDR_I2C_PRL_PR
//    <name> PR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40050000) PR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_I2C_PRL >> 0) & 0xFF), ((MDR_I2C_PRL = (MDR_I2C_PRL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_I2C_PRL  ----------------------------------
// SVD Line: 4860

//  <rtree> SFDITEM_REG__MDR_I2C_PRL
//    <name> PRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40050000) I2C Prescaler (low byte) Register </i>
//    <loc> ( (unsigned int)((MDR_I2C_PRL >> 0) & 0xFFFFFFFF), ((MDR_I2C_PRL = (MDR_I2C_PRL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_I2C_PRL_PR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_I2C_PRH  -------------------------------
// SVD Line: 4877

unsigned int MDR_I2C_PRH __AT (0x40050004);



// -------------------------------  Field Item: MDR_I2C_PRH_PR  -----------------------------------
// SVD Line: 4886

//  <item> SFDITEM_FIELD__MDR_I2C_PRH_PR
//    <name> PR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40050004) PR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_I2C_PRH >> 0) & 0xFF), ((MDR_I2C_PRH = (MDR_I2C_PRH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_I2C_PRH  ----------------------------------
// SVD Line: 4877

//  <rtree> SFDITEM_REG__MDR_I2C_PRH
//    <name> PRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40050004) I2C Prescaler (high byte) Register </i>
//    <loc> ( (unsigned int)((MDR_I2C_PRH >> 0) & 0xFFFFFFFF), ((MDR_I2C_PRH = (MDR_I2C_PRH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_I2C_PRH_PR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_I2C_CTR  -------------------------------
// SVD Line: 4894

unsigned int MDR_I2C_CTR __AT (0x40050008);



// ------------------------------  Field Item: MDR_I2C_CTR_S_I2C  ---------------------------------
// SVD Line: 4903

//  <item> SFDITEM_FIELD__MDR_I2C_CTR_S_I2C
//    <name> S_I2C </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40050008) S_I2C </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_I2C_CTR ) </loc>
//      <o.5..5> S_I2C
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_I2C_CTR_EN_INT  ---------------------------------
// SVD Line: 4909

//  <item> SFDITEM_FIELD__MDR_I2C_CTR_EN_INT
//    <name> EN_INT </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40050008) EN_INT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_I2C_CTR ) </loc>
//      <o.6..6> EN_INT
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_I2C_CTR_EN_I2C  ---------------------------------
// SVD Line: 4915

//  <item> SFDITEM_FIELD__MDR_I2C_CTR_EN_I2C
//    <name> EN_I2C </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40050008) EN_I2C </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_I2C_CTR ) </loc>
//      <o.7..7> EN_I2C
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_I2C_CTR  ----------------------------------
// SVD Line: 4894

//  <rtree> SFDITEM_REG__MDR_I2C_CTR
//    <name> CTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40050008) I2C Control Register </i>
//    <loc> ( (unsigned int)((MDR_I2C_CTR >> 0) & 0xFFFFFFFF), ((MDR_I2C_CTR = (MDR_I2C_CTR & ~(0xE0UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE0) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_I2C_CTR_S_I2C </item>
//    <item> SFDITEM_FIELD__MDR_I2C_CTR_EN_INT </item>
//    <item> SFDITEM_FIELD__MDR_I2C_CTR_EN_I2C </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_I2C_RXD  -------------------------------
// SVD Line: 4923

unsigned int MDR_I2C_RXD __AT (0x4005000C);



// -------------------------------  Field Item: MDR_I2C_RXD_RXD  ----------------------------------
// SVD Line: 4932

//  <item> SFDITEM_FIELD__MDR_I2C_RXD_RXD
//    <name> RXD </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4005000C) RXD </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_I2C_RXD >> 0) & 0xFF), ((MDR_I2C_RXD = (MDR_I2C_RXD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_I2C_RXD  ----------------------------------
// SVD Line: 4923

//  <rtree> SFDITEM_REG__MDR_I2C_RXD
//    <name> RXD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4005000C) I2C Received Data Register </i>
//    <loc> ( (unsigned int)((MDR_I2C_RXD >> 0) & 0xFFFFFFFF), ((MDR_I2C_RXD = (MDR_I2C_RXD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_I2C_RXD_RXD </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_I2C_STA  -------------------------------
// SVD Line: 4940

unsigned int MDR_I2C_STA __AT (0x40050010);



// -------------------------------  Field Item: MDR_I2C_STA_INT  ----------------------------------
// SVD Line: 4949

//  <item> SFDITEM_FIELD__MDR_I2C_STA_INT
//    <name> INT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40050010) INT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_I2C_STA ) </loc>
//      <o.0..0> INT
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_I2C_STA_TR_PROG  --------------------------------
// SVD Line: 4955

//  <item> SFDITEM_FIELD__MDR_I2C_STA_TR_PROG
//    <name> TR_PROG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40050010) TR_PROG </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_I2C_STA ) </loc>
//      <o.1..1> TR_PROG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_I2C_STA_LOST_ARB  --------------------------------
// SVD Line: 4961

//  <item> SFDITEM_FIELD__MDR_I2C_STA_LOST_ARB
//    <name> LOST_ARB </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40050010) LOST_ARB </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_I2C_STA ) </loc>
//      <o.5..5> LOST_ARB
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_I2C_STA_BUSY  ----------------------------------
// SVD Line: 4967

//  <item> SFDITEM_FIELD__MDR_I2C_STA_BUSY
//    <name> BUSY </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40050010) BUSY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_I2C_STA ) </loc>
//      <o.6..6> BUSY
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_I2C_STA_Rx_ACK  ---------------------------------
// SVD Line: 4973

//  <item> SFDITEM_FIELD__MDR_I2C_STA_Rx_ACK
//    <name> Rx_ACK </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40050010) Rx_ACK </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_I2C_STA ) </loc>
//      <o.7..7> Rx_ACK
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_I2C_STA  ----------------------------------
// SVD Line: 4940

//  <rtree> SFDITEM_REG__MDR_I2C_STA
//    <name> STA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40050010) I2C Status Register </i>
//    <loc> ( (unsigned int)((MDR_I2C_STA >> 0) & 0xFFFFFFFF), ((MDR_I2C_STA = (MDR_I2C_STA & ~(0xE3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_I2C_STA_INT </item>
//    <item> SFDITEM_FIELD__MDR_I2C_STA_TR_PROG </item>
//    <item> SFDITEM_FIELD__MDR_I2C_STA_LOST_ARB </item>
//    <item> SFDITEM_FIELD__MDR_I2C_STA_BUSY </item>
//    <item> SFDITEM_FIELD__MDR_I2C_STA_Rx_ACK </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_I2C_TXD  -------------------------------
// SVD Line: 4981

unsigned int MDR_I2C_TXD __AT (0x40050014);



// -------------------------------  Field Item: MDR_I2C_TXD_TXD  ----------------------------------
// SVD Line: 4990

//  <item> SFDITEM_FIELD__MDR_I2C_TXD_TXD
//    <name> TXD </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40050014) TXD </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_I2C_TXD >> 0) & 0xFF), ((MDR_I2C_TXD = (MDR_I2C_TXD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_I2C_TXD  ----------------------------------
// SVD Line: 4981

//  <rtree> SFDITEM_REG__MDR_I2C_TXD
//    <name> TXD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40050014) I2C Transmitted Data Register </i>
//    <loc> ( (unsigned int)((MDR_I2C_TXD >> 0) & 0xFFFFFFFF), ((MDR_I2C_TXD = (MDR_I2C_TXD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_I2C_TXD_TXD </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_I2C_CMD  -------------------------------
// SVD Line: 4998

unsigned int MDR_I2C_CMD __AT (0x40050018);



// -----------------------------  Field Item: MDR_I2C_CMD_CLRINT  ---------------------------------
// SVD Line: 5007

//  <item> SFDITEM_FIELD__MDR_I2C_CMD_CLRINT
//    <name> CLRINT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40050018) CLRINT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_I2C_CMD ) </loc>
//      <o.0..0> CLRINT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_I2C_CMD_ACK  ----------------------------------
// SVD Line: 5013

//  <item> SFDITEM_FIELD__MDR_I2C_CMD_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40050018) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_I2C_CMD ) </loc>
//      <o.3..3> ACK
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_I2C_CMD_WR  -----------------------------------
// SVD Line: 5019

//  <item> SFDITEM_FIELD__MDR_I2C_CMD_WR
//    <name> WR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40050018) WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_I2C_CMD ) </loc>
//      <o.4..4> WR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_I2C_CMD_RD  -----------------------------------
// SVD Line: 5025

//  <item> SFDITEM_FIELD__MDR_I2C_CMD_RD
//    <name> RD </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40050018) RD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_I2C_CMD ) </loc>
//      <o.5..5> RD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_I2C_CMD_STOP  ----------------------------------
// SVD Line: 5031

//  <item> SFDITEM_FIELD__MDR_I2C_CMD_STOP
//    <name> STOP </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40050018) STOP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_I2C_CMD ) </loc>
//      <o.6..6> STOP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_I2C_CMD_START  ---------------------------------
// SVD Line: 5037

//  <item> SFDITEM_FIELD__MDR_I2C_CMD_START
//    <name> START </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40050018) START </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_I2C_CMD ) </loc>
//      <o.7..7> START
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_I2C_CMD  ----------------------------------
// SVD Line: 4998

//  <rtree> SFDITEM_REG__MDR_I2C_CMD
//    <name> CMD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40050018) I2C Command Register </i>
//    <loc> ( (unsigned int)((MDR_I2C_CMD >> 0) & 0xFFFFFFFF), ((MDR_I2C_CMD = (MDR_I2C_CMD & ~(0xF9UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF9) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_I2C_CMD_CLRINT </item>
//    <item> SFDITEM_FIELD__MDR_I2C_CMD_ACK </item>
//    <item> SFDITEM_FIELD__MDR_I2C_CMD_WR </item>
//    <item> SFDITEM_FIELD__MDR_I2C_CMD_RD </item>
//    <item> SFDITEM_FIELD__MDR_I2C_CMD_STOP </item>
//    <item> SFDITEM_FIELD__MDR_I2C_CMD_START </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_I2C  ------------------------------------
// SVD Line: 4841

//  <view> MDR_I2C
//    <name> MDR_I2C </name>
//    <item> SFDITEM_REG__MDR_I2C_PRL </item>
//    <item> SFDITEM_REG__MDR_I2C_PRH </item>
//    <item> SFDITEM_REG__MDR_I2C_CTR </item>
//    <item> SFDITEM_REG__MDR_I2C_RXD </item>
//    <item> SFDITEM_REG__MDR_I2C_STA </item>
//    <item> SFDITEM_REG__MDR_I2C_TXD </item>
//    <item> SFDITEM_REG__MDR_I2C_CMD </item>
//  </view>
//  


// -------------------------  Register Item Address: MDR_POWER_PVDCS  -----------------------------
// SVD Line: 5066

unsigned int MDR_POWER_PVDCS __AT (0x40058000);



// ----------------------------  Field Item: MDR_POWER_PVDCS_PVDEN  -------------------------------
// SVD Line: 5075

//  <item> SFDITEM_FIELD__MDR_POWER_PVDCS_PVDEN
//    <name> PVDEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40058000) PVDEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_POWER_PVDCS ) </loc>
//      <o.0..0> PVDEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_POWER_PVDCS_PBLS  --------------------------------
// SVD Line: 5081

//  <item> SFDITEM_FIELD__MDR_POWER_PVDCS_PBLS
//    <name> PBLS </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x40058000) PBLS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_POWER_PVDCS >> 1) & 0x3), ((MDR_POWER_PVDCS = (MDR_POWER_PVDCS & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_POWER_PVDCS_PLS  --------------------------------
// SVD Line: 5087

//  <item> SFDITEM_FIELD__MDR_POWER_PVDCS_PLS
//    <name> PLS </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40058000) PLS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_POWER_PVDCS >> 3) & 0x7), ((MDR_POWER_PVDCS = (MDR_POWER_PVDCS & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_POWER_PVDCS_PVBD  --------------------------------
// SVD Line: 5093

//  <item> SFDITEM_FIELD__MDR_POWER_PVDCS_PVBD
//    <name> PVBD </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40058000) PVBD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_POWER_PVDCS ) </loc>
//      <o.6..6> PVBD
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_POWER_PVDCS_PVD  --------------------------------
// SVD Line: 5099

//  <item> SFDITEM_FIELD__MDR_POWER_PVDCS_PVD
//    <name> PVD </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40058000) PVD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_POWER_PVDCS ) </loc>
//      <o.7..7> PVD
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_POWER_PVDCS_IEPVBD  -------------------------------
// SVD Line: 5105

//  <item> SFDITEM_FIELD__MDR_POWER_PVDCS_IEPVBD
//    <name> IEPVBD </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40058000) IEPVBD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_POWER_PVDCS ) </loc>
//      <o.8..8> IEPVBD
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_POWER_PVDCS_IEPVD  -------------------------------
// SVD Line: 5111

//  <item> SFDITEM_FIELD__MDR_POWER_PVDCS_IEPVD
//    <name> IEPVD </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40058000) IEPVD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_POWER_PVDCS ) </loc>
//      <o.9..9> IEPVD
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_POWER_PVDCS_INVB  --------------------------------
// SVD Line: 5117

//  <item> SFDITEM_FIELD__MDR_POWER_PVDCS_INVB
//    <name> INVB </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40058000) INVB </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_POWER_PVDCS ) </loc>
//      <o.10..10> INVB
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_POWER_PVDCS_INV  --------------------------------
// SVD Line: 5123

//  <item> SFDITEM_FIELD__MDR_POWER_PVDCS_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40058000) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_POWER_PVDCS ) </loc>
//      <o.11..11> INV
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_POWER_PVDCS  --------------------------------
// SVD Line: 5066

//  <rtree> SFDITEM_REG__MDR_POWER_PVDCS
//    <name> PVDCS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40058000) POWER Power Detector Control/Status Register </i>
//    <loc> ( (unsigned int)((MDR_POWER_PVDCS >> 0) & 0xFFFFFFFF), ((MDR_POWER_PVDCS = (MDR_POWER_PVDCS & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_POWER_PVDCS_PVDEN </item>
//    <item> SFDITEM_FIELD__MDR_POWER_PVDCS_PBLS </item>
//    <item> SFDITEM_FIELD__MDR_POWER_PVDCS_PLS </item>
//    <item> SFDITEM_FIELD__MDR_POWER_PVDCS_PVBD </item>
//    <item> SFDITEM_FIELD__MDR_POWER_PVDCS_PVD </item>
//    <item> SFDITEM_FIELD__MDR_POWER_PVDCS_IEPVBD </item>
//    <item> SFDITEM_FIELD__MDR_POWER_PVDCS_IEPVD </item>
//    <item> SFDITEM_FIELD__MDR_POWER_PVDCS_INVB </item>
//    <item> SFDITEM_FIELD__MDR_POWER_PVDCS_INV </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_POWER  -----------------------------------
// SVD Line: 5047

//  <view> MDR_POWER
//    <name> MDR_POWER </name>
//    <item> SFDITEM_REG__MDR_POWER_PVDCS </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_WWDG_CR  -------------------------------
// SVD Line: 5152

unsigned int MDR_WWDG_CR __AT (0x40060000);



// --------------------------------  Field Item: MDR_WWDG_CR_T  -----------------------------------
// SVD Line: 5161

//  <item> SFDITEM_FIELD__MDR_WWDG_CR_T
//    <name> T </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40060000) T </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_WWDG_CR >> 0) & 0x7F), ((MDR_WWDG_CR = (MDR_WWDG_CR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_WWDG_CR_WDGA  ----------------------------------
// SVD Line: 5167

//  <item> SFDITEM_FIELD__MDR_WWDG_CR_WDGA
//    <name> WDGA </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40060000) WDGA </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_WWDG_CR ) </loc>
//      <o.7..7> WDGA
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_WWDG_CR  ----------------------------------
// SVD Line: 5152

//  <rtree> SFDITEM_REG__MDR_WWDG_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40060000) WWDG Command Register </i>
//    <loc> ( (unsigned int)((MDR_WWDG_CR >> 0) & 0xFFFFFFFF), ((MDR_WWDG_CR = (MDR_WWDG_CR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_WWDG_CR_T </item>
//    <item> SFDITEM_FIELD__MDR_WWDG_CR_WDGA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_WWDG_CFR  ------------------------------
// SVD Line: 5175

unsigned int MDR_WWDG_CFR __AT (0x40060004);



// -------------------------------  Field Item: MDR_WWDG_CFR_W  -----------------------------------
// SVD Line: 5184

//  <item> SFDITEM_FIELD__MDR_WWDG_CFR_W
//    <name> W </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40060004) W </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_WWDG_CFR >> 0) & 0x7F), ((MDR_WWDG_CFR = (MDR_WWDG_CFR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_WWDG_CFR_WGTB  ---------------------------------
// SVD Line: 5190

//  <item> SFDITEM_FIELD__MDR_WWDG_CFR_WGTB
//    <name> WGTB </name>
//    <rw> 
//    <i> [Bits 8..7] RW (@ 0x40060004) WGTB </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_WWDG_CFR >> 7) & 0x3), ((MDR_WWDG_CFR = (MDR_WWDG_CFR & ~(0x3UL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_WWDG_CFR_EWI  ----------------------------------
// SVD Line: 5196

//  <item> SFDITEM_FIELD__MDR_WWDG_CFR_EWI
//    <name> EWI </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40060004) EWI </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_WWDG_CFR ) </loc>
//      <o.9..9> EWI
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_WWDG_CFR  ----------------------------------
// SVD Line: 5175

//  <rtree> SFDITEM_REG__MDR_WWDG_CFR
//    <name> CFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40060004) WWDG Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_WWDG_CFR >> 0) & 0xFFFFFFFF), ((MDR_WWDG_CFR = (MDR_WWDG_CFR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_WWDG_CFR_W </item>
//    <item> SFDITEM_FIELD__MDR_WWDG_CFR_WGTB </item>
//    <item> SFDITEM_FIELD__MDR_WWDG_CFR_EWI </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_WWDG_SR  -------------------------------
// SVD Line: 5204

unsigned int MDR_WWDG_SR __AT (0x40060008);



// ------------------------------  Field Item: MDR_WWDG_SR_EWIF  ----------------------------------
// SVD Line: 5213

//  <item> SFDITEM_FIELD__MDR_WWDG_SR_EWIF
//    <name> EWIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40060008) EWIF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_WWDG_SR ) </loc>
//      <o.0..0> EWIF
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_WWDG_SR  ----------------------------------
// SVD Line: 5204

//  <rtree> SFDITEM_REG__MDR_WWDG_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40060008) WWDG Status Register </i>
//    <loc> ( (unsigned int)((MDR_WWDG_SR >> 0) & 0xFFFFFFFF), ((MDR_WWDG_SR = (MDR_WWDG_SR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_WWDG_SR_EWIF </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_WWDG  -----------------------------------
// SVD Line: 5133

//  <view> MDR_WWDG
//    <name> MDR_WWDG </name>
//    <item> SFDITEM_REG__MDR_WWDG_CR </item>
//    <item> SFDITEM_REG__MDR_WWDG_CFR </item>
//    <item> SFDITEM_REG__MDR_WWDG_SR </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_IWDG_KR  -------------------------------
// SVD Line: 5238

unsigned int MDR_IWDG_KR __AT (0x40068000);



// -------------------------------  Field Item: MDR_IWDG_KR_KEY  ----------------------------------
// SVD Line: 5247

//  <item> SFDITEM_FIELD__MDR_IWDG_KR_KEY
//    <name> KEY </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40068000) KEY </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_IWDG_KR >> 0) & 0xFFFF), ((MDR_IWDG_KR = (MDR_IWDG_KR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_IWDG_KR  ----------------------------------
// SVD Line: 5238

//  <rtree> SFDITEM_REG__MDR_IWDG_KR
//    <name> KR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40068000) IWDG Key Register </i>
//    <loc> ( (unsigned int)((MDR_IWDG_KR >> 0) & 0xFFFFFFFF), ((MDR_IWDG_KR = (MDR_IWDG_KR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_IWDG_KR_KEY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_IWDG_PR  -------------------------------
// SVD Line: 5255

unsigned int MDR_IWDG_PR __AT (0x40068004);



// -------------------------------  Field Item: MDR_IWDG_PR_PR  -----------------------------------
// SVD Line: 5264

//  <item> SFDITEM_FIELD__MDR_IWDG_PR_PR
//    <name> PR </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40068004) PR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_IWDG_PR >> 0) & 0x7), ((MDR_IWDG_PR = (MDR_IWDG_PR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_IWDG_PR  ----------------------------------
// SVD Line: 5255

//  <rtree> SFDITEM_REG__MDR_IWDG_PR
//    <name> PR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40068004) IWDG Clock Prescaler Register </i>
//    <loc> ( (unsigned int)((MDR_IWDG_PR >> 0) & 0xFFFFFFFF), ((MDR_IWDG_PR = (MDR_IWDG_PR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_IWDG_PR_PR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_IWDG_RLR  ------------------------------
// SVD Line: 5272

unsigned int MDR_IWDG_RLR __AT (0x40068008);



// ------------------------------  Field Item: MDR_IWDG_RLR_RLR  ----------------------------------
// SVD Line: 5281

//  <item> SFDITEM_FIELD__MDR_IWDG_RLR_RLR
//    <name> RLR </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40068008) RLR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_IWDG_RLR >> 0) & 0xFFF), ((MDR_IWDG_RLR = (MDR_IWDG_RLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_IWDG_RLR  ----------------------------------
// SVD Line: 5272

//  <rtree> SFDITEM_REG__MDR_IWDG_RLR
//    <name> RLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40068008) IWDG Reload Register </i>
//    <loc> ( (unsigned int)((MDR_IWDG_RLR >> 0) & 0xFFFFFFFF), ((MDR_IWDG_RLR = (MDR_IWDG_RLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_IWDG_RLR_RLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_IWDG_SR  -------------------------------
// SVD Line: 5289

unsigned int MDR_IWDG_SR __AT (0x4006800C);



// -------------------------------  Field Item: MDR_IWDG_SR_PVU  ----------------------------------
// SVD Line: 5298

//  <item> SFDITEM_FIELD__MDR_IWDG_SR_PVU
//    <name> PVU </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4006800C) PVU </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_IWDG_SR ) </loc>
//      <o.0..0> PVU
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_IWDG_SR_RVU  ----------------------------------
// SVD Line: 5304

//  <item> SFDITEM_FIELD__MDR_IWDG_SR_RVU
//    <name> RVU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4006800C) RVU </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_IWDG_SR ) </loc>
//      <o.1..1> RVU
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_IWDG_SR  ----------------------------------
// SVD Line: 5289

//  <rtree> SFDITEM_REG__MDR_IWDG_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4006800C) IWDG Status Register </i>
//    <loc> ( (unsigned int)((MDR_IWDG_SR >> 0) & 0xFFFFFFFF), ((MDR_IWDG_SR = (MDR_IWDG_SR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_IWDG_SR_PVU </item>
//    <item> SFDITEM_FIELD__MDR_IWDG_SR_RVU </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_IWDG  -----------------------------------
// SVD Line: 5223

//  <view> MDR_IWDG
//    <name> MDR_IWDG </name>
//    <item> SFDITEM_REG__MDR_IWDG_KR </item>
//    <item> SFDITEM_REG__MDR_IWDG_PR </item>
//    <item> SFDITEM_REG__MDR_IWDG_RLR </item>
//    <item> SFDITEM_REG__MDR_IWDG_SR </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_TIMER1_CNT  -----------------------------
// SVD Line: 5333

unsigned int MDR_TIMER1_CNT __AT (0x40070000);



// -----------------------------  Field Item: MDR_TIMER1_CNT_CNT  ---------------------------------
// SVD Line: 5342

//  <item> SFDITEM_FIELD__MDR_TIMER1_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40070000) CNT </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER1_CNT >> 0) & 0xFFFF), ((MDR_TIMER1_CNT = (MDR_TIMER1_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER1_CNT  ---------------------------------
// SVD Line: 5333

//  <rtree> SFDITEM_REG__MDR_TIMER1_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070000) Timer Counter Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CNT >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CNT = (MDR_TIMER1_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CNT_CNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_TIMER1_PSG  -----------------------------
// SVD Line: 5350

unsigned int MDR_TIMER1_PSG __AT (0x40070004);



// -----------------------------  Field Item: MDR_TIMER1_PSG_PSG  ---------------------------------
// SVD Line: 5359

//  <item> SFDITEM_FIELD__MDR_TIMER1_PSG_PSG
//    <name> PSG </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40070004) PSG </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER1_PSG >> 0) & 0xFFFF), ((MDR_TIMER1_PSG = (MDR_TIMER1_PSG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER1_PSG  ---------------------------------
// SVD Line: 5350

//  <rtree> SFDITEM_REG__MDR_TIMER1_PSG
//    <name> PSG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070004) Timer Clock Prescaler Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_PSG >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_PSG = (MDR_TIMER1_PSG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_PSG_PSG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_TIMER1_ARR  -----------------------------
// SVD Line: 5367

unsigned int MDR_TIMER1_ARR __AT (0x40070008);



// -----------------------------  Field Item: MDR_TIMER1_ARR_ARR  ---------------------------------
// SVD Line: 5376

//  <item> SFDITEM_FIELD__MDR_TIMER1_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40070008) ARR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER1_ARR >> 0) & 0xFFFF), ((MDR_TIMER1_ARR = (MDR_TIMER1_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER1_ARR  ---------------------------------
// SVD Line: 5367

//  <rtree> SFDITEM_REG__MDR_TIMER1_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070008) Timer Auto-Reload Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_ARR >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_ARR = (MDR_TIMER1_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_ARR_ARR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER1_CNTRL  ----------------------------
// SVD Line: 5384

unsigned int MDR_TIMER1_CNTRL __AT (0x4007000C);



// ---------------------------  Field Item: MDR_TIMER1_CNTRL_CNT_EN  ------------------------------
// SVD Line: 5393

//  <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_CNT_EN
//    <name> CNT_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4007000C) CNT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CNTRL ) </loc>
//      <o.0..0> CNT_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CNTRL_ARRB_EN  ------------------------------
// SVD Line: 5399

//  <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_ARRB_EN
//    <name> ARRB_EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4007000C) ARRB_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CNTRL ) </loc>
//      <o.1..1> ARRB_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CNTRL_WR_CMPL  ------------------------------
// SVD Line: 5405

//  <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4007000C) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CNTRL ) </loc>
//      <o.2..2> WR_CMPL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_TIMER1_CNTRL_DIR  --------------------------------
// SVD Line: 5411

//  <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4007000C) DIR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CNTRL ) </loc>
//      <o.3..3> DIR
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_TIMER1_CNTRL_FDTS  -------------------------------
// SVD Line: 5417

//  <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_FDTS
//    <name> FDTS </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4007000C) FDTS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CNTRL >> 4) & 0x3), ((MDR_TIMER1_CNTRL = (MDR_TIMER1_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CNTRL_CNT_MODE  -----------------------------
// SVD Line: 5423

//  <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_CNT_MODE
//    <name> CNT_MODE </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4007000C) CNT_MODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CNTRL >> 6) & 0x3), ((MDR_TIMER1_CNTRL = (MDR_TIMER1_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CNTRL_EVENT_SEL  -----------------------------
// SVD Line: 5429

//  <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_EVENT_SEL
//    <name> EVENT_SEL </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4007000C) EVENT_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CNTRL >> 8) & 0xF), ((MDR_TIMER1_CNTRL = (MDR_TIMER1_CNTRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER1_CNTRL  --------------------------------
// SVD Line: 5384

//  <rtree> SFDITEM_REG__MDR_TIMER1_CNTRL
//    <name> CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007000C) Timer Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CNTRL = (MDR_TIMER1_CNTRL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_CNT_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_ARRB_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_DIR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_FDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_CNT_MODE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_EVENT_SEL </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER1_CCR1  -----------------------------
// SVD Line: 5437

unsigned int MDR_TIMER1_CCR1 __AT (0x40070010);



// -----------------------------  Field Item: MDR_TIMER1_CCR1_CCR  --------------------------------
// SVD Line: 5446

//  <item> SFDITEM_FIELD__MDR_TIMER1_CCR1_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40070010) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER1_CCR1 >> 0) & 0xFFFF), ((MDR_TIMER1_CCR1 = (MDR_TIMER1_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER1_CCR1  --------------------------------
// SVD Line: 5437

//  <rtree> SFDITEM_REG__MDR_TIMER1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070010) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CCR1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CCR1 = (MDR_TIMER1_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CCR1_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER1_CCR2  -----------------------------
// SVD Line: 5454

unsigned int MDR_TIMER1_CCR2 __AT (0x40070014);



// -----------------------------  Field Item: MDR_TIMER1_CCR2_CCR  --------------------------------
// SVD Line: 5446

//  <item> SFDITEM_FIELD__MDR_TIMER1_CCR2_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40070014) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER1_CCR2 >> 0) & 0xFFFF), ((MDR_TIMER1_CCR2 = (MDR_TIMER1_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER1_CCR2  --------------------------------
// SVD Line: 5454

//  <rtree> SFDITEM_REG__MDR_TIMER1_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070014) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CCR2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CCR2 = (MDR_TIMER1_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CCR2_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER1_CCR3  -----------------------------
// SVD Line: 5458

unsigned int MDR_TIMER1_CCR3 __AT (0x40070018);



// -----------------------------  Field Item: MDR_TIMER1_CCR3_CCR  --------------------------------
// SVD Line: 5446

//  <item> SFDITEM_FIELD__MDR_TIMER1_CCR3_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40070018) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER1_CCR3 >> 0) & 0xFFFF), ((MDR_TIMER1_CCR3 = (MDR_TIMER1_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER1_CCR3  --------------------------------
// SVD Line: 5458

//  <rtree> SFDITEM_REG__MDR_TIMER1_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070018) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CCR3 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CCR3 = (MDR_TIMER1_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CCR3_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER1_CCR4  -----------------------------
// SVD Line: 5462

unsigned int MDR_TIMER1_CCR4 __AT (0x4007001C);



// -----------------------------  Field Item: MDR_TIMER1_CCR4_CCR  --------------------------------
// SVD Line: 5446

//  <item> SFDITEM_FIELD__MDR_TIMER1_CCR4_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4007001C) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER1_CCR4 >> 0) & 0xFFFF), ((MDR_TIMER1_CCR4 = (MDR_TIMER1_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER1_CCR4  --------------------------------
// SVD Line: 5462

//  <rtree> SFDITEM_REG__MDR_TIMER1_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007001C) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CCR4 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CCR4 = (MDR_TIMER1_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CCR4_CCR </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER1_CH1_CNTRL  --------------------------
// SVD Line: 5466

unsigned int MDR_TIMER1_CH1_CNTRL __AT (0x40070020);



// -------------------------  Field Item: MDR_TIMER1_CH1_CNTRL_CHFLTR  ----------------------------
// SVD Line: 5475

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40070020) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_CNTRL >> 0) & 0xF), ((MDR_TIMER1_CH1_CNTRL = (MDR_TIMER1_CH1_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH1_CNTRL_CHSEL  -----------------------------
// SVD Line: 5481

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40070020) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_CNTRL >> 4) & 0x3), ((MDR_TIMER1_CH1_CNTRL = (MDR_TIMER1_CH1_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH1_CNTRL_CHPSC  -----------------------------
// SVD Line: 5487

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40070020) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_CNTRL >> 6) & 0x3), ((MDR_TIMER1_CH1_CNTRL = (MDR_TIMER1_CH1_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH1_CNTRL_OCCE  -----------------------------
// SVD Line: 5493

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40070020) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH1_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH1_CNTRL_OCCM  -----------------------------
// SVD Line: 5499

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40070020) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_CNTRL >> 9) & 0x7), ((MDR_TIMER1_CH1_CNTRL = (MDR_TIMER1_CH1_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH1_CNTRL_BRKEN  -----------------------------
// SVD Line: 5505

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40070020) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH1_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH1_CNTRL_ETREN  -----------------------------
// SVD Line: 5511

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40070020) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH1_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH1_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 5517

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40070020) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH1_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH1_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 5523

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40070020) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH1_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH1_CNTRL  ------------------------------
// SVD Line: 5466

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH1_CNTRL
//    <name> CH1_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070020) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH1_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH1_CNTRL = (MDR_TIMER1_CH1_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER1_CH2_CNTRL  --------------------------
// SVD Line: 5531

unsigned int MDR_TIMER1_CH2_CNTRL __AT (0x40070024);



// -------------------------  Field Item: MDR_TIMER1_CH2_CNTRL_CHFLTR  ----------------------------
// SVD Line: 5475

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40070024) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_CNTRL >> 0) & 0xF), ((MDR_TIMER1_CH2_CNTRL = (MDR_TIMER1_CH2_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH2_CNTRL_CHSEL  -----------------------------
// SVD Line: 5481

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40070024) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_CNTRL >> 4) & 0x3), ((MDR_TIMER1_CH2_CNTRL = (MDR_TIMER1_CH2_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH2_CNTRL_CHPSC  -----------------------------
// SVD Line: 5487

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40070024) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_CNTRL >> 6) & 0x3), ((MDR_TIMER1_CH2_CNTRL = (MDR_TIMER1_CH2_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH2_CNTRL_OCCE  -----------------------------
// SVD Line: 5493

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40070024) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH2_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH2_CNTRL_OCCM  -----------------------------
// SVD Line: 5499

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40070024) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_CNTRL >> 9) & 0x7), ((MDR_TIMER1_CH2_CNTRL = (MDR_TIMER1_CH2_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH2_CNTRL_BRKEN  -----------------------------
// SVD Line: 5505

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40070024) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH2_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH2_CNTRL_ETREN  -----------------------------
// SVD Line: 5511

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40070024) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH2_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH2_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 5517

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40070024) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH2_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH2_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 5523

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40070024) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH2_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH2_CNTRL  ------------------------------
// SVD Line: 5531

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH2_CNTRL
//    <name> CH2_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070024) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH2_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH2_CNTRL = (MDR_TIMER1_CH2_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER1_CH3_CNTRL  --------------------------
// SVD Line: 5535

unsigned int MDR_TIMER1_CH3_CNTRL __AT (0x40070028);



// -------------------------  Field Item: MDR_TIMER1_CH3_CNTRL_CHFLTR  ----------------------------
// SVD Line: 5475

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40070028) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_CNTRL >> 0) & 0xF), ((MDR_TIMER1_CH3_CNTRL = (MDR_TIMER1_CH3_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH3_CNTRL_CHSEL  -----------------------------
// SVD Line: 5481

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40070028) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_CNTRL >> 4) & 0x3), ((MDR_TIMER1_CH3_CNTRL = (MDR_TIMER1_CH3_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH3_CNTRL_CHPSC  -----------------------------
// SVD Line: 5487

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40070028) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_CNTRL >> 6) & 0x3), ((MDR_TIMER1_CH3_CNTRL = (MDR_TIMER1_CH3_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH3_CNTRL_OCCE  -----------------------------
// SVD Line: 5493

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40070028) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH3_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH3_CNTRL_OCCM  -----------------------------
// SVD Line: 5499

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40070028) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_CNTRL >> 9) & 0x7), ((MDR_TIMER1_CH3_CNTRL = (MDR_TIMER1_CH3_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH3_CNTRL_BRKEN  -----------------------------
// SVD Line: 5505

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40070028) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH3_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH3_CNTRL_ETREN  -----------------------------
// SVD Line: 5511

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40070028) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH3_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH3_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 5517

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40070028) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH3_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH3_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 5523

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40070028) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH3_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH3_CNTRL  ------------------------------
// SVD Line: 5535

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH3_CNTRL
//    <name> CH3_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070028) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH3_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH3_CNTRL = (MDR_TIMER1_CH3_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER1_CH4_CNTRL  --------------------------
// SVD Line: 5539

unsigned int MDR_TIMER1_CH4_CNTRL __AT (0x4007002C);



// -------------------------  Field Item: MDR_TIMER1_CH4_CNTRL_CHFLTR  ----------------------------
// SVD Line: 5475

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4007002C) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_CNTRL >> 0) & 0xF), ((MDR_TIMER1_CH4_CNTRL = (MDR_TIMER1_CH4_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH4_CNTRL_CHSEL  -----------------------------
// SVD Line: 5481

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4007002C) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_CNTRL >> 4) & 0x3), ((MDR_TIMER1_CH4_CNTRL = (MDR_TIMER1_CH4_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH4_CNTRL_CHPSC  -----------------------------
// SVD Line: 5487

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4007002C) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_CNTRL >> 6) & 0x3), ((MDR_TIMER1_CH4_CNTRL = (MDR_TIMER1_CH4_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH4_CNTRL_OCCE  -----------------------------
// SVD Line: 5493

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4007002C) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH4_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH4_CNTRL_OCCM  -----------------------------
// SVD Line: 5499

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x4007002C) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_CNTRL >> 9) & 0x7), ((MDR_TIMER1_CH4_CNTRL = (MDR_TIMER1_CH4_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH4_CNTRL_BRKEN  -----------------------------
// SVD Line: 5505

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4007002C) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH4_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH4_CNTRL_ETREN  -----------------------------
// SVD Line: 5511

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4007002C) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH4_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH4_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 5517

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4007002C) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH4_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH4_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 5523

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4007002C) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH4_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH4_CNTRL  ------------------------------
// SVD Line: 5539

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH4_CNTRL
//    <name> CH4_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007002C) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH4_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH4_CNTRL = (MDR_TIMER1_CH4_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER1_CH1_CNTRL1  --------------------------
// SVD Line: 5543

unsigned int MDR_TIMER1_CH1_CNTRL1 __AT (0x40070030);



// -------------------------  Field Item: MDR_TIMER1_CH1_CNTRL1_SELOE  ----------------------------
// SVD Line: 5552

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40070030) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_CNTRL1 >> 0) & 0x3), ((MDR_TIMER1_CH1_CNTRL1 = (MDR_TIMER1_CH1_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH1_CNTRL1_SELO  -----------------------------
// SVD Line: 5558

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40070030) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_CNTRL1 >> 2) & 0x3), ((MDR_TIMER1_CH1_CNTRL1 = (MDR_TIMER1_CH1_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH1_CNTRL1_INV  -----------------------------
// SVD Line: 5564

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40070030) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH1_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH1_CNTRL1_NSELOE  ----------------------------
// SVD Line: 5570

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40070030) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_CNTRL1 >> 8) & 0x3), ((MDR_TIMER1_CH1_CNTRL1 = (MDR_TIMER1_CH1_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH1_CNTRL1_NSELO  ----------------------------
// SVD Line: 5576

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40070030) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_CNTRL1 >> 10) & 0x3), ((MDR_TIMER1_CH1_CNTRL1 = (MDR_TIMER1_CH1_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH1_CNTRL1_NINV  -----------------------------
// SVD Line: 5582

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40070030) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH1_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH1_CNTRL1  -----------------------------
// SVD Line: 5543

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH1_CNTRL1
//    <name> CH1_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070030) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH1_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH1_CNTRL1 = (MDR_TIMER1_CH1_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_NINV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER1_CH2_CNTRL1  --------------------------
// SVD Line: 5590

unsigned int MDR_TIMER1_CH2_CNTRL1 __AT (0x40070034);



// -------------------------  Field Item: MDR_TIMER1_CH2_CNTRL1_SELOE  ----------------------------
// SVD Line: 5552

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40070034) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_CNTRL1 >> 0) & 0x3), ((MDR_TIMER1_CH2_CNTRL1 = (MDR_TIMER1_CH2_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH2_CNTRL1_SELO  -----------------------------
// SVD Line: 5558

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40070034) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_CNTRL1 >> 2) & 0x3), ((MDR_TIMER1_CH2_CNTRL1 = (MDR_TIMER1_CH2_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH2_CNTRL1_INV  -----------------------------
// SVD Line: 5564

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40070034) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH2_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH2_CNTRL1_NSELOE  ----------------------------
// SVD Line: 5570

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40070034) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_CNTRL1 >> 8) & 0x3), ((MDR_TIMER1_CH2_CNTRL1 = (MDR_TIMER1_CH2_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH2_CNTRL1_NSELO  ----------------------------
// SVD Line: 5576

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40070034) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_CNTRL1 >> 10) & 0x3), ((MDR_TIMER1_CH2_CNTRL1 = (MDR_TIMER1_CH2_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH2_CNTRL1_NINV  -----------------------------
// SVD Line: 5582

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40070034) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH2_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH2_CNTRL1  -----------------------------
// SVD Line: 5590

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH2_CNTRL1
//    <name> CH2_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070034) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH2_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH2_CNTRL1 = (MDR_TIMER1_CH2_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_NINV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER1_CH3_CNTRL1  --------------------------
// SVD Line: 5594

unsigned int MDR_TIMER1_CH3_CNTRL1 __AT (0x40070038);



// -------------------------  Field Item: MDR_TIMER1_CH3_CNTRL1_SELOE  ----------------------------
// SVD Line: 5552

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40070038) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_CNTRL1 >> 0) & 0x3), ((MDR_TIMER1_CH3_CNTRL1 = (MDR_TIMER1_CH3_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH3_CNTRL1_SELO  -----------------------------
// SVD Line: 5558

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40070038) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_CNTRL1 >> 2) & 0x3), ((MDR_TIMER1_CH3_CNTRL1 = (MDR_TIMER1_CH3_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH3_CNTRL1_INV  -----------------------------
// SVD Line: 5564

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40070038) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH3_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH3_CNTRL1_NSELOE  ----------------------------
// SVD Line: 5570

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40070038) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_CNTRL1 >> 8) & 0x3), ((MDR_TIMER1_CH3_CNTRL1 = (MDR_TIMER1_CH3_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH3_CNTRL1_NSELO  ----------------------------
// SVD Line: 5576

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40070038) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_CNTRL1 >> 10) & 0x3), ((MDR_TIMER1_CH3_CNTRL1 = (MDR_TIMER1_CH3_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH3_CNTRL1_NINV  -----------------------------
// SVD Line: 5582

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40070038) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH3_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH3_CNTRL1  -----------------------------
// SVD Line: 5594

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH3_CNTRL1
//    <name> CH3_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070038) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH3_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH3_CNTRL1 = (MDR_TIMER1_CH3_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_NINV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER1_CH4_CNTRL1  --------------------------
// SVD Line: 5598

unsigned int MDR_TIMER1_CH4_CNTRL1 __AT (0x4007003C);



// -------------------------  Field Item: MDR_TIMER1_CH4_CNTRL1_SELOE  ----------------------------
// SVD Line: 5552

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4007003C) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_CNTRL1 >> 0) & 0x3), ((MDR_TIMER1_CH4_CNTRL1 = (MDR_TIMER1_CH4_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH4_CNTRL1_SELO  -----------------------------
// SVD Line: 5558

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4007003C) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_CNTRL1 >> 2) & 0x3), ((MDR_TIMER1_CH4_CNTRL1 = (MDR_TIMER1_CH4_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH4_CNTRL1_INV  -----------------------------
// SVD Line: 5564

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4007003C) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH4_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH4_CNTRL1_NSELOE  ----------------------------
// SVD Line: 5570

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4007003C) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_CNTRL1 >> 8) & 0x3), ((MDR_TIMER1_CH4_CNTRL1 = (MDR_TIMER1_CH4_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH4_CNTRL1_NSELO  ----------------------------
// SVD Line: 5576

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4007003C) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_CNTRL1 >> 10) & 0x3), ((MDR_TIMER1_CH4_CNTRL1 = (MDR_TIMER1_CH4_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH4_CNTRL1_NINV  -----------------------------
// SVD Line: 5582

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4007003C) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH4_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH4_CNTRL1  -----------------------------
// SVD Line: 5598

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH4_CNTRL1
//    <name> CH4_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007003C) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH4_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH4_CNTRL1 = (MDR_TIMER1_CH4_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_NINV </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER1_CH1_DTG  ---------------------------
// SVD Line: 5602

unsigned int MDR_TIMER1_CH1_DTG __AT (0x40070040);



// ---------------------------  Field Item: MDR_TIMER1_CH1_DTG_DTGx  ------------------------------
// SVD Line: 5611

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40070040) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_DTG >> 0) & 0xF), ((MDR_TIMER1_CH1_DTG = (MDR_TIMER1_CH1_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER1_CH1_DTG_EDTS  ------------------------------
// SVD Line: 5617

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40070040) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH1_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER1_CH1_DTG_DTG  -------------------------------
// SVD Line: 5623

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40070040) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_DTG >> 8) & 0xFF), ((MDR_TIMER1_CH1_DTG = (MDR_TIMER1_CH1_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER1_CH1_DTG  -------------------------------
// SVD Line: 5602

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH1_DTG
//    <name> CH1_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070040) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH1_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH1_DTG = (MDR_TIMER1_CH1_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_DTG_DTG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER1_CH2_DTG  ---------------------------
// SVD Line: 5631

unsigned int MDR_TIMER1_CH2_DTG __AT (0x40070044);



// ---------------------------  Field Item: MDR_TIMER1_CH2_DTG_DTGx  ------------------------------
// SVD Line: 5611

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40070044) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_DTG >> 0) & 0xF), ((MDR_TIMER1_CH2_DTG = (MDR_TIMER1_CH2_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER1_CH2_DTG_EDTS  ------------------------------
// SVD Line: 5617

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40070044) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH2_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER1_CH2_DTG_DTG  -------------------------------
// SVD Line: 5623

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40070044) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_DTG >> 8) & 0xFF), ((MDR_TIMER1_CH2_DTG = (MDR_TIMER1_CH2_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER1_CH2_DTG  -------------------------------
// SVD Line: 5631

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH2_DTG
//    <name> CH2_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070044) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH2_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH2_DTG = (MDR_TIMER1_CH2_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_DTG_DTG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER1_CH3_DTG  ---------------------------
// SVD Line: 5635

unsigned int MDR_TIMER1_CH3_DTG __AT (0x40070048);



// ---------------------------  Field Item: MDR_TIMER1_CH3_DTG_DTGx  ------------------------------
// SVD Line: 5611

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40070048) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_DTG >> 0) & 0xF), ((MDR_TIMER1_CH3_DTG = (MDR_TIMER1_CH3_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER1_CH3_DTG_EDTS  ------------------------------
// SVD Line: 5617

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40070048) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH3_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER1_CH3_DTG_DTG  -------------------------------
// SVD Line: 5623

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40070048) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_DTG >> 8) & 0xFF), ((MDR_TIMER1_CH3_DTG = (MDR_TIMER1_CH3_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER1_CH3_DTG  -------------------------------
// SVD Line: 5635

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH3_DTG
//    <name> CH3_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070048) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH3_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH3_DTG = (MDR_TIMER1_CH3_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_DTG_DTG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER1_CH4_DTG  ---------------------------
// SVD Line: 5639

unsigned int MDR_TIMER1_CH4_DTG __AT (0x4007004C);



// ---------------------------  Field Item: MDR_TIMER1_CH4_DTG_DTGx  ------------------------------
// SVD Line: 5611

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4007004C) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_DTG >> 0) & 0xF), ((MDR_TIMER1_CH4_DTG = (MDR_TIMER1_CH4_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER1_CH4_DTG_EDTS  ------------------------------
// SVD Line: 5617

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4007004C) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH4_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER1_CH4_DTG_DTG  -------------------------------
// SVD Line: 5623

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4007004C) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_DTG >> 8) & 0xFF), ((MDR_TIMER1_CH4_DTG = (MDR_TIMER1_CH4_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER1_CH4_DTG  -------------------------------
// SVD Line: 5639

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH4_DTG
//    <name> CH4_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007004C) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH4_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH4_DTG = (MDR_TIMER1_CH4_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_DTG_DTG </item>
//  </rtree>
//  


// ---------------------  Register Item Address: MDR_TIMER1_BRKETR_CNTRL  -------------------------
// SVD Line: 5643

unsigned int MDR_TIMER1_BRKETR_CNTRL __AT (0x40070050);



// -----------------------  Field Item: MDR_TIMER1_BRKETR_CNTRL_BRK_INV  --------------------------
// SVD Line: 5652

//  <item> SFDITEM_FIELD__MDR_TIMER1_BRKETR_CNTRL_BRK_INV
//    <name> BRK_INV </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40070050) BRK_INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_BRKETR_CNTRL ) </loc>
//      <o.0..0> BRK_INV
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_BRKETR_CNTRL_ETR_INV  --------------------------
// SVD Line: 5658

//  <item> SFDITEM_FIELD__MDR_TIMER1_BRKETR_CNTRL_ETR_INV
//    <name> ETR_INV </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40070050) ETR_INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_BRKETR_CNTRL ) </loc>
//      <o.1..1> ETR_INV
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_BRKETR_CNTRL_ETR_PSC  --------------------------
// SVD Line: 5664

//  <item> SFDITEM_FIELD__MDR_TIMER1_BRKETR_CNTRL_ETR_PSC
//    <name> ETR_PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40070050) ETR_PSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_BRKETR_CNTRL >> 2) & 0x3), ((MDR_TIMER1_BRKETR_CNTRL = (MDR_TIMER1_BRKETR_CNTRL & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER1_BRKETR_CNTRL_ETR_FILTER  -------------------------
// SVD Line: 5670

//  <item> SFDITEM_FIELD__MDR_TIMER1_BRKETR_CNTRL_ETR_FILTER
//    <name> ETR_FILTER </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40070050) ETR_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_BRKETR_CNTRL >> 4) & 0xF), ((MDR_TIMER1_BRKETR_CNTRL = (MDR_TIMER1_BRKETR_CNTRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_TIMER1_BRKETR_CNTRL  ----------------------------
// SVD Line: 5643

//  <rtree> SFDITEM_REG__MDR_TIMER1_BRKETR_CNTRL
//    <name> BRKETR_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070050) Timer BRK/ETR Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_BRKETR_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_BRKETR_CNTRL = (MDR_TIMER1_BRKETR_CNTRL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_BRKETR_CNTRL_BRK_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_BRKETR_CNTRL_ETR_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_BRKETR_CNTRL_ETR_PSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_BRKETR_CNTRL_ETR_FILTER </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER1_STATUS  ----------------------------
// SVD Line: 5678

unsigned int MDR_TIMER1_STATUS __AT (0x40070054);



// ----------------------  Field Item: MDR_TIMER1_STATUS_CNT_ZERO_EVENT  --------------------------
// SVD Line: 5687

//  <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_CNT_ZERO_EVENT
//    <name> CNT_ZERO_EVENT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40070054) CNT_ZERO_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_STATUS ) </loc>
//      <o.0..0> CNT_ZERO_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_STATUS_CNT_ARR_EVENT  --------------------------
// SVD Line: 5693

//  <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_CNT_ARR_EVENT
//    <name> CNT_ARR_EVENT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40070054) CNT_ARR_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_STATUS ) </loc>
//      <o.1..1> CNT_ARR_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_STATUS_ETR_RE_EVENT  ---------------------------
// SVD Line: 5699

//  <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_ETR_RE_EVENT
//    <name> ETR_RE_EVENT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40070054) ETR_RE_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_STATUS ) </loc>
//      <o.2..2> ETR_RE_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_STATUS_ETR_FE_EVENT  ---------------------------
// SVD Line: 5705

//  <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_ETR_FE_EVENT
//    <name> ETR_FE_EVENT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40070054) ETR_FE_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_STATUS ) </loc>
//      <o.3..3> ETR_FE_EVENT
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_STATUS_BRK_EVENT  ----------------------------
// SVD Line: 5711

//  <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_BRK_EVENT
//    <name> BRK_EVENT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40070054) BRK_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_STATUS ) </loc>
//      <o.4..4> BRK_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_STATUS_CCR_CAP_EVENT  --------------------------
// SVD Line: 5717

//  <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_CCR_CAP_EVENT
//    <name> CCR_CAP_EVENT </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x40070054) CCR_CAP_EVENT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_STATUS >> 5) & 0xF), ((MDR_TIMER1_STATUS = (MDR_TIMER1_STATUS & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_STATUS_CCR_REF_EVENT  --------------------------
// SVD Line: 5723

//  <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_CCR_REF_EVENT
//    <name> CCR_REF_EVENT </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x40070054) CCR_REF_EVENT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_STATUS >> 9) & 0xF), ((MDR_TIMER1_STATUS = (MDR_TIMER1_STATUS & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_TIMER1_STATUS_CCR1_CAP_EVENT  --------------------------
// SVD Line: 5729

//  <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_CCR1_CAP_EVENT
//    <name> CCR1_CAP_EVENT </name>
//    <rw> 
//    <i> [Bits 16..13] RW (@ 0x40070054) CCR1_CAP_EVENT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_STATUS >> 13) & 0xF), ((MDR_TIMER1_STATUS = (MDR_TIMER1_STATUS & ~(0xFUL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER1_STATUS  -------------------------------
// SVD Line: 5678

//  <rtree> SFDITEM_REG__MDR_TIMER1_STATUS
//    <name> STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070054) Timer Status Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_STATUS >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_STATUS = (MDR_TIMER1_STATUS & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_CNT_ZERO_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_CNT_ARR_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_ETR_RE_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_ETR_FE_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_BRK_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_CCR_CAP_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_CCR_REF_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_CCR1_CAP_EVENT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_TIMER1_IE  ------------------------------
// SVD Line: 5737

unsigned int MDR_TIMER1_IE __AT (0x40070058);



// -----------------------  Field Item: MDR_TIMER1_IE_CNT_ZERO_EVENT_IE  --------------------------
// SVD Line: 5746

//  <item> SFDITEM_FIELD__MDR_TIMER1_IE_CNT_ZERO_EVENT_IE
//    <name> CNT_ZERO_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40070058) CNT_ZERO_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_IE ) </loc>
//      <o.0..0> CNT_ZERO_EVENT_IE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_IE_CNT_ARR_EVENT_IE  ---------------------------
// SVD Line: 5752

//  <item> SFDITEM_FIELD__MDR_TIMER1_IE_CNT_ARR_EVENT_IE
//    <name> CNT_ARR_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40070058) CNT_ARR_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_IE ) </loc>
//      <o.1..1> CNT_ARR_EVENT_IE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_IE_ETR_RE_EVENT_IE  ---------------------------
// SVD Line: 5758

//  <item> SFDITEM_FIELD__MDR_TIMER1_IE_ETR_RE_EVENT_IE
//    <name> ETR_RE_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40070058) ETR_RE_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_IE ) </loc>
//      <o.2..2> ETR_RE_EVENT_IE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_IE_ETR_FE_EVENT_IE  ---------------------------
// SVD Line: 5764

//  <item> SFDITEM_FIELD__MDR_TIMER1_IE_ETR_FE_EVENT_IE
//    <name> ETR_FE_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40070058) ETR_FE_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_IE ) </loc>
//      <o.3..3> ETR_FE_EVENT_IE
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_IE_BRK_EVENT_IE  -----------------------------
// SVD Line: 5770

//  <item> SFDITEM_FIELD__MDR_TIMER1_IE_BRK_EVENT_IE
//    <name> BRK_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40070058) BRK_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_IE ) </loc>
//      <o.4..4> BRK_EVENT_IE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_IE_CCR_CAP_EVENT_IE  ---------------------------
// SVD Line: 5776

//  <item> SFDITEM_FIELD__MDR_TIMER1_IE_CCR_CAP_EVENT_IE
//    <name> CCR_CAP_EVENT_IE </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x40070058) CCR_CAP_EVENT_IE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_IE >> 5) & 0xF), ((MDR_TIMER1_IE = (MDR_TIMER1_IE & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_IE_CCR_REF_EVENT_IE  ---------------------------
// SVD Line: 5782

//  <item> SFDITEM_FIELD__MDR_TIMER1_IE_CCR_REF_EVENT_IE
//    <name> CCR_REF_EVENT_IE </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x40070058) CCR_REF_EVENT_IE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_IE >> 9) & 0xF), ((MDR_TIMER1_IE = (MDR_TIMER1_IE & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_IE_CCR1_CAP_EVENT_IE  --------------------------
// SVD Line: 5788

//  <item> SFDITEM_FIELD__MDR_TIMER1_IE_CCR1_CAP_EVENT_IE
//    <name> CCR1_CAP_EVENT_IE </name>
//    <rw> 
//    <i> [Bits 16..13] RW (@ 0x40070058) CCR1_CAP_EVENT_IE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_IE >> 13) & 0xF), ((MDR_TIMER1_IE = (MDR_TIMER1_IE & ~(0xFUL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_TIMER1_IE  ---------------------------------
// SVD Line: 5737

//  <rtree> SFDITEM_REG__MDR_TIMER1_IE
//    <name> IE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070058) Timer Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_IE >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_IE = (MDR_TIMER1_IE & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_IE_CNT_ZERO_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_IE_CNT_ARR_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_IE_ETR_RE_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_IE_ETR_FE_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_IE_BRK_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_IE_CCR_CAP_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_IE_CCR_REF_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_IE_CCR1_CAP_EVENT_IE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER1_DMA_RE  ----------------------------
// SVD Line: 5796

unsigned int MDR_TIMER1_DMA_RE __AT (0x4007005C);



// ---------------------  Field Item: MDR_TIMER1_DMA_RE_CNT_ZERO_EVENT_RE  ------------------------
// SVD Line: 5805

//  <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_CNT_ZERO_EVENT_RE
//    <name> CNT_ZERO_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4007005C) CNT_ZERO_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_DMA_RE ) </loc>
//      <o.0..0> CNT_ZERO_EVENT_RE
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER1_DMA_RE_CNT_ARR_EVENT_RE  -------------------------
// SVD Line: 5811

//  <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_CNT_ARR_EVENT_RE
//    <name> CNT_ARR_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4007005C) CNT_ARR_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_DMA_RE ) </loc>
//      <o.1..1> CNT_ARR_EVENT_RE
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_TIMER1_DMA_RE_ETR_RE_EVENT_RE  -------------------------
// SVD Line: 5817

//  <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_ETR_RE_EVENT_RE
//    <name> ETR_RE_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4007005C) ETR_RE_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_DMA_RE ) </loc>
//      <o.2..2> ETR_RE_EVENT_RE
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_TIMER1_DMA_RE_ETR_FE_EVENT_RE  -------------------------
// SVD Line: 5823

//  <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_ETR_FE_EVENT_RE
//    <name> ETR_FE_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4007005C) ETR_FE_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_DMA_RE ) </loc>
//      <o.3..3> ETR_FE_EVENT_RE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_DMA_RE_BRK_EVENT_RE  ---------------------------
// SVD Line: 5829

//  <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_BRK_EVENT_RE
//    <name> BRK_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4007005C) BRK_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_DMA_RE ) </loc>
//      <o.4..4> BRK_EVENT_RE
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER1_DMA_RE_CCR_CAP_EVENT_RE  -------------------------
// SVD Line: 5835

//  <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_CCR_CAP_EVENT_RE
//    <name> CCR_CAP_EVENT_RE </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x4007005C) CCR_CAP_EVENT_RE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_DMA_RE >> 5) & 0xF), ((MDR_TIMER1_DMA_RE = (MDR_TIMER1_DMA_RE & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER1_DMA_RE_CCR_REF_EVENT_RE  -------------------------
// SVD Line: 5841

//  <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_CCR_REF_EVENT_RE
//    <name> CCR_REF_EVENT_RE </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x4007005C) CCR_REF_EVENT_RE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_DMA_RE >> 9) & 0xF), ((MDR_TIMER1_DMA_RE = (MDR_TIMER1_DMA_RE & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER1_DMA_RE_CCR1_CAP_EVENT_RE  ------------------------
// SVD Line: 5847

//  <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_CCR1_CAP_EVENT_RE
//    <name> CCR1_CAP_EVENT_RE </name>
//    <rw> 
//    <i> [Bits 16..13] RW (@ 0x4007005C) CCR1_CAP_EVENT_RE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_DMA_RE >> 13) & 0xF), ((MDR_TIMER1_DMA_RE = (MDR_TIMER1_DMA_RE & ~(0xFUL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER1_DMA_RE  -------------------------------
// SVD Line: 5796

//  <rtree> SFDITEM_REG__MDR_TIMER1_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007005C) Timer DMA Request Enable Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_DMA_RE >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_DMA_RE = (MDR_TIMER1_DMA_RE & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_CNT_ZERO_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_CNT_ARR_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_ETR_RE_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_ETR_FE_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_BRK_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_CCR_CAP_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_CCR_REF_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_CCR1_CAP_EVENT_RE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER1_CH1_CNTRL2  --------------------------
// SVD Line: 5855

unsigned int MDR_TIMER1_CH1_CNTRL2 __AT (0x40070060);



// ------------------------  Field Item: MDR_TIMER1_CH1_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 5864

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40070060) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_CNTRL2 >> 0) & 0x3), ((MDR_TIMER1_CH1_CNTRL2 = (MDR_TIMER1_CH1_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH1_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 5870

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40070060) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH1_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH1_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 5876

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40070060) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH1_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH1_CNTRL2  -----------------------------
// SVD Line: 5855

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH1_CNTRL2
//    <name> CH1_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070060) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH1_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH1_CNTRL2 = (MDR_TIMER1_CH1_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER1_CH2_CNTRL2  --------------------------
// SVD Line: 5884

unsigned int MDR_TIMER1_CH2_CNTRL2 __AT (0x40070064);



// ------------------------  Field Item: MDR_TIMER1_CH2_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 5864

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40070064) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_CNTRL2 >> 0) & 0x3), ((MDR_TIMER1_CH2_CNTRL2 = (MDR_TIMER1_CH2_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH2_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 5870

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40070064) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH2_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH2_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 5876

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40070064) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH2_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH2_CNTRL2  -----------------------------
// SVD Line: 5884

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH2_CNTRL2
//    <name> CH2_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070064) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH2_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH2_CNTRL2 = (MDR_TIMER1_CH2_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER1_CH3_CNTRL2  --------------------------
// SVD Line: 5888

unsigned int MDR_TIMER1_CH3_CNTRL2 __AT (0x40070068);



// ------------------------  Field Item: MDR_TIMER1_CH3_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 5864

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40070068) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_CNTRL2 >> 0) & 0x3), ((MDR_TIMER1_CH3_CNTRL2 = (MDR_TIMER1_CH3_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH3_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 5870

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40070068) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH3_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH3_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 5876

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40070068) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH3_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH3_CNTRL2  -----------------------------
// SVD Line: 5888

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH3_CNTRL2
//    <name> CH3_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070068) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH3_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH3_CNTRL2 = (MDR_TIMER1_CH3_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER1_CH4_CNTRL2  --------------------------
// SVD Line: 5892

unsigned int MDR_TIMER1_CH4_CNTRL2 __AT (0x4007006C);



// ------------------------  Field Item: MDR_TIMER1_CH4_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 5864

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4007006C) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_CNTRL2 >> 0) & 0x3), ((MDR_TIMER1_CH4_CNTRL2 = (MDR_TIMER1_CH4_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH4_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 5870

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4007006C) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH4_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH4_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 5876

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4007006C) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH4_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH4_CNTRL2  -----------------------------
// SVD Line: 5892

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH4_CNTRL2
//    <name> CH4_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007006C) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH4_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH4_CNTRL2 = (MDR_TIMER1_CH4_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER1_CCR11  ----------------------------
// SVD Line: 5896

unsigned int MDR_TIMER1_CCR11 __AT (0x40070070);



// ----------------------------  Field Item: MDR_TIMER1_CCR11_CCR  --------------------------------
// SVD Line: 5905

//  <item> SFDITEM_FIELD__MDR_TIMER1_CCR11_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40070070) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER1_CCR11 >> 0) & 0xFFFF), ((MDR_TIMER1_CCR11 = (MDR_TIMER1_CCR11 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER1_CCR11  --------------------------------
// SVD Line: 5896

//  <rtree> SFDITEM_REG__MDR_TIMER1_CCR11
//    <name> CCR11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070070) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CCR11 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CCR11 = (MDR_TIMER1_CCR11 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CCR11_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER1_CCR21  ----------------------------
// SVD Line: 5913

unsigned int MDR_TIMER1_CCR21 __AT (0x40070074);



// ----------------------------  Field Item: MDR_TIMER1_CCR21_CCR  --------------------------------
// SVD Line: 5905

//  <item> SFDITEM_FIELD__MDR_TIMER1_CCR21_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40070074) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER1_CCR21 >> 0) & 0xFFFF), ((MDR_TIMER1_CCR21 = (MDR_TIMER1_CCR21 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER1_CCR21  --------------------------------
// SVD Line: 5913

//  <rtree> SFDITEM_REG__MDR_TIMER1_CCR21
//    <name> CCR21 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070074) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CCR21 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CCR21 = (MDR_TIMER1_CCR21 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CCR21_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER1_CCR31  ----------------------------
// SVD Line: 5917

unsigned int MDR_TIMER1_CCR31 __AT (0x40070078);



// ----------------------------  Field Item: MDR_TIMER1_CCR31_CCR  --------------------------------
// SVD Line: 5905

//  <item> SFDITEM_FIELD__MDR_TIMER1_CCR31_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40070078) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER1_CCR31 >> 0) & 0xFFFF), ((MDR_TIMER1_CCR31 = (MDR_TIMER1_CCR31 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER1_CCR31  --------------------------------
// SVD Line: 5917

//  <rtree> SFDITEM_REG__MDR_TIMER1_CCR31
//    <name> CCR31 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070078) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CCR31 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CCR31 = (MDR_TIMER1_CCR31 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CCR31_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER1_CCR41  ----------------------------
// SVD Line: 5921

unsigned int MDR_TIMER1_CCR41 __AT (0x4007007C);



// ----------------------------  Field Item: MDR_TIMER1_CCR41_CCR  --------------------------------
// SVD Line: 5905

//  <item> SFDITEM_FIELD__MDR_TIMER1_CCR41_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4007007C) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER1_CCR41 >> 0) & 0xFFFF), ((MDR_TIMER1_CCR41 = (MDR_TIMER1_CCR41 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER1_CCR41  --------------------------------
// SVD Line: 5921

//  <rtree> SFDITEM_REG__MDR_TIMER1_CCR41
//    <name> CCR41 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007007C) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CCR41 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CCR41 = (MDR_TIMER1_CCR41 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CCR41_CCR </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_TIMER1  ----------------------------------
// SVD Line: 5314

//  <view> MDR_TIMER1
//    <name> MDR_TIMER1 </name>
//    <item> SFDITEM_REG__MDR_TIMER1_CNT </item>
//    <item> SFDITEM_REG__MDR_TIMER1_PSG </item>
//    <item> SFDITEM_REG__MDR_TIMER1_ARR </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CCR1 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CCR2 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CCR3 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CCR4 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH1_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH2_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH3_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH4_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH1_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH2_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH3_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH4_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH1_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH2_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH3_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH4_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER1_BRKETR_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER1_STATUS </item>
//    <item> SFDITEM_REG__MDR_TIMER1_IE </item>
//    <item> SFDITEM_REG__MDR_TIMER1_DMA_RE </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH1_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH2_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH3_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH4_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CCR11 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CCR21 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CCR31 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CCR41 </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_TIMER2_CNT  -----------------------------
// SVD Line: 5333

unsigned int MDR_TIMER2_CNT __AT (0x40078000);



// -----------------------------  Field Item: MDR_TIMER2_CNT_CNT  ---------------------------------
// SVD Line: 5342

//  <item> SFDITEM_FIELD__MDR_TIMER2_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40078000) CNT </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER2_CNT >> 0) & 0xFFFF), ((MDR_TIMER2_CNT = (MDR_TIMER2_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER2_CNT  ---------------------------------
// SVD Line: 5333

//  <rtree> SFDITEM_REG__MDR_TIMER2_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078000) Timer Counter Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CNT >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CNT = (MDR_TIMER2_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CNT_CNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_TIMER2_PSG  -----------------------------
// SVD Line: 5350

unsigned int MDR_TIMER2_PSG __AT (0x40078004);



// -----------------------------  Field Item: MDR_TIMER2_PSG_PSG  ---------------------------------
// SVD Line: 5359

//  <item> SFDITEM_FIELD__MDR_TIMER2_PSG_PSG
//    <name> PSG </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40078004) PSG </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER2_PSG >> 0) & 0xFFFF), ((MDR_TIMER2_PSG = (MDR_TIMER2_PSG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER2_PSG  ---------------------------------
// SVD Line: 5350

//  <rtree> SFDITEM_REG__MDR_TIMER2_PSG
//    <name> PSG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078004) Timer Clock Prescaler Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_PSG >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_PSG = (MDR_TIMER2_PSG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_PSG_PSG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_TIMER2_ARR  -----------------------------
// SVD Line: 5367

unsigned int MDR_TIMER2_ARR __AT (0x40078008);



// -----------------------------  Field Item: MDR_TIMER2_ARR_ARR  ---------------------------------
// SVD Line: 5376

//  <item> SFDITEM_FIELD__MDR_TIMER2_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40078008) ARR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER2_ARR >> 0) & 0xFFFF), ((MDR_TIMER2_ARR = (MDR_TIMER2_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER2_ARR  ---------------------------------
// SVD Line: 5367

//  <rtree> SFDITEM_REG__MDR_TIMER2_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078008) Timer Auto-Reload Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_ARR >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_ARR = (MDR_TIMER2_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_ARR_ARR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER2_CNTRL  ----------------------------
// SVD Line: 5384

unsigned int MDR_TIMER2_CNTRL __AT (0x4007800C);



// ---------------------------  Field Item: MDR_TIMER2_CNTRL_CNT_EN  ------------------------------
// SVD Line: 5393

//  <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_CNT_EN
//    <name> CNT_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4007800C) CNT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CNTRL ) </loc>
//      <o.0..0> CNT_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CNTRL_ARRB_EN  ------------------------------
// SVD Line: 5399

//  <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_ARRB_EN
//    <name> ARRB_EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4007800C) ARRB_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CNTRL ) </loc>
//      <o.1..1> ARRB_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CNTRL_WR_CMPL  ------------------------------
// SVD Line: 5405

//  <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4007800C) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CNTRL ) </loc>
//      <o.2..2> WR_CMPL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_TIMER2_CNTRL_DIR  --------------------------------
// SVD Line: 5411

//  <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4007800C) DIR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CNTRL ) </loc>
//      <o.3..3> DIR
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_TIMER2_CNTRL_FDTS  -------------------------------
// SVD Line: 5417

//  <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_FDTS
//    <name> FDTS </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4007800C) FDTS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CNTRL >> 4) & 0x3), ((MDR_TIMER2_CNTRL = (MDR_TIMER2_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CNTRL_CNT_MODE  -----------------------------
// SVD Line: 5423

//  <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_CNT_MODE
//    <name> CNT_MODE </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4007800C) CNT_MODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CNTRL >> 6) & 0x3), ((MDR_TIMER2_CNTRL = (MDR_TIMER2_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CNTRL_EVENT_SEL  -----------------------------
// SVD Line: 5429

//  <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_EVENT_SEL
//    <name> EVENT_SEL </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4007800C) EVENT_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CNTRL >> 8) & 0xF), ((MDR_TIMER2_CNTRL = (MDR_TIMER2_CNTRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER2_CNTRL  --------------------------------
// SVD Line: 5384

//  <rtree> SFDITEM_REG__MDR_TIMER2_CNTRL
//    <name> CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007800C) Timer Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CNTRL = (MDR_TIMER2_CNTRL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_CNT_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_ARRB_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_DIR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_FDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_CNT_MODE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_EVENT_SEL </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER2_CCR1  -----------------------------
// SVD Line: 5437

unsigned int MDR_TIMER2_CCR1 __AT (0x40078010);



// -----------------------------  Field Item: MDR_TIMER2_CCR1_CCR  --------------------------------
// SVD Line: 5446

//  <item> SFDITEM_FIELD__MDR_TIMER2_CCR1_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40078010) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER2_CCR1 >> 0) & 0xFFFF), ((MDR_TIMER2_CCR1 = (MDR_TIMER2_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER2_CCR1  --------------------------------
// SVD Line: 5437

//  <rtree> SFDITEM_REG__MDR_TIMER2_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078010) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CCR1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CCR1 = (MDR_TIMER2_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CCR1_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER2_CCR2  -----------------------------
// SVD Line: 5454

unsigned int MDR_TIMER2_CCR2 __AT (0x40078014);



// -----------------------------  Field Item: MDR_TIMER2_CCR2_CCR  --------------------------------
// SVD Line: 5446

//  <item> SFDITEM_FIELD__MDR_TIMER2_CCR2_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40078014) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER2_CCR2 >> 0) & 0xFFFF), ((MDR_TIMER2_CCR2 = (MDR_TIMER2_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER2_CCR2  --------------------------------
// SVD Line: 5454

//  <rtree> SFDITEM_REG__MDR_TIMER2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078014) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CCR2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CCR2 = (MDR_TIMER2_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CCR2_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER2_CCR3  -----------------------------
// SVD Line: 5458

unsigned int MDR_TIMER2_CCR3 __AT (0x40078018);



// -----------------------------  Field Item: MDR_TIMER2_CCR3_CCR  --------------------------------
// SVD Line: 5446

//  <item> SFDITEM_FIELD__MDR_TIMER2_CCR3_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40078018) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER2_CCR3 >> 0) & 0xFFFF), ((MDR_TIMER2_CCR3 = (MDR_TIMER2_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER2_CCR3  --------------------------------
// SVD Line: 5458

//  <rtree> SFDITEM_REG__MDR_TIMER2_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078018) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CCR3 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CCR3 = (MDR_TIMER2_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CCR3_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER2_CCR4  -----------------------------
// SVD Line: 5462

unsigned int MDR_TIMER2_CCR4 __AT (0x4007801C);



// -----------------------------  Field Item: MDR_TIMER2_CCR4_CCR  --------------------------------
// SVD Line: 5446

//  <item> SFDITEM_FIELD__MDR_TIMER2_CCR4_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4007801C) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER2_CCR4 >> 0) & 0xFFFF), ((MDR_TIMER2_CCR4 = (MDR_TIMER2_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER2_CCR4  --------------------------------
// SVD Line: 5462

//  <rtree> SFDITEM_REG__MDR_TIMER2_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007801C) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CCR4 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CCR4 = (MDR_TIMER2_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CCR4_CCR </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER2_CH1_CNTRL  --------------------------
// SVD Line: 5466

unsigned int MDR_TIMER2_CH1_CNTRL __AT (0x40078020);



// -------------------------  Field Item: MDR_TIMER2_CH1_CNTRL_CHFLTR  ----------------------------
// SVD Line: 5475

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40078020) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_CNTRL >> 0) & 0xF), ((MDR_TIMER2_CH1_CNTRL = (MDR_TIMER2_CH1_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH1_CNTRL_CHSEL  -----------------------------
// SVD Line: 5481

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40078020) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_CNTRL >> 4) & 0x3), ((MDR_TIMER2_CH1_CNTRL = (MDR_TIMER2_CH1_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH1_CNTRL_CHPSC  -----------------------------
// SVD Line: 5487

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40078020) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_CNTRL >> 6) & 0x3), ((MDR_TIMER2_CH1_CNTRL = (MDR_TIMER2_CH1_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH1_CNTRL_OCCE  -----------------------------
// SVD Line: 5493

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40078020) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH1_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH1_CNTRL_OCCM  -----------------------------
// SVD Line: 5499

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40078020) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_CNTRL >> 9) & 0x7), ((MDR_TIMER2_CH1_CNTRL = (MDR_TIMER2_CH1_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH1_CNTRL_BRKEN  -----------------------------
// SVD Line: 5505

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40078020) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH1_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH1_CNTRL_ETREN  -----------------------------
// SVD Line: 5511

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40078020) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH1_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH1_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 5517

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40078020) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH1_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH1_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 5523

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40078020) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH1_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH1_CNTRL  ------------------------------
// SVD Line: 5466

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH1_CNTRL
//    <name> CH1_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078020) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH1_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH1_CNTRL = (MDR_TIMER2_CH1_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER2_CH2_CNTRL  --------------------------
// SVD Line: 5531

unsigned int MDR_TIMER2_CH2_CNTRL __AT (0x40078024);



// -------------------------  Field Item: MDR_TIMER2_CH2_CNTRL_CHFLTR  ----------------------------
// SVD Line: 5475

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40078024) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_CNTRL >> 0) & 0xF), ((MDR_TIMER2_CH2_CNTRL = (MDR_TIMER2_CH2_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH2_CNTRL_CHSEL  -----------------------------
// SVD Line: 5481

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40078024) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_CNTRL >> 4) & 0x3), ((MDR_TIMER2_CH2_CNTRL = (MDR_TIMER2_CH2_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH2_CNTRL_CHPSC  -----------------------------
// SVD Line: 5487

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40078024) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_CNTRL >> 6) & 0x3), ((MDR_TIMER2_CH2_CNTRL = (MDR_TIMER2_CH2_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH2_CNTRL_OCCE  -----------------------------
// SVD Line: 5493

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40078024) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH2_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH2_CNTRL_OCCM  -----------------------------
// SVD Line: 5499

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40078024) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_CNTRL >> 9) & 0x7), ((MDR_TIMER2_CH2_CNTRL = (MDR_TIMER2_CH2_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH2_CNTRL_BRKEN  -----------------------------
// SVD Line: 5505

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40078024) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH2_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH2_CNTRL_ETREN  -----------------------------
// SVD Line: 5511

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40078024) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH2_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH2_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 5517

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40078024) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH2_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH2_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 5523

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40078024) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH2_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH2_CNTRL  ------------------------------
// SVD Line: 5531

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH2_CNTRL
//    <name> CH2_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078024) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH2_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH2_CNTRL = (MDR_TIMER2_CH2_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER2_CH3_CNTRL  --------------------------
// SVD Line: 5535

unsigned int MDR_TIMER2_CH3_CNTRL __AT (0x40078028);



// -------------------------  Field Item: MDR_TIMER2_CH3_CNTRL_CHFLTR  ----------------------------
// SVD Line: 5475

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40078028) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_CNTRL >> 0) & 0xF), ((MDR_TIMER2_CH3_CNTRL = (MDR_TIMER2_CH3_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH3_CNTRL_CHSEL  -----------------------------
// SVD Line: 5481

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40078028) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_CNTRL >> 4) & 0x3), ((MDR_TIMER2_CH3_CNTRL = (MDR_TIMER2_CH3_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH3_CNTRL_CHPSC  -----------------------------
// SVD Line: 5487

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40078028) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_CNTRL >> 6) & 0x3), ((MDR_TIMER2_CH3_CNTRL = (MDR_TIMER2_CH3_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH3_CNTRL_OCCE  -----------------------------
// SVD Line: 5493

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40078028) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH3_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH3_CNTRL_OCCM  -----------------------------
// SVD Line: 5499

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40078028) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_CNTRL >> 9) & 0x7), ((MDR_TIMER2_CH3_CNTRL = (MDR_TIMER2_CH3_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH3_CNTRL_BRKEN  -----------------------------
// SVD Line: 5505

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40078028) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH3_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH3_CNTRL_ETREN  -----------------------------
// SVD Line: 5511

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40078028) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH3_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH3_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 5517

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40078028) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH3_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH3_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 5523

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40078028) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH3_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH3_CNTRL  ------------------------------
// SVD Line: 5535

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH3_CNTRL
//    <name> CH3_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078028) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH3_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH3_CNTRL = (MDR_TIMER2_CH3_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER2_CH4_CNTRL  --------------------------
// SVD Line: 5539

unsigned int MDR_TIMER2_CH4_CNTRL __AT (0x4007802C);



// -------------------------  Field Item: MDR_TIMER2_CH4_CNTRL_CHFLTR  ----------------------------
// SVD Line: 5475

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4007802C) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_CNTRL >> 0) & 0xF), ((MDR_TIMER2_CH4_CNTRL = (MDR_TIMER2_CH4_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH4_CNTRL_CHSEL  -----------------------------
// SVD Line: 5481

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4007802C) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_CNTRL >> 4) & 0x3), ((MDR_TIMER2_CH4_CNTRL = (MDR_TIMER2_CH4_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH4_CNTRL_CHPSC  -----------------------------
// SVD Line: 5487

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4007802C) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_CNTRL >> 6) & 0x3), ((MDR_TIMER2_CH4_CNTRL = (MDR_TIMER2_CH4_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH4_CNTRL_OCCE  -----------------------------
// SVD Line: 5493

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4007802C) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH4_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH4_CNTRL_OCCM  -----------------------------
// SVD Line: 5499

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x4007802C) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_CNTRL >> 9) & 0x7), ((MDR_TIMER2_CH4_CNTRL = (MDR_TIMER2_CH4_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH4_CNTRL_BRKEN  -----------------------------
// SVD Line: 5505

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4007802C) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH4_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH4_CNTRL_ETREN  -----------------------------
// SVD Line: 5511

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4007802C) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH4_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH4_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 5517

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4007802C) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH4_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH4_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 5523

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4007802C) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH4_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH4_CNTRL  ------------------------------
// SVD Line: 5539

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH4_CNTRL
//    <name> CH4_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007802C) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH4_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH4_CNTRL = (MDR_TIMER2_CH4_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER2_CH1_CNTRL1  --------------------------
// SVD Line: 5543

unsigned int MDR_TIMER2_CH1_CNTRL1 __AT (0x40078030);



// -------------------------  Field Item: MDR_TIMER2_CH1_CNTRL1_SELOE  ----------------------------
// SVD Line: 5552

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40078030) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_CNTRL1 >> 0) & 0x3), ((MDR_TIMER2_CH1_CNTRL1 = (MDR_TIMER2_CH1_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH1_CNTRL1_SELO  -----------------------------
// SVD Line: 5558

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40078030) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_CNTRL1 >> 2) & 0x3), ((MDR_TIMER2_CH1_CNTRL1 = (MDR_TIMER2_CH1_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH1_CNTRL1_INV  -----------------------------
// SVD Line: 5564

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40078030) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH1_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH1_CNTRL1_NSELOE  ----------------------------
// SVD Line: 5570

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40078030) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_CNTRL1 >> 8) & 0x3), ((MDR_TIMER2_CH1_CNTRL1 = (MDR_TIMER2_CH1_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH1_CNTRL1_NSELO  ----------------------------
// SVD Line: 5576

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40078030) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_CNTRL1 >> 10) & 0x3), ((MDR_TIMER2_CH1_CNTRL1 = (MDR_TIMER2_CH1_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH1_CNTRL1_NINV  -----------------------------
// SVD Line: 5582

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40078030) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH1_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH1_CNTRL1  -----------------------------
// SVD Line: 5543

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH1_CNTRL1
//    <name> CH1_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078030) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH1_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH1_CNTRL1 = (MDR_TIMER2_CH1_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_NINV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER2_CH2_CNTRL1  --------------------------
// SVD Line: 5590

unsigned int MDR_TIMER2_CH2_CNTRL1 __AT (0x40078034);



// -------------------------  Field Item: MDR_TIMER2_CH2_CNTRL1_SELOE  ----------------------------
// SVD Line: 5552

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40078034) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_CNTRL1 >> 0) & 0x3), ((MDR_TIMER2_CH2_CNTRL1 = (MDR_TIMER2_CH2_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH2_CNTRL1_SELO  -----------------------------
// SVD Line: 5558

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40078034) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_CNTRL1 >> 2) & 0x3), ((MDR_TIMER2_CH2_CNTRL1 = (MDR_TIMER2_CH2_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH2_CNTRL1_INV  -----------------------------
// SVD Line: 5564

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40078034) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH2_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH2_CNTRL1_NSELOE  ----------------------------
// SVD Line: 5570

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40078034) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_CNTRL1 >> 8) & 0x3), ((MDR_TIMER2_CH2_CNTRL1 = (MDR_TIMER2_CH2_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH2_CNTRL1_NSELO  ----------------------------
// SVD Line: 5576

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40078034) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_CNTRL1 >> 10) & 0x3), ((MDR_TIMER2_CH2_CNTRL1 = (MDR_TIMER2_CH2_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH2_CNTRL1_NINV  -----------------------------
// SVD Line: 5582

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40078034) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH2_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH2_CNTRL1  -----------------------------
// SVD Line: 5590

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH2_CNTRL1
//    <name> CH2_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078034) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH2_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH2_CNTRL1 = (MDR_TIMER2_CH2_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_NINV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER2_CH3_CNTRL1  --------------------------
// SVD Line: 5594

unsigned int MDR_TIMER2_CH3_CNTRL1 __AT (0x40078038);



// -------------------------  Field Item: MDR_TIMER2_CH3_CNTRL1_SELOE  ----------------------------
// SVD Line: 5552

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40078038) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_CNTRL1 >> 0) & 0x3), ((MDR_TIMER2_CH3_CNTRL1 = (MDR_TIMER2_CH3_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH3_CNTRL1_SELO  -----------------------------
// SVD Line: 5558

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40078038) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_CNTRL1 >> 2) & 0x3), ((MDR_TIMER2_CH3_CNTRL1 = (MDR_TIMER2_CH3_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH3_CNTRL1_INV  -----------------------------
// SVD Line: 5564

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40078038) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH3_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH3_CNTRL1_NSELOE  ----------------------------
// SVD Line: 5570

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40078038) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_CNTRL1 >> 8) & 0x3), ((MDR_TIMER2_CH3_CNTRL1 = (MDR_TIMER2_CH3_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH3_CNTRL1_NSELO  ----------------------------
// SVD Line: 5576

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40078038) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_CNTRL1 >> 10) & 0x3), ((MDR_TIMER2_CH3_CNTRL1 = (MDR_TIMER2_CH3_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH3_CNTRL1_NINV  -----------------------------
// SVD Line: 5582

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40078038) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH3_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH3_CNTRL1  -----------------------------
// SVD Line: 5594

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH3_CNTRL1
//    <name> CH3_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078038) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH3_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH3_CNTRL1 = (MDR_TIMER2_CH3_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_NINV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER2_CH4_CNTRL1  --------------------------
// SVD Line: 5598

unsigned int MDR_TIMER2_CH4_CNTRL1 __AT (0x4007803C);



// -------------------------  Field Item: MDR_TIMER2_CH4_CNTRL1_SELOE  ----------------------------
// SVD Line: 5552

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4007803C) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_CNTRL1 >> 0) & 0x3), ((MDR_TIMER2_CH4_CNTRL1 = (MDR_TIMER2_CH4_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH4_CNTRL1_SELO  -----------------------------
// SVD Line: 5558

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4007803C) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_CNTRL1 >> 2) & 0x3), ((MDR_TIMER2_CH4_CNTRL1 = (MDR_TIMER2_CH4_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH4_CNTRL1_INV  -----------------------------
// SVD Line: 5564

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4007803C) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH4_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH4_CNTRL1_NSELOE  ----------------------------
// SVD Line: 5570

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4007803C) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_CNTRL1 >> 8) & 0x3), ((MDR_TIMER2_CH4_CNTRL1 = (MDR_TIMER2_CH4_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH4_CNTRL1_NSELO  ----------------------------
// SVD Line: 5576

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4007803C) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_CNTRL1 >> 10) & 0x3), ((MDR_TIMER2_CH4_CNTRL1 = (MDR_TIMER2_CH4_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH4_CNTRL1_NINV  -----------------------------
// SVD Line: 5582

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4007803C) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH4_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH4_CNTRL1  -----------------------------
// SVD Line: 5598

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH4_CNTRL1
//    <name> CH4_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007803C) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH4_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH4_CNTRL1 = (MDR_TIMER2_CH4_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_NINV </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER2_CH1_DTG  ---------------------------
// SVD Line: 5602

unsigned int MDR_TIMER2_CH1_DTG __AT (0x40078040);



// ---------------------------  Field Item: MDR_TIMER2_CH1_DTG_DTGx  ------------------------------
// SVD Line: 5611

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40078040) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_DTG >> 0) & 0xF), ((MDR_TIMER2_CH1_DTG = (MDR_TIMER2_CH1_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER2_CH1_DTG_EDTS  ------------------------------
// SVD Line: 5617

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40078040) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH1_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER2_CH1_DTG_DTG  -------------------------------
// SVD Line: 5623

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40078040) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_DTG >> 8) & 0xFF), ((MDR_TIMER2_CH1_DTG = (MDR_TIMER2_CH1_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER2_CH1_DTG  -------------------------------
// SVD Line: 5602

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH1_DTG
//    <name> CH1_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078040) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH1_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH1_DTG = (MDR_TIMER2_CH1_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_DTG_DTG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER2_CH2_DTG  ---------------------------
// SVD Line: 5631

unsigned int MDR_TIMER2_CH2_DTG __AT (0x40078044);



// ---------------------------  Field Item: MDR_TIMER2_CH2_DTG_DTGx  ------------------------------
// SVD Line: 5611

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40078044) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_DTG >> 0) & 0xF), ((MDR_TIMER2_CH2_DTG = (MDR_TIMER2_CH2_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER2_CH2_DTG_EDTS  ------------------------------
// SVD Line: 5617

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40078044) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH2_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER2_CH2_DTG_DTG  -------------------------------
// SVD Line: 5623

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40078044) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_DTG >> 8) & 0xFF), ((MDR_TIMER2_CH2_DTG = (MDR_TIMER2_CH2_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER2_CH2_DTG  -------------------------------
// SVD Line: 5631

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH2_DTG
//    <name> CH2_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078044) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH2_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH2_DTG = (MDR_TIMER2_CH2_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_DTG_DTG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER2_CH3_DTG  ---------------------------
// SVD Line: 5635

unsigned int MDR_TIMER2_CH3_DTG __AT (0x40078048);



// ---------------------------  Field Item: MDR_TIMER2_CH3_DTG_DTGx  ------------------------------
// SVD Line: 5611

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40078048) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_DTG >> 0) & 0xF), ((MDR_TIMER2_CH3_DTG = (MDR_TIMER2_CH3_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER2_CH3_DTG_EDTS  ------------------------------
// SVD Line: 5617

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40078048) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH3_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER2_CH3_DTG_DTG  -------------------------------
// SVD Line: 5623

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40078048) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_DTG >> 8) & 0xFF), ((MDR_TIMER2_CH3_DTG = (MDR_TIMER2_CH3_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER2_CH3_DTG  -------------------------------
// SVD Line: 5635

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH3_DTG
//    <name> CH3_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078048) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH3_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH3_DTG = (MDR_TIMER2_CH3_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_DTG_DTG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER2_CH4_DTG  ---------------------------
// SVD Line: 5639

unsigned int MDR_TIMER2_CH4_DTG __AT (0x4007804C);



// ---------------------------  Field Item: MDR_TIMER2_CH4_DTG_DTGx  ------------------------------
// SVD Line: 5611

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4007804C) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_DTG >> 0) & 0xF), ((MDR_TIMER2_CH4_DTG = (MDR_TIMER2_CH4_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER2_CH4_DTG_EDTS  ------------------------------
// SVD Line: 5617

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4007804C) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH4_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER2_CH4_DTG_DTG  -------------------------------
// SVD Line: 5623

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4007804C) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_DTG >> 8) & 0xFF), ((MDR_TIMER2_CH4_DTG = (MDR_TIMER2_CH4_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER2_CH4_DTG  -------------------------------
// SVD Line: 5639

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH4_DTG
//    <name> CH4_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007804C) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH4_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH4_DTG = (MDR_TIMER2_CH4_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_DTG_DTG </item>
//  </rtree>
//  


// ---------------------  Register Item Address: MDR_TIMER2_BRKETR_CNTRL  -------------------------
// SVD Line: 5643

unsigned int MDR_TIMER2_BRKETR_CNTRL __AT (0x40078050);



// -----------------------  Field Item: MDR_TIMER2_BRKETR_CNTRL_BRK_INV  --------------------------
// SVD Line: 5652

//  <item> SFDITEM_FIELD__MDR_TIMER2_BRKETR_CNTRL_BRK_INV
//    <name> BRK_INV </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40078050) BRK_INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_BRKETR_CNTRL ) </loc>
//      <o.0..0> BRK_INV
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_BRKETR_CNTRL_ETR_INV  --------------------------
// SVD Line: 5658

//  <item> SFDITEM_FIELD__MDR_TIMER2_BRKETR_CNTRL_ETR_INV
//    <name> ETR_INV </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40078050) ETR_INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_BRKETR_CNTRL ) </loc>
//      <o.1..1> ETR_INV
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_BRKETR_CNTRL_ETR_PSC  --------------------------
// SVD Line: 5664

//  <item> SFDITEM_FIELD__MDR_TIMER2_BRKETR_CNTRL_ETR_PSC
//    <name> ETR_PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40078050) ETR_PSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_BRKETR_CNTRL >> 2) & 0x3), ((MDR_TIMER2_BRKETR_CNTRL = (MDR_TIMER2_BRKETR_CNTRL & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER2_BRKETR_CNTRL_ETR_FILTER  -------------------------
// SVD Line: 5670

//  <item> SFDITEM_FIELD__MDR_TIMER2_BRKETR_CNTRL_ETR_FILTER
//    <name> ETR_FILTER </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40078050) ETR_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_BRKETR_CNTRL >> 4) & 0xF), ((MDR_TIMER2_BRKETR_CNTRL = (MDR_TIMER2_BRKETR_CNTRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_TIMER2_BRKETR_CNTRL  ----------------------------
// SVD Line: 5643

//  <rtree> SFDITEM_REG__MDR_TIMER2_BRKETR_CNTRL
//    <name> BRKETR_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078050) Timer BRK/ETR Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_BRKETR_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_BRKETR_CNTRL = (MDR_TIMER2_BRKETR_CNTRL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_BRKETR_CNTRL_BRK_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_BRKETR_CNTRL_ETR_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_BRKETR_CNTRL_ETR_PSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_BRKETR_CNTRL_ETR_FILTER </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER2_STATUS  ----------------------------
// SVD Line: 5678

unsigned int MDR_TIMER2_STATUS __AT (0x40078054);



// ----------------------  Field Item: MDR_TIMER2_STATUS_CNT_ZERO_EVENT  --------------------------
// SVD Line: 5687

//  <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_CNT_ZERO_EVENT
//    <name> CNT_ZERO_EVENT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40078054) CNT_ZERO_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_STATUS ) </loc>
//      <o.0..0> CNT_ZERO_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_STATUS_CNT_ARR_EVENT  --------------------------
// SVD Line: 5693

//  <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_CNT_ARR_EVENT
//    <name> CNT_ARR_EVENT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40078054) CNT_ARR_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_STATUS ) </loc>
//      <o.1..1> CNT_ARR_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_STATUS_ETR_RE_EVENT  ---------------------------
// SVD Line: 5699

//  <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_ETR_RE_EVENT
//    <name> ETR_RE_EVENT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40078054) ETR_RE_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_STATUS ) </loc>
//      <o.2..2> ETR_RE_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_STATUS_ETR_FE_EVENT  ---------------------------
// SVD Line: 5705

//  <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_ETR_FE_EVENT
//    <name> ETR_FE_EVENT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40078054) ETR_FE_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_STATUS ) </loc>
//      <o.3..3> ETR_FE_EVENT
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_STATUS_BRK_EVENT  ----------------------------
// SVD Line: 5711

//  <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_BRK_EVENT
//    <name> BRK_EVENT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40078054) BRK_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_STATUS ) </loc>
//      <o.4..4> BRK_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_STATUS_CCR_CAP_EVENT  --------------------------
// SVD Line: 5717

//  <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_CCR_CAP_EVENT
//    <name> CCR_CAP_EVENT </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x40078054) CCR_CAP_EVENT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_STATUS >> 5) & 0xF), ((MDR_TIMER2_STATUS = (MDR_TIMER2_STATUS & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_STATUS_CCR_REF_EVENT  --------------------------
// SVD Line: 5723

//  <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_CCR_REF_EVENT
//    <name> CCR_REF_EVENT </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x40078054) CCR_REF_EVENT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_STATUS >> 9) & 0xF), ((MDR_TIMER2_STATUS = (MDR_TIMER2_STATUS & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_TIMER2_STATUS_CCR1_CAP_EVENT  --------------------------
// SVD Line: 5729

//  <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_CCR1_CAP_EVENT
//    <name> CCR1_CAP_EVENT </name>
//    <rw> 
//    <i> [Bits 16..13] RW (@ 0x40078054) CCR1_CAP_EVENT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_STATUS >> 13) & 0xF), ((MDR_TIMER2_STATUS = (MDR_TIMER2_STATUS & ~(0xFUL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER2_STATUS  -------------------------------
// SVD Line: 5678

//  <rtree> SFDITEM_REG__MDR_TIMER2_STATUS
//    <name> STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078054) Timer Status Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_STATUS >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_STATUS = (MDR_TIMER2_STATUS & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_CNT_ZERO_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_CNT_ARR_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_ETR_RE_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_ETR_FE_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_BRK_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_CCR_CAP_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_CCR_REF_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_CCR1_CAP_EVENT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_TIMER2_IE  ------------------------------
// SVD Line: 5737

unsigned int MDR_TIMER2_IE __AT (0x40078058);



// -----------------------  Field Item: MDR_TIMER2_IE_CNT_ZERO_EVENT_IE  --------------------------
// SVD Line: 5746

//  <item> SFDITEM_FIELD__MDR_TIMER2_IE_CNT_ZERO_EVENT_IE
//    <name> CNT_ZERO_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40078058) CNT_ZERO_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_IE ) </loc>
//      <o.0..0> CNT_ZERO_EVENT_IE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_IE_CNT_ARR_EVENT_IE  ---------------------------
// SVD Line: 5752

//  <item> SFDITEM_FIELD__MDR_TIMER2_IE_CNT_ARR_EVENT_IE
//    <name> CNT_ARR_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40078058) CNT_ARR_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_IE ) </loc>
//      <o.1..1> CNT_ARR_EVENT_IE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_IE_ETR_RE_EVENT_IE  ---------------------------
// SVD Line: 5758

//  <item> SFDITEM_FIELD__MDR_TIMER2_IE_ETR_RE_EVENT_IE
//    <name> ETR_RE_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40078058) ETR_RE_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_IE ) </loc>
//      <o.2..2> ETR_RE_EVENT_IE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_IE_ETR_FE_EVENT_IE  ---------------------------
// SVD Line: 5764

//  <item> SFDITEM_FIELD__MDR_TIMER2_IE_ETR_FE_EVENT_IE
//    <name> ETR_FE_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40078058) ETR_FE_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_IE ) </loc>
//      <o.3..3> ETR_FE_EVENT_IE
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_IE_BRK_EVENT_IE  -----------------------------
// SVD Line: 5770

//  <item> SFDITEM_FIELD__MDR_TIMER2_IE_BRK_EVENT_IE
//    <name> BRK_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40078058) BRK_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_IE ) </loc>
//      <o.4..4> BRK_EVENT_IE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_IE_CCR_CAP_EVENT_IE  ---------------------------
// SVD Line: 5776

//  <item> SFDITEM_FIELD__MDR_TIMER2_IE_CCR_CAP_EVENT_IE
//    <name> CCR_CAP_EVENT_IE </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x40078058) CCR_CAP_EVENT_IE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_IE >> 5) & 0xF), ((MDR_TIMER2_IE = (MDR_TIMER2_IE & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_IE_CCR_REF_EVENT_IE  ---------------------------
// SVD Line: 5782

//  <item> SFDITEM_FIELD__MDR_TIMER2_IE_CCR_REF_EVENT_IE
//    <name> CCR_REF_EVENT_IE </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x40078058) CCR_REF_EVENT_IE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_IE >> 9) & 0xF), ((MDR_TIMER2_IE = (MDR_TIMER2_IE & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_IE_CCR1_CAP_EVENT_IE  --------------------------
// SVD Line: 5788

//  <item> SFDITEM_FIELD__MDR_TIMER2_IE_CCR1_CAP_EVENT_IE
//    <name> CCR1_CAP_EVENT_IE </name>
//    <rw> 
//    <i> [Bits 16..13] RW (@ 0x40078058) CCR1_CAP_EVENT_IE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_IE >> 13) & 0xF), ((MDR_TIMER2_IE = (MDR_TIMER2_IE & ~(0xFUL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_TIMER2_IE  ---------------------------------
// SVD Line: 5737

//  <rtree> SFDITEM_REG__MDR_TIMER2_IE
//    <name> IE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078058) Timer Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_IE >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_IE = (MDR_TIMER2_IE & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_IE_CNT_ZERO_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_IE_CNT_ARR_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_IE_ETR_RE_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_IE_ETR_FE_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_IE_BRK_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_IE_CCR_CAP_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_IE_CCR_REF_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_IE_CCR1_CAP_EVENT_IE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER2_DMA_RE  ----------------------------
// SVD Line: 5796

unsigned int MDR_TIMER2_DMA_RE __AT (0x4007805C);



// ---------------------  Field Item: MDR_TIMER2_DMA_RE_CNT_ZERO_EVENT_RE  ------------------------
// SVD Line: 5805

//  <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_CNT_ZERO_EVENT_RE
//    <name> CNT_ZERO_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4007805C) CNT_ZERO_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_DMA_RE ) </loc>
//      <o.0..0> CNT_ZERO_EVENT_RE
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER2_DMA_RE_CNT_ARR_EVENT_RE  -------------------------
// SVD Line: 5811

//  <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_CNT_ARR_EVENT_RE
//    <name> CNT_ARR_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4007805C) CNT_ARR_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_DMA_RE ) </loc>
//      <o.1..1> CNT_ARR_EVENT_RE
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_TIMER2_DMA_RE_ETR_RE_EVENT_RE  -------------------------
// SVD Line: 5817

//  <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_ETR_RE_EVENT_RE
//    <name> ETR_RE_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4007805C) ETR_RE_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_DMA_RE ) </loc>
//      <o.2..2> ETR_RE_EVENT_RE
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_TIMER2_DMA_RE_ETR_FE_EVENT_RE  -------------------------
// SVD Line: 5823

//  <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_ETR_FE_EVENT_RE
//    <name> ETR_FE_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4007805C) ETR_FE_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_DMA_RE ) </loc>
//      <o.3..3> ETR_FE_EVENT_RE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_DMA_RE_BRK_EVENT_RE  ---------------------------
// SVD Line: 5829

//  <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_BRK_EVENT_RE
//    <name> BRK_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4007805C) BRK_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_DMA_RE ) </loc>
//      <o.4..4> BRK_EVENT_RE
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER2_DMA_RE_CCR_CAP_EVENT_RE  -------------------------
// SVD Line: 5835

//  <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_CCR_CAP_EVENT_RE
//    <name> CCR_CAP_EVENT_RE </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x4007805C) CCR_CAP_EVENT_RE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_DMA_RE >> 5) & 0xF), ((MDR_TIMER2_DMA_RE = (MDR_TIMER2_DMA_RE & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER2_DMA_RE_CCR_REF_EVENT_RE  -------------------------
// SVD Line: 5841

//  <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_CCR_REF_EVENT_RE
//    <name> CCR_REF_EVENT_RE </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x4007805C) CCR_REF_EVENT_RE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_DMA_RE >> 9) & 0xF), ((MDR_TIMER2_DMA_RE = (MDR_TIMER2_DMA_RE & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER2_DMA_RE_CCR1_CAP_EVENT_RE  ------------------------
// SVD Line: 5847

//  <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_CCR1_CAP_EVENT_RE
//    <name> CCR1_CAP_EVENT_RE </name>
//    <rw> 
//    <i> [Bits 16..13] RW (@ 0x4007805C) CCR1_CAP_EVENT_RE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_DMA_RE >> 13) & 0xF), ((MDR_TIMER2_DMA_RE = (MDR_TIMER2_DMA_RE & ~(0xFUL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER2_DMA_RE  -------------------------------
// SVD Line: 5796

//  <rtree> SFDITEM_REG__MDR_TIMER2_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007805C) Timer DMA Request Enable Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_DMA_RE >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_DMA_RE = (MDR_TIMER2_DMA_RE & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_CNT_ZERO_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_CNT_ARR_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_ETR_RE_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_ETR_FE_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_BRK_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_CCR_CAP_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_CCR_REF_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_CCR1_CAP_EVENT_RE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER2_CH1_CNTRL2  --------------------------
// SVD Line: 5855

unsigned int MDR_TIMER2_CH1_CNTRL2 __AT (0x40078060);



// ------------------------  Field Item: MDR_TIMER2_CH1_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 5864

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40078060) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_CNTRL2 >> 0) & 0x3), ((MDR_TIMER2_CH1_CNTRL2 = (MDR_TIMER2_CH1_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH1_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 5870

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40078060) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH1_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH1_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 5876

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40078060) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH1_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH1_CNTRL2  -----------------------------
// SVD Line: 5855

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH1_CNTRL2
//    <name> CH1_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078060) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH1_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH1_CNTRL2 = (MDR_TIMER2_CH1_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER2_CH2_CNTRL2  --------------------------
// SVD Line: 5884

unsigned int MDR_TIMER2_CH2_CNTRL2 __AT (0x40078064);



// ------------------------  Field Item: MDR_TIMER2_CH2_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 5864

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40078064) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_CNTRL2 >> 0) & 0x3), ((MDR_TIMER2_CH2_CNTRL2 = (MDR_TIMER2_CH2_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH2_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 5870

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40078064) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH2_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH2_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 5876

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40078064) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH2_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH2_CNTRL2  -----------------------------
// SVD Line: 5884

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH2_CNTRL2
//    <name> CH2_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078064) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH2_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH2_CNTRL2 = (MDR_TIMER2_CH2_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER2_CH3_CNTRL2  --------------------------
// SVD Line: 5888

unsigned int MDR_TIMER2_CH3_CNTRL2 __AT (0x40078068);



// ------------------------  Field Item: MDR_TIMER2_CH3_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 5864

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40078068) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_CNTRL2 >> 0) & 0x3), ((MDR_TIMER2_CH3_CNTRL2 = (MDR_TIMER2_CH3_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH3_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 5870

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40078068) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH3_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH3_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 5876

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40078068) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH3_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH3_CNTRL2  -----------------------------
// SVD Line: 5888

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH3_CNTRL2
//    <name> CH3_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078068) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH3_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH3_CNTRL2 = (MDR_TIMER2_CH3_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER2_CH4_CNTRL2  --------------------------
// SVD Line: 5892

unsigned int MDR_TIMER2_CH4_CNTRL2 __AT (0x4007806C);



// ------------------------  Field Item: MDR_TIMER2_CH4_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 5864

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4007806C) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_CNTRL2 >> 0) & 0x3), ((MDR_TIMER2_CH4_CNTRL2 = (MDR_TIMER2_CH4_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH4_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 5870

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4007806C) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH4_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH4_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 5876

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4007806C) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH4_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH4_CNTRL2  -----------------------------
// SVD Line: 5892

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH4_CNTRL2
//    <name> CH4_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007806C) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH4_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH4_CNTRL2 = (MDR_TIMER2_CH4_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER2_CCR11  ----------------------------
// SVD Line: 5896

unsigned int MDR_TIMER2_CCR11 __AT (0x40078070);



// ----------------------------  Field Item: MDR_TIMER2_CCR11_CCR  --------------------------------
// SVD Line: 5905

//  <item> SFDITEM_FIELD__MDR_TIMER2_CCR11_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40078070) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER2_CCR11 >> 0) & 0xFFFF), ((MDR_TIMER2_CCR11 = (MDR_TIMER2_CCR11 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER2_CCR11  --------------------------------
// SVD Line: 5896

//  <rtree> SFDITEM_REG__MDR_TIMER2_CCR11
//    <name> CCR11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078070) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CCR11 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CCR11 = (MDR_TIMER2_CCR11 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CCR11_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER2_CCR21  ----------------------------
// SVD Line: 5913

unsigned int MDR_TIMER2_CCR21 __AT (0x40078074);



// ----------------------------  Field Item: MDR_TIMER2_CCR21_CCR  --------------------------------
// SVD Line: 5905

//  <item> SFDITEM_FIELD__MDR_TIMER2_CCR21_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40078074) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER2_CCR21 >> 0) & 0xFFFF), ((MDR_TIMER2_CCR21 = (MDR_TIMER2_CCR21 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER2_CCR21  --------------------------------
// SVD Line: 5913

//  <rtree> SFDITEM_REG__MDR_TIMER2_CCR21
//    <name> CCR21 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078074) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CCR21 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CCR21 = (MDR_TIMER2_CCR21 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CCR21_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER2_CCR31  ----------------------------
// SVD Line: 5917

unsigned int MDR_TIMER2_CCR31 __AT (0x40078078);



// ----------------------------  Field Item: MDR_TIMER2_CCR31_CCR  --------------------------------
// SVD Line: 5905

//  <item> SFDITEM_FIELD__MDR_TIMER2_CCR31_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40078078) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER2_CCR31 >> 0) & 0xFFFF), ((MDR_TIMER2_CCR31 = (MDR_TIMER2_CCR31 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER2_CCR31  --------------------------------
// SVD Line: 5917

//  <rtree> SFDITEM_REG__MDR_TIMER2_CCR31
//    <name> CCR31 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078078) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CCR31 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CCR31 = (MDR_TIMER2_CCR31 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CCR31_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER2_CCR41  ----------------------------
// SVD Line: 5921

unsigned int MDR_TIMER2_CCR41 __AT (0x4007807C);



// ----------------------------  Field Item: MDR_TIMER2_CCR41_CCR  --------------------------------
// SVD Line: 5905

//  <item> SFDITEM_FIELD__MDR_TIMER2_CCR41_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4007807C) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER2_CCR41 >> 0) & 0xFFFF), ((MDR_TIMER2_CCR41 = (MDR_TIMER2_CCR41 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER2_CCR41  --------------------------------
// SVD Line: 5921

//  <rtree> SFDITEM_REG__MDR_TIMER2_CCR41
//    <name> CCR41 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007807C) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CCR41 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CCR41 = (MDR_TIMER2_CCR41 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CCR41_CCR </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_TIMER2  ----------------------------------
// SVD Line: 5927

//  <view> MDR_TIMER2
//    <name> MDR_TIMER2 </name>
//    <item> SFDITEM_REG__MDR_TIMER2_CNT </item>
//    <item> SFDITEM_REG__MDR_TIMER2_PSG </item>
//    <item> SFDITEM_REG__MDR_TIMER2_ARR </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CCR1 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CCR2 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CCR3 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CCR4 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH1_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH2_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH3_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH4_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH1_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH2_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH3_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH4_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH1_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH2_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH3_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH4_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER2_BRKETR_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER2_STATUS </item>
//    <item> SFDITEM_REG__MDR_TIMER2_IE </item>
//    <item> SFDITEM_REG__MDR_TIMER2_DMA_RE </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH1_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH2_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH3_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH4_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CCR11 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CCR21 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CCR31 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CCR41 </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_TIMER3_CNT  -----------------------------
// SVD Line: 5333

unsigned int MDR_TIMER3_CNT __AT (0x40080000);



// -----------------------------  Field Item: MDR_TIMER3_CNT_CNT  ---------------------------------
// SVD Line: 5342

//  <item> SFDITEM_FIELD__MDR_TIMER3_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40080000) CNT </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER3_CNT >> 0) & 0xFFFF), ((MDR_TIMER3_CNT = (MDR_TIMER3_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER3_CNT  ---------------------------------
// SVD Line: 5333

//  <rtree> SFDITEM_REG__MDR_TIMER3_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080000) Timer Counter Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CNT >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CNT = (MDR_TIMER3_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CNT_CNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_TIMER3_PSG  -----------------------------
// SVD Line: 5350

unsigned int MDR_TIMER3_PSG __AT (0x40080004);



// -----------------------------  Field Item: MDR_TIMER3_PSG_PSG  ---------------------------------
// SVD Line: 5359

//  <item> SFDITEM_FIELD__MDR_TIMER3_PSG_PSG
//    <name> PSG </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40080004) PSG </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER3_PSG >> 0) & 0xFFFF), ((MDR_TIMER3_PSG = (MDR_TIMER3_PSG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER3_PSG  ---------------------------------
// SVD Line: 5350

//  <rtree> SFDITEM_REG__MDR_TIMER3_PSG
//    <name> PSG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080004) Timer Clock Prescaler Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_PSG >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_PSG = (MDR_TIMER3_PSG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_PSG_PSG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_TIMER3_ARR  -----------------------------
// SVD Line: 5367

unsigned int MDR_TIMER3_ARR __AT (0x40080008);



// -----------------------------  Field Item: MDR_TIMER3_ARR_ARR  ---------------------------------
// SVD Line: 5376

//  <item> SFDITEM_FIELD__MDR_TIMER3_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40080008) ARR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER3_ARR >> 0) & 0xFFFF), ((MDR_TIMER3_ARR = (MDR_TIMER3_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER3_ARR  ---------------------------------
// SVD Line: 5367

//  <rtree> SFDITEM_REG__MDR_TIMER3_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080008) Timer Auto-Reload Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_ARR >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_ARR = (MDR_TIMER3_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_ARR_ARR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER3_CNTRL  ----------------------------
// SVD Line: 5384

unsigned int MDR_TIMER3_CNTRL __AT (0x4008000C);



// ---------------------------  Field Item: MDR_TIMER3_CNTRL_CNT_EN  ------------------------------
// SVD Line: 5393

//  <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_CNT_EN
//    <name> CNT_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4008000C) CNT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CNTRL ) </loc>
//      <o.0..0> CNT_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CNTRL_ARRB_EN  ------------------------------
// SVD Line: 5399

//  <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_ARRB_EN
//    <name> ARRB_EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4008000C) ARRB_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CNTRL ) </loc>
//      <o.1..1> ARRB_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CNTRL_WR_CMPL  ------------------------------
// SVD Line: 5405

//  <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4008000C) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CNTRL ) </loc>
//      <o.2..2> WR_CMPL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_TIMER3_CNTRL_DIR  --------------------------------
// SVD Line: 5411

//  <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4008000C) DIR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CNTRL ) </loc>
//      <o.3..3> DIR
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_TIMER3_CNTRL_FDTS  -------------------------------
// SVD Line: 5417

//  <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_FDTS
//    <name> FDTS </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4008000C) FDTS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CNTRL >> 4) & 0x3), ((MDR_TIMER3_CNTRL = (MDR_TIMER3_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CNTRL_CNT_MODE  -----------------------------
// SVD Line: 5423

//  <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_CNT_MODE
//    <name> CNT_MODE </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4008000C) CNT_MODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CNTRL >> 6) & 0x3), ((MDR_TIMER3_CNTRL = (MDR_TIMER3_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CNTRL_EVENT_SEL  -----------------------------
// SVD Line: 5429

//  <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_EVENT_SEL
//    <name> EVENT_SEL </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4008000C) EVENT_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CNTRL >> 8) & 0xF), ((MDR_TIMER3_CNTRL = (MDR_TIMER3_CNTRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER3_CNTRL  --------------------------------
// SVD Line: 5384

//  <rtree> SFDITEM_REG__MDR_TIMER3_CNTRL
//    <name> CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008000C) Timer Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CNTRL = (MDR_TIMER3_CNTRL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_CNT_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_ARRB_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_DIR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_FDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_CNT_MODE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_EVENT_SEL </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER3_CCR1  -----------------------------
// SVD Line: 5437

unsigned int MDR_TIMER3_CCR1 __AT (0x40080010);



// -----------------------------  Field Item: MDR_TIMER3_CCR1_CCR  --------------------------------
// SVD Line: 5446

//  <item> SFDITEM_FIELD__MDR_TIMER3_CCR1_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40080010) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER3_CCR1 >> 0) & 0xFFFF), ((MDR_TIMER3_CCR1 = (MDR_TIMER3_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER3_CCR1  --------------------------------
// SVD Line: 5437

//  <rtree> SFDITEM_REG__MDR_TIMER3_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080010) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CCR1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CCR1 = (MDR_TIMER3_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CCR1_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER3_CCR2  -----------------------------
// SVD Line: 5454

unsigned int MDR_TIMER3_CCR2 __AT (0x40080014);



// -----------------------------  Field Item: MDR_TIMER3_CCR2_CCR  --------------------------------
// SVD Line: 5446

//  <item> SFDITEM_FIELD__MDR_TIMER3_CCR2_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40080014) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER3_CCR2 >> 0) & 0xFFFF), ((MDR_TIMER3_CCR2 = (MDR_TIMER3_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER3_CCR2  --------------------------------
// SVD Line: 5454

//  <rtree> SFDITEM_REG__MDR_TIMER3_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080014) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CCR2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CCR2 = (MDR_TIMER3_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CCR2_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER3_CCR3  -----------------------------
// SVD Line: 5458

unsigned int MDR_TIMER3_CCR3 __AT (0x40080018);



// -----------------------------  Field Item: MDR_TIMER3_CCR3_CCR  --------------------------------
// SVD Line: 5446

//  <item> SFDITEM_FIELD__MDR_TIMER3_CCR3_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40080018) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER3_CCR3 >> 0) & 0xFFFF), ((MDR_TIMER3_CCR3 = (MDR_TIMER3_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER3_CCR3  --------------------------------
// SVD Line: 5458

//  <rtree> SFDITEM_REG__MDR_TIMER3_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080018) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CCR3 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CCR3 = (MDR_TIMER3_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CCR3_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER3_CCR4  -----------------------------
// SVD Line: 5462

unsigned int MDR_TIMER3_CCR4 __AT (0x4008001C);



// -----------------------------  Field Item: MDR_TIMER3_CCR4_CCR  --------------------------------
// SVD Line: 5446

//  <item> SFDITEM_FIELD__MDR_TIMER3_CCR4_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4008001C) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER3_CCR4 >> 0) & 0xFFFF), ((MDR_TIMER3_CCR4 = (MDR_TIMER3_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER3_CCR4  --------------------------------
// SVD Line: 5462

//  <rtree> SFDITEM_REG__MDR_TIMER3_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008001C) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CCR4 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CCR4 = (MDR_TIMER3_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CCR4_CCR </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER3_CH1_CNTRL  --------------------------
// SVD Line: 5466

unsigned int MDR_TIMER3_CH1_CNTRL __AT (0x40080020);



// -------------------------  Field Item: MDR_TIMER3_CH1_CNTRL_CHFLTR  ----------------------------
// SVD Line: 5475

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40080020) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_CNTRL >> 0) & 0xF), ((MDR_TIMER3_CH1_CNTRL = (MDR_TIMER3_CH1_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH1_CNTRL_CHSEL  -----------------------------
// SVD Line: 5481

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40080020) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_CNTRL >> 4) & 0x3), ((MDR_TIMER3_CH1_CNTRL = (MDR_TIMER3_CH1_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH1_CNTRL_CHPSC  -----------------------------
// SVD Line: 5487

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40080020) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_CNTRL >> 6) & 0x3), ((MDR_TIMER3_CH1_CNTRL = (MDR_TIMER3_CH1_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH1_CNTRL_OCCE  -----------------------------
// SVD Line: 5493

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40080020) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH1_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH1_CNTRL_OCCM  -----------------------------
// SVD Line: 5499

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40080020) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_CNTRL >> 9) & 0x7), ((MDR_TIMER3_CH1_CNTRL = (MDR_TIMER3_CH1_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH1_CNTRL_BRKEN  -----------------------------
// SVD Line: 5505

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40080020) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH1_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH1_CNTRL_ETREN  -----------------------------
// SVD Line: 5511

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40080020) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH1_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH1_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 5517

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40080020) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH1_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH1_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 5523

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40080020) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH1_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH1_CNTRL  ------------------------------
// SVD Line: 5466

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH1_CNTRL
//    <name> CH1_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080020) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH1_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH1_CNTRL = (MDR_TIMER3_CH1_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER3_CH2_CNTRL  --------------------------
// SVD Line: 5531

unsigned int MDR_TIMER3_CH2_CNTRL __AT (0x40080024);



// -------------------------  Field Item: MDR_TIMER3_CH2_CNTRL_CHFLTR  ----------------------------
// SVD Line: 5475

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40080024) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_CNTRL >> 0) & 0xF), ((MDR_TIMER3_CH2_CNTRL = (MDR_TIMER3_CH2_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH2_CNTRL_CHSEL  -----------------------------
// SVD Line: 5481

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40080024) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_CNTRL >> 4) & 0x3), ((MDR_TIMER3_CH2_CNTRL = (MDR_TIMER3_CH2_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH2_CNTRL_CHPSC  -----------------------------
// SVD Line: 5487

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40080024) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_CNTRL >> 6) & 0x3), ((MDR_TIMER3_CH2_CNTRL = (MDR_TIMER3_CH2_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH2_CNTRL_OCCE  -----------------------------
// SVD Line: 5493

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40080024) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH2_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH2_CNTRL_OCCM  -----------------------------
// SVD Line: 5499

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40080024) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_CNTRL >> 9) & 0x7), ((MDR_TIMER3_CH2_CNTRL = (MDR_TIMER3_CH2_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH2_CNTRL_BRKEN  -----------------------------
// SVD Line: 5505

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40080024) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH2_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH2_CNTRL_ETREN  -----------------------------
// SVD Line: 5511

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40080024) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH2_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH2_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 5517

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40080024) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH2_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH2_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 5523

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40080024) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH2_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH2_CNTRL  ------------------------------
// SVD Line: 5531

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH2_CNTRL
//    <name> CH2_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080024) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH2_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH2_CNTRL = (MDR_TIMER3_CH2_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER3_CH3_CNTRL  --------------------------
// SVD Line: 5535

unsigned int MDR_TIMER3_CH3_CNTRL __AT (0x40080028);



// -------------------------  Field Item: MDR_TIMER3_CH3_CNTRL_CHFLTR  ----------------------------
// SVD Line: 5475

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40080028) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_CNTRL >> 0) & 0xF), ((MDR_TIMER3_CH3_CNTRL = (MDR_TIMER3_CH3_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH3_CNTRL_CHSEL  -----------------------------
// SVD Line: 5481

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40080028) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_CNTRL >> 4) & 0x3), ((MDR_TIMER3_CH3_CNTRL = (MDR_TIMER3_CH3_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH3_CNTRL_CHPSC  -----------------------------
// SVD Line: 5487

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40080028) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_CNTRL >> 6) & 0x3), ((MDR_TIMER3_CH3_CNTRL = (MDR_TIMER3_CH3_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH3_CNTRL_OCCE  -----------------------------
// SVD Line: 5493

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40080028) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH3_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH3_CNTRL_OCCM  -----------------------------
// SVD Line: 5499

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40080028) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_CNTRL >> 9) & 0x7), ((MDR_TIMER3_CH3_CNTRL = (MDR_TIMER3_CH3_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH3_CNTRL_BRKEN  -----------------------------
// SVD Line: 5505

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40080028) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH3_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH3_CNTRL_ETREN  -----------------------------
// SVD Line: 5511

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40080028) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH3_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH3_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 5517

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40080028) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH3_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH3_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 5523

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40080028) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH3_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH3_CNTRL  ------------------------------
// SVD Line: 5535

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH3_CNTRL
//    <name> CH3_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080028) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH3_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH3_CNTRL = (MDR_TIMER3_CH3_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER3_CH4_CNTRL  --------------------------
// SVD Line: 5539

unsigned int MDR_TIMER3_CH4_CNTRL __AT (0x4008002C);



// -------------------------  Field Item: MDR_TIMER3_CH4_CNTRL_CHFLTR  ----------------------------
// SVD Line: 5475

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4008002C) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_CNTRL >> 0) & 0xF), ((MDR_TIMER3_CH4_CNTRL = (MDR_TIMER3_CH4_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH4_CNTRL_CHSEL  -----------------------------
// SVD Line: 5481

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4008002C) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_CNTRL >> 4) & 0x3), ((MDR_TIMER3_CH4_CNTRL = (MDR_TIMER3_CH4_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH4_CNTRL_CHPSC  -----------------------------
// SVD Line: 5487

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4008002C) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_CNTRL >> 6) & 0x3), ((MDR_TIMER3_CH4_CNTRL = (MDR_TIMER3_CH4_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH4_CNTRL_OCCE  -----------------------------
// SVD Line: 5493

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4008002C) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH4_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH4_CNTRL_OCCM  -----------------------------
// SVD Line: 5499

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x4008002C) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_CNTRL >> 9) & 0x7), ((MDR_TIMER3_CH4_CNTRL = (MDR_TIMER3_CH4_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH4_CNTRL_BRKEN  -----------------------------
// SVD Line: 5505

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4008002C) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH4_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH4_CNTRL_ETREN  -----------------------------
// SVD Line: 5511

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4008002C) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH4_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH4_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 5517

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4008002C) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH4_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH4_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 5523

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4008002C) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH4_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH4_CNTRL  ------------------------------
// SVD Line: 5539

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH4_CNTRL
//    <name> CH4_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008002C) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH4_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH4_CNTRL = (MDR_TIMER3_CH4_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER3_CH1_CNTRL1  --------------------------
// SVD Line: 5543

unsigned int MDR_TIMER3_CH1_CNTRL1 __AT (0x40080030);



// -------------------------  Field Item: MDR_TIMER3_CH1_CNTRL1_SELOE  ----------------------------
// SVD Line: 5552

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40080030) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_CNTRL1 >> 0) & 0x3), ((MDR_TIMER3_CH1_CNTRL1 = (MDR_TIMER3_CH1_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH1_CNTRL1_SELO  -----------------------------
// SVD Line: 5558

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40080030) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_CNTRL1 >> 2) & 0x3), ((MDR_TIMER3_CH1_CNTRL1 = (MDR_TIMER3_CH1_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH1_CNTRL1_INV  -----------------------------
// SVD Line: 5564

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40080030) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH1_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH1_CNTRL1_NSELOE  ----------------------------
// SVD Line: 5570

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40080030) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_CNTRL1 >> 8) & 0x3), ((MDR_TIMER3_CH1_CNTRL1 = (MDR_TIMER3_CH1_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH1_CNTRL1_NSELO  ----------------------------
// SVD Line: 5576

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40080030) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_CNTRL1 >> 10) & 0x3), ((MDR_TIMER3_CH1_CNTRL1 = (MDR_TIMER3_CH1_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH1_CNTRL1_NINV  -----------------------------
// SVD Line: 5582

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40080030) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH1_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH1_CNTRL1  -----------------------------
// SVD Line: 5543

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH1_CNTRL1
//    <name> CH1_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080030) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH1_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH1_CNTRL1 = (MDR_TIMER3_CH1_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_NINV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER3_CH2_CNTRL1  --------------------------
// SVD Line: 5590

unsigned int MDR_TIMER3_CH2_CNTRL1 __AT (0x40080034);



// -------------------------  Field Item: MDR_TIMER3_CH2_CNTRL1_SELOE  ----------------------------
// SVD Line: 5552

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40080034) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_CNTRL1 >> 0) & 0x3), ((MDR_TIMER3_CH2_CNTRL1 = (MDR_TIMER3_CH2_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH2_CNTRL1_SELO  -----------------------------
// SVD Line: 5558

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40080034) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_CNTRL1 >> 2) & 0x3), ((MDR_TIMER3_CH2_CNTRL1 = (MDR_TIMER3_CH2_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH2_CNTRL1_INV  -----------------------------
// SVD Line: 5564

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40080034) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH2_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH2_CNTRL1_NSELOE  ----------------------------
// SVD Line: 5570

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40080034) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_CNTRL1 >> 8) & 0x3), ((MDR_TIMER3_CH2_CNTRL1 = (MDR_TIMER3_CH2_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH2_CNTRL1_NSELO  ----------------------------
// SVD Line: 5576

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40080034) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_CNTRL1 >> 10) & 0x3), ((MDR_TIMER3_CH2_CNTRL1 = (MDR_TIMER3_CH2_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH2_CNTRL1_NINV  -----------------------------
// SVD Line: 5582

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40080034) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH2_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH2_CNTRL1  -----------------------------
// SVD Line: 5590

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH2_CNTRL1
//    <name> CH2_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080034) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH2_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH2_CNTRL1 = (MDR_TIMER3_CH2_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_NINV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER3_CH3_CNTRL1  --------------------------
// SVD Line: 5594

unsigned int MDR_TIMER3_CH3_CNTRL1 __AT (0x40080038);



// -------------------------  Field Item: MDR_TIMER3_CH3_CNTRL1_SELOE  ----------------------------
// SVD Line: 5552

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40080038) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_CNTRL1 >> 0) & 0x3), ((MDR_TIMER3_CH3_CNTRL1 = (MDR_TIMER3_CH3_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH3_CNTRL1_SELO  -----------------------------
// SVD Line: 5558

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40080038) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_CNTRL1 >> 2) & 0x3), ((MDR_TIMER3_CH3_CNTRL1 = (MDR_TIMER3_CH3_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH3_CNTRL1_INV  -----------------------------
// SVD Line: 5564

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40080038) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH3_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH3_CNTRL1_NSELOE  ----------------------------
// SVD Line: 5570

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40080038) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_CNTRL1 >> 8) & 0x3), ((MDR_TIMER3_CH3_CNTRL1 = (MDR_TIMER3_CH3_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH3_CNTRL1_NSELO  ----------------------------
// SVD Line: 5576

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40080038) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_CNTRL1 >> 10) & 0x3), ((MDR_TIMER3_CH3_CNTRL1 = (MDR_TIMER3_CH3_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH3_CNTRL1_NINV  -----------------------------
// SVD Line: 5582

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40080038) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH3_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH3_CNTRL1  -----------------------------
// SVD Line: 5594

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH3_CNTRL1
//    <name> CH3_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080038) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH3_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH3_CNTRL1 = (MDR_TIMER3_CH3_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_NINV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER3_CH4_CNTRL1  --------------------------
// SVD Line: 5598

unsigned int MDR_TIMER3_CH4_CNTRL1 __AT (0x4008003C);



// -------------------------  Field Item: MDR_TIMER3_CH4_CNTRL1_SELOE  ----------------------------
// SVD Line: 5552

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4008003C) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_CNTRL1 >> 0) & 0x3), ((MDR_TIMER3_CH4_CNTRL1 = (MDR_TIMER3_CH4_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH4_CNTRL1_SELO  -----------------------------
// SVD Line: 5558

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4008003C) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_CNTRL1 >> 2) & 0x3), ((MDR_TIMER3_CH4_CNTRL1 = (MDR_TIMER3_CH4_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH4_CNTRL1_INV  -----------------------------
// SVD Line: 5564

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4008003C) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH4_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH4_CNTRL1_NSELOE  ----------------------------
// SVD Line: 5570

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4008003C) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_CNTRL1 >> 8) & 0x3), ((MDR_TIMER3_CH4_CNTRL1 = (MDR_TIMER3_CH4_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH4_CNTRL1_NSELO  ----------------------------
// SVD Line: 5576

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4008003C) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_CNTRL1 >> 10) & 0x3), ((MDR_TIMER3_CH4_CNTRL1 = (MDR_TIMER3_CH4_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH4_CNTRL1_NINV  -----------------------------
// SVD Line: 5582

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4008003C) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH4_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH4_CNTRL1  -----------------------------
// SVD Line: 5598

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH4_CNTRL1
//    <name> CH4_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008003C) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH4_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH4_CNTRL1 = (MDR_TIMER3_CH4_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_NINV </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER3_CH1_DTG  ---------------------------
// SVD Line: 5602

unsigned int MDR_TIMER3_CH1_DTG __AT (0x40080040);



// ---------------------------  Field Item: MDR_TIMER3_CH1_DTG_DTGx  ------------------------------
// SVD Line: 5611

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40080040) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_DTG >> 0) & 0xF), ((MDR_TIMER3_CH1_DTG = (MDR_TIMER3_CH1_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER3_CH1_DTG_EDTS  ------------------------------
// SVD Line: 5617

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40080040) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH1_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER3_CH1_DTG_DTG  -------------------------------
// SVD Line: 5623

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40080040) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_DTG >> 8) & 0xFF), ((MDR_TIMER3_CH1_DTG = (MDR_TIMER3_CH1_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER3_CH1_DTG  -------------------------------
// SVD Line: 5602

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH1_DTG
//    <name> CH1_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080040) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH1_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH1_DTG = (MDR_TIMER3_CH1_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_DTG_DTG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER3_CH2_DTG  ---------------------------
// SVD Line: 5631

unsigned int MDR_TIMER3_CH2_DTG __AT (0x40080044);



// ---------------------------  Field Item: MDR_TIMER3_CH2_DTG_DTGx  ------------------------------
// SVD Line: 5611

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40080044) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_DTG >> 0) & 0xF), ((MDR_TIMER3_CH2_DTG = (MDR_TIMER3_CH2_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER3_CH2_DTG_EDTS  ------------------------------
// SVD Line: 5617

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40080044) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH2_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER3_CH2_DTG_DTG  -------------------------------
// SVD Line: 5623

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40080044) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_DTG >> 8) & 0xFF), ((MDR_TIMER3_CH2_DTG = (MDR_TIMER3_CH2_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER3_CH2_DTG  -------------------------------
// SVD Line: 5631

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH2_DTG
//    <name> CH2_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080044) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH2_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH2_DTG = (MDR_TIMER3_CH2_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_DTG_DTG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER3_CH3_DTG  ---------------------------
// SVD Line: 5635

unsigned int MDR_TIMER3_CH3_DTG __AT (0x40080048);



// ---------------------------  Field Item: MDR_TIMER3_CH3_DTG_DTGx  ------------------------------
// SVD Line: 5611

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40080048) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_DTG >> 0) & 0xF), ((MDR_TIMER3_CH3_DTG = (MDR_TIMER3_CH3_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER3_CH3_DTG_EDTS  ------------------------------
// SVD Line: 5617

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40080048) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH3_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER3_CH3_DTG_DTG  -------------------------------
// SVD Line: 5623

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40080048) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_DTG >> 8) & 0xFF), ((MDR_TIMER3_CH3_DTG = (MDR_TIMER3_CH3_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER3_CH3_DTG  -------------------------------
// SVD Line: 5635

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH3_DTG
//    <name> CH3_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080048) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH3_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH3_DTG = (MDR_TIMER3_CH3_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_DTG_DTG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER3_CH4_DTG  ---------------------------
// SVD Line: 5639

unsigned int MDR_TIMER3_CH4_DTG __AT (0x4008004C);



// ---------------------------  Field Item: MDR_TIMER3_CH4_DTG_DTGx  ------------------------------
// SVD Line: 5611

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4008004C) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_DTG >> 0) & 0xF), ((MDR_TIMER3_CH4_DTG = (MDR_TIMER3_CH4_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER3_CH4_DTG_EDTS  ------------------------------
// SVD Line: 5617

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4008004C) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH4_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER3_CH4_DTG_DTG  -------------------------------
// SVD Line: 5623

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4008004C) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_DTG >> 8) & 0xFF), ((MDR_TIMER3_CH4_DTG = (MDR_TIMER3_CH4_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER3_CH4_DTG  -------------------------------
// SVD Line: 5639

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH4_DTG
//    <name> CH4_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008004C) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH4_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH4_DTG = (MDR_TIMER3_CH4_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_DTG_DTG </item>
//  </rtree>
//  


// ---------------------  Register Item Address: MDR_TIMER3_BRKETR_CNTRL  -------------------------
// SVD Line: 5643

unsigned int MDR_TIMER3_BRKETR_CNTRL __AT (0x40080050);



// -----------------------  Field Item: MDR_TIMER3_BRKETR_CNTRL_BRK_INV  --------------------------
// SVD Line: 5652

//  <item> SFDITEM_FIELD__MDR_TIMER3_BRKETR_CNTRL_BRK_INV
//    <name> BRK_INV </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40080050) BRK_INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_BRKETR_CNTRL ) </loc>
//      <o.0..0> BRK_INV
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_BRKETR_CNTRL_ETR_INV  --------------------------
// SVD Line: 5658

//  <item> SFDITEM_FIELD__MDR_TIMER3_BRKETR_CNTRL_ETR_INV
//    <name> ETR_INV </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40080050) ETR_INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_BRKETR_CNTRL ) </loc>
//      <o.1..1> ETR_INV
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_BRKETR_CNTRL_ETR_PSC  --------------------------
// SVD Line: 5664

//  <item> SFDITEM_FIELD__MDR_TIMER3_BRKETR_CNTRL_ETR_PSC
//    <name> ETR_PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40080050) ETR_PSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_BRKETR_CNTRL >> 2) & 0x3), ((MDR_TIMER3_BRKETR_CNTRL = (MDR_TIMER3_BRKETR_CNTRL & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER3_BRKETR_CNTRL_ETR_FILTER  -------------------------
// SVD Line: 5670

//  <item> SFDITEM_FIELD__MDR_TIMER3_BRKETR_CNTRL_ETR_FILTER
//    <name> ETR_FILTER </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40080050) ETR_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_BRKETR_CNTRL >> 4) & 0xF), ((MDR_TIMER3_BRKETR_CNTRL = (MDR_TIMER3_BRKETR_CNTRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_TIMER3_BRKETR_CNTRL  ----------------------------
// SVD Line: 5643

//  <rtree> SFDITEM_REG__MDR_TIMER3_BRKETR_CNTRL
//    <name> BRKETR_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080050) Timer BRK/ETR Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_BRKETR_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_BRKETR_CNTRL = (MDR_TIMER3_BRKETR_CNTRL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_BRKETR_CNTRL_BRK_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_BRKETR_CNTRL_ETR_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_BRKETR_CNTRL_ETR_PSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_BRKETR_CNTRL_ETR_FILTER </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER3_STATUS  ----------------------------
// SVD Line: 5678

unsigned int MDR_TIMER3_STATUS __AT (0x40080054);



// ----------------------  Field Item: MDR_TIMER3_STATUS_CNT_ZERO_EVENT  --------------------------
// SVD Line: 5687

//  <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_CNT_ZERO_EVENT
//    <name> CNT_ZERO_EVENT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40080054) CNT_ZERO_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_STATUS ) </loc>
//      <o.0..0> CNT_ZERO_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_STATUS_CNT_ARR_EVENT  --------------------------
// SVD Line: 5693

//  <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_CNT_ARR_EVENT
//    <name> CNT_ARR_EVENT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40080054) CNT_ARR_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_STATUS ) </loc>
//      <o.1..1> CNT_ARR_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_STATUS_ETR_RE_EVENT  ---------------------------
// SVD Line: 5699

//  <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_ETR_RE_EVENT
//    <name> ETR_RE_EVENT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40080054) ETR_RE_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_STATUS ) </loc>
//      <o.2..2> ETR_RE_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_STATUS_ETR_FE_EVENT  ---------------------------
// SVD Line: 5705

//  <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_ETR_FE_EVENT
//    <name> ETR_FE_EVENT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40080054) ETR_FE_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_STATUS ) </loc>
//      <o.3..3> ETR_FE_EVENT
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_STATUS_BRK_EVENT  ----------------------------
// SVD Line: 5711

//  <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_BRK_EVENT
//    <name> BRK_EVENT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40080054) BRK_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_STATUS ) </loc>
//      <o.4..4> BRK_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_STATUS_CCR_CAP_EVENT  --------------------------
// SVD Line: 5717

//  <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_CCR_CAP_EVENT
//    <name> CCR_CAP_EVENT </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x40080054) CCR_CAP_EVENT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_STATUS >> 5) & 0xF), ((MDR_TIMER3_STATUS = (MDR_TIMER3_STATUS & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_STATUS_CCR_REF_EVENT  --------------------------
// SVD Line: 5723

//  <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_CCR_REF_EVENT
//    <name> CCR_REF_EVENT </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x40080054) CCR_REF_EVENT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_STATUS >> 9) & 0xF), ((MDR_TIMER3_STATUS = (MDR_TIMER3_STATUS & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_TIMER3_STATUS_CCR1_CAP_EVENT  --------------------------
// SVD Line: 5729

//  <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_CCR1_CAP_EVENT
//    <name> CCR1_CAP_EVENT </name>
//    <rw> 
//    <i> [Bits 16..13] RW (@ 0x40080054) CCR1_CAP_EVENT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_STATUS >> 13) & 0xF), ((MDR_TIMER3_STATUS = (MDR_TIMER3_STATUS & ~(0xFUL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER3_STATUS  -------------------------------
// SVD Line: 5678

//  <rtree> SFDITEM_REG__MDR_TIMER3_STATUS
//    <name> STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080054) Timer Status Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_STATUS >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_STATUS = (MDR_TIMER3_STATUS & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_CNT_ZERO_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_CNT_ARR_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_ETR_RE_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_ETR_FE_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_BRK_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_CCR_CAP_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_CCR_REF_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_CCR1_CAP_EVENT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_TIMER3_IE  ------------------------------
// SVD Line: 5737

unsigned int MDR_TIMER3_IE __AT (0x40080058);



// -----------------------  Field Item: MDR_TIMER3_IE_CNT_ZERO_EVENT_IE  --------------------------
// SVD Line: 5746

//  <item> SFDITEM_FIELD__MDR_TIMER3_IE_CNT_ZERO_EVENT_IE
//    <name> CNT_ZERO_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40080058) CNT_ZERO_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_IE ) </loc>
//      <o.0..0> CNT_ZERO_EVENT_IE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_IE_CNT_ARR_EVENT_IE  ---------------------------
// SVD Line: 5752

//  <item> SFDITEM_FIELD__MDR_TIMER3_IE_CNT_ARR_EVENT_IE
//    <name> CNT_ARR_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40080058) CNT_ARR_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_IE ) </loc>
//      <o.1..1> CNT_ARR_EVENT_IE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_IE_ETR_RE_EVENT_IE  ---------------------------
// SVD Line: 5758

//  <item> SFDITEM_FIELD__MDR_TIMER3_IE_ETR_RE_EVENT_IE
//    <name> ETR_RE_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40080058) ETR_RE_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_IE ) </loc>
//      <o.2..2> ETR_RE_EVENT_IE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_IE_ETR_FE_EVENT_IE  ---------------------------
// SVD Line: 5764

//  <item> SFDITEM_FIELD__MDR_TIMER3_IE_ETR_FE_EVENT_IE
//    <name> ETR_FE_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40080058) ETR_FE_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_IE ) </loc>
//      <o.3..3> ETR_FE_EVENT_IE
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_IE_BRK_EVENT_IE  -----------------------------
// SVD Line: 5770

//  <item> SFDITEM_FIELD__MDR_TIMER3_IE_BRK_EVENT_IE
//    <name> BRK_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40080058) BRK_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_IE ) </loc>
//      <o.4..4> BRK_EVENT_IE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_IE_CCR_CAP_EVENT_IE  ---------------------------
// SVD Line: 5776

//  <item> SFDITEM_FIELD__MDR_TIMER3_IE_CCR_CAP_EVENT_IE
//    <name> CCR_CAP_EVENT_IE </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x40080058) CCR_CAP_EVENT_IE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_IE >> 5) & 0xF), ((MDR_TIMER3_IE = (MDR_TIMER3_IE & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_IE_CCR_REF_EVENT_IE  ---------------------------
// SVD Line: 5782

//  <item> SFDITEM_FIELD__MDR_TIMER3_IE_CCR_REF_EVENT_IE
//    <name> CCR_REF_EVENT_IE </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x40080058) CCR_REF_EVENT_IE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_IE >> 9) & 0xF), ((MDR_TIMER3_IE = (MDR_TIMER3_IE & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_IE_CCR1_CAP_EVENT_IE  --------------------------
// SVD Line: 5788

//  <item> SFDITEM_FIELD__MDR_TIMER3_IE_CCR1_CAP_EVENT_IE
//    <name> CCR1_CAP_EVENT_IE </name>
//    <rw> 
//    <i> [Bits 16..13] RW (@ 0x40080058) CCR1_CAP_EVENT_IE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_IE >> 13) & 0xF), ((MDR_TIMER3_IE = (MDR_TIMER3_IE & ~(0xFUL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_TIMER3_IE  ---------------------------------
// SVD Line: 5737

//  <rtree> SFDITEM_REG__MDR_TIMER3_IE
//    <name> IE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080058) Timer Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_IE >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_IE = (MDR_TIMER3_IE & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_IE_CNT_ZERO_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_IE_CNT_ARR_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_IE_ETR_RE_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_IE_ETR_FE_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_IE_BRK_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_IE_CCR_CAP_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_IE_CCR_REF_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_IE_CCR1_CAP_EVENT_IE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER3_DMA_RE  ----------------------------
// SVD Line: 5796

unsigned int MDR_TIMER3_DMA_RE __AT (0x4008005C);



// ---------------------  Field Item: MDR_TIMER3_DMA_RE_CNT_ZERO_EVENT_RE  ------------------------
// SVD Line: 5805

//  <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_CNT_ZERO_EVENT_RE
//    <name> CNT_ZERO_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4008005C) CNT_ZERO_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_DMA_RE ) </loc>
//      <o.0..0> CNT_ZERO_EVENT_RE
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER3_DMA_RE_CNT_ARR_EVENT_RE  -------------------------
// SVD Line: 5811

//  <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_CNT_ARR_EVENT_RE
//    <name> CNT_ARR_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4008005C) CNT_ARR_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_DMA_RE ) </loc>
//      <o.1..1> CNT_ARR_EVENT_RE
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_TIMER3_DMA_RE_ETR_RE_EVENT_RE  -------------------------
// SVD Line: 5817

//  <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_ETR_RE_EVENT_RE
//    <name> ETR_RE_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4008005C) ETR_RE_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_DMA_RE ) </loc>
//      <o.2..2> ETR_RE_EVENT_RE
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_TIMER3_DMA_RE_ETR_FE_EVENT_RE  -------------------------
// SVD Line: 5823

//  <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_ETR_FE_EVENT_RE
//    <name> ETR_FE_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4008005C) ETR_FE_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_DMA_RE ) </loc>
//      <o.3..3> ETR_FE_EVENT_RE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_DMA_RE_BRK_EVENT_RE  ---------------------------
// SVD Line: 5829

//  <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_BRK_EVENT_RE
//    <name> BRK_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4008005C) BRK_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_DMA_RE ) </loc>
//      <o.4..4> BRK_EVENT_RE
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER3_DMA_RE_CCR_CAP_EVENT_RE  -------------------------
// SVD Line: 5835

//  <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_CCR_CAP_EVENT_RE
//    <name> CCR_CAP_EVENT_RE </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x4008005C) CCR_CAP_EVENT_RE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_DMA_RE >> 5) & 0xF), ((MDR_TIMER3_DMA_RE = (MDR_TIMER3_DMA_RE & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER3_DMA_RE_CCR_REF_EVENT_RE  -------------------------
// SVD Line: 5841

//  <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_CCR_REF_EVENT_RE
//    <name> CCR_REF_EVENT_RE </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x4008005C) CCR_REF_EVENT_RE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_DMA_RE >> 9) & 0xF), ((MDR_TIMER3_DMA_RE = (MDR_TIMER3_DMA_RE & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER3_DMA_RE_CCR1_CAP_EVENT_RE  ------------------------
// SVD Line: 5847

//  <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_CCR1_CAP_EVENT_RE
//    <name> CCR1_CAP_EVENT_RE </name>
//    <rw> 
//    <i> [Bits 16..13] RW (@ 0x4008005C) CCR1_CAP_EVENT_RE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_DMA_RE >> 13) & 0xF), ((MDR_TIMER3_DMA_RE = (MDR_TIMER3_DMA_RE & ~(0xFUL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER3_DMA_RE  -------------------------------
// SVD Line: 5796

//  <rtree> SFDITEM_REG__MDR_TIMER3_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008005C) Timer DMA Request Enable Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_DMA_RE >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_DMA_RE = (MDR_TIMER3_DMA_RE & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_CNT_ZERO_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_CNT_ARR_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_ETR_RE_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_ETR_FE_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_BRK_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_CCR_CAP_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_CCR_REF_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_CCR1_CAP_EVENT_RE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER3_CH1_CNTRL2  --------------------------
// SVD Line: 5855

unsigned int MDR_TIMER3_CH1_CNTRL2 __AT (0x40080060);



// ------------------------  Field Item: MDR_TIMER3_CH1_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 5864

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40080060) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_CNTRL2 >> 0) & 0x3), ((MDR_TIMER3_CH1_CNTRL2 = (MDR_TIMER3_CH1_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH1_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 5870

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40080060) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH1_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH1_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 5876

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40080060) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH1_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH1_CNTRL2  -----------------------------
// SVD Line: 5855

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH1_CNTRL2
//    <name> CH1_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080060) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH1_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH1_CNTRL2 = (MDR_TIMER3_CH1_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER3_CH2_CNTRL2  --------------------------
// SVD Line: 5884

unsigned int MDR_TIMER3_CH2_CNTRL2 __AT (0x40080064);



// ------------------------  Field Item: MDR_TIMER3_CH2_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 5864

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40080064) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_CNTRL2 >> 0) & 0x3), ((MDR_TIMER3_CH2_CNTRL2 = (MDR_TIMER3_CH2_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH2_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 5870

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40080064) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH2_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH2_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 5876

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40080064) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH2_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH2_CNTRL2  -----------------------------
// SVD Line: 5884

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH2_CNTRL2
//    <name> CH2_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080064) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH2_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH2_CNTRL2 = (MDR_TIMER3_CH2_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER3_CH3_CNTRL2  --------------------------
// SVD Line: 5888

unsigned int MDR_TIMER3_CH3_CNTRL2 __AT (0x40080068);



// ------------------------  Field Item: MDR_TIMER3_CH3_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 5864

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40080068) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_CNTRL2 >> 0) & 0x3), ((MDR_TIMER3_CH3_CNTRL2 = (MDR_TIMER3_CH3_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH3_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 5870

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40080068) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH3_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH3_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 5876

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40080068) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH3_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH3_CNTRL2  -----------------------------
// SVD Line: 5888

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH3_CNTRL2
//    <name> CH3_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080068) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH3_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH3_CNTRL2 = (MDR_TIMER3_CH3_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER3_CH4_CNTRL2  --------------------------
// SVD Line: 5892

unsigned int MDR_TIMER3_CH4_CNTRL2 __AT (0x4008006C);



// ------------------------  Field Item: MDR_TIMER3_CH4_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 5864

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4008006C) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_CNTRL2 >> 0) & 0x3), ((MDR_TIMER3_CH4_CNTRL2 = (MDR_TIMER3_CH4_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH4_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 5870

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4008006C) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH4_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH4_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 5876

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4008006C) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH4_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH4_CNTRL2  -----------------------------
// SVD Line: 5892

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH4_CNTRL2
//    <name> CH4_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008006C) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH4_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH4_CNTRL2 = (MDR_TIMER3_CH4_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER3_CCR11  ----------------------------
// SVD Line: 5896

unsigned int MDR_TIMER3_CCR11 __AT (0x40080070);



// ----------------------------  Field Item: MDR_TIMER3_CCR11_CCR  --------------------------------
// SVD Line: 5905

//  <item> SFDITEM_FIELD__MDR_TIMER3_CCR11_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40080070) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER3_CCR11 >> 0) & 0xFFFF), ((MDR_TIMER3_CCR11 = (MDR_TIMER3_CCR11 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER3_CCR11  --------------------------------
// SVD Line: 5896

//  <rtree> SFDITEM_REG__MDR_TIMER3_CCR11
//    <name> CCR11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080070) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CCR11 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CCR11 = (MDR_TIMER3_CCR11 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CCR11_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER3_CCR21  ----------------------------
// SVD Line: 5913

unsigned int MDR_TIMER3_CCR21 __AT (0x40080074);



// ----------------------------  Field Item: MDR_TIMER3_CCR21_CCR  --------------------------------
// SVD Line: 5905

//  <item> SFDITEM_FIELD__MDR_TIMER3_CCR21_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40080074) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER3_CCR21 >> 0) & 0xFFFF), ((MDR_TIMER3_CCR21 = (MDR_TIMER3_CCR21 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER3_CCR21  --------------------------------
// SVD Line: 5913

//  <rtree> SFDITEM_REG__MDR_TIMER3_CCR21
//    <name> CCR21 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080074) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CCR21 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CCR21 = (MDR_TIMER3_CCR21 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CCR21_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER3_CCR31  ----------------------------
// SVD Line: 5917

unsigned int MDR_TIMER3_CCR31 __AT (0x40080078);



// ----------------------------  Field Item: MDR_TIMER3_CCR31_CCR  --------------------------------
// SVD Line: 5905

//  <item> SFDITEM_FIELD__MDR_TIMER3_CCR31_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40080078) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER3_CCR31 >> 0) & 0xFFFF), ((MDR_TIMER3_CCR31 = (MDR_TIMER3_CCR31 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER3_CCR31  --------------------------------
// SVD Line: 5917

//  <rtree> SFDITEM_REG__MDR_TIMER3_CCR31
//    <name> CCR31 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080078) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CCR31 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CCR31 = (MDR_TIMER3_CCR31 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CCR31_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER3_CCR41  ----------------------------
// SVD Line: 5921

unsigned int MDR_TIMER3_CCR41 __AT (0x4008007C);



// ----------------------------  Field Item: MDR_TIMER3_CCR41_CCR  --------------------------------
// SVD Line: 5905

//  <item> SFDITEM_FIELD__MDR_TIMER3_CCR41_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4008007C) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER3_CCR41 >> 0) & 0xFFFF), ((MDR_TIMER3_CCR41 = (MDR_TIMER3_CCR41 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER3_CCR41  --------------------------------
// SVD Line: 5921

//  <rtree> SFDITEM_REG__MDR_TIMER3_CCR41
//    <name> CCR41 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008007C) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CCR41 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CCR41 = (MDR_TIMER3_CCR41 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CCR41_CCR </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_TIMER3  ----------------------------------
// SVD Line: 5938

//  <view> MDR_TIMER3
//    <name> MDR_TIMER3 </name>
//    <item> SFDITEM_REG__MDR_TIMER3_CNT </item>
//    <item> SFDITEM_REG__MDR_TIMER3_PSG </item>
//    <item> SFDITEM_REG__MDR_TIMER3_ARR </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CCR1 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CCR2 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CCR3 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CCR4 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH1_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH2_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH3_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH4_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH1_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH2_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH3_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH4_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH1_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH2_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH3_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH4_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER3_BRKETR_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER3_STATUS </item>
//    <item> SFDITEM_REG__MDR_TIMER3_IE </item>
//    <item> SFDITEM_REG__MDR_TIMER3_DMA_RE </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH1_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH2_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH3_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH4_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CCR11 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CCR21 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CCR31 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CCR41 </item>
//  </view>
//  


// -------------------------  Register Item Address: MDR_ADC_ADC1_CFG  ----------------------------
// SVD Line: 5968

unsigned int MDR_ADC_ADC1_CFG __AT (0x40088000);



// ------------------------  Field Item: MDR_ADC_ADC1_CFG_Cfg_REG_ADON  ---------------------------
// SVD Line: 5977

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_ADON
//    <name> Cfg_REG_ADON </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40088000) Cfg_REG_ADON </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.0..0> Cfg_REG_ADON
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ADC_ADC1_CFG_Cfg_REG_GO  ----------------------------
// SVD Line: 5983

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_GO
//    <name> Cfg_REG_GO </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40088000) Cfg_REG_GO </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.1..1> Cfg_REG_GO
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ADC_ADC1_CFG_Cfg_REG_CLKS  ---------------------------
// SVD Line: 5989

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_CLKS
//    <name> Cfg_REG_CLKS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40088000) Cfg_REG_CLKS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.2..2> Cfg_REG_CLKS
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_ADC_ADC1_CFG_Cfg_REG_SAMPLE  --------------------------
// SVD Line: 5995

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_SAMPLE
//    <name> Cfg_REG_SAMPLE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40088000) Cfg_REG_SAMPLE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.3..3> Cfg_REG_SAMPLE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ADC_ADC1_CFG_Cfg_REG_CHS  ----------------------------
// SVD Line: 6001

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_CHS
//    <name> Cfg_REG_CHS </name>
//    <rw> 
//    <i> [Bits 8..4] RW (@ 0x40088000) Cfg_REG_CHS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ADC_ADC1_CFG >> 4) & 0x1F), ((MDR_ADC_ADC1_CFG = (MDR_ADC_ADC1_CFG & ~(0x1FUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_ADC_ADC1_CFG_Cfg_REG_CHCH  ---------------------------
// SVD Line: 6007

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_CHCH
//    <name> Cfg_REG_CHCH </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40088000) Cfg_REG_CHCH </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.9..9> Cfg_REG_CHCH
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ADC_ADC1_CFG_Cfg_REG_RNGC  ---------------------------
// SVD Line: 6013

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_RNGC
//    <name> Cfg_REG_RNGC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40088000) Cfg_REG_RNGC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.10..10> Cfg_REG_RNGC
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ADC_ADC1_CFG_Cfg_M_REF  -----------------------------
// SVD Line: 6019

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_M_REF
//    <name> Cfg_M_REF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40088000) Cfg_M_REF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.11..11> Cfg_M_REF
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_ADC_ADC1_CFG_Cfg_REG_DIVCLK  --------------------------
// SVD Line: 6025

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_DIVCLK
//    <name> Cfg_REG_DIVCLK </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40088000) Cfg_REG_DIVCLK </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ADC_ADC1_CFG >> 12) & 0xF), ((MDR_ADC_ADC1_CFG = (MDR_ADC_ADC1_CFG & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_ADC_ADC1_CFG_Cfg_Sync_Conver  --------------------------
// SVD Line: 6031

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_Sync_Conver
//    <name> Cfg_Sync_Conver </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40088000) Cfg_Sync_Conver </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.16..16> Cfg_Sync_Conver
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ADC_ADC1_CFG_TS_EN  -------------------------------
// SVD Line: 6037

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_TS_EN
//    <name> TS_EN </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40088000) TS_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.17..17> TS_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ADC_ADC1_CFG_TS_BUF_EN  -----------------------------
// SVD Line: 6043

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_TS_BUF_EN
//    <name> TS_BUF_EN </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40088000) TS_BUF_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.18..18> TS_BUF_EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ADC_ADC1_CFG_SEL_TS  ------------------------------
// SVD Line: 6049

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_SEL_TS
//    <name> SEL_TS </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40088000) SEL_TS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.19..19> SEL_TS
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ADC_ADC1_CFG_SEL_VREF  -----------------------------
// SVD Line: 6055

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_SEL_VREF
//    <name> SEL_VREF </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40088000) SEL_VREF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.20..20> SEL_VREF
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_ADC_ADC1_CFG_TR  --------------------------------
// SVD Line: 6061

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_TR
//    <name> TR </name>
//    <rw> 
//    <i> [Bits 24..21] RW (@ 0x40088000) TR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ADC_ADC1_CFG >> 21) & 0xF), ((MDR_ADC_ADC1_CFG = (MDR_ADC_ADC1_CFG & ~(0xFUL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_ADC_ADC1_CFG_Delay_Go  -----------------------------
// SVD Line: 6067

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Delay_Go
//    <name> Delay_Go </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40088000) Delay_Go </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ADC_ADC1_CFG >> 25) & 0x7), ((MDR_ADC_ADC1_CFG = (MDR_ADC_ADC1_CFG & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ADC_ADC1_CFG_Delay_ADC  -----------------------------
// SVD Line: 6073

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Delay_ADC
//    <name> Delay_ADC </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40088000) Delay_ADC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ADC_ADC1_CFG >> 28) & 0xF), ((MDR_ADC_ADC1_CFG = (MDR_ADC_ADC1_CFG & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_ADC_ADC1_CFG  --------------------------------
// SVD Line: 5968

//  <rtree> SFDITEM_REG__MDR_ADC_ADC1_CFG
//    <name> ADC1_CFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40088000) ADC1 Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_ADC_ADC1_CFG >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC1_CFG = (MDR_ADC_ADC1_CFG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_ADON </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_GO </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_CLKS </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_SAMPLE </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_CHS </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_CHCH </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_RNGC </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_M_REF </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_DIVCLK </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_Sync_Conver </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_TS_EN </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_TS_BUF_EN </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_SEL_TS </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_SEL_VREF </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_TR </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Delay_Go </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Delay_ADC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_ADC_ADC2_CFG  ----------------------------
// SVD Line: 6081

unsigned int MDR_ADC_ADC2_CFG __AT (0x40088004);



// ------------------------  Field Item: MDR_ADC_ADC2_CFG_Cfg_REG_ADON  ---------------------------
// SVD Line: 6090

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_Cfg_REG_ADON
//    <name> Cfg_REG_ADON </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40088004) Cfg_REG_ADON </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC2_CFG ) </loc>
//      <o.0..0> Cfg_REG_ADON
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ADC_ADC2_CFG_Cfg_REG_GO  ----------------------------
// SVD Line: 6096

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_Cfg_REG_GO
//    <name> Cfg_REG_GO </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40088004) Cfg_REG_GO </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC2_CFG ) </loc>
//      <o.1..1> Cfg_REG_GO
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ADC_ADC2_CFG_Cfg_REG_CLKS  ---------------------------
// SVD Line: 6102

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_Cfg_REG_CLKS
//    <name> Cfg_REG_CLKS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40088004) Cfg_REG_CLKS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC2_CFG ) </loc>
//      <o.2..2> Cfg_REG_CLKS
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_ADC_ADC2_CFG_Cfg_REG_SAMPLE  --------------------------
// SVD Line: 6108

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_Cfg_REG_SAMPLE
//    <name> Cfg_REG_SAMPLE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40088004) Cfg_REG_SAMPLE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC2_CFG ) </loc>
//      <o.3..3> Cfg_REG_SAMPLE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ADC_ADC2_CFG_Cfg_REG_CHS  ----------------------------
// SVD Line: 6114

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_Cfg_REG_CHS
//    <name> Cfg_REG_CHS </name>
//    <rw> 
//    <i> [Bits 8..4] RW (@ 0x40088004) Cfg_REG_CHS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ADC_ADC2_CFG >> 4) & 0x1F), ((MDR_ADC_ADC2_CFG = (MDR_ADC_ADC2_CFG & ~(0x1FUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_ADC_ADC2_CFG_Cfg_REG_CHCH  ---------------------------
// SVD Line: 6120

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_Cfg_REG_CHCH
//    <name> Cfg_REG_CHCH </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40088004) Cfg_REG_CHCH </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC2_CFG ) </loc>
//      <o.9..9> Cfg_REG_CHCH
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ADC_ADC2_CFG_Cfg_REG_RNGC  ---------------------------
// SVD Line: 6126

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_Cfg_REG_RNGC
//    <name> Cfg_REG_RNGC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40088004) Cfg_REG_RNGC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC2_CFG ) </loc>
//      <o.10..10> Cfg_REG_RNGC
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ADC_ADC2_CFG_Cfg_M_REF  -----------------------------
// SVD Line: 6132

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_Cfg_M_REF
//    <name> Cfg_M_REF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40088004) Cfg_M_REF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC2_CFG ) </loc>
//      <o.11..11> Cfg_M_REF
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_ADC_ADC2_CFG_Cfg_REG_DIVCLK  --------------------------
// SVD Line: 6138

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_Cfg_REG_DIVCLK
//    <name> Cfg_REG_DIVCLK </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40088004) Cfg_REG_DIVCLK </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ADC_ADC2_CFG >> 12) & 0xF), ((MDR_ADC_ADC2_CFG = (MDR_ADC_ADC2_CFG & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_ADC_ADC2_CFG_ADC1_OP  ------------------------------
// SVD Line: 6144

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_ADC1_OP
//    <name> ADC1_OP </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40088004) ADC1_OP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC2_CFG ) </loc>
//      <o.17..17> ADC1_OP
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ADC_ADC2_CFG_ADC2_OP  ------------------------------
// SVD Line: 6150

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_ADC2_OP
//    <name> ADC2_OP </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40088004) ADC2_OP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC2_CFG ) </loc>
//      <o.18..18> ADC2_OP
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ADC_ADC2_CFG_Delay_Go  -----------------------------
// SVD Line: 6156

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_Delay_Go
//    <name> Delay_Go </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40088004) Delay_Go </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ADC_ADC2_CFG >> 25) & 0x7), ((MDR_ADC_ADC2_CFG = (MDR_ADC_ADC2_CFG & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_ADC_ADC2_CFG  --------------------------------
// SVD Line: 6081

//  <rtree> SFDITEM_REG__MDR_ADC_ADC2_CFG
//    <name> ADC2_CFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40088004) ADC2 Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_ADC_ADC2_CFG >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC2_CFG = (MDR_ADC_ADC2_CFG & ~(0xE06FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE06FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_Cfg_REG_ADON </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_Cfg_REG_GO </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_Cfg_REG_CLKS </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_Cfg_REG_SAMPLE </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_Cfg_REG_CHS </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_Cfg_REG_CHCH </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_Cfg_REG_RNGC </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_Cfg_M_REF </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_Cfg_REG_DIVCLK </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_ADC1_OP </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_ADC2_OP </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_Delay_Go </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_ADC_ADC1_H_LEVEL  --------------------------
// SVD Line: 6164

unsigned int MDR_ADC_ADC1_H_LEVEL __AT (0x40088008);



// ----------------------  Field Item: MDR_ADC_ADC1_H_LEVEL_REG_H_LEVEL  --------------------------
// SVD Line: 6173

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_H_LEVEL_REG_H_LEVEL
//    <name> REG_H_LEVEL </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40088008) REG_H_LEVEL </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ADC_ADC1_H_LEVEL >> 0) & 0xFFF), ((MDR_ADC_ADC1_H_LEVEL = (MDR_ADC_ADC1_H_LEVEL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_ADC_ADC1_H_LEVEL  ------------------------------
// SVD Line: 6164

//  <rtree> SFDITEM_REG__MDR_ADC_ADC1_H_LEVEL
//    <name> ADC1_H_LEVEL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40088008) ADC1 High Level Register </i>
//    <loc> ( (unsigned int)((MDR_ADC_ADC1_H_LEVEL >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC1_H_LEVEL = (MDR_ADC_ADC1_H_LEVEL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_H_LEVEL_REG_H_LEVEL </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_ADC_ADC2_H_LEVEL  --------------------------
// SVD Line: 6181

unsigned int MDR_ADC_ADC2_H_LEVEL __AT (0x4008800C);



// ----------------------  Field Item: MDR_ADC_ADC2_H_LEVEL_REG_H_LEVEL  --------------------------
// SVD Line: 6190

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_H_LEVEL_REG_H_LEVEL
//    <name> REG_H_LEVEL </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x4008800C) REG_H_LEVEL </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ADC_ADC2_H_LEVEL >> 0) & 0xFFF), ((MDR_ADC_ADC2_H_LEVEL = (MDR_ADC_ADC2_H_LEVEL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_ADC_ADC2_H_LEVEL  ------------------------------
// SVD Line: 6181

//  <rtree> SFDITEM_REG__MDR_ADC_ADC2_H_LEVEL
//    <name> ADC2_H_LEVEL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008800C) ADC2 High Level Register </i>
//    <loc> ( (unsigned int)((MDR_ADC_ADC2_H_LEVEL >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC2_H_LEVEL = (MDR_ADC_ADC2_H_LEVEL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_H_LEVEL_REG_H_LEVEL </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_ADC_ADC1_L_LEVEL  --------------------------
// SVD Line: 6198

unsigned int MDR_ADC_ADC1_L_LEVEL __AT (0x40088010);



// ----------------------  Field Item: MDR_ADC_ADC1_L_LEVEL_REG_L_LEVEL  --------------------------
// SVD Line: 6207

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_L_LEVEL_REG_L_LEVEL
//    <name> REG_L_LEVEL </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40088010) REG_L_LEVEL </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ADC_ADC1_L_LEVEL >> 0) & 0xFFF), ((MDR_ADC_ADC1_L_LEVEL = (MDR_ADC_ADC1_L_LEVEL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_ADC_ADC1_L_LEVEL  ------------------------------
// SVD Line: 6198

//  <rtree> SFDITEM_REG__MDR_ADC_ADC1_L_LEVEL
//    <name> ADC1_L_LEVEL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40088010) ADC1 Low Level Register </i>
//    <loc> ( (unsigned int)((MDR_ADC_ADC1_L_LEVEL >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC1_L_LEVEL = (MDR_ADC_ADC1_L_LEVEL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_L_LEVEL_REG_L_LEVEL </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_ADC_ADC2_L_LEVEL  --------------------------
// SVD Line: 6215

unsigned int MDR_ADC_ADC2_L_LEVEL __AT (0x40088014);



// ----------------------  Field Item: MDR_ADC_ADC2_L_LEVEL_REG_L_LEVEL  --------------------------
// SVD Line: 6224

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_L_LEVEL_REG_L_LEVEL
//    <name> REG_L_LEVEL </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40088014) REG_L_LEVEL </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ADC_ADC2_L_LEVEL >> 0) & 0xFFF), ((MDR_ADC_ADC2_L_LEVEL = (MDR_ADC_ADC2_L_LEVEL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_ADC_ADC2_L_LEVEL  ------------------------------
// SVD Line: 6215

//  <rtree> SFDITEM_REG__MDR_ADC_ADC2_L_LEVEL
//    <name> ADC2_L_LEVEL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40088014) ADC2 Low Level Register </i>
//    <loc> ( (unsigned int)((MDR_ADC_ADC2_L_LEVEL >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC2_L_LEVEL = (MDR_ADC_ADC2_L_LEVEL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_L_LEVEL_REG_L_LEVEL </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_ADC_ADC1_RESULT  ---------------------------
// SVD Line: 6232

unsigned int MDR_ADC_ADC1_RESULT __AT (0x40088018);



// -------------------------  Field Item: MDR_ADC_ADC1_RESULT_RESULT  -----------------------------
// SVD Line: 6241

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_RESULT_RESULT
//    <name> RESULT </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40088018) RESULT </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ADC_ADC1_RESULT >> 0) & 0xFFF), ((MDR_ADC_ADC1_RESULT = (MDR_ADC_ADC1_RESULT & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ADC_ADC1_RESULT_CHANNEL  ----------------------------
// SVD Line: 6247

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_RESULT_CHANNEL
//    <name> CHANNEL </name>
//    <rw> 
//    <i> [Bits 27..16] RW (@ 0x40088018) CHANNEL </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ADC_ADC1_RESULT >> 16) & 0xFFF), ((MDR_ADC_ADC1_RESULT = (MDR_ADC_ADC1_RESULT & ~(0xFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_ADC_ADC1_RESULT  ------------------------------
// SVD Line: 6232

//  <rtree> SFDITEM_REG__MDR_ADC_ADC1_RESULT
//    <name> ADC1_RESULT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40088018) ADC1 Result Register </i>
//    <loc> ( (unsigned int)((MDR_ADC_ADC1_RESULT >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC1_RESULT = (MDR_ADC_ADC1_RESULT & ~(0xFFF0FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF0FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_RESULT_RESULT </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_RESULT_CHANNEL </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_ADC_ADC2_RESULT  ---------------------------
// SVD Line: 6255

unsigned int MDR_ADC_ADC2_RESULT __AT (0x4008801C);



// -------------------------  Field Item: MDR_ADC_ADC2_RESULT_RESULT  -----------------------------
// SVD Line: 6264

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_RESULT_RESULT
//    <name> RESULT </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x4008801C) RESULT </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ADC_ADC2_RESULT >> 0) & 0xFFF), ((MDR_ADC_ADC2_RESULT = (MDR_ADC_ADC2_RESULT & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ADC_ADC2_RESULT_CHANNEL  ----------------------------
// SVD Line: 6270

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_RESULT_CHANNEL
//    <name> CHANNEL </name>
//    <rw> 
//    <i> [Bits 27..16] RW (@ 0x4008801C) CHANNEL </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ADC_ADC2_RESULT >> 16) & 0xFFF), ((MDR_ADC_ADC2_RESULT = (MDR_ADC_ADC2_RESULT & ~(0xFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_ADC_ADC2_RESULT  ------------------------------
// SVD Line: 6255

//  <rtree> SFDITEM_REG__MDR_ADC_ADC2_RESULT
//    <name> ADC2_RESULT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008801C) ADC2 Result Register </i>
//    <loc> ( (unsigned int)((MDR_ADC_ADC2_RESULT >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC2_RESULT = (MDR_ADC_ADC2_RESULT & ~(0xFFF0FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF0FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_RESULT_RESULT </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_RESULT_CHANNEL </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_ADC_ADC1_STATUS  ---------------------------
// SVD Line: 6278

unsigned int MDR_ADC_ADC1_STATUS __AT (0x40088020);



// --------------------  Field Item: MDR_ADC_ADC1_STATUS_Flg_REG_OVERWRITE  -----------------------
// SVD Line: 6287

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_STATUS_Flg_REG_OVERWRITE
//    <name> Flg_REG_OVERWRITE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40088020) Flg_REG_OVERWRITE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_STATUS ) </loc>
//      <o.0..0> Flg_REG_OVERWRITE
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_ADC_ADC1_STATUS_Flg_REG_AWOIFEN  ------------------------
// SVD Line: 6293

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_STATUS_Flg_REG_AWOIFEN
//    <name> Flg_REG_AWOIFEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40088020) Flg_REG_AWOIFEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_STATUS ) </loc>
//      <o.1..1> Flg_REG_AWOIFEN
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_ADC_ADC1_STATUS_Flg_REG_EOCIF  -------------------------
// SVD Line: 6299

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_STATUS_Flg_REG_EOCIF
//    <name> Flg_REG_EOCIF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40088020) Flg_REG_EOCIF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_STATUS ) </loc>
//      <o.2..2> Flg_REG_EOCIF
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ADC_ADC1_STATUS_AWOIF_IE  ----------------------------
// SVD Line: 6305

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_STATUS_AWOIF_IE
//    <name> AWOIF_IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40088020) AWOIF_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_STATUS ) </loc>
//      <o.3..3> AWOIF_IE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ADC_ADC1_STATUS_ECOIF_IE  ----------------------------
// SVD Line: 6311

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_STATUS_ECOIF_IE
//    <name> ECOIF_IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40088020) ECOIF_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_STATUS ) </loc>
//      <o.4..4> ECOIF_IE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_ADC_ADC1_STATUS  ------------------------------
// SVD Line: 6278

//  <rtree> SFDITEM_REG__MDR_ADC_ADC1_STATUS
//    <name> ADC1_STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40088020) ADC1 Status Register </i>
//    <loc> ( (unsigned int)((MDR_ADC_ADC1_STATUS >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC1_STATUS = (MDR_ADC_ADC1_STATUS & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_STATUS_Flg_REG_OVERWRITE </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_STATUS_Flg_REG_AWOIFEN </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_STATUS_Flg_REG_EOCIF </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_STATUS_AWOIF_IE </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_STATUS_ECOIF_IE </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_ADC_ADC2_STATUS  ---------------------------
// SVD Line: 6319

unsigned int MDR_ADC_ADC2_STATUS __AT (0x40088024);



// --------------------  Field Item: MDR_ADC_ADC2_STATUS_Flg_REG_OVERWRITE  -----------------------
// SVD Line: 6328

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_STATUS_Flg_REG_OVERWRITE
//    <name> Flg_REG_OVERWRITE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40088024) Flg_REG_OVERWRITE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC2_STATUS ) </loc>
//      <o.0..0> Flg_REG_OVERWRITE
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_ADC_ADC2_STATUS_Flg_REG_AWOIFEN  ------------------------
// SVD Line: 6334

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_STATUS_Flg_REG_AWOIFEN
//    <name> Flg_REG_AWOIFEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40088024) Flg_REG_AWOIFEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC2_STATUS ) </loc>
//      <o.1..1> Flg_REG_AWOIFEN
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_ADC_ADC2_STATUS_Flg_REG_EOCIF  -------------------------
// SVD Line: 6340

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_STATUS_Flg_REG_EOCIF
//    <name> Flg_REG_EOCIF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40088024) Flg_REG_EOCIF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC2_STATUS ) </loc>
//      <o.2..2> Flg_REG_EOCIF
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ADC_ADC2_STATUS_AWOIF_IE  ----------------------------
// SVD Line: 6346

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_STATUS_AWOIF_IE
//    <name> AWOIF_IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40088024) AWOIF_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC2_STATUS ) </loc>
//      <o.3..3> AWOIF_IE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ADC_ADC2_STATUS_ECOIF_IE  ----------------------------
// SVD Line: 6352

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_STATUS_ECOIF_IE
//    <name> ECOIF_IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40088024) ECOIF_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC2_STATUS ) </loc>
//      <o.4..4> ECOIF_IE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_ADC_ADC2_STATUS  ------------------------------
// SVD Line: 6319

//  <rtree> SFDITEM_REG__MDR_ADC_ADC2_STATUS
//    <name> ADC2_STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40088024) ADC2 Status Register </i>
//    <loc> ( (unsigned int)((MDR_ADC_ADC2_STATUS >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC2_STATUS = (MDR_ADC_ADC2_STATUS & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_STATUS_Flg_REG_OVERWRITE </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_STATUS_Flg_REG_AWOIFEN </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_STATUS_Flg_REG_EOCIF </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_STATUS_AWOIF_IE </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_STATUS_ECOIF_IE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ADC_ADC1_CHSEL  ---------------------------
// SVD Line: 6360

unsigned int MDR_ADC_ADC1_CHSEL __AT (0x40088028);



// -----------------------  Field Item: MDR_ADC_ADC1_CHSEL_Sl_Ch_Ch_REF  --------------------------
// SVD Line: 6369

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CHSEL_Sl_Ch_Ch_REF
//    <name> Sl_Ch_Ch_REF </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40088028) Sl_Ch_Ch_REF </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_ADC_ADC1_CHSEL >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC1_CHSEL = (MDR_ADC_ADC1_CHSEL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_ADC_ADC1_CHSEL  -------------------------------
// SVD Line: 6360

//  <rtree> SFDITEM_REG__MDR_ADC_ADC1_CHSEL
//    <name> ADC1_CHSEL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40088028) ADC1 Channel Selector Register </i>
//    <loc> ( (unsigned int)((MDR_ADC_ADC1_CHSEL >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC1_CHSEL = (MDR_ADC_ADC1_CHSEL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CHSEL_Sl_Ch_Ch_REF </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ADC_ADC2_CHSEL  ---------------------------
// SVD Line: 6377

unsigned int MDR_ADC_ADC2_CHSEL __AT (0x4008802C);



// -----------------------  Field Item: MDR_ADC_ADC2_CHSEL_Sl_Ch_Ch_REF  --------------------------
// SVD Line: 6386

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_CHSEL_Sl_Ch_Ch_REF
//    <name> Sl_Ch_Ch_REF </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008802C) Sl_Ch_Ch_REF </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_ADC_ADC2_CHSEL >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC2_CHSEL = (MDR_ADC_ADC2_CHSEL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_ADC_ADC2_CHSEL  -------------------------------
// SVD Line: 6377

//  <rtree> SFDITEM_REG__MDR_ADC_ADC2_CHSEL
//    <name> ADC2_CHSEL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008802C) ADC2 Channel Selector Register </i>
//    <loc> ( (unsigned int)((MDR_ADC_ADC2_CHSEL >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC2_CHSEL = (MDR_ADC_ADC2_CHSEL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_CHSEL_Sl_Ch_Ch_REF </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_ADC  ------------------------------------
// SVD Line: 5949

//  <view> MDR_ADC
//    <name> MDR_ADC </name>
//    <item> SFDITEM_REG__MDR_ADC_ADC1_CFG </item>
//    <item> SFDITEM_REG__MDR_ADC_ADC2_CFG </item>
//    <item> SFDITEM_REG__MDR_ADC_ADC1_H_LEVEL </item>
//    <item> SFDITEM_REG__MDR_ADC_ADC2_H_LEVEL </item>
//    <item> SFDITEM_REG__MDR_ADC_ADC1_L_LEVEL </item>
//    <item> SFDITEM_REG__MDR_ADC_ADC2_L_LEVEL </item>
//    <item> SFDITEM_REG__MDR_ADC_ADC1_RESULT </item>
//    <item> SFDITEM_REG__MDR_ADC_ADC2_RESULT </item>
//    <item> SFDITEM_REG__MDR_ADC_ADC1_STATUS </item>
//    <item> SFDITEM_REG__MDR_ADC_ADC2_STATUS </item>
//    <item> SFDITEM_REG__MDR_ADC_ADC1_CHSEL </item>
//    <item> SFDITEM_REG__MDR_ADC_ADC2_CHSEL </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_DAC_CFG  -------------------------------
// SVD Line: 6411

unsigned int MDR_DAC_CFG __AT (0x40090000);



// ---------------------------  Field Item: MDR_DAC_CFG_Cfg_M_REF0  -------------------------------
// SVD Line: 6420

//  <item> SFDITEM_FIELD__MDR_DAC_CFG_Cfg_M_REF0
//    <name> Cfg_M_REF0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40090000) Cfg_M_REF0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_DAC_CFG ) </loc>
//      <o.0..0> Cfg_M_REF0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_DAC_CFG_Cfg_M_REF1  -------------------------------
// SVD Line: 6426

//  <item> SFDITEM_FIELD__MDR_DAC_CFG_Cfg_M_REF1
//    <name> Cfg_M_REF1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40090000) Cfg_M_REF1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_DAC_CFG ) </loc>
//      <o.1..1> Cfg_M_REF1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_DAC_CFG_Cfg_ON_DAC0  ------------------------------
// SVD Line: 6432

//  <item> SFDITEM_FIELD__MDR_DAC_CFG_Cfg_ON_DAC0
//    <name> Cfg_ON_DAC0 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40090000) Cfg_ON_DAC0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_DAC_CFG ) </loc>
//      <o.2..2> Cfg_ON_DAC0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_DAC_CFG_Cfg_ON_DAC1  ------------------------------
// SVD Line: 6438

//  <item> SFDITEM_FIELD__MDR_DAC_CFG_Cfg_ON_DAC1
//    <name> Cfg_ON_DAC1 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40090000) Cfg_ON_DAC1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_DAC_CFG ) </loc>
//      <o.3..3> Cfg_ON_DAC1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_DAC_CFG_Cfg_SYNC_A  -------------------------------
// SVD Line: 6444

//  <item> SFDITEM_FIELD__MDR_DAC_CFG_Cfg_SYNC_A
//    <name> Cfg_SYNC_A </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40090000) Cfg_SYNC_A </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_DAC_CFG ) </loc>
//      <o.4..4> Cfg_SYNC_A
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_DAC_CFG  ----------------------------------
// SVD Line: 6411

//  <rtree> SFDITEM_REG__MDR_DAC_CFG
//    <name> CFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40090000) DAC Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_DAC_CFG >> 0) & 0xFFFFFFFF), ((MDR_DAC_CFG = (MDR_DAC_CFG & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_DAC_CFG_Cfg_M_REF0 </item>
//    <item> SFDITEM_FIELD__MDR_DAC_CFG_Cfg_M_REF1 </item>
//    <item> SFDITEM_FIELD__MDR_DAC_CFG_Cfg_ON_DAC0 </item>
//    <item> SFDITEM_FIELD__MDR_DAC_CFG_Cfg_ON_DAC1 </item>
//    <item> SFDITEM_FIELD__MDR_DAC_CFG_Cfg_SYNC_A </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_DAC_DAC1_DATA  ----------------------------
// SVD Line: 6452

unsigned int MDR_DAC_DAC1_DATA __AT (0x40090004);



// -------------------------  Field Item: MDR_DAC_DAC1_DATA_DAC0DATA  -----------------------------
// SVD Line: 6461

//  <item> SFDITEM_FIELD__MDR_DAC_DAC1_DATA_DAC0DATA
//    <name> DAC0DATA </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40090004) DAC0DATA </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_DAC_DAC1_DATA >> 0) & 0xFFF), ((MDR_DAC_DAC1_DATA = (MDR_DAC_DAC1_DATA & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_DAC_DAC1_DATA_DAC1DATA  -----------------------------
// SVD Line: 6467

//  <item> SFDITEM_FIELD__MDR_DAC_DAC1_DATA_DAC1DATA
//    <name> DAC1DATA </name>
//    <rw> 
//    <i> [Bits 27..16] RW (@ 0x40090004) DAC1DATA </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_DAC_DAC1_DATA >> 16) & 0xFFF), ((MDR_DAC_DAC1_DATA = (MDR_DAC_DAC1_DATA & ~(0xFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_DAC_DAC1_DATA  -------------------------------
// SVD Line: 6452

//  <rtree> SFDITEM_REG__MDR_DAC_DAC1_DATA
//    <name> DAC1_DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40090004) DAC1 Data Register </i>
//    <loc> ( (unsigned int)((MDR_DAC_DAC1_DATA >> 0) & 0xFFFFFFFF), ((MDR_DAC_DAC1_DATA = (MDR_DAC_DAC1_DATA & ~(0xFFF0FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF0FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_DAC_DAC1_DATA_DAC0DATA </item>
//    <item> SFDITEM_FIELD__MDR_DAC_DAC1_DATA_DAC1DATA </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_DAC_DAC2_DATA  ----------------------------
// SVD Line: 6475

unsigned int MDR_DAC_DAC2_DATA __AT (0x40090008);



// -------------------------  Field Item: MDR_DAC_DAC2_DATA_DAC1DATA  -----------------------------
// SVD Line: 6484

//  <item> SFDITEM_FIELD__MDR_DAC_DAC2_DATA_DAC1DATA
//    <name> DAC1DATA </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40090008) DAC1DATA </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_DAC_DAC2_DATA >> 0) & 0xFFF), ((MDR_DAC_DAC2_DATA = (MDR_DAC_DAC2_DATA & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_DAC_DAC2_DATA_DAC0DATA  -----------------------------
// SVD Line: 6490

//  <item> SFDITEM_FIELD__MDR_DAC_DAC2_DATA_DAC0DATA
//    <name> DAC0DATA </name>
//    <rw> 
//    <i> [Bits 27..16] RW (@ 0x40090008) DAC0DATA </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_DAC_DAC2_DATA >> 16) & 0xFFF), ((MDR_DAC_DAC2_DATA = (MDR_DAC_DAC2_DATA & ~(0xFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_DAC_DAC2_DATA  -------------------------------
// SVD Line: 6475

//  <rtree> SFDITEM_REG__MDR_DAC_DAC2_DATA
//    <name> DAC2_DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40090008) DAC2 Data Register </i>
//    <loc> ( (unsigned int)((MDR_DAC_DAC2_DATA >> 0) & 0xFFFFFFFF), ((MDR_DAC_DAC2_DATA = (MDR_DAC_DAC2_DATA & ~(0xFFF0FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF0FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_DAC_DAC2_DATA_DAC1DATA </item>
//    <item> SFDITEM_FIELD__MDR_DAC_DAC2_DATA_DAC0DATA </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_DAC  ------------------------------------
// SVD Line: 6396

//  <view> MDR_DAC
//    <name> MDR_DAC </name>
//    <item> SFDITEM_REG__MDR_DAC_CFG </item>
//    <item> SFDITEM_REG__MDR_DAC_DAC1_DATA </item>
//    <item> SFDITEM_REG__MDR_DAC_DAC2_DATA </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_COMP_CFG  ------------------------------
// SVD Line: 6519

unsigned int MDR_COMP_CFG __AT (0x40098000);



// -------------------------------  Field Item: MDR_COMP_CFG_ON  ----------------------------------
// SVD Line: 6528

//  <item> SFDITEM_FIELD__MDR_COMP_CFG_ON
//    <name> ON </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40098000) ON </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_COMP_CFG ) </loc>
//      <o.0..0> ON
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_COMP_CFG_CVRR  ---------------------------------
// SVD Line: 6534

//  <item> SFDITEM_FIELD__MDR_COMP_CFG_CVRR
//    <name> CVRR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40098000) CVRR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_COMP_CFG ) </loc>
//      <o.1..1> CVRR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_COMP_CFG_CVRSS  ---------------------------------
// SVD Line: 6540

//  <item> SFDITEM_FIELD__MDR_COMP_CFG_CVRSS
//    <name> CVRSS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40098000) CVRSS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_COMP_CFG ) </loc>
//      <o.2..2> CVRSS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_COMP_CFG_CVREN  ---------------------------------
// SVD Line: 6546

//  <item> SFDITEM_FIELD__MDR_COMP_CFG_CVREN
//    <name> CVREN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40098000) CVREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_COMP_CFG ) </loc>
//      <o.3..3> CVREN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_COMP_CFG_CVR  ----------------------------------
// SVD Line: 6552

//  <item> SFDITEM_FIELD__MDR_COMP_CFG_CVR
//    <name> CVR </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40098000) CVR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_COMP_CFG >> 4) & 0xF), ((MDR_COMP_CFG = (MDR_COMP_CFG & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_COMP_CFG_CREF  ---------------------------------
// SVD Line: 6558

//  <item> SFDITEM_FIELD__MDR_COMP_CFG_CREF
//    <name> CREF </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40098000) CREF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_COMP_CFG ) </loc>
//      <o.8..8> CREF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_COMP_CFG_CCH  ----------------------------------
// SVD Line: 6564

//  <item> SFDITEM_FIELD__MDR_COMP_CFG_CCH
//    <name> CCH </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x40098000) CCH </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_COMP_CFG >> 9) & 0x3), ((MDR_COMP_CFG = (MDR_COMP_CFG & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_COMP_CFG_INV  ----------------------------------
// SVD Line: 6570

//  <item> SFDITEM_FIELD__MDR_COMP_CFG_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40098000) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_COMP_CFG ) </loc>
//      <o.11..11> INV
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_COMP_CFG_Ready  ---------------------------------
// SVD Line: 6576

//  <item> SFDITEM_FIELD__MDR_COMP_CFG_Ready
//    <name> Ready </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40098000) Ready </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_COMP_CFG ) </loc>
//      <o.12..12> Ready
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_COMP_CFG_CMPIE  ---------------------------------
// SVD Line: 6582

//  <item> SFDITEM_FIELD__MDR_COMP_CFG_CMPIE
//    <name> CMPIE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40098000) CMPIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_COMP_CFG ) </loc>
//      <o.13..13> CMPIE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_COMP_CFG  ----------------------------------
// SVD Line: 6519

//  <rtree> SFDITEM_REG__MDR_COMP_CFG
//    <name> CFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098000) COMP Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_COMP_CFG >> 0) & 0xFFFFFFFF), ((MDR_COMP_CFG = (MDR_COMP_CFG & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_COMP_CFG_ON </item>
//    <item> SFDITEM_FIELD__MDR_COMP_CFG_CVRR </item>
//    <item> SFDITEM_FIELD__MDR_COMP_CFG_CVRSS </item>
//    <item> SFDITEM_FIELD__MDR_COMP_CFG_CVREN </item>
//    <item> SFDITEM_FIELD__MDR_COMP_CFG_CVR </item>
//    <item> SFDITEM_FIELD__MDR_COMP_CFG_CREF </item>
//    <item> SFDITEM_FIELD__MDR_COMP_CFG_CCH </item>
//    <item> SFDITEM_FIELD__MDR_COMP_CFG_INV </item>
//    <item> SFDITEM_FIELD__MDR_COMP_CFG_Ready </item>
//    <item> SFDITEM_FIELD__MDR_COMP_CFG_CMPIE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_COMP_RESULT  -----------------------------
// SVD Line: 6590

unsigned int MDR_COMP_RESULT __AT (0x40098004);



// ---------------------------  Field Item: MDR_COMP_RESULT_Rslt_Sy  ------------------------------
// SVD Line: 6599

//  <item> SFDITEM_FIELD__MDR_COMP_RESULT_Rslt_Sy
//    <name> Rslt_Sy </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40098004) Rslt_Sy </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_COMP_RESULT ) </loc>
//      <o.0..0> Rslt_Sy
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_COMP_RESULT_Rslt_As  ------------------------------
// SVD Line: 6605

//  <item> SFDITEM_FIELD__MDR_COMP_RESULT_Rslt_As
//    <name> Rslt_As </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40098004) Rslt_As </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_COMP_RESULT ) </loc>
//      <o.1..1> Rslt_As
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_COMP_RESULT_Rst_lch  ------------------------------
// SVD Line: 6611

//  <item> SFDITEM_FIELD__MDR_COMP_RESULT_Rst_lch
//    <name> Rst_lch </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40098004) Rst_lch </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_COMP_RESULT ) </loc>
//      <o.2..2> Rst_lch
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_COMP_RESULT  --------------------------------
// SVD Line: 6590

//  <rtree> SFDITEM_REG__MDR_COMP_RESULT
//    <name> RESULT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098004) COMP Result Register </i>
//    <loc> ( (unsigned int)((MDR_COMP_RESULT >> 0) & 0xFFFFFFFF), ((MDR_COMP_RESULT = (MDR_COMP_RESULT & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_COMP_RESULT_Rslt_Sy </item>
//    <item> SFDITEM_FIELD__MDR_COMP_RESULT_Rslt_As </item>
//    <item> SFDITEM_FIELD__MDR_COMP_RESULT_Rst_lch </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_COMP_RESULT_LATCH  --------------------------
// SVD Line: 6619

unsigned int MDR_COMP_RESULT_LATCH __AT (0x40098008);



// ------------------------  Field Item: MDR_COMP_RESULT_LATCH_Rst_lch  ---------------------------
// SVD Line: 6628

//  <item> SFDITEM_FIELD__MDR_COMP_RESULT_LATCH_Rst_lch
//    <name> Rst_lch </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40098008) Rst_lch </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_COMP_RESULT_LATCH ) </loc>
//      <o.0..0> Rst_lch
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_COMP_RESULT_LATCH  -----------------------------
// SVD Line: 6619

//  <rtree> SFDITEM_REG__MDR_COMP_RESULT_LATCH
//    <name> RESULT_LATCH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098008) COMP Result Latch Register </i>
//    <loc> ( (unsigned int)((MDR_COMP_RESULT_LATCH >> 0) & 0xFFFFFFFF), ((MDR_COMP_RESULT_LATCH = (MDR_COMP_RESULT_LATCH & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_COMP_RESULT_LATCH_Rst_lch </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_COMP  -----------------------------------
// SVD Line: 6500

//  <view> MDR_COMP
//    <name> MDR_COMP </name>
//    <item> SFDITEM_REG__MDR_COMP_CFG </item>
//    <item> SFDITEM_REG__MDR_COMP_RESULT </item>
//    <item> SFDITEM_REG__MDR_COMP_RESULT_LATCH </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_PORTA_RXTX  -----------------------------
// SVD Line: 6653

unsigned int MDR_PORTA_RXTX __AT (0x400A8000);



// ----------------------------  Field Item: MDR_PORTA_RXTX_RXTX_0  -------------------------------
// SVD Line: 6662

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_0
//    <name> RXTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A8000) RXTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.0..0> RXTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RXTX_RXTX_1  -------------------------------
// SVD Line: 6668

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_1
//    <name> RXTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A8000) RXTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.1..1> RXTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RXTX_RXTX_2  -------------------------------
// SVD Line: 6674

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_2
//    <name> RXTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A8000) RXTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.2..2> RXTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RXTX_RXTX_3  -------------------------------
// SVD Line: 6680

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_3
//    <name> RXTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A8000) RXTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.3..3> RXTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RXTX_RXTX_4  -------------------------------
// SVD Line: 6686

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_4
//    <name> RXTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400A8000) RXTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.4..4> RXTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RXTX_RXTX_5  -------------------------------
// SVD Line: 6692

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_5
//    <name> RXTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400A8000) RXTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.5..5> RXTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RXTX_RXTX_6  -------------------------------
// SVD Line: 6698

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_6
//    <name> RXTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400A8000) RXTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.6..6> RXTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RXTX_RXTX_7  -------------------------------
// SVD Line: 6704

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_7
//    <name> RXTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400A8000) RXTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.7..7> RXTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RXTX_RXTX_8  -------------------------------
// SVD Line: 6710

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_8
//    <name> RXTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400A8000) RXTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.8..8> RXTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RXTX_RXTX_9  -------------------------------
// SVD Line: 6716

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_9
//    <name> RXTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400A8000) RXTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.9..9> RXTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_RXTX_RXTX_10  -------------------------------
// SVD Line: 6722

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_10
//    <name> RXTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400A8000) RXTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.10..10> RXTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_RXTX_RXTX_11  -------------------------------
// SVD Line: 6728

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_11
//    <name> RXTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400A8000) RXTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.11..11> RXTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_RXTX_RXTX_12  -------------------------------
// SVD Line: 6734

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_12
//    <name> RXTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400A8000) RXTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.12..12> RXTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_RXTX_RXTX_13  -------------------------------
// SVD Line: 6740

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_13
//    <name> RXTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400A8000) RXTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.13..13> RXTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_RXTX_RXTX_14  -------------------------------
// SVD Line: 6746

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_14
//    <name> RXTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400A8000) RXTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.14..14> RXTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_RXTX_RXTX_15  -------------------------------
// SVD Line: 6752

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_15
//    <name> RXTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400A8000) RXTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.15..15> RXTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTA_RXTX  ---------------------------------
// SVD Line: 6653

//  <rtree> SFDITEM_REG__MDR_PORTA_RXTX
//    <name> RXTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A8000) PORT Data Register </i>
//    <loc> ( (unsigned int)((MDR_PORTA_RXTX >> 0) & 0xFFFFFFFF), ((MDR_PORTA_RXTX = (MDR_PORTA_RXTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTA_OE  ------------------------------
// SVD Line: 6760

unsigned int MDR_PORTA_OE __AT (0x400A8004);



// ------------------------------  Field Item: MDR_PORTA_OE_OE_0  ---------------------------------
// SVD Line: 6769

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_0
//    <name> OE_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A8004) OE_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.0..0> OE_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_OE_OE_1  ---------------------------------
// SVD Line: 6775

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_1
//    <name> OE_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A8004) OE_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.1..1> OE_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_OE_OE_2  ---------------------------------
// SVD Line: 6781

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_2
//    <name> OE_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A8004) OE_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.2..2> OE_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_OE_OE_3  ---------------------------------
// SVD Line: 6787

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_3
//    <name> OE_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A8004) OE_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.3..3> OE_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_OE_OE_4  ---------------------------------
// SVD Line: 6793

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_4
//    <name> OE_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400A8004) OE_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.4..4> OE_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_OE_OE_5  ---------------------------------
// SVD Line: 6799

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_5
//    <name> OE_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400A8004) OE_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.5..5> OE_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_OE_OE_6  ---------------------------------
// SVD Line: 6805

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_6
//    <name> OE_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400A8004) OE_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.6..6> OE_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_OE_OE_7  ---------------------------------
// SVD Line: 6811

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_7
//    <name> OE_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400A8004) OE_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.7..7> OE_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_OE_OE_8  ---------------------------------
// SVD Line: 6817

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_8
//    <name> OE_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400A8004) OE_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.8..8> OE_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_OE_OE_9  ---------------------------------
// SVD Line: 6823

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_9
//    <name> OE_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400A8004) OE_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.9..9> OE_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_OE_OE_10  ---------------------------------
// SVD Line: 6829

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_10
//    <name> OE_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400A8004) OE_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.10..10> OE_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_OE_OE_11  ---------------------------------
// SVD Line: 6835

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_11
//    <name> OE_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400A8004) OE_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.11..11> OE_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_OE_OE_12  ---------------------------------
// SVD Line: 6841

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_12
//    <name> OE_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400A8004) OE_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.12..12> OE_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_OE_OE_13  ---------------------------------
// SVD Line: 6847

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_13
//    <name> OE_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400A8004) OE_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.13..13> OE_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_OE_OE_14  ---------------------------------
// SVD Line: 6853

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_14
//    <name> OE_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400A8004) OE_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.14..14> OE_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_OE_OE_15  ---------------------------------
// SVD Line: 6859

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_15
//    <name> OE_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400A8004) OE_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.15..15> OE_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTA_OE  ----------------------------------
// SVD Line: 6760

//  <rtree> SFDITEM_REG__MDR_PORTA_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A8004) PORT Output Enable Register </i>
//    <loc> ( (unsigned int)((MDR_PORTA_OE >> 0) & 0xFFFFFFFF), ((MDR_PORTA_OE = (MDR_PORTA_OE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTA_FUNC  -----------------------------
// SVD Line: 6867

unsigned int MDR_PORTA_FUNC __AT (0x400A8008);



// ----------------------------  Field Item: MDR_PORTA_FUNC_MODE_0  -------------------------------
// SVD Line: 6876

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_0
//    <name> MODE_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400A8008) MODE_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 0) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_FUNC_MODE_1  -------------------------------
// SVD Line: 6882

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_1
//    <name> MODE_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400A8008) MODE_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 2) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_FUNC_MODE_2  -------------------------------
// SVD Line: 6888

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_2
//    <name> MODE_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400A8008) MODE_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 4) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_FUNC_MODE_3  -------------------------------
// SVD Line: 6894

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_3
//    <name> MODE_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400A8008) MODE_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 6) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_FUNC_MODE_4  -------------------------------
// SVD Line: 6900

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_4
//    <name> MODE_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400A8008) MODE_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 8) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_FUNC_MODE_5  -------------------------------
// SVD Line: 6906

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_5
//    <name> MODE_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400A8008) MODE_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 10) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_FUNC_MODE_6  -------------------------------
// SVD Line: 6912

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_6
//    <name> MODE_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400A8008) MODE_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 12) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_FUNC_MODE_7  -------------------------------
// SVD Line: 6918

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_7
//    <name> MODE_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400A8008) MODE_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 14) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_FUNC_MODE_8  -------------------------------
// SVD Line: 6924

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_8
//    <name> MODE_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400A8008) MODE_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 16) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_FUNC_MODE_9  -------------------------------
// SVD Line: 6930

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_9
//    <name> MODE_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400A8008) MODE_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 18) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_FUNC_MODE_10  -------------------------------
// SVD Line: 6936

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_10
//    <name> MODE_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400A8008) MODE_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 20) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_FUNC_MODE_11  -------------------------------
// SVD Line: 6942

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_11
//    <name> MODE_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400A8008) MODE_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 22) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_FUNC_MODE_12  -------------------------------
// SVD Line: 6948

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_12
//    <name> MODE_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400A8008) MODE_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 24) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_FUNC_MODE_13  -------------------------------
// SVD Line: 6954

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_13
//    <name> MODE_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400A8008) MODE_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 26) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_FUNC_MODE_14  -------------------------------
// SVD Line: 6960

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_14
//    <name> MODE_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400A8008) MODE_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 28) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_FUNC_MODE_15  -------------------------------
// SVD Line: 6966

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_15
//    <name> MODE_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400A8008) MODE_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 30) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTA_FUNC  ---------------------------------
// SVD Line: 6867

//  <rtree> SFDITEM_REG__MDR_PORTA_FUNC
//    <name> FUNC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A8008) PORT Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTA_FUNC >> 0) & 0xFFFFFFFF), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTA_ANALOG  ----------------------------
// SVD Line: 6974

unsigned int MDR_PORTA_ANALOG __AT (0x400A800C);



// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_0  ----------------------------
// SVD Line: 6983

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_0
//    <name> ANALOG_EN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A800C) ANALOG_EN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.0..0> ANALOG_EN_0
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_1  ----------------------------
// SVD Line: 6989

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_1
//    <name> ANALOG_EN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A800C) ANALOG_EN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.1..1> ANALOG_EN_1
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_2  ----------------------------
// SVD Line: 6995

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_2
//    <name> ANALOG_EN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A800C) ANALOG_EN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.2..2> ANALOG_EN_2
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_3  ----------------------------
// SVD Line: 7001

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_3
//    <name> ANALOG_EN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A800C) ANALOG_EN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.3..3> ANALOG_EN_3
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_4  ----------------------------
// SVD Line: 7007

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_4
//    <name> ANALOG_EN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400A800C) ANALOG_EN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.4..4> ANALOG_EN_4
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_5  ----------------------------
// SVD Line: 7013

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_5
//    <name> ANALOG_EN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400A800C) ANALOG_EN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.5..5> ANALOG_EN_5
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_6  ----------------------------
// SVD Line: 7019

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_6
//    <name> ANALOG_EN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400A800C) ANALOG_EN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.6..6> ANALOG_EN_6
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_7  ----------------------------
// SVD Line: 7025

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_7
//    <name> ANALOG_EN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400A800C) ANALOG_EN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.7..7> ANALOG_EN_7
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_8  ----------------------------
// SVD Line: 7031

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_8
//    <name> ANALOG_EN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400A800C) ANALOG_EN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.8..8> ANALOG_EN_8
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_9  ----------------------------
// SVD Line: 7037

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_9
//    <name> ANALOG_EN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400A800C) ANALOG_EN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.9..9> ANALOG_EN_9
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_10  ---------------------------
// SVD Line: 7043

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_10
//    <name> ANALOG_EN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400A800C) ANALOG_EN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.10..10> ANALOG_EN_10
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_11  ---------------------------
// SVD Line: 7049

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_11
//    <name> ANALOG_EN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400A800C) ANALOG_EN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.11..11> ANALOG_EN_11
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_12  ---------------------------
// SVD Line: 7055

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_12
//    <name> ANALOG_EN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400A800C) ANALOG_EN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.12..12> ANALOG_EN_12
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_13  ---------------------------
// SVD Line: 7061

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_13
//    <name> ANALOG_EN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400A800C) ANALOG_EN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.13..13> ANALOG_EN_13
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_14  ---------------------------
// SVD Line: 7067

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_14
//    <name> ANALOG_EN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400A800C) ANALOG_EN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.14..14> ANALOG_EN_14
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_15  ---------------------------
// SVD Line: 7073

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_15
//    <name> ANALOG_EN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400A800C) ANALOG_EN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.15..15> ANALOG_EN_15
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_PORTA_ANALOG  --------------------------------
// SVD Line: 6974

//  <rtree> SFDITEM_REG__MDR_PORTA_ANALOG
//    <name> ANALOG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A800C) PORT Analog Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTA_ANALOG >> 0) & 0xFFFFFFFF), ((MDR_PORTA_ANALOG = (MDR_PORTA_ANALOG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTA_PULL  -----------------------------
// SVD Line: 7081

unsigned int MDR_PORTA_PULL __AT (0x400A8010);



// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_0  -----------------------------
// SVD Line: 7090

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_0
//    <name> PULL_DOWN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A8010) PULL_DOWN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.0..0> PULL_DOWN_0
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_1  -----------------------------
// SVD Line: 7096

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_1
//    <name> PULL_DOWN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A8010) PULL_DOWN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.1..1> PULL_DOWN_1
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_2  -----------------------------
// SVD Line: 7102

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_2
//    <name> PULL_DOWN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A8010) PULL_DOWN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.2..2> PULL_DOWN_2
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_3  -----------------------------
// SVD Line: 7108

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_3
//    <name> PULL_DOWN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A8010) PULL_DOWN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.3..3> PULL_DOWN_3
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_4  -----------------------------
// SVD Line: 7114

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_4
//    <name> PULL_DOWN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400A8010) PULL_DOWN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.4..4> PULL_DOWN_4
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_5  -----------------------------
// SVD Line: 7120

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_5
//    <name> PULL_DOWN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400A8010) PULL_DOWN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.5..5> PULL_DOWN_5
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_6  -----------------------------
// SVD Line: 7126

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_6
//    <name> PULL_DOWN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400A8010) PULL_DOWN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.6..6> PULL_DOWN_6
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_7  -----------------------------
// SVD Line: 7132

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_7
//    <name> PULL_DOWN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400A8010) PULL_DOWN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.7..7> PULL_DOWN_7
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_8  -----------------------------
// SVD Line: 7138

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_8
//    <name> PULL_DOWN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400A8010) PULL_DOWN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.8..8> PULL_DOWN_8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_9  -----------------------------
// SVD Line: 7144

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_9
//    <name> PULL_DOWN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400A8010) PULL_DOWN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.9..9> PULL_DOWN_9
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_10  ----------------------------
// SVD Line: 7150

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_10
//    <name> PULL_DOWN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400A8010) PULL_DOWN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.10..10> PULL_DOWN_10
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_11  ----------------------------
// SVD Line: 7156

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_11
//    <name> PULL_DOWN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400A8010) PULL_DOWN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.11..11> PULL_DOWN_11
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_12  ----------------------------
// SVD Line: 7162

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_12
//    <name> PULL_DOWN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400A8010) PULL_DOWN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.12..12> PULL_DOWN_12
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_13  ----------------------------
// SVD Line: 7168

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_13
//    <name> PULL_DOWN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400A8010) PULL_DOWN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.13..13> PULL_DOWN_13
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_14  ----------------------------
// SVD Line: 7174

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_14
//    <name> PULL_DOWN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400A8010) PULL_DOWN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.14..14> PULL_DOWN_14
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_15  ----------------------------
// SVD Line: 7180

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_15
//    <name> PULL_DOWN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400A8010) PULL_DOWN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.15..15> PULL_DOWN_15
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_0  ------------------------------
// SVD Line: 7186

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_0
//    <name> PULL_UP_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400A8010) PULL_UP_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.16..16> PULL_UP_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_1  ------------------------------
// SVD Line: 7192

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_1
//    <name> PULL_UP_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400A8010) PULL_UP_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.17..17> PULL_UP_1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_2  ------------------------------
// SVD Line: 7198

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_2
//    <name> PULL_UP_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400A8010) PULL_UP_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.18..18> PULL_UP_2
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_3  ------------------------------
// SVD Line: 7204

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_3
//    <name> PULL_UP_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400A8010) PULL_UP_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.19..19> PULL_UP_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_4  ------------------------------
// SVD Line: 7210

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_4
//    <name> PULL_UP_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400A8010) PULL_UP_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.20..20> PULL_UP_4
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_5  ------------------------------
// SVD Line: 7216

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_5
//    <name> PULL_UP_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400A8010) PULL_UP_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.21..21> PULL_UP_5
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_6  ------------------------------
// SVD Line: 7222

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_6
//    <name> PULL_UP_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400A8010) PULL_UP_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.22..22> PULL_UP_6
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_7  ------------------------------
// SVD Line: 7228

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_7
//    <name> PULL_UP_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400A8010) PULL_UP_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.23..23> PULL_UP_7
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_8  ------------------------------
// SVD Line: 7234

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_8
//    <name> PULL_UP_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400A8010) PULL_UP_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.24..24> PULL_UP_8
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_9  ------------------------------
// SVD Line: 7240

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_9
//    <name> PULL_UP_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400A8010) PULL_UP_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.25..25> PULL_UP_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_10  -----------------------------
// SVD Line: 7246

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_10
//    <name> PULL_UP_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400A8010) PULL_UP_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.26..26> PULL_UP_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_11  -----------------------------
// SVD Line: 7252

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_11
//    <name> PULL_UP_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400A8010) PULL_UP_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.27..27> PULL_UP_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_12  -----------------------------
// SVD Line: 7258

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_12
//    <name> PULL_UP_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400A8010) PULL_UP_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.28..28> PULL_UP_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_13  -----------------------------
// SVD Line: 7264

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_13
//    <name> PULL_UP_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400A8010) PULL_UP_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.29..29> PULL_UP_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_14  -----------------------------
// SVD Line: 7270

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_14
//    <name> PULL_UP_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400A8010) PULL_UP_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.30..30> PULL_UP_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_15  -----------------------------
// SVD Line: 7276

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_15
//    <name> PULL_UP_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400A8010) PULL_UP_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.31..31> PULL_UP_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTA_PULL  ---------------------------------
// SVD Line: 7081

//  <rtree> SFDITEM_REG__MDR_PORTA_PULL
//    <name> PULL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A8010) PORT Pull Up/Down Register </i>
//    <loc> ( (unsigned int)((MDR_PORTA_PULL >> 0) & 0xFFFFFFFF), ((MDR_PORTA_PULL = (MDR_PORTA_PULL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTA_PD  ------------------------------
// SVD Line: 7284

unsigned int MDR_PORTA_PD __AT (0x400A8014);



// ------------------------------  Field Item: MDR_PORTA_PD_PD_0  ---------------------------------
// SVD Line: 7293

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_0
//    <name> PD_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A8014) PD_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.0..0> PD_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_PD_PD_1  ---------------------------------
// SVD Line: 7299

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_1
//    <name> PD_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A8014) PD_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.1..1> PD_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_PD_PD_2  ---------------------------------
// SVD Line: 7305

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_2
//    <name> PD_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A8014) PD_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.2..2> PD_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_PD_PD_3  ---------------------------------
// SVD Line: 7311

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_3
//    <name> PD_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A8014) PD_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.3..3> PD_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_PD_PD_4  ---------------------------------
// SVD Line: 7317

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_4
//    <name> PD_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400A8014) PD_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.4..4> PD_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_PD_PD_5  ---------------------------------
// SVD Line: 7323

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_5
//    <name> PD_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400A8014) PD_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.5..5> PD_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_PD_PD_6  ---------------------------------
// SVD Line: 7329

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_6
//    <name> PD_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400A8014) PD_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.6..6> PD_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_PD_PD_7  ---------------------------------
// SVD Line: 7335

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_7
//    <name> PD_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400A8014) PD_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.7..7> PD_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_PD_PD_8  ---------------------------------
// SVD Line: 7341

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_8
//    <name> PD_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400A8014) PD_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.8..8> PD_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_PD_PD_9  ---------------------------------
// SVD Line: 7347

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_9
//    <name> PD_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400A8014) PD_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.9..9> PD_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_PD_10  ---------------------------------
// SVD Line: 7353

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_10
//    <name> PD_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400A8014) PD_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.10..10> PD_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_PD_11  ---------------------------------
// SVD Line: 7359

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_11
//    <name> PD_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400A8014) PD_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.11..11> PD_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_PD_12  ---------------------------------
// SVD Line: 7365

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_12
//    <name> PD_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400A8014) PD_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.12..12> PD_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_PD_13  ---------------------------------
// SVD Line: 7371

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_13
//    <name> PD_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400A8014) PD_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.13..13> PD_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_PD_14  ---------------------------------
// SVD Line: 7377

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_14
//    <name> PD_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400A8014) PD_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.14..14> PD_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_PD_15  ---------------------------------
// SVD Line: 7383

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_15
//    <name> PD_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400A8014) PD_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.15..15> PD_15
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_0  ---------------------------------
// SVD Line: 7389

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_0
//    <name> SHM_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400A8014) SHM_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.16..16> SHM_0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_1  ---------------------------------
// SVD Line: 7395

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_1
//    <name> SHM_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400A8014) SHM_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.17..17> SHM_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_2  ---------------------------------
// SVD Line: 7401

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_2
//    <name> SHM_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400A8014) SHM_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.18..18> SHM_2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_3  ---------------------------------
// SVD Line: 7407

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_3
//    <name> SHM_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400A8014) SHM_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.19..19> SHM_3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_4  ---------------------------------
// SVD Line: 7413

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_4
//    <name> SHM_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400A8014) SHM_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.20..20> SHM_4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_5  ---------------------------------
// SVD Line: 7419

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_5
//    <name> SHM_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400A8014) SHM_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.21..21> SHM_5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_6  ---------------------------------
// SVD Line: 7425

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_6
//    <name> SHM_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400A8014) SHM_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.22..22> SHM_6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_7  ---------------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_7
//    <name> SHM_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400A8014) SHM_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.23..23> SHM_7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_8  ---------------------------------
// SVD Line: 7437

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_8
//    <name> SHM_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400A8014) SHM_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.24..24> SHM_8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_9  ---------------------------------
// SVD Line: 7443

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_9
//    <name> SHM_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400A8014) SHM_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.25..25> SHM_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_10  --------------------------------
// SVD Line: 7449

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_10
//    <name> SHM_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400A8014) SHM_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.26..26> SHM_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_11  --------------------------------
// SVD Line: 7455

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_11
//    <name> SHM_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400A8014) SHM_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.27..27> SHM_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_12  --------------------------------
// SVD Line: 7461

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_12
//    <name> SHM_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400A8014) SHM_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.28..28> SHM_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_13  --------------------------------
// SVD Line: 7467

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_13
//    <name> SHM_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400A8014) SHM_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.29..29> SHM_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_14  --------------------------------
// SVD Line: 7473

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_14
//    <name> SHM_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400A8014) SHM_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.30..30> SHM_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_15  --------------------------------
// SVD Line: 7479

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_15
//    <name> SHM_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400A8014) SHM_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.31..31> SHM_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTA_PD  ----------------------------------
// SVD Line: 7284

//  <rtree> SFDITEM_REG__MDR_PORTA_PD
//    <name> PD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A8014) PORT Driver Mode Register </i>
//    <loc> ( (unsigned int)((MDR_PORTA_PD >> 0) & 0xFFFFFFFF), ((MDR_PORTA_PD = (MDR_PORTA_PD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTA_PWR  ------------------------------
// SVD Line: 7487

unsigned int MDR_PORTA_PWR __AT (0x400A8018);



// -----------------------------  Field Item: MDR_PORTA_PWR_PWR_0  --------------------------------
// SVD Line: 7496

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_0
//    <name> PWR_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400A8018) PWR_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 0) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PWR_PWR_1  --------------------------------
// SVD Line: 7502

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_1
//    <name> PWR_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400A8018) PWR_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 2) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PWR_PWR_2  --------------------------------
// SVD Line: 7508

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_2
//    <name> PWR_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400A8018) PWR_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 4) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PWR_PWR_3  --------------------------------
// SVD Line: 7514

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_3
//    <name> PWR_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400A8018) PWR_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 6) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PWR_PWR_4  --------------------------------
// SVD Line: 7520

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_4
//    <name> PWR_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400A8018) PWR_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 8) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PWR_PWR_5  --------------------------------
// SVD Line: 7526

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_5
//    <name> PWR_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400A8018) PWR_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 10) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PWR_PWR_6  --------------------------------
// SVD Line: 7532

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_6
//    <name> PWR_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400A8018) PWR_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 12) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PWR_PWR_7  --------------------------------
// SVD Line: 7538

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_7
//    <name> PWR_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400A8018) PWR_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 14) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PWR_PWR_8  --------------------------------
// SVD Line: 7544

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_8
//    <name> PWR_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400A8018) PWR_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 16) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PWR_PWR_9  --------------------------------
// SVD Line: 7550

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_9
//    <name> PWR_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400A8018) PWR_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 18) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_PWR_PWR_10  --------------------------------
// SVD Line: 7556

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_10
//    <name> PWR_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400A8018) PWR_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 20) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_PWR_PWR_11  --------------------------------
// SVD Line: 7562

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_11
//    <name> PWR_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400A8018) PWR_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 22) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_PWR_PWR_12  --------------------------------
// SVD Line: 7568

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_12
//    <name> PWR_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400A8018) PWR_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 24) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_PWR_PWR_13  --------------------------------
// SVD Line: 7574

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_13
//    <name> PWR_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400A8018) PWR_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 26) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_PWR_PWR_14  --------------------------------
// SVD Line: 7580

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_14
//    <name> PWR_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400A8018) PWR_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 28) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_PWR_PWR_15  --------------------------------
// SVD Line: 7586

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_15
//    <name> PWR_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400A8018) PWR_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 30) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTA_PWR  ---------------------------------
// SVD Line: 7487

//  <rtree> SFDITEM_REG__MDR_PORTA_PWR
//    <name> PWR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A8018) PORT Power Register </i>
//    <loc> ( (unsigned int)((MDR_PORTA_PWR >> 0) & 0xFFFFFFFF), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTA_GFEN  -----------------------------
// SVD Line: 7594

unsigned int MDR_PORTA_GFEN __AT (0x400A801C);



// ----------------------------  Field Item: MDR_PORTA_GFEN_GFEN_0  -------------------------------
// SVD Line: 7603

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_0
//    <name> GFEN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A801C) GFEN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.0..0> GFEN_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_GFEN_GFEN_1  -------------------------------
// SVD Line: 7609

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_1
//    <name> GFEN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A801C) GFEN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.1..1> GFEN_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_GFEN_GFEN_2  -------------------------------
// SVD Line: 7615

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_2
//    <name> GFEN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A801C) GFEN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.2..2> GFEN_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_GFEN_GFEN_3  -------------------------------
// SVD Line: 7621

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_3
//    <name> GFEN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A801C) GFEN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.3..3> GFEN_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_GFEN_GFEN_4  -------------------------------
// SVD Line: 7627

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_4
//    <name> GFEN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400A801C) GFEN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.4..4> GFEN_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_GFEN_GFEN_5  -------------------------------
// SVD Line: 7633

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_5
//    <name> GFEN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400A801C) GFEN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.5..5> GFEN_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_GFEN_GFEN_6  -------------------------------
// SVD Line: 7639

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_6
//    <name> GFEN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400A801C) GFEN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.6..6> GFEN_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_GFEN_GFEN_7  -------------------------------
// SVD Line: 7645

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_7
//    <name> GFEN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400A801C) GFEN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.7..7> GFEN_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_GFEN_GFEN_8  -------------------------------
// SVD Line: 7651

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_8
//    <name> GFEN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400A801C) GFEN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.8..8> GFEN_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_GFEN_GFEN_9  -------------------------------
// SVD Line: 7657

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_9
//    <name> GFEN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400A801C) GFEN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.9..9> GFEN_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_GFEN_GFEN_10  -------------------------------
// SVD Line: 7663

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_10
//    <name> GFEN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400A801C) GFEN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.10..10> GFEN_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_GFEN_GFEN_11  -------------------------------
// SVD Line: 7669

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_11
//    <name> GFEN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400A801C) GFEN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.11..11> GFEN_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_GFEN_GFEN_12  -------------------------------
// SVD Line: 7675

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_12
//    <name> GFEN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400A801C) GFEN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.12..12> GFEN_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_GFEN_GFEN_13  -------------------------------
// SVD Line: 7681

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_13
//    <name> GFEN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400A801C) GFEN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.13..13> GFEN_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_GFEN_GFEN_14  -------------------------------
// SVD Line: 7687

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_14
//    <name> GFEN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400A801C) GFEN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.14..14> GFEN_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_GFEN_GFEN_15  -------------------------------
// SVD Line: 7693

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_15
//    <name> GFEN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400A801C) GFEN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.15..15> GFEN_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTA_GFEN  ---------------------------------
// SVD Line: 7594

//  <rtree> SFDITEM_REG__MDR_PORTA_GFEN
//    <name> GFEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A801C) PORT Filter Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_PORTA_GFEN >> 0) & 0xFFFFFFFF), ((MDR_PORTA_GFEN = (MDR_PORTA_GFEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_15 </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_PORTA  -----------------------------------
// SVD Line: 6638

//  <view> MDR_PORTA
//    <name> MDR_PORTA </name>
//    <item> SFDITEM_REG__MDR_PORTA_RXTX </item>
//    <item> SFDITEM_REG__MDR_PORTA_OE </item>
//    <item> SFDITEM_REG__MDR_PORTA_FUNC </item>
//    <item> SFDITEM_REG__MDR_PORTA_ANALOG </item>
//    <item> SFDITEM_REG__MDR_PORTA_PULL </item>
//    <item> SFDITEM_REG__MDR_PORTA_PD </item>
//    <item> SFDITEM_REG__MDR_PORTA_PWR </item>
//    <item> SFDITEM_REG__MDR_PORTA_GFEN </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_PORTB_RXTX  -----------------------------
// SVD Line: 6653

unsigned int MDR_PORTB_RXTX __AT (0x400B0000);



// ----------------------------  Field Item: MDR_PORTB_RXTX_RXTX_0  -------------------------------
// SVD Line: 6662

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_0
//    <name> RXTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B0000) RXTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.0..0> RXTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RXTX_RXTX_1  -------------------------------
// SVD Line: 6668

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_1
//    <name> RXTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B0000) RXTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.1..1> RXTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RXTX_RXTX_2  -------------------------------
// SVD Line: 6674

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_2
//    <name> RXTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B0000) RXTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.2..2> RXTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RXTX_RXTX_3  -------------------------------
// SVD Line: 6680

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_3
//    <name> RXTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B0000) RXTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.3..3> RXTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RXTX_RXTX_4  -------------------------------
// SVD Line: 6686

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_4
//    <name> RXTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B0000) RXTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.4..4> RXTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RXTX_RXTX_5  -------------------------------
// SVD Line: 6692

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_5
//    <name> RXTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B0000) RXTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.5..5> RXTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RXTX_RXTX_6  -------------------------------
// SVD Line: 6698

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_6
//    <name> RXTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B0000) RXTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.6..6> RXTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RXTX_RXTX_7  -------------------------------
// SVD Line: 6704

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_7
//    <name> RXTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B0000) RXTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.7..7> RXTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RXTX_RXTX_8  -------------------------------
// SVD Line: 6710

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_8
//    <name> RXTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B0000) RXTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.8..8> RXTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RXTX_RXTX_9  -------------------------------
// SVD Line: 6716

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_9
//    <name> RXTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B0000) RXTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.9..9> RXTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_RXTX_RXTX_10  -------------------------------
// SVD Line: 6722

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_10
//    <name> RXTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B0000) RXTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.10..10> RXTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_RXTX_RXTX_11  -------------------------------
// SVD Line: 6728

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_11
//    <name> RXTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B0000) RXTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.11..11> RXTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_RXTX_RXTX_12  -------------------------------
// SVD Line: 6734

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_12
//    <name> RXTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B0000) RXTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.12..12> RXTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_RXTX_RXTX_13  -------------------------------
// SVD Line: 6740

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_13
//    <name> RXTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B0000) RXTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.13..13> RXTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_RXTX_RXTX_14  -------------------------------
// SVD Line: 6746

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_14
//    <name> RXTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B0000) RXTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.14..14> RXTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_RXTX_RXTX_15  -------------------------------
// SVD Line: 6752

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_15
//    <name> RXTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B0000) RXTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.15..15> RXTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTB_RXTX  ---------------------------------
// SVD Line: 6653

//  <rtree> SFDITEM_REG__MDR_PORTB_RXTX
//    <name> RXTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B0000) PORT Data Register </i>
//    <loc> ( (unsigned int)((MDR_PORTB_RXTX >> 0) & 0xFFFFFFFF), ((MDR_PORTB_RXTX = (MDR_PORTB_RXTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTB_OE  ------------------------------
// SVD Line: 6760

unsigned int MDR_PORTB_OE __AT (0x400B0004);



// ------------------------------  Field Item: MDR_PORTB_OE_OE_0  ---------------------------------
// SVD Line: 6769

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_0
//    <name> OE_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B0004) OE_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.0..0> OE_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_OE_OE_1  ---------------------------------
// SVD Line: 6775

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_1
//    <name> OE_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B0004) OE_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.1..1> OE_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_OE_OE_2  ---------------------------------
// SVD Line: 6781

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_2
//    <name> OE_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B0004) OE_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.2..2> OE_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_OE_OE_3  ---------------------------------
// SVD Line: 6787

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_3
//    <name> OE_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B0004) OE_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.3..3> OE_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_OE_OE_4  ---------------------------------
// SVD Line: 6793

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_4
//    <name> OE_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B0004) OE_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.4..4> OE_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_OE_OE_5  ---------------------------------
// SVD Line: 6799

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_5
//    <name> OE_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B0004) OE_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.5..5> OE_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_OE_OE_6  ---------------------------------
// SVD Line: 6805

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_6
//    <name> OE_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B0004) OE_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.6..6> OE_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_OE_OE_7  ---------------------------------
// SVD Line: 6811

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_7
//    <name> OE_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B0004) OE_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.7..7> OE_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_OE_OE_8  ---------------------------------
// SVD Line: 6817

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_8
//    <name> OE_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B0004) OE_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.8..8> OE_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_OE_OE_9  ---------------------------------
// SVD Line: 6823

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_9
//    <name> OE_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B0004) OE_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.9..9> OE_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_OE_OE_10  ---------------------------------
// SVD Line: 6829

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_10
//    <name> OE_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B0004) OE_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.10..10> OE_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_OE_OE_11  ---------------------------------
// SVD Line: 6835

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_11
//    <name> OE_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B0004) OE_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.11..11> OE_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_OE_OE_12  ---------------------------------
// SVD Line: 6841

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_12
//    <name> OE_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B0004) OE_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.12..12> OE_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_OE_OE_13  ---------------------------------
// SVD Line: 6847

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_13
//    <name> OE_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B0004) OE_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.13..13> OE_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_OE_OE_14  ---------------------------------
// SVD Line: 6853

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_14
//    <name> OE_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B0004) OE_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.14..14> OE_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_OE_OE_15  ---------------------------------
// SVD Line: 6859

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_15
//    <name> OE_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B0004) OE_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.15..15> OE_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTB_OE  ----------------------------------
// SVD Line: 6760

//  <rtree> SFDITEM_REG__MDR_PORTB_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B0004) PORT Output Enable Register </i>
//    <loc> ( (unsigned int)((MDR_PORTB_OE >> 0) & 0xFFFFFFFF), ((MDR_PORTB_OE = (MDR_PORTB_OE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTB_FUNC  -----------------------------
// SVD Line: 6867

unsigned int MDR_PORTB_FUNC __AT (0x400B0008);



// ----------------------------  Field Item: MDR_PORTB_FUNC_MODE_0  -------------------------------
// SVD Line: 6876

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_0
//    <name> MODE_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400B0008) MODE_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 0) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_FUNC_MODE_1  -------------------------------
// SVD Line: 6882

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_1
//    <name> MODE_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400B0008) MODE_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 2) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_FUNC_MODE_2  -------------------------------
// SVD Line: 6888

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_2
//    <name> MODE_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400B0008) MODE_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 4) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_FUNC_MODE_3  -------------------------------
// SVD Line: 6894

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_3
//    <name> MODE_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400B0008) MODE_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 6) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_FUNC_MODE_4  -------------------------------
// SVD Line: 6900

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_4
//    <name> MODE_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400B0008) MODE_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 8) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_FUNC_MODE_5  -------------------------------
// SVD Line: 6906

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_5
//    <name> MODE_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400B0008) MODE_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 10) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_FUNC_MODE_6  -------------------------------
// SVD Line: 6912

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_6
//    <name> MODE_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400B0008) MODE_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 12) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_FUNC_MODE_7  -------------------------------
// SVD Line: 6918

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_7
//    <name> MODE_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400B0008) MODE_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 14) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_FUNC_MODE_8  -------------------------------
// SVD Line: 6924

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_8
//    <name> MODE_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400B0008) MODE_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 16) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_FUNC_MODE_9  -------------------------------
// SVD Line: 6930

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_9
//    <name> MODE_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400B0008) MODE_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 18) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_FUNC_MODE_10  -------------------------------
// SVD Line: 6936

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_10
//    <name> MODE_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400B0008) MODE_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 20) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_FUNC_MODE_11  -------------------------------
// SVD Line: 6942

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_11
//    <name> MODE_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400B0008) MODE_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 22) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_FUNC_MODE_12  -------------------------------
// SVD Line: 6948

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_12
//    <name> MODE_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400B0008) MODE_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 24) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_FUNC_MODE_13  -------------------------------
// SVD Line: 6954

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_13
//    <name> MODE_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400B0008) MODE_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 26) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_FUNC_MODE_14  -------------------------------
// SVD Line: 6960

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_14
//    <name> MODE_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400B0008) MODE_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 28) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_FUNC_MODE_15  -------------------------------
// SVD Line: 6966

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_15
//    <name> MODE_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400B0008) MODE_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 30) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTB_FUNC  ---------------------------------
// SVD Line: 6867

//  <rtree> SFDITEM_REG__MDR_PORTB_FUNC
//    <name> FUNC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B0008) PORT Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTB_FUNC >> 0) & 0xFFFFFFFF), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTB_ANALOG  ----------------------------
// SVD Line: 6974

unsigned int MDR_PORTB_ANALOG __AT (0x400B000C);



// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_0  ----------------------------
// SVD Line: 6983

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_0
//    <name> ANALOG_EN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B000C) ANALOG_EN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.0..0> ANALOG_EN_0
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_1  ----------------------------
// SVD Line: 6989

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_1
//    <name> ANALOG_EN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B000C) ANALOG_EN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.1..1> ANALOG_EN_1
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_2  ----------------------------
// SVD Line: 6995

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_2
//    <name> ANALOG_EN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B000C) ANALOG_EN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.2..2> ANALOG_EN_2
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_3  ----------------------------
// SVD Line: 7001

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_3
//    <name> ANALOG_EN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B000C) ANALOG_EN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.3..3> ANALOG_EN_3
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_4  ----------------------------
// SVD Line: 7007

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_4
//    <name> ANALOG_EN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B000C) ANALOG_EN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.4..4> ANALOG_EN_4
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_5  ----------------------------
// SVD Line: 7013

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_5
//    <name> ANALOG_EN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B000C) ANALOG_EN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.5..5> ANALOG_EN_5
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_6  ----------------------------
// SVD Line: 7019

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_6
//    <name> ANALOG_EN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B000C) ANALOG_EN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.6..6> ANALOG_EN_6
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_7  ----------------------------
// SVD Line: 7025

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_7
//    <name> ANALOG_EN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B000C) ANALOG_EN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.7..7> ANALOG_EN_7
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_8  ----------------------------
// SVD Line: 7031

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_8
//    <name> ANALOG_EN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B000C) ANALOG_EN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.8..8> ANALOG_EN_8
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_9  ----------------------------
// SVD Line: 7037

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_9
//    <name> ANALOG_EN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B000C) ANALOG_EN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.9..9> ANALOG_EN_9
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_10  ---------------------------
// SVD Line: 7043

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_10
//    <name> ANALOG_EN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B000C) ANALOG_EN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.10..10> ANALOG_EN_10
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_11  ---------------------------
// SVD Line: 7049

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_11
//    <name> ANALOG_EN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B000C) ANALOG_EN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.11..11> ANALOG_EN_11
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_12  ---------------------------
// SVD Line: 7055

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_12
//    <name> ANALOG_EN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B000C) ANALOG_EN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.12..12> ANALOG_EN_12
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_13  ---------------------------
// SVD Line: 7061

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_13
//    <name> ANALOG_EN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B000C) ANALOG_EN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.13..13> ANALOG_EN_13
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_14  ---------------------------
// SVD Line: 7067

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_14
//    <name> ANALOG_EN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B000C) ANALOG_EN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.14..14> ANALOG_EN_14
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_15  ---------------------------
// SVD Line: 7073

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_15
//    <name> ANALOG_EN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B000C) ANALOG_EN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.15..15> ANALOG_EN_15
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_PORTB_ANALOG  --------------------------------
// SVD Line: 6974

//  <rtree> SFDITEM_REG__MDR_PORTB_ANALOG
//    <name> ANALOG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B000C) PORT Analog Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTB_ANALOG >> 0) & 0xFFFFFFFF), ((MDR_PORTB_ANALOG = (MDR_PORTB_ANALOG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTB_PULL  -----------------------------
// SVD Line: 7081

unsigned int MDR_PORTB_PULL __AT (0x400B0010);



// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_0  -----------------------------
// SVD Line: 7090

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_0
//    <name> PULL_DOWN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B0010) PULL_DOWN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.0..0> PULL_DOWN_0
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_1  -----------------------------
// SVD Line: 7096

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_1
//    <name> PULL_DOWN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B0010) PULL_DOWN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.1..1> PULL_DOWN_1
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_2  -----------------------------
// SVD Line: 7102

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_2
//    <name> PULL_DOWN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B0010) PULL_DOWN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.2..2> PULL_DOWN_2
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_3  -----------------------------
// SVD Line: 7108

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_3
//    <name> PULL_DOWN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B0010) PULL_DOWN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.3..3> PULL_DOWN_3
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_4  -----------------------------
// SVD Line: 7114

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_4
//    <name> PULL_DOWN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B0010) PULL_DOWN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.4..4> PULL_DOWN_4
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_5  -----------------------------
// SVD Line: 7120

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_5
//    <name> PULL_DOWN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B0010) PULL_DOWN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.5..5> PULL_DOWN_5
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_6  -----------------------------
// SVD Line: 7126

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_6
//    <name> PULL_DOWN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B0010) PULL_DOWN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.6..6> PULL_DOWN_6
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_7  -----------------------------
// SVD Line: 7132

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_7
//    <name> PULL_DOWN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B0010) PULL_DOWN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.7..7> PULL_DOWN_7
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_8  -----------------------------
// SVD Line: 7138

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_8
//    <name> PULL_DOWN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B0010) PULL_DOWN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.8..8> PULL_DOWN_8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_9  -----------------------------
// SVD Line: 7144

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_9
//    <name> PULL_DOWN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B0010) PULL_DOWN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.9..9> PULL_DOWN_9
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_10  ----------------------------
// SVD Line: 7150

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_10
//    <name> PULL_DOWN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B0010) PULL_DOWN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.10..10> PULL_DOWN_10
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_11  ----------------------------
// SVD Line: 7156

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_11
//    <name> PULL_DOWN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B0010) PULL_DOWN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.11..11> PULL_DOWN_11
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_12  ----------------------------
// SVD Line: 7162

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_12
//    <name> PULL_DOWN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B0010) PULL_DOWN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.12..12> PULL_DOWN_12
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_13  ----------------------------
// SVD Line: 7168

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_13
//    <name> PULL_DOWN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B0010) PULL_DOWN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.13..13> PULL_DOWN_13
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_14  ----------------------------
// SVD Line: 7174

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_14
//    <name> PULL_DOWN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B0010) PULL_DOWN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.14..14> PULL_DOWN_14
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_15  ----------------------------
// SVD Line: 7180

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_15
//    <name> PULL_DOWN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B0010) PULL_DOWN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.15..15> PULL_DOWN_15
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_0  ------------------------------
// SVD Line: 7186

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_0
//    <name> PULL_UP_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400B0010) PULL_UP_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.16..16> PULL_UP_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_1  ------------------------------
// SVD Line: 7192

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_1
//    <name> PULL_UP_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400B0010) PULL_UP_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.17..17> PULL_UP_1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_2  ------------------------------
// SVD Line: 7198

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_2
//    <name> PULL_UP_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400B0010) PULL_UP_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.18..18> PULL_UP_2
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_3  ------------------------------
// SVD Line: 7204

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_3
//    <name> PULL_UP_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400B0010) PULL_UP_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.19..19> PULL_UP_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_4  ------------------------------
// SVD Line: 7210

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_4
//    <name> PULL_UP_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400B0010) PULL_UP_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.20..20> PULL_UP_4
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_5  ------------------------------
// SVD Line: 7216

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_5
//    <name> PULL_UP_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400B0010) PULL_UP_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.21..21> PULL_UP_5
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_6  ------------------------------
// SVD Line: 7222

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_6
//    <name> PULL_UP_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400B0010) PULL_UP_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.22..22> PULL_UP_6
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_7  ------------------------------
// SVD Line: 7228

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_7
//    <name> PULL_UP_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400B0010) PULL_UP_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.23..23> PULL_UP_7
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_8  ------------------------------
// SVD Line: 7234

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_8
//    <name> PULL_UP_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400B0010) PULL_UP_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.24..24> PULL_UP_8
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_9  ------------------------------
// SVD Line: 7240

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_9
//    <name> PULL_UP_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400B0010) PULL_UP_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.25..25> PULL_UP_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_10  -----------------------------
// SVD Line: 7246

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_10
//    <name> PULL_UP_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400B0010) PULL_UP_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.26..26> PULL_UP_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_11  -----------------------------
// SVD Line: 7252

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_11
//    <name> PULL_UP_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400B0010) PULL_UP_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.27..27> PULL_UP_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_12  -----------------------------
// SVD Line: 7258

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_12
//    <name> PULL_UP_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400B0010) PULL_UP_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.28..28> PULL_UP_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_13  -----------------------------
// SVD Line: 7264

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_13
//    <name> PULL_UP_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400B0010) PULL_UP_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.29..29> PULL_UP_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_14  -----------------------------
// SVD Line: 7270

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_14
//    <name> PULL_UP_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400B0010) PULL_UP_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.30..30> PULL_UP_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_15  -----------------------------
// SVD Line: 7276

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_15
//    <name> PULL_UP_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400B0010) PULL_UP_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.31..31> PULL_UP_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTB_PULL  ---------------------------------
// SVD Line: 7081

//  <rtree> SFDITEM_REG__MDR_PORTB_PULL
//    <name> PULL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B0010) PORT Pull Up/Down Register </i>
//    <loc> ( (unsigned int)((MDR_PORTB_PULL >> 0) & 0xFFFFFFFF), ((MDR_PORTB_PULL = (MDR_PORTB_PULL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTB_PD  ------------------------------
// SVD Line: 7284

unsigned int MDR_PORTB_PD __AT (0x400B0014);



// ------------------------------  Field Item: MDR_PORTB_PD_PD_0  ---------------------------------
// SVD Line: 7293

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_0
//    <name> PD_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B0014) PD_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.0..0> PD_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_PD_PD_1  ---------------------------------
// SVD Line: 7299

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_1
//    <name> PD_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B0014) PD_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.1..1> PD_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_PD_PD_2  ---------------------------------
// SVD Line: 7305

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_2
//    <name> PD_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B0014) PD_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.2..2> PD_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_PD_PD_3  ---------------------------------
// SVD Line: 7311

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_3
//    <name> PD_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B0014) PD_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.3..3> PD_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_PD_PD_4  ---------------------------------
// SVD Line: 7317

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_4
//    <name> PD_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B0014) PD_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.4..4> PD_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_PD_PD_5  ---------------------------------
// SVD Line: 7323

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_5
//    <name> PD_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B0014) PD_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.5..5> PD_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_PD_PD_6  ---------------------------------
// SVD Line: 7329

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_6
//    <name> PD_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B0014) PD_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.6..6> PD_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_PD_PD_7  ---------------------------------
// SVD Line: 7335

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_7
//    <name> PD_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B0014) PD_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.7..7> PD_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_PD_PD_8  ---------------------------------
// SVD Line: 7341

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_8
//    <name> PD_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B0014) PD_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.8..8> PD_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_PD_PD_9  ---------------------------------
// SVD Line: 7347

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_9
//    <name> PD_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B0014) PD_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.9..9> PD_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_PD_10  ---------------------------------
// SVD Line: 7353

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_10
//    <name> PD_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B0014) PD_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.10..10> PD_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_PD_11  ---------------------------------
// SVD Line: 7359

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_11
//    <name> PD_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B0014) PD_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.11..11> PD_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_PD_12  ---------------------------------
// SVD Line: 7365

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_12
//    <name> PD_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B0014) PD_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.12..12> PD_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_PD_13  ---------------------------------
// SVD Line: 7371

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_13
//    <name> PD_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B0014) PD_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.13..13> PD_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_PD_14  ---------------------------------
// SVD Line: 7377

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_14
//    <name> PD_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B0014) PD_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.14..14> PD_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_PD_15  ---------------------------------
// SVD Line: 7383

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_15
//    <name> PD_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B0014) PD_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.15..15> PD_15
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_0  ---------------------------------
// SVD Line: 7389

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_0
//    <name> SHM_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400B0014) SHM_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.16..16> SHM_0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_1  ---------------------------------
// SVD Line: 7395

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_1
//    <name> SHM_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400B0014) SHM_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.17..17> SHM_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_2  ---------------------------------
// SVD Line: 7401

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_2
//    <name> SHM_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400B0014) SHM_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.18..18> SHM_2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_3  ---------------------------------
// SVD Line: 7407

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_3
//    <name> SHM_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400B0014) SHM_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.19..19> SHM_3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_4  ---------------------------------
// SVD Line: 7413

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_4
//    <name> SHM_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400B0014) SHM_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.20..20> SHM_4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_5  ---------------------------------
// SVD Line: 7419

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_5
//    <name> SHM_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400B0014) SHM_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.21..21> SHM_5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_6  ---------------------------------
// SVD Line: 7425

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_6
//    <name> SHM_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400B0014) SHM_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.22..22> SHM_6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_7  ---------------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_7
//    <name> SHM_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400B0014) SHM_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.23..23> SHM_7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_8  ---------------------------------
// SVD Line: 7437

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_8
//    <name> SHM_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400B0014) SHM_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.24..24> SHM_8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_9  ---------------------------------
// SVD Line: 7443

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_9
//    <name> SHM_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400B0014) SHM_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.25..25> SHM_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_10  --------------------------------
// SVD Line: 7449

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_10
//    <name> SHM_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400B0014) SHM_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.26..26> SHM_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_11  --------------------------------
// SVD Line: 7455

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_11
//    <name> SHM_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400B0014) SHM_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.27..27> SHM_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_12  --------------------------------
// SVD Line: 7461

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_12
//    <name> SHM_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400B0014) SHM_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.28..28> SHM_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_13  --------------------------------
// SVD Line: 7467

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_13
//    <name> SHM_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400B0014) SHM_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.29..29> SHM_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_14  --------------------------------
// SVD Line: 7473

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_14
//    <name> SHM_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400B0014) SHM_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.30..30> SHM_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_15  --------------------------------
// SVD Line: 7479

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_15
//    <name> SHM_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400B0014) SHM_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.31..31> SHM_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTB_PD  ----------------------------------
// SVD Line: 7284

//  <rtree> SFDITEM_REG__MDR_PORTB_PD
//    <name> PD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B0014) PORT Driver Mode Register </i>
//    <loc> ( (unsigned int)((MDR_PORTB_PD >> 0) & 0xFFFFFFFF), ((MDR_PORTB_PD = (MDR_PORTB_PD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTB_PWR  ------------------------------
// SVD Line: 7487

unsigned int MDR_PORTB_PWR __AT (0x400B0018);



// -----------------------------  Field Item: MDR_PORTB_PWR_PWR_0  --------------------------------
// SVD Line: 7496

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_0
//    <name> PWR_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400B0018) PWR_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 0) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PWR_PWR_1  --------------------------------
// SVD Line: 7502

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_1
//    <name> PWR_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400B0018) PWR_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 2) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PWR_PWR_2  --------------------------------
// SVD Line: 7508

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_2
//    <name> PWR_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400B0018) PWR_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 4) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PWR_PWR_3  --------------------------------
// SVD Line: 7514

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_3
//    <name> PWR_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400B0018) PWR_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 6) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PWR_PWR_4  --------------------------------
// SVD Line: 7520

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_4
//    <name> PWR_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400B0018) PWR_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 8) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PWR_PWR_5  --------------------------------
// SVD Line: 7526

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_5
//    <name> PWR_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400B0018) PWR_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 10) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PWR_PWR_6  --------------------------------
// SVD Line: 7532

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_6
//    <name> PWR_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400B0018) PWR_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 12) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PWR_PWR_7  --------------------------------
// SVD Line: 7538

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_7
//    <name> PWR_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400B0018) PWR_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 14) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PWR_PWR_8  --------------------------------
// SVD Line: 7544

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_8
//    <name> PWR_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400B0018) PWR_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 16) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PWR_PWR_9  --------------------------------
// SVD Line: 7550

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_9
//    <name> PWR_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400B0018) PWR_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 18) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_PWR_PWR_10  --------------------------------
// SVD Line: 7556

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_10
//    <name> PWR_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400B0018) PWR_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 20) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_PWR_PWR_11  --------------------------------
// SVD Line: 7562

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_11
//    <name> PWR_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400B0018) PWR_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 22) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_PWR_PWR_12  --------------------------------
// SVD Line: 7568

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_12
//    <name> PWR_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400B0018) PWR_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 24) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_PWR_PWR_13  --------------------------------
// SVD Line: 7574

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_13
//    <name> PWR_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400B0018) PWR_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 26) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_PWR_PWR_14  --------------------------------
// SVD Line: 7580

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_14
//    <name> PWR_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400B0018) PWR_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 28) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_PWR_PWR_15  --------------------------------
// SVD Line: 7586

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_15
//    <name> PWR_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400B0018) PWR_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 30) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTB_PWR  ---------------------------------
// SVD Line: 7487

//  <rtree> SFDITEM_REG__MDR_PORTB_PWR
//    <name> PWR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B0018) PORT Power Register </i>
//    <loc> ( (unsigned int)((MDR_PORTB_PWR >> 0) & 0xFFFFFFFF), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTB_GFEN  -----------------------------
// SVD Line: 7594

unsigned int MDR_PORTB_GFEN __AT (0x400B001C);



// ----------------------------  Field Item: MDR_PORTB_GFEN_GFEN_0  -------------------------------
// SVD Line: 7603

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_0
//    <name> GFEN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B001C) GFEN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.0..0> GFEN_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_GFEN_GFEN_1  -------------------------------
// SVD Line: 7609

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_1
//    <name> GFEN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B001C) GFEN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.1..1> GFEN_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_GFEN_GFEN_2  -------------------------------
// SVD Line: 7615

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_2
//    <name> GFEN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B001C) GFEN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.2..2> GFEN_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_GFEN_GFEN_3  -------------------------------
// SVD Line: 7621

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_3
//    <name> GFEN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B001C) GFEN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.3..3> GFEN_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_GFEN_GFEN_4  -------------------------------
// SVD Line: 7627

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_4
//    <name> GFEN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B001C) GFEN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.4..4> GFEN_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_GFEN_GFEN_5  -------------------------------
// SVD Line: 7633

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_5
//    <name> GFEN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B001C) GFEN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.5..5> GFEN_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_GFEN_GFEN_6  -------------------------------
// SVD Line: 7639

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_6
//    <name> GFEN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B001C) GFEN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.6..6> GFEN_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_GFEN_GFEN_7  -------------------------------
// SVD Line: 7645

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_7
//    <name> GFEN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B001C) GFEN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.7..7> GFEN_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_GFEN_GFEN_8  -------------------------------
// SVD Line: 7651

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_8
//    <name> GFEN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B001C) GFEN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.8..8> GFEN_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_GFEN_GFEN_9  -------------------------------
// SVD Line: 7657

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_9
//    <name> GFEN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B001C) GFEN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.9..9> GFEN_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_GFEN_GFEN_10  -------------------------------
// SVD Line: 7663

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_10
//    <name> GFEN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B001C) GFEN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.10..10> GFEN_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_GFEN_GFEN_11  -------------------------------
// SVD Line: 7669

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_11
//    <name> GFEN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B001C) GFEN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.11..11> GFEN_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_GFEN_GFEN_12  -------------------------------
// SVD Line: 7675

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_12
//    <name> GFEN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B001C) GFEN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.12..12> GFEN_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_GFEN_GFEN_13  -------------------------------
// SVD Line: 7681

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_13
//    <name> GFEN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B001C) GFEN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.13..13> GFEN_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_GFEN_GFEN_14  -------------------------------
// SVD Line: 7687

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_14
//    <name> GFEN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B001C) GFEN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.14..14> GFEN_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_GFEN_GFEN_15  -------------------------------
// SVD Line: 7693

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_15
//    <name> GFEN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B001C) GFEN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.15..15> GFEN_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTB_GFEN  ---------------------------------
// SVD Line: 7594

//  <rtree> SFDITEM_REG__MDR_PORTB_GFEN
//    <name> GFEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B001C) PORT Filter Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_PORTB_GFEN >> 0) & 0xFFFFFFFF), ((MDR_PORTB_GFEN = (MDR_PORTB_GFEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_15 </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_PORTB  -----------------------------------
// SVD Line: 7703

//  <view> MDR_PORTB
//    <name> MDR_PORTB </name>
//    <item> SFDITEM_REG__MDR_PORTB_RXTX </item>
//    <item> SFDITEM_REG__MDR_PORTB_OE </item>
//    <item> SFDITEM_REG__MDR_PORTB_FUNC </item>
//    <item> SFDITEM_REG__MDR_PORTB_ANALOG </item>
//    <item> SFDITEM_REG__MDR_PORTB_PULL </item>
//    <item> SFDITEM_REG__MDR_PORTB_PD </item>
//    <item> SFDITEM_REG__MDR_PORTB_PWR </item>
//    <item> SFDITEM_REG__MDR_PORTB_GFEN </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_PORTC_RXTX  -----------------------------
// SVD Line: 6653

unsigned int MDR_PORTC_RXTX __AT (0x400B8000);



// ----------------------------  Field Item: MDR_PORTC_RXTX_RXTX_0  -------------------------------
// SVD Line: 6662

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_0
//    <name> RXTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B8000) RXTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.0..0> RXTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RXTX_RXTX_1  -------------------------------
// SVD Line: 6668

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_1
//    <name> RXTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B8000) RXTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.1..1> RXTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RXTX_RXTX_2  -------------------------------
// SVD Line: 6674

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_2
//    <name> RXTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B8000) RXTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.2..2> RXTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RXTX_RXTX_3  -------------------------------
// SVD Line: 6680

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_3
//    <name> RXTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B8000) RXTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.3..3> RXTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RXTX_RXTX_4  -------------------------------
// SVD Line: 6686

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_4
//    <name> RXTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B8000) RXTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.4..4> RXTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RXTX_RXTX_5  -------------------------------
// SVD Line: 6692

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_5
//    <name> RXTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B8000) RXTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.5..5> RXTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RXTX_RXTX_6  -------------------------------
// SVD Line: 6698

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_6
//    <name> RXTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B8000) RXTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.6..6> RXTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RXTX_RXTX_7  -------------------------------
// SVD Line: 6704

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_7
//    <name> RXTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B8000) RXTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.7..7> RXTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RXTX_RXTX_8  -------------------------------
// SVD Line: 6710

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_8
//    <name> RXTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B8000) RXTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.8..8> RXTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RXTX_RXTX_9  -------------------------------
// SVD Line: 6716

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_9
//    <name> RXTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B8000) RXTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.9..9> RXTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_RXTX_RXTX_10  -------------------------------
// SVD Line: 6722

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_10
//    <name> RXTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B8000) RXTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.10..10> RXTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_RXTX_RXTX_11  -------------------------------
// SVD Line: 6728

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_11
//    <name> RXTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B8000) RXTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.11..11> RXTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_RXTX_RXTX_12  -------------------------------
// SVD Line: 6734

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_12
//    <name> RXTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B8000) RXTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.12..12> RXTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_RXTX_RXTX_13  -------------------------------
// SVD Line: 6740

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_13
//    <name> RXTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B8000) RXTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.13..13> RXTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_RXTX_RXTX_14  -------------------------------
// SVD Line: 6746

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_14
//    <name> RXTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B8000) RXTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.14..14> RXTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_RXTX_RXTX_15  -------------------------------
// SVD Line: 6752

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_15
//    <name> RXTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B8000) RXTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.15..15> RXTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTC_RXTX  ---------------------------------
// SVD Line: 6653

//  <rtree> SFDITEM_REG__MDR_PORTC_RXTX
//    <name> RXTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B8000) PORT Data Register </i>
//    <loc> ( (unsigned int)((MDR_PORTC_RXTX >> 0) & 0xFFFFFFFF), ((MDR_PORTC_RXTX = (MDR_PORTC_RXTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTC_OE  ------------------------------
// SVD Line: 6760

unsigned int MDR_PORTC_OE __AT (0x400B8004);



// ------------------------------  Field Item: MDR_PORTC_OE_OE_0  ---------------------------------
// SVD Line: 6769

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_0
//    <name> OE_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B8004) OE_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.0..0> OE_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_OE_OE_1  ---------------------------------
// SVD Line: 6775

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_1
//    <name> OE_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B8004) OE_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.1..1> OE_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_OE_OE_2  ---------------------------------
// SVD Line: 6781

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_2
//    <name> OE_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B8004) OE_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.2..2> OE_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_OE_OE_3  ---------------------------------
// SVD Line: 6787

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_3
//    <name> OE_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B8004) OE_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.3..3> OE_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_OE_OE_4  ---------------------------------
// SVD Line: 6793

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_4
//    <name> OE_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B8004) OE_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.4..4> OE_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_OE_OE_5  ---------------------------------
// SVD Line: 6799

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_5
//    <name> OE_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B8004) OE_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.5..5> OE_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_OE_OE_6  ---------------------------------
// SVD Line: 6805

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_6
//    <name> OE_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B8004) OE_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.6..6> OE_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_OE_OE_7  ---------------------------------
// SVD Line: 6811

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_7
//    <name> OE_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B8004) OE_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.7..7> OE_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_OE_OE_8  ---------------------------------
// SVD Line: 6817

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_8
//    <name> OE_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B8004) OE_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.8..8> OE_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_OE_OE_9  ---------------------------------
// SVD Line: 6823

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_9
//    <name> OE_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B8004) OE_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.9..9> OE_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_OE_OE_10  ---------------------------------
// SVD Line: 6829

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_10
//    <name> OE_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B8004) OE_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.10..10> OE_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_OE_OE_11  ---------------------------------
// SVD Line: 6835

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_11
//    <name> OE_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B8004) OE_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.11..11> OE_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_OE_OE_12  ---------------------------------
// SVD Line: 6841

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_12
//    <name> OE_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B8004) OE_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.12..12> OE_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_OE_OE_13  ---------------------------------
// SVD Line: 6847

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_13
//    <name> OE_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B8004) OE_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.13..13> OE_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_OE_OE_14  ---------------------------------
// SVD Line: 6853

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_14
//    <name> OE_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B8004) OE_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.14..14> OE_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_OE_OE_15  ---------------------------------
// SVD Line: 6859

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_15
//    <name> OE_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B8004) OE_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.15..15> OE_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTC_OE  ----------------------------------
// SVD Line: 6760

//  <rtree> SFDITEM_REG__MDR_PORTC_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B8004) PORT Output Enable Register </i>
//    <loc> ( (unsigned int)((MDR_PORTC_OE >> 0) & 0xFFFFFFFF), ((MDR_PORTC_OE = (MDR_PORTC_OE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTC_FUNC  -----------------------------
// SVD Line: 6867

unsigned int MDR_PORTC_FUNC __AT (0x400B8008);



// ----------------------------  Field Item: MDR_PORTC_FUNC_MODE_0  -------------------------------
// SVD Line: 6876

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_0
//    <name> MODE_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400B8008) MODE_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 0) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_FUNC_MODE_1  -------------------------------
// SVD Line: 6882

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_1
//    <name> MODE_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400B8008) MODE_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 2) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_FUNC_MODE_2  -------------------------------
// SVD Line: 6888

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_2
//    <name> MODE_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400B8008) MODE_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 4) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_FUNC_MODE_3  -------------------------------
// SVD Line: 6894

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_3
//    <name> MODE_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400B8008) MODE_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 6) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_FUNC_MODE_4  -------------------------------
// SVD Line: 6900

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_4
//    <name> MODE_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400B8008) MODE_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 8) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_FUNC_MODE_5  -------------------------------
// SVD Line: 6906

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_5
//    <name> MODE_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400B8008) MODE_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 10) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_FUNC_MODE_6  -------------------------------
// SVD Line: 6912

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_6
//    <name> MODE_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400B8008) MODE_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 12) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_FUNC_MODE_7  -------------------------------
// SVD Line: 6918

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_7
//    <name> MODE_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400B8008) MODE_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 14) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_FUNC_MODE_8  -------------------------------
// SVD Line: 6924

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_8
//    <name> MODE_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400B8008) MODE_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 16) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_FUNC_MODE_9  -------------------------------
// SVD Line: 6930

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_9
//    <name> MODE_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400B8008) MODE_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 18) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_FUNC_MODE_10  -------------------------------
// SVD Line: 6936

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_10
//    <name> MODE_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400B8008) MODE_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 20) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_FUNC_MODE_11  -------------------------------
// SVD Line: 6942

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_11
//    <name> MODE_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400B8008) MODE_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 22) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_FUNC_MODE_12  -------------------------------
// SVD Line: 6948

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_12
//    <name> MODE_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400B8008) MODE_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 24) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_FUNC_MODE_13  -------------------------------
// SVD Line: 6954

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_13
//    <name> MODE_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400B8008) MODE_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 26) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_FUNC_MODE_14  -------------------------------
// SVD Line: 6960

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_14
//    <name> MODE_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400B8008) MODE_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 28) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_FUNC_MODE_15  -------------------------------
// SVD Line: 6966

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_15
//    <name> MODE_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400B8008) MODE_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 30) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTC_FUNC  ---------------------------------
// SVD Line: 6867

//  <rtree> SFDITEM_REG__MDR_PORTC_FUNC
//    <name> FUNC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B8008) PORT Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTC_FUNC >> 0) & 0xFFFFFFFF), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTC_ANALOG  ----------------------------
// SVD Line: 6974

unsigned int MDR_PORTC_ANALOG __AT (0x400B800C);



// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_0  ----------------------------
// SVD Line: 6983

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_0
//    <name> ANALOG_EN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B800C) ANALOG_EN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.0..0> ANALOG_EN_0
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_1  ----------------------------
// SVD Line: 6989

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_1
//    <name> ANALOG_EN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B800C) ANALOG_EN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.1..1> ANALOG_EN_1
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_2  ----------------------------
// SVD Line: 6995

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_2
//    <name> ANALOG_EN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B800C) ANALOG_EN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.2..2> ANALOG_EN_2
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_3  ----------------------------
// SVD Line: 7001

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_3
//    <name> ANALOG_EN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B800C) ANALOG_EN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.3..3> ANALOG_EN_3
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_4  ----------------------------
// SVD Line: 7007

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_4
//    <name> ANALOG_EN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B800C) ANALOG_EN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.4..4> ANALOG_EN_4
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_5  ----------------------------
// SVD Line: 7013

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_5
//    <name> ANALOG_EN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B800C) ANALOG_EN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.5..5> ANALOG_EN_5
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_6  ----------------------------
// SVD Line: 7019

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_6
//    <name> ANALOG_EN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B800C) ANALOG_EN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.6..6> ANALOG_EN_6
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_7  ----------------------------
// SVD Line: 7025

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_7
//    <name> ANALOG_EN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B800C) ANALOG_EN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.7..7> ANALOG_EN_7
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_8  ----------------------------
// SVD Line: 7031

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_8
//    <name> ANALOG_EN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B800C) ANALOG_EN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.8..8> ANALOG_EN_8
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_9  ----------------------------
// SVD Line: 7037

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_9
//    <name> ANALOG_EN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B800C) ANALOG_EN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.9..9> ANALOG_EN_9
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_10  ---------------------------
// SVD Line: 7043

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_10
//    <name> ANALOG_EN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B800C) ANALOG_EN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.10..10> ANALOG_EN_10
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_11  ---------------------------
// SVD Line: 7049

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_11
//    <name> ANALOG_EN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B800C) ANALOG_EN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.11..11> ANALOG_EN_11
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_12  ---------------------------
// SVD Line: 7055

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_12
//    <name> ANALOG_EN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B800C) ANALOG_EN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.12..12> ANALOG_EN_12
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_13  ---------------------------
// SVD Line: 7061

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_13
//    <name> ANALOG_EN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B800C) ANALOG_EN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.13..13> ANALOG_EN_13
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_14  ---------------------------
// SVD Line: 7067

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_14
//    <name> ANALOG_EN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B800C) ANALOG_EN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.14..14> ANALOG_EN_14
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_15  ---------------------------
// SVD Line: 7073

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_15
//    <name> ANALOG_EN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B800C) ANALOG_EN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.15..15> ANALOG_EN_15
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_PORTC_ANALOG  --------------------------------
// SVD Line: 6974

//  <rtree> SFDITEM_REG__MDR_PORTC_ANALOG
//    <name> ANALOG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B800C) PORT Analog Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTC_ANALOG >> 0) & 0xFFFFFFFF), ((MDR_PORTC_ANALOG = (MDR_PORTC_ANALOG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTC_PULL  -----------------------------
// SVD Line: 7081

unsigned int MDR_PORTC_PULL __AT (0x400B8010);



// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_0  -----------------------------
// SVD Line: 7090

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_0
//    <name> PULL_DOWN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B8010) PULL_DOWN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.0..0> PULL_DOWN_0
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_1  -----------------------------
// SVD Line: 7096

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_1
//    <name> PULL_DOWN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B8010) PULL_DOWN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.1..1> PULL_DOWN_1
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_2  -----------------------------
// SVD Line: 7102

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_2
//    <name> PULL_DOWN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B8010) PULL_DOWN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.2..2> PULL_DOWN_2
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_3  -----------------------------
// SVD Line: 7108

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_3
//    <name> PULL_DOWN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B8010) PULL_DOWN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.3..3> PULL_DOWN_3
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_4  -----------------------------
// SVD Line: 7114

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_4
//    <name> PULL_DOWN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B8010) PULL_DOWN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.4..4> PULL_DOWN_4
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_5  -----------------------------
// SVD Line: 7120

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_5
//    <name> PULL_DOWN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B8010) PULL_DOWN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.5..5> PULL_DOWN_5
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_6  -----------------------------
// SVD Line: 7126

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_6
//    <name> PULL_DOWN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B8010) PULL_DOWN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.6..6> PULL_DOWN_6
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_7  -----------------------------
// SVD Line: 7132

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_7
//    <name> PULL_DOWN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B8010) PULL_DOWN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.7..7> PULL_DOWN_7
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_8  -----------------------------
// SVD Line: 7138

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_8
//    <name> PULL_DOWN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B8010) PULL_DOWN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.8..8> PULL_DOWN_8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_9  -----------------------------
// SVD Line: 7144

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_9
//    <name> PULL_DOWN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B8010) PULL_DOWN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.9..9> PULL_DOWN_9
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_10  ----------------------------
// SVD Line: 7150

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_10
//    <name> PULL_DOWN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B8010) PULL_DOWN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.10..10> PULL_DOWN_10
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_11  ----------------------------
// SVD Line: 7156

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_11
//    <name> PULL_DOWN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B8010) PULL_DOWN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.11..11> PULL_DOWN_11
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_12  ----------------------------
// SVD Line: 7162

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_12
//    <name> PULL_DOWN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B8010) PULL_DOWN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.12..12> PULL_DOWN_12
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_13  ----------------------------
// SVD Line: 7168

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_13
//    <name> PULL_DOWN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B8010) PULL_DOWN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.13..13> PULL_DOWN_13
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_14  ----------------------------
// SVD Line: 7174

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_14
//    <name> PULL_DOWN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B8010) PULL_DOWN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.14..14> PULL_DOWN_14
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_15  ----------------------------
// SVD Line: 7180

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_15
//    <name> PULL_DOWN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B8010) PULL_DOWN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.15..15> PULL_DOWN_15
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_0  ------------------------------
// SVD Line: 7186

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_0
//    <name> PULL_UP_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400B8010) PULL_UP_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.16..16> PULL_UP_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_1  ------------------------------
// SVD Line: 7192

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_1
//    <name> PULL_UP_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400B8010) PULL_UP_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.17..17> PULL_UP_1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_2  ------------------------------
// SVD Line: 7198

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_2
//    <name> PULL_UP_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400B8010) PULL_UP_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.18..18> PULL_UP_2
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_3  ------------------------------
// SVD Line: 7204

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_3
//    <name> PULL_UP_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400B8010) PULL_UP_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.19..19> PULL_UP_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_4  ------------------------------
// SVD Line: 7210

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_4
//    <name> PULL_UP_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400B8010) PULL_UP_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.20..20> PULL_UP_4
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_5  ------------------------------
// SVD Line: 7216

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_5
//    <name> PULL_UP_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400B8010) PULL_UP_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.21..21> PULL_UP_5
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_6  ------------------------------
// SVD Line: 7222

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_6
//    <name> PULL_UP_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400B8010) PULL_UP_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.22..22> PULL_UP_6
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_7  ------------------------------
// SVD Line: 7228

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_7
//    <name> PULL_UP_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400B8010) PULL_UP_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.23..23> PULL_UP_7
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_8  ------------------------------
// SVD Line: 7234

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_8
//    <name> PULL_UP_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400B8010) PULL_UP_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.24..24> PULL_UP_8
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_9  ------------------------------
// SVD Line: 7240

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_9
//    <name> PULL_UP_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400B8010) PULL_UP_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.25..25> PULL_UP_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_10  -----------------------------
// SVD Line: 7246

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_10
//    <name> PULL_UP_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400B8010) PULL_UP_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.26..26> PULL_UP_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_11  -----------------------------
// SVD Line: 7252

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_11
//    <name> PULL_UP_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400B8010) PULL_UP_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.27..27> PULL_UP_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_12  -----------------------------
// SVD Line: 7258

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_12
//    <name> PULL_UP_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400B8010) PULL_UP_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.28..28> PULL_UP_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_13  -----------------------------
// SVD Line: 7264

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_13
//    <name> PULL_UP_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400B8010) PULL_UP_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.29..29> PULL_UP_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_14  -----------------------------
// SVD Line: 7270

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_14
//    <name> PULL_UP_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400B8010) PULL_UP_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.30..30> PULL_UP_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_15  -----------------------------
// SVD Line: 7276

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_15
//    <name> PULL_UP_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400B8010) PULL_UP_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.31..31> PULL_UP_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTC_PULL  ---------------------------------
// SVD Line: 7081

//  <rtree> SFDITEM_REG__MDR_PORTC_PULL
//    <name> PULL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B8010) PORT Pull Up/Down Register </i>
//    <loc> ( (unsigned int)((MDR_PORTC_PULL >> 0) & 0xFFFFFFFF), ((MDR_PORTC_PULL = (MDR_PORTC_PULL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTC_PD  ------------------------------
// SVD Line: 7284

unsigned int MDR_PORTC_PD __AT (0x400B8014);



// ------------------------------  Field Item: MDR_PORTC_PD_PD_0  ---------------------------------
// SVD Line: 7293

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_0
//    <name> PD_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B8014) PD_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.0..0> PD_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_PD_PD_1  ---------------------------------
// SVD Line: 7299

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_1
//    <name> PD_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B8014) PD_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.1..1> PD_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_PD_PD_2  ---------------------------------
// SVD Line: 7305

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_2
//    <name> PD_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B8014) PD_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.2..2> PD_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_PD_PD_3  ---------------------------------
// SVD Line: 7311

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_3
//    <name> PD_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B8014) PD_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.3..3> PD_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_PD_PD_4  ---------------------------------
// SVD Line: 7317

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_4
//    <name> PD_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B8014) PD_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.4..4> PD_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_PD_PD_5  ---------------------------------
// SVD Line: 7323

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_5
//    <name> PD_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B8014) PD_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.5..5> PD_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_PD_PD_6  ---------------------------------
// SVD Line: 7329

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_6
//    <name> PD_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B8014) PD_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.6..6> PD_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_PD_PD_7  ---------------------------------
// SVD Line: 7335

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_7
//    <name> PD_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B8014) PD_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.7..7> PD_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_PD_PD_8  ---------------------------------
// SVD Line: 7341

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_8
//    <name> PD_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B8014) PD_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.8..8> PD_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_PD_PD_9  ---------------------------------
// SVD Line: 7347

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_9
//    <name> PD_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B8014) PD_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.9..9> PD_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_PD_10  ---------------------------------
// SVD Line: 7353

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_10
//    <name> PD_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B8014) PD_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.10..10> PD_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_PD_11  ---------------------------------
// SVD Line: 7359

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_11
//    <name> PD_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B8014) PD_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.11..11> PD_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_PD_12  ---------------------------------
// SVD Line: 7365

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_12
//    <name> PD_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B8014) PD_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.12..12> PD_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_PD_13  ---------------------------------
// SVD Line: 7371

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_13
//    <name> PD_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B8014) PD_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.13..13> PD_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_PD_14  ---------------------------------
// SVD Line: 7377

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_14
//    <name> PD_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B8014) PD_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.14..14> PD_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_PD_15  ---------------------------------
// SVD Line: 7383

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_15
//    <name> PD_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B8014) PD_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.15..15> PD_15
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_0  ---------------------------------
// SVD Line: 7389

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_0
//    <name> SHM_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400B8014) SHM_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.16..16> SHM_0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_1  ---------------------------------
// SVD Line: 7395

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_1
//    <name> SHM_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400B8014) SHM_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.17..17> SHM_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_2  ---------------------------------
// SVD Line: 7401

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_2
//    <name> SHM_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400B8014) SHM_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.18..18> SHM_2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_3  ---------------------------------
// SVD Line: 7407

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_3
//    <name> SHM_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400B8014) SHM_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.19..19> SHM_3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_4  ---------------------------------
// SVD Line: 7413

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_4
//    <name> SHM_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400B8014) SHM_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.20..20> SHM_4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_5  ---------------------------------
// SVD Line: 7419

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_5
//    <name> SHM_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400B8014) SHM_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.21..21> SHM_5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_6  ---------------------------------
// SVD Line: 7425

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_6
//    <name> SHM_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400B8014) SHM_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.22..22> SHM_6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_7  ---------------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_7
//    <name> SHM_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400B8014) SHM_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.23..23> SHM_7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_8  ---------------------------------
// SVD Line: 7437

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_8
//    <name> SHM_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400B8014) SHM_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.24..24> SHM_8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_9  ---------------------------------
// SVD Line: 7443

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_9
//    <name> SHM_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400B8014) SHM_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.25..25> SHM_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_10  --------------------------------
// SVD Line: 7449

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_10
//    <name> SHM_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400B8014) SHM_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.26..26> SHM_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_11  --------------------------------
// SVD Line: 7455

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_11
//    <name> SHM_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400B8014) SHM_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.27..27> SHM_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_12  --------------------------------
// SVD Line: 7461

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_12
//    <name> SHM_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400B8014) SHM_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.28..28> SHM_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_13  --------------------------------
// SVD Line: 7467

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_13
//    <name> SHM_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400B8014) SHM_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.29..29> SHM_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_14  --------------------------------
// SVD Line: 7473

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_14
//    <name> SHM_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400B8014) SHM_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.30..30> SHM_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_15  --------------------------------
// SVD Line: 7479

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_15
//    <name> SHM_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400B8014) SHM_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.31..31> SHM_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTC_PD  ----------------------------------
// SVD Line: 7284

//  <rtree> SFDITEM_REG__MDR_PORTC_PD
//    <name> PD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B8014) PORT Driver Mode Register </i>
//    <loc> ( (unsigned int)((MDR_PORTC_PD >> 0) & 0xFFFFFFFF), ((MDR_PORTC_PD = (MDR_PORTC_PD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTC_PWR  ------------------------------
// SVD Line: 7487

unsigned int MDR_PORTC_PWR __AT (0x400B8018);



// -----------------------------  Field Item: MDR_PORTC_PWR_PWR_0  --------------------------------
// SVD Line: 7496

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_0
//    <name> PWR_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400B8018) PWR_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 0) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PWR_PWR_1  --------------------------------
// SVD Line: 7502

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_1
//    <name> PWR_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400B8018) PWR_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 2) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PWR_PWR_2  --------------------------------
// SVD Line: 7508

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_2
//    <name> PWR_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400B8018) PWR_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 4) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PWR_PWR_3  --------------------------------
// SVD Line: 7514

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_3
//    <name> PWR_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400B8018) PWR_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 6) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PWR_PWR_4  --------------------------------
// SVD Line: 7520

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_4
//    <name> PWR_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400B8018) PWR_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 8) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PWR_PWR_5  --------------------------------
// SVD Line: 7526

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_5
//    <name> PWR_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400B8018) PWR_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 10) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PWR_PWR_6  --------------------------------
// SVD Line: 7532

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_6
//    <name> PWR_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400B8018) PWR_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 12) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PWR_PWR_7  --------------------------------
// SVD Line: 7538

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_7
//    <name> PWR_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400B8018) PWR_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 14) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PWR_PWR_8  --------------------------------
// SVD Line: 7544

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_8
//    <name> PWR_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400B8018) PWR_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 16) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PWR_PWR_9  --------------------------------
// SVD Line: 7550

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_9
//    <name> PWR_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400B8018) PWR_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 18) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_PWR_PWR_10  --------------------------------
// SVD Line: 7556

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_10
//    <name> PWR_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400B8018) PWR_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 20) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_PWR_PWR_11  --------------------------------
// SVD Line: 7562

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_11
//    <name> PWR_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400B8018) PWR_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 22) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_PWR_PWR_12  --------------------------------
// SVD Line: 7568

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_12
//    <name> PWR_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400B8018) PWR_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 24) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_PWR_PWR_13  --------------------------------
// SVD Line: 7574

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_13
//    <name> PWR_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400B8018) PWR_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 26) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_PWR_PWR_14  --------------------------------
// SVD Line: 7580

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_14
//    <name> PWR_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400B8018) PWR_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 28) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_PWR_PWR_15  --------------------------------
// SVD Line: 7586

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_15
//    <name> PWR_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400B8018) PWR_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 30) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTC_PWR  ---------------------------------
// SVD Line: 7487

//  <rtree> SFDITEM_REG__MDR_PORTC_PWR
//    <name> PWR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B8018) PORT Power Register </i>
//    <loc> ( (unsigned int)((MDR_PORTC_PWR >> 0) & 0xFFFFFFFF), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTC_GFEN  -----------------------------
// SVD Line: 7594

unsigned int MDR_PORTC_GFEN __AT (0x400B801C);



// ----------------------------  Field Item: MDR_PORTC_GFEN_GFEN_0  -------------------------------
// SVD Line: 7603

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_0
//    <name> GFEN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B801C) GFEN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.0..0> GFEN_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_GFEN_GFEN_1  -------------------------------
// SVD Line: 7609

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_1
//    <name> GFEN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B801C) GFEN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.1..1> GFEN_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_GFEN_GFEN_2  -------------------------------
// SVD Line: 7615

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_2
//    <name> GFEN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B801C) GFEN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.2..2> GFEN_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_GFEN_GFEN_3  -------------------------------
// SVD Line: 7621

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_3
//    <name> GFEN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B801C) GFEN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.3..3> GFEN_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_GFEN_GFEN_4  -------------------------------
// SVD Line: 7627

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_4
//    <name> GFEN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B801C) GFEN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.4..4> GFEN_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_GFEN_GFEN_5  -------------------------------
// SVD Line: 7633

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_5
//    <name> GFEN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B801C) GFEN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.5..5> GFEN_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_GFEN_GFEN_6  -------------------------------
// SVD Line: 7639

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_6
//    <name> GFEN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B801C) GFEN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.6..6> GFEN_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_GFEN_GFEN_7  -------------------------------
// SVD Line: 7645

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_7
//    <name> GFEN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B801C) GFEN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.7..7> GFEN_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_GFEN_GFEN_8  -------------------------------
// SVD Line: 7651

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_8
//    <name> GFEN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B801C) GFEN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.8..8> GFEN_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_GFEN_GFEN_9  -------------------------------
// SVD Line: 7657

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_9
//    <name> GFEN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B801C) GFEN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.9..9> GFEN_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_GFEN_GFEN_10  -------------------------------
// SVD Line: 7663

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_10
//    <name> GFEN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B801C) GFEN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.10..10> GFEN_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_GFEN_GFEN_11  -------------------------------
// SVD Line: 7669

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_11
//    <name> GFEN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B801C) GFEN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.11..11> GFEN_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_GFEN_GFEN_12  -------------------------------
// SVD Line: 7675

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_12
//    <name> GFEN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B801C) GFEN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.12..12> GFEN_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_GFEN_GFEN_13  -------------------------------
// SVD Line: 7681

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_13
//    <name> GFEN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B801C) GFEN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.13..13> GFEN_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_GFEN_GFEN_14  -------------------------------
// SVD Line: 7687

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_14
//    <name> GFEN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B801C) GFEN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.14..14> GFEN_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_GFEN_GFEN_15  -------------------------------
// SVD Line: 7693

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_15
//    <name> GFEN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B801C) GFEN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.15..15> GFEN_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTC_GFEN  ---------------------------------
// SVD Line: 7594

//  <rtree> SFDITEM_REG__MDR_PORTC_GFEN
//    <name> GFEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B801C) PORT Filter Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_PORTC_GFEN >> 0) & 0xFFFFFFFF), ((MDR_PORTC_GFEN = (MDR_PORTC_GFEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_15 </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_PORTC  -----------------------------------
// SVD Line: 7710

//  <view> MDR_PORTC
//    <name> MDR_PORTC </name>
//    <item> SFDITEM_REG__MDR_PORTC_RXTX </item>
//    <item> SFDITEM_REG__MDR_PORTC_OE </item>
//    <item> SFDITEM_REG__MDR_PORTC_FUNC </item>
//    <item> SFDITEM_REG__MDR_PORTC_ANALOG </item>
//    <item> SFDITEM_REG__MDR_PORTC_PULL </item>
//    <item> SFDITEM_REG__MDR_PORTC_PD </item>
//    <item> SFDITEM_REG__MDR_PORTC_PWR </item>
//    <item> SFDITEM_REG__MDR_PORTC_GFEN </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_PORTD_RXTX  -----------------------------
// SVD Line: 6653

unsigned int MDR_PORTD_RXTX __AT (0x400C0000);



// ----------------------------  Field Item: MDR_PORTD_RXTX_RXTX_0  -------------------------------
// SVD Line: 6662

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_0
//    <name> RXTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C0000) RXTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.0..0> RXTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RXTX_RXTX_1  -------------------------------
// SVD Line: 6668

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_1
//    <name> RXTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C0000) RXTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.1..1> RXTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RXTX_RXTX_2  -------------------------------
// SVD Line: 6674

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_2
//    <name> RXTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C0000) RXTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.2..2> RXTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RXTX_RXTX_3  -------------------------------
// SVD Line: 6680

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_3
//    <name> RXTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C0000) RXTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.3..3> RXTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RXTX_RXTX_4  -------------------------------
// SVD Line: 6686

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_4
//    <name> RXTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C0000) RXTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.4..4> RXTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RXTX_RXTX_5  -------------------------------
// SVD Line: 6692

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_5
//    <name> RXTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C0000) RXTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.5..5> RXTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RXTX_RXTX_6  -------------------------------
// SVD Line: 6698

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_6
//    <name> RXTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C0000) RXTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.6..6> RXTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RXTX_RXTX_7  -------------------------------
// SVD Line: 6704

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_7
//    <name> RXTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C0000) RXTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.7..7> RXTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RXTX_RXTX_8  -------------------------------
// SVD Line: 6710

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_8
//    <name> RXTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C0000) RXTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.8..8> RXTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RXTX_RXTX_9  -------------------------------
// SVD Line: 6716

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_9
//    <name> RXTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C0000) RXTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.9..9> RXTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_RXTX_RXTX_10  -------------------------------
// SVD Line: 6722

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_10
//    <name> RXTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C0000) RXTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.10..10> RXTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_RXTX_RXTX_11  -------------------------------
// SVD Line: 6728

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_11
//    <name> RXTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C0000) RXTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.11..11> RXTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_RXTX_RXTX_12  -------------------------------
// SVD Line: 6734

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_12
//    <name> RXTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C0000) RXTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.12..12> RXTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_RXTX_RXTX_13  -------------------------------
// SVD Line: 6740

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_13
//    <name> RXTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C0000) RXTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.13..13> RXTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_RXTX_RXTX_14  -------------------------------
// SVD Line: 6746

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_14
//    <name> RXTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C0000) RXTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.14..14> RXTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_RXTX_RXTX_15  -------------------------------
// SVD Line: 6752

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_15
//    <name> RXTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C0000) RXTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.15..15> RXTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTD_RXTX  ---------------------------------
// SVD Line: 6653

//  <rtree> SFDITEM_REG__MDR_PORTD_RXTX
//    <name> RXTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C0000) PORT Data Register </i>
//    <loc> ( (unsigned int)((MDR_PORTD_RXTX >> 0) & 0xFFFFFFFF), ((MDR_PORTD_RXTX = (MDR_PORTD_RXTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTD_OE  ------------------------------
// SVD Line: 6760

unsigned int MDR_PORTD_OE __AT (0x400C0004);



// ------------------------------  Field Item: MDR_PORTD_OE_OE_0  ---------------------------------
// SVD Line: 6769

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_0
//    <name> OE_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C0004) OE_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.0..0> OE_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_OE_OE_1  ---------------------------------
// SVD Line: 6775

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_1
//    <name> OE_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C0004) OE_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.1..1> OE_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_OE_OE_2  ---------------------------------
// SVD Line: 6781

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_2
//    <name> OE_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C0004) OE_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.2..2> OE_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_OE_OE_3  ---------------------------------
// SVD Line: 6787

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_3
//    <name> OE_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C0004) OE_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.3..3> OE_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_OE_OE_4  ---------------------------------
// SVD Line: 6793

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_4
//    <name> OE_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C0004) OE_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.4..4> OE_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_OE_OE_5  ---------------------------------
// SVD Line: 6799

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_5
//    <name> OE_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C0004) OE_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.5..5> OE_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_OE_OE_6  ---------------------------------
// SVD Line: 6805

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_6
//    <name> OE_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C0004) OE_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.6..6> OE_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_OE_OE_7  ---------------------------------
// SVD Line: 6811

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_7
//    <name> OE_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C0004) OE_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.7..7> OE_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_OE_OE_8  ---------------------------------
// SVD Line: 6817

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_8
//    <name> OE_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C0004) OE_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.8..8> OE_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_OE_OE_9  ---------------------------------
// SVD Line: 6823

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_9
//    <name> OE_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C0004) OE_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.9..9> OE_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_OE_OE_10  ---------------------------------
// SVD Line: 6829

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_10
//    <name> OE_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C0004) OE_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.10..10> OE_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_OE_OE_11  ---------------------------------
// SVD Line: 6835

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_11
//    <name> OE_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C0004) OE_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.11..11> OE_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_OE_OE_12  ---------------------------------
// SVD Line: 6841

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_12
//    <name> OE_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C0004) OE_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.12..12> OE_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_OE_OE_13  ---------------------------------
// SVD Line: 6847

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_13
//    <name> OE_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C0004) OE_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.13..13> OE_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_OE_OE_14  ---------------------------------
// SVD Line: 6853

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_14
//    <name> OE_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C0004) OE_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.14..14> OE_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_OE_OE_15  ---------------------------------
// SVD Line: 6859

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_15
//    <name> OE_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C0004) OE_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.15..15> OE_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTD_OE  ----------------------------------
// SVD Line: 6760

//  <rtree> SFDITEM_REG__MDR_PORTD_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C0004) PORT Output Enable Register </i>
//    <loc> ( (unsigned int)((MDR_PORTD_OE >> 0) & 0xFFFFFFFF), ((MDR_PORTD_OE = (MDR_PORTD_OE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTD_FUNC  -----------------------------
// SVD Line: 6867

unsigned int MDR_PORTD_FUNC __AT (0x400C0008);



// ----------------------------  Field Item: MDR_PORTD_FUNC_MODE_0  -------------------------------
// SVD Line: 6876

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_0
//    <name> MODE_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400C0008) MODE_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 0) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_FUNC_MODE_1  -------------------------------
// SVD Line: 6882

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_1
//    <name> MODE_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400C0008) MODE_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 2) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_FUNC_MODE_2  -------------------------------
// SVD Line: 6888

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_2
//    <name> MODE_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400C0008) MODE_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 4) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_FUNC_MODE_3  -------------------------------
// SVD Line: 6894

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_3
//    <name> MODE_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400C0008) MODE_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 6) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_FUNC_MODE_4  -------------------------------
// SVD Line: 6900

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_4
//    <name> MODE_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400C0008) MODE_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 8) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_FUNC_MODE_5  -------------------------------
// SVD Line: 6906

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_5
//    <name> MODE_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400C0008) MODE_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 10) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_FUNC_MODE_6  -------------------------------
// SVD Line: 6912

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_6
//    <name> MODE_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400C0008) MODE_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 12) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_FUNC_MODE_7  -------------------------------
// SVD Line: 6918

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_7
//    <name> MODE_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400C0008) MODE_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 14) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_FUNC_MODE_8  -------------------------------
// SVD Line: 6924

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_8
//    <name> MODE_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400C0008) MODE_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 16) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_FUNC_MODE_9  -------------------------------
// SVD Line: 6930

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_9
//    <name> MODE_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400C0008) MODE_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 18) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_FUNC_MODE_10  -------------------------------
// SVD Line: 6936

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_10
//    <name> MODE_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400C0008) MODE_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 20) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_FUNC_MODE_11  -------------------------------
// SVD Line: 6942

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_11
//    <name> MODE_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400C0008) MODE_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 22) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_FUNC_MODE_12  -------------------------------
// SVD Line: 6948

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_12
//    <name> MODE_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400C0008) MODE_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 24) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_FUNC_MODE_13  -------------------------------
// SVD Line: 6954

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_13
//    <name> MODE_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400C0008) MODE_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 26) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_FUNC_MODE_14  -------------------------------
// SVD Line: 6960

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_14
//    <name> MODE_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400C0008) MODE_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 28) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_FUNC_MODE_15  -------------------------------
// SVD Line: 6966

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_15
//    <name> MODE_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400C0008) MODE_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 30) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTD_FUNC  ---------------------------------
// SVD Line: 6867

//  <rtree> SFDITEM_REG__MDR_PORTD_FUNC
//    <name> FUNC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C0008) PORT Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTD_FUNC >> 0) & 0xFFFFFFFF), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTD_ANALOG  ----------------------------
// SVD Line: 6974

unsigned int MDR_PORTD_ANALOG __AT (0x400C000C);



// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_0  ----------------------------
// SVD Line: 6983

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_0
//    <name> ANALOG_EN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C000C) ANALOG_EN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.0..0> ANALOG_EN_0
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_1  ----------------------------
// SVD Line: 6989

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_1
//    <name> ANALOG_EN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C000C) ANALOG_EN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.1..1> ANALOG_EN_1
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_2  ----------------------------
// SVD Line: 6995

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_2
//    <name> ANALOG_EN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C000C) ANALOG_EN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.2..2> ANALOG_EN_2
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_3  ----------------------------
// SVD Line: 7001

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_3
//    <name> ANALOG_EN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C000C) ANALOG_EN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.3..3> ANALOG_EN_3
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_4  ----------------------------
// SVD Line: 7007

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_4
//    <name> ANALOG_EN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C000C) ANALOG_EN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.4..4> ANALOG_EN_4
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_5  ----------------------------
// SVD Line: 7013

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_5
//    <name> ANALOG_EN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C000C) ANALOG_EN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.5..5> ANALOG_EN_5
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_6  ----------------------------
// SVD Line: 7019

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_6
//    <name> ANALOG_EN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C000C) ANALOG_EN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.6..6> ANALOG_EN_6
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_7  ----------------------------
// SVD Line: 7025

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_7
//    <name> ANALOG_EN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C000C) ANALOG_EN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.7..7> ANALOG_EN_7
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_8  ----------------------------
// SVD Line: 7031

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_8
//    <name> ANALOG_EN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C000C) ANALOG_EN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.8..8> ANALOG_EN_8
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_9  ----------------------------
// SVD Line: 7037

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_9
//    <name> ANALOG_EN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C000C) ANALOG_EN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.9..9> ANALOG_EN_9
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_10  ---------------------------
// SVD Line: 7043

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_10
//    <name> ANALOG_EN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C000C) ANALOG_EN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.10..10> ANALOG_EN_10
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_11  ---------------------------
// SVD Line: 7049

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_11
//    <name> ANALOG_EN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C000C) ANALOG_EN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.11..11> ANALOG_EN_11
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_12  ---------------------------
// SVD Line: 7055

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_12
//    <name> ANALOG_EN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C000C) ANALOG_EN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.12..12> ANALOG_EN_12
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_13  ---------------------------
// SVD Line: 7061

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_13
//    <name> ANALOG_EN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C000C) ANALOG_EN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.13..13> ANALOG_EN_13
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_14  ---------------------------
// SVD Line: 7067

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_14
//    <name> ANALOG_EN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C000C) ANALOG_EN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.14..14> ANALOG_EN_14
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_15  ---------------------------
// SVD Line: 7073

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_15
//    <name> ANALOG_EN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C000C) ANALOG_EN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.15..15> ANALOG_EN_15
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_PORTD_ANALOG  --------------------------------
// SVD Line: 6974

//  <rtree> SFDITEM_REG__MDR_PORTD_ANALOG
//    <name> ANALOG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C000C) PORT Analog Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTD_ANALOG >> 0) & 0xFFFFFFFF), ((MDR_PORTD_ANALOG = (MDR_PORTD_ANALOG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTD_PULL  -----------------------------
// SVD Line: 7081

unsigned int MDR_PORTD_PULL __AT (0x400C0010);



// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_0  -----------------------------
// SVD Line: 7090

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_0
//    <name> PULL_DOWN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C0010) PULL_DOWN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.0..0> PULL_DOWN_0
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_1  -----------------------------
// SVD Line: 7096

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_1
//    <name> PULL_DOWN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C0010) PULL_DOWN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.1..1> PULL_DOWN_1
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_2  -----------------------------
// SVD Line: 7102

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_2
//    <name> PULL_DOWN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C0010) PULL_DOWN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.2..2> PULL_DOWN_2
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_3  -----------------------------
// SVD Line: 7108

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_3
//    <name> PULL_DOWN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C0010) PULL_DOWN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.3..3> PULL_DOWN_3
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_4  -----------------------------
// SVD Line: 7114

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_4
//    <name> PULL_DOWN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C0010) PULL_DOWN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.4..4> PULL_DOWN_4
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_5  -----------------------------
// SVD Line: 7120

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_5
//    <name> PULL_DOWN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C0010) PULL_DOWN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.5..5> PULL_DOWN_5
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_6  -----------------------------
// SVD Line: 7126

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_6
//    <name> PULL_DOWN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C0010) PULL_DOWN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.6..6> PULL_DOWN_6
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_7  -----------------------------
// SVD Line: 7132

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_7
//    <name> PULL_DOWN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C0010) PULL_DOWN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.7..7> PULL_DOWN_7
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_8  -----------------------------
// SVD Line: 7138

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_8
//    <name> PULL_DOWN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C0010) PULL_DOWN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.8..8> PULL_DOWN_8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_9  -----------------------------
// SVD Line: 7144

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_9
//    <name> PULL_DOWN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C0010) PULL_DOWN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.9..9> PULL_DOWN_9
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_10  ----------------------------
// SVD Line: 7150

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_10
//    <name> PULL_DOWN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C0010) PULL_DOWN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.10..10> PULL_DOWN_10
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_11  ----------------------------
// SVD Line: 7156

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_11
//    <name> PULL_DOWN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C0010) PULL_DOWN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.11..11> PULL_DOWN_11
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_12  ----------------------------
// SVD Line: 7162

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_12
//    <name> PULL_DOWN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C0010) PULL_DOWN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.12..12> PULL_DOWN_12
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_13  ----------------------------
// SVD Line: 7168

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_13
//    <name> PULL_DOWN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C0010) PULL_DOWN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.13..13> PULL_DOWN_13
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_14  ----------------------------
// SVD Line: 7174

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_14
//    <name> PULL_DOWN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C0010) PULL_DOWN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.14..14> PULL_DOWN_14
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_15  ----------------------------
// SVD Line: 7180

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_15
//    <name> PULL_DOWN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C0010) PULL_DOWN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.15..15> PULL_DOWN_15
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_0  ------------------------------
// SVD Line: 7186

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_0
//    <name> PULL_UP_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400C0010) PULL_UP_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.16..16> PULL_UP_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_1  ------------------------------
// SVD Line: 7192

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_1
//    <name> PULL_UP_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400C0010) PULL_UP_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.17..17> PULL_UP_1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_2  ------------------------------
// SVD Line: 7198

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_2
//    <name> PULL_UP_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400C0010) PULL_UP_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.18..18> PULL_UP_2
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_3  ------------------------------
// SVD Line: 7204

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_3
//    <name> PULL_UP_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400C0010) PULL_UP_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.19..19> PULL_UP_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_4  ------------------------------
// SVD Line: 7210

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_4
//    <name> PULL_UP_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400C0010) PULL_UP_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.20..20> PULL_UP_4
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_5  ------------------------------
// SVD Line: 7216

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_5
//    <name> PULL_UP_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400C0010) PULL_UP_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.21..21> PULL_UP_5
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_6  ------------------------------
// SVD Line: 7222

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_6
//    <name> PULL_UP_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400C0010) PULL_UP_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.22..22> PULL_UP_6
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_7  ------------------------------
// SVD Line: 7228

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_7
//    <name> PULL_UP_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400C0010) PULL_UP_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.23..23> PULL_UP_7
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_8  ------------------------------
// SVD Line: 7234

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_8
//    <name> PULL_UP_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400C0010) PULL_UP_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.24..24> PULL_UP_8
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_9  ------------------------------
// SVD Line: 7240

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_9
//    <name> PULL_UP_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400C0010) PULL_UP_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.25..25> PULL_UP_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_10  -----------------------------
// SVD Line: 7246

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_10
//    <name> PULL_UP_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400C0010) PULL_UP_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.26..26> PULL_UP_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_11  -----------------------------
// SVD Line: 7252

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_11
//    <name> PULL_UP_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400C0010) PULL_UP_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.27..27> PULL_UP_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_12  -----------------------------
// SVD Line: 7258

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_12
//    <name> PULL_UP_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400C0010) PULL_UP_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.28..28> PULL_UP_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_13  -----------------------------
// SVD Line: 7264

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_13
//    <name> PULL_UP_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400C0010) PULL_UP_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.29..29> PULL_UP_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_14  -----------------------------
// SVD Line: 7270

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_14
//    <name> PULL_UP_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400C0010) PULL_UP_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.30..30> PULL_UP_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_15  -----------------------------
// SVD Line: 7276

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_15
//    <name> PULL_UP_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400C0010) PULL_UP_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.31..31> PULL_UP_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTD_PULL  ---------------------------------
// SVD Line: 7081

//  <rtree> SFDITEM_REG__MDR_PORTD_PULL
//    <name> PULL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C0010) PORT Pull Up/Down Register </i>
//    <loc> ( (unsigned int)((MDR_PORTD_PULL >> 0) & 0xFFFFFFFF), ((MDR_PORTD_PULL = (MDR_PORTD_PULL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTD_PD  ------------------------------
// SVD Line: 7284

unsigned int MDR_PORTD_PD __AT (0x400C0014);



// ------------------------------  Field Item: MDR_PORTD_PD_PD_0  ---------------------------------
// SVD Line: 7293

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_0
//    <name> PD_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C0014) PD_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.0..0> PD_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_PD_PD_1  ---------------------------------
// SVD Line: 7299

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_1
//    <name> PD_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C0014) PD_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.1..1> PD_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_PD_PD_2  ---------------------------------
// SVD Line: 7305

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_2
//    <name> PD_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C0014) PD_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.2..2> PD_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_PD_PD_3  ---------------------------------
// SVD Line: 7311

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_3
//    <name> PD_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C0014) PD_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.3..3> PD_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_PD_PD_4  ---------------------------------
// SVD Line: 7317

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_4
//    <name> PD_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C0014) PD_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.4..4> PD_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_PD_PD_5  ---------------------------------
// SVD Line: 7323

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_5
//    <name> PD_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C0014) PD_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.5..5> PD_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_PD_PD_6  ---------------------------------
// SVD Line: 7329

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_6
//    <name> PD_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C0014) PD_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.6..6> PD_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_PD_PD_7  ---------------------------------
// SVD Line: 7335

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_7
//    <name> PD_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C0014) PD_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.7..7> PD_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_PD_PD_8  ---------------------------------
// SVD Line: 7341

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_8
//    <name> PD_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C0014) PD_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.8..8> PD_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_PD_PD_9  ---------------------------------
// SVD Line: 7347

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_9
//    <name> PD_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C0014) PD_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.9..9> PD_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_PD_10  ---------------------------------
// SVD Line: 7353

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_10
//    <name> PD_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C0014) PD_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.10..10> PD_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_PD_11  ---------------------------------
// SVD Line: 7359

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_11
//    <name> PD_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C0014) PD_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.11..11> PD_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_PD_12  ---------------------------------
// SVD Line: 7365

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_12
//    <name> PD_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C0014) PD_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.12..12> PD_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_PD_13  ---------------------------------
// SVD Line: 7371

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_13
//    <name> PD_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C0014) PD_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.13..13> PD_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_PD_14  ---------------------------------
// SVD Line: 7377

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_14
//    <name> PD_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C0014) PD_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.14..14> PD_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_PD_15  ---------------------------------
// SVD Line: 7383

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_15
//    <name> PD_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C0014) PD_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.15..15> PD_15
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_0  ---------------------------------
// SVD Line: 7389

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_0
//    <name> SHM_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400C0014) SHM_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.16..16> SHM_0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_1  ---------------------------------
// SVD Line: 7395

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_1
//    <name> SHM_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400C0014) SHM_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.17..17> SHM_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_2  ---------------------------------
// SVD Line: 7401

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_2
//    <name> SHM_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400C0014) SHM_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.18..18> SHM_2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_3  ---------------------------------
// SVD Line: 7407

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_3
//    <name> SHM_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400C0014) SHM_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.19..19> SHM_3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_4  ---------------------------------
// SVD Line: 7413

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_4
//    <name> SHM_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400C0014) SHM_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.20..20> SHM_4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_5  ---------------------------------
// SVD Line: 7419

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_5
//    <name> SHM_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400C0014) SHM_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.21..21> SHM_5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_6  ---------------------------------
// SVD Line: 7425

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_6
//    <name> SHM_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400C0014) SHM_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.22..22> SHM_6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_7  ---------------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_7
//    <name> SHM_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400C0014) SHM_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.23..23> SHM_7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_8  ---------------------------------
// SVD Line: 7437

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_8
//    <name> SHM_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400C0014) SHM_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.24..24> SHM_8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_9  ---------------------------------
// SVD Line: 7443

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_9
//    <name> SHM_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400C0014) SHM_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.25..25> SHM_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_10  --------------------------------
// SVD Line: 7449

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_10
//    <name> SHM_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400C0014) SHM_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.26..26> SHM_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_11  --------------------------------
// SVD Line: 7455

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_11
//    <name> SHM_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400C0014) SHM_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.27..27> SHM_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_12  --------------------------------
// SVD Line: 7461

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_12
//    <name> SHM_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400C0014) SHM_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.28..28> SHM_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_13  --------------------------------
// SVD Line: 7467

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_13
//    <name> SHM_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400C0014) SHM_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.29..29> SHM_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_14  --------------------------------
// SVD Line: 7473

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_14
//    <name> SHM_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400C0014) SHM_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.30..30> SHM_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_15  --------------------------------
// SVD Line: 7479

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_15
//    <name> SHM_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400C0014) SHM_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.31..31> SHM_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTD_PD  ----------------------------------
// SVD Line: 7284

//  <rtree> SFDITEM_REG__MDR_PORTD_PD
//    <name> PD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C0014) PORT Driver Mode Register </i>
//    <loc> ( (unsigned int)((MDR_PORTD_PD >> 0) & 0xFFFFFFFF), ((MDR_PORTD_PD = (MDR_PORTD_PD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTD_PWR  ------------------------------
// SVD Line: 7487

unsigned int MDR_PORTD_PWR __AT (0x400C0018);



// -----------------------------  Field Item: MDR_PORTD_PWR_PWR_0  --------------------------------
// SVD Line: 7496

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_0
//    <name> PWR_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400C0018) PWR_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 0) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PWR_PWR_1  --------------------------------
// SVD Line: 7502

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_1
//    <name> PWR_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400C0018) PWR_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 2) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PWR_PWR_2  --------------------------------
// SVD Line: 7508

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_2
//    <name> PWR_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400C0018) PWR_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 4) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PWR_PWR_3  --------------------------------
// SVD Line: 7514

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_3
//    <name> PWR_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400C0018) PWR_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 6) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PWR_PWR_4  --------------------------------
// SVD Line: 7520

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_4
//    <name> PWR_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400C0018) PWR_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 8) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PWR_PWR_5  --------------------------------
// SVD Line: 7526

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_5
//    <name> PWR_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400C0018) PWR_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 10) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PWR_PWR_6  --------------------------------
// SVD Line: 7532

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_6
//    <name> PWR_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400C0018) PWR_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 12) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PWR_PWR_7  --------------------------------
// SVD Line: 7538

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_7
//    <name> PWR_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400C0018) PWR_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 14) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PWR_PWR_8  --------------------------------
// SVD Line: 7544

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_8
//    <name> PWR_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400C0018) PWR_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 16) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PWR_PWR_9  --------------------------------
// SVD Line: 7550

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_9
//    <name> PWR_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400C0018) PWR_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 18) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_PWR_PWR_10  --------------------------------
// SVD Line: 7556

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_10
//    <name> PWR_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400C0018) PWR_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 20) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_PWR_PWR_11  --------------------------------
// SVD Line: 7562

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_11
//    <name> PWR_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400C0018) PWR_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 22) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_PWR_PWR_12  --------------------------------
// SVD Line: 7568

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_12
//    <name> PWR_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400C0018) PWR_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 24) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_PWR_PWR_13  --------------------------------
// SVD Line: 7574

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_13
//    <name> PWR_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400C0018) PWR_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 26) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_PWR_PWR_14  --------------------------------
// SVD Line: 7580

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_14
//    <name> PWR_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400C0018) PWR_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 28) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_PWR_PWR_15  --------------------------------
// SVD Line: 7586

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_15
//    <name> PWR_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400C0018) PWR_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 30) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTD_PWR  ---------------------------------
// SVD Line: 7487

//  <rtree> SFDITEM_REG__MDR_PORTD_PWR
//    <name> PWR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C0018) PORT Power Register </i>
//    <loc> ( (unsigned int)((MDR_PORTD_PWR >> 0) & 0xFFFFFFFF), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTD_GFEN  -----------------------------
// SVD Line: 7594

unsigned int MDR_PORTD_GFEN __AT (0x400C001C);



// ----------------------------  Field Item: MDR_PORTD_GFEN_GFEN_0  -------------------------------
// SVD Line: 7603

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_0
//    <name> GFEN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C001C) GFEN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.0..0> GFEN_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_GFEN_GFEN_1  -------------------------------
// SVD Line: 7609

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_1
//    <name> GFEN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C001C) GFEN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.1..1> GFEN_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_GFEN_GFEN_2  -------------------------------
// SVD Line: 7615

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_2
//    <name> GFEN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C001C) GFEN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.2..2> GFEN_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_GFEN_GFEN_3  -------------------------------
// SVD Line: 7621

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_3
//    <name> GFEN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C001C) GFEN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.3..3> GFEN_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_GFEN_GFEN_4  -------------------------------
// SVD Line: 7627

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_4
//    <name> GFEN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C001C) GFEN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.4..4> GFEN_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_GFEN_GFEN_5  -------------------------------
// SVD Line: 7633

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_5
//    <name> GFEN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C001C) GFEN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.5..5> GFEN_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_GFEN_GFEN_6  -------------------------------
// SVD Line: 7639

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_6
//    <name> GFEN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C001C) GFEN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.6..6> GFEN_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_GFEN_GFEN_7  -------------------------------
// SVD Line: 7645

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_7
//    <name> GFEN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C001C) GFEN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.7..7> GFEN_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_GFEN_GFEN_8  -------------------------------
// SVD Line: 7651

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_8
//    <name> GFEN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C001C) GFEN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.8..8> GFEN_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_GFEN_GFEN_9  -------------------------------
// SVD Line: 7657

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_9
//    <name> GFEN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C001C) GFEN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.9..9> GFEN_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_GFEN_GFEN_10  -------------------------------
// SVD Line: 7663

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_10
//    <name> GFEN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C001C) GFEN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.10..10> GFEN_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_GFEN_GFEN_11  -------------------------------
// SVD Line: 7669

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_11
//    <name> GFEN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C001C) GFEN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.11..11> GFEN_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_GFEN_GFEN_12  -------------------------------
// SVD Line: 7675

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_12
//    <name> GFEN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C001C) GFEN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.12..12> GFEN_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_GFEN_GFEN_13  -------------------------------
// SVD Line: 7681

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_13
//    <name> GFEN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C001C) GFEN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.13..13> GFEN_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_GFEN_GFEN_14  -------------------------------
// SVD Line: 7687

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_14
//    <name> GFEN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C001C) GFEN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.14..14> GFEN_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_GFEN_GFEN_15  -------------------------------
// SVD Line: 7693

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_15
//    <name> GFEN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C001C) GFEN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.15..15> GFEN_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTD_GFEN  ---------------------------------
// SVD Line: 7594

//  <rtree> SFDITEM_REG__MDR_PORTD_GFEN
//    <name> GFEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C001C) PORT Filter Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_PORTD_GFEN >> 0) & 0xFFFFFFFF), ((MDR_PORTD_GFEN = (MDR_PORTD_GFEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_15 </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_PORTD  -----------------------------------
// SVD Line: 7717

//  <view> MDR_PORTD
//    <name> MDR_PORTD </name>
//    <item> SFDITEM_REG__MDR_PORTD_RXTX </item>
//    <item> SFDITEM_REG__MDR_PORTD_OE </item>
//    <item> SFDITEM_REG__MDR_PORTD_FUNC </item>
//    <item> SFDITEM_REG__MDR_PORTD_ANALOG </item>
//    <item> SFDITEM_REG__MDR_PORTD_PULL </item>
//    <item> SFDITEM_REG__MDR_PORTD_PD </item>
//    <item> SFDITEM_REG__MDR_PORTD_PWR </item>
//    <item> SFDITEM_REG__MDR_PORTD_GFEN </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_PORTE_RXTX  -----------------------------
// SVD Line: 6653

unsigned int MDR_PORTE_RXTX __AT (0x400C8000);



// ----------------------------  Field Item: MDR_PORTE_RXTX_RXTX_0  -------------------------------
// SVD Line: 6662

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_0
//    <name> RXTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C8000) RXTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.0..0> RXTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RXTX_RXTX_1  -------------------------------
// SVD Line: 6668

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_1
//    <name> RXTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C8000) RXTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.1..1> RXTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RXTX_RXTX_2  -------------------------------
// SVD Line: 6674

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_2
//    <name> RXTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C8000) RXTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.2..2> RXTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RXTX_RXTX_3  -------------------------------
// SVD Line: 6680

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_3
//    <name> RXTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C8000) RXTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.3..3> RXTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RXTX_RXTX_4  -------------------------------
// SVD Line: 6686

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_4
//    <name> RXTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C8000) RXTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.4..4> RXTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RXTX_RXTX_5  -------------------------------
// SVD Line: 6692

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_5
//    <name> RXTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C8000) RXTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.5..5> RXTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RXTX_RXTX_6  -------------------------------
// SVD Line: 6698

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_6
//    <name> RXTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C8000) RXTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.6..6> RXTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RXTX_RXTX_7  -------------------------------
// SVD Line: 6704

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_7
//    <name> RXTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C8000) RXTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.7..7> RXTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RXTX_RXTX_8  -------------------------------
// SVD Line: 6710

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_8
//    <name> RXTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C8000) RXTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.8..8> RXTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RXTX_RXTX_9  -------------------------------
// SVD Line: 6716

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_9
//    <name> RXTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C8000) RXTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.9..9> RXTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_RXTX_RXTX_10  -------------------------------
// SVD Line: 6722

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_10
//    <name> RXTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C8000) RXTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.10..10> RXTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_RXTX_RXTX_11  -------------------------------
// SVD Line: 6728

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_11
//    <name> RXTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C8000) RXTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.11..11> RXTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_RXTX_RXTX_12  -------------------------------
// SVD Line: 6734

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_12
//    <name> RXTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C8000) RXTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.12..12> RXTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_RXTX_RXTX_13  -------------------------------
// SVD Line: 6740

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_13
//    <name> RXTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C8000) RXTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.13..13> RXTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_RXTX_RXTX_14  -------------------------------
// SVD Line: 6746

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_14
//    <name> RXTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C8000) RXTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.14..14> RXTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_RXTX_RXTX_15  -------------------------------
// SVD Line: 6752

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_15
//    <name> RXTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C8000) RXTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.15..15> RXTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTE_RXTX  ---------------------------------
// SVD Line: 6653

//  <rtree> SFDITEM_REG__MDR_PORTE_RXTX
//    <name> RXTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C8000) PORT Data Register </i>
//    <loc> ( (unsigned int)((MDR_PORTE_RXTX >> 0) & 0xFFFFFFFF), ((MDR_PORTE_RXTX = (MDR_PORTE_RXTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTE_OE  ------------------------------
// SVD Line: 6760

unsigned int MDR_PORTE_OE __AT (0x400C8004);



// ------------------------------  Field Item: MDR_PORTE_OE_OE_0  ---------------------------------
// SVD Line: 6769

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_0
//    <name> OE_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C8004) OE_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.0..0> OE_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_OE_OE_1  ---------------------------------
// SVD Line: 6775

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_1
//    <name> OE_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C8004) OE_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.1..1> OE_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_OE_OE_2  ---------------------------------
// SVD Line: 6781

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_2
//    <name> OE_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C8004) OE_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.2..2> OE_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_OE_OE_3  ---------------------------------
// SVD Line: 6787

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_3
//    <name> OE_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C8004) OE_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.3..3> OE_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_OE_OE_4  ---------------------------------
// SVD Line: 6793

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_4
//    <name> OE_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C8004) OE_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.4..4> OE_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_OE_OE_5  ---------------------------------
// SVD Line: 6799

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_5
//    <name> OE_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C8004) OE_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.5..5> OE_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_OE_OE_6  ---------------------------------
// SVD Line: 6805

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_6
//    <name> OE_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C8004) OE_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.6..6> OE_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_OE_OE_7  ---------------------------------
// SVD Line: 6811

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_7
//    <name> OE_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C8004) OE_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.7..7> OE_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_OE_OE_8  ---------------------------------
// SVD Line: 6817

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_8
//    <name> OE_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C8004) OE_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.8..8> OE_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_OE_OE_9  ---------------------------------
// SVD Line: 6823

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_9
//    <name> OE_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C8004) OE_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.9..9> OE_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_OE_OE_10  ---------------------------------
// SVD Line: 6829

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_10
//    <name> OE_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C8004) OE_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.10..10> OE_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_OE_OE_11  ---------------------------------
// SVD Line: 6835

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_11
//    <name> OE_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C8004) OE_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.11..11> OE_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_OE_OE_12  ---------------------------------
// SVD Line: 6841

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_12
//    <name> OE_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C8004) OE_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.12..12> OE_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_OE_OE_13  ---------------------------------
// SVD Line: 6847

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_13
//    <name> OE_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C8004) OE_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.13..13> OE_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_OE_OE_14  ---------------------------------
// SVD Line: 6853

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_14
//    <name> OE_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C8004) OE_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.14..14> OE_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_OE_OE_15  ---------------------------------
// SVD Line: 6859

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_15
//    <name> OE_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C8004) OE_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.15..15> OE_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTE_OE  ----------------------------------
// SVD Line: 6760

//  <rtree> SFDITEM_REG__MDR_PORTE_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C8004) PORT Output Enable Register </i>
//    <loc> ( (unsigned int)((MDR_PORTE_OE >> 0) & 0xFFFFFFFF), ((MDR_PORTE_OE = (MDR_PORTE_OE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTE_FUNC  -----------------------------
// SVD Line: 6867

unsigned int MDR_PORTE_FUNC __AT (0x400C8008);



// ----------------------------  Field Item: MDR_PORTE_FUNC_MODE_0  -------------------------------
// SVD Line: 6876

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_0
//    <name> MODE_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400C8008) MODE_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 0) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_FUNC_MODE_1  -------------------------------
// SVD Line: 6882

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_1
//    <name> MODE_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400C8008) MODE_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 2) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_FUNC_MODE_2  -------------------------------
// SVD Line: 6888

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_2
//    <name> MODE_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400C8008) MODE_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 4) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_FUNC_MODE_3  -------------------------------
// SVD Line: 6894

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_3
//    <name> MODE_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400C8008) MODE_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 6) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_FUNC_MODE_4  -------------------------------
// SVD Line: 6900

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_4
//    <name> MODE_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400C8008) MODE_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 8) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_FUNC_MODE_5  -------------------------------
// SVD Line: 6906

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_5
//    <name> MODE_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400C8008) MODE_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 10) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_FUNC_MODE_6  -------------------------------
// SVD Line: 6912

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_6
//    <name> MODE_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400C8008) MODE_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 12) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_FUNC_MODE_7  -------------------------------
// SVD Line: 6918

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_7
//    <name> MODE_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400C8008) MODE_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 14) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_FUNC_MODE_8  -------------------------------
// SVD Line: 6924

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_8
//    <name> MODE_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400C8008) MODE_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 16) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_FUNC_MODE_9  -------------------------------
// SVD Line: 6930

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_9
//    <name> MODE_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400C8008) MODE_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 18) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_FUNC_MODE_10  -------------------------------
// SVD Line: 6936

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_10
//    <name> MODE_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400C8008) MODE_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 20) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_FUNC_MODE_11  -------------------------------
// SVD Line: 6942

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_11
//    <name> MODE_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400C8008) MODE_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 22) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_FUNC_MODE_12  -------------------------------
// SVD Line: 6948

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_12
//    <name> MODE_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400C8008) MODE_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 24) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_FUNC_MODE_13  -------------------------------
// SVD Line: 6954

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_13
//    <name> MODE_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400C8008) MODE_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 26) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_FUNC_MODE_14  -------------------------------
// SVD Line: 6960

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_14
//    <name> MODE_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400C8008) MODE_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 28) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_FUNC_MODE_15  -------------------------------
// SVD Line: 6966

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_15
//    <name> MODE_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400C8008) MODE_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 30) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTE_FUNC  ---------------------------------
// SVD Line: 6867

//  <rtree> SFDITEM_REG__MDR_PORTE_FUNC
//    <name> FUNC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C8008) PORT Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTE_FUNC >> 0) & 0xFFFFFFFF), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTE_ANALOG  ----------------------------
// SVD Line: 6974

unsigned int MDR_PORTE_ANALOG __AT (0x400C800C);



// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_0  ----------------------------
// SVD Line: 6983

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_0
//    <name> ANALOG_EN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C800C) ANALOG_EN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.0..0> ANALOG_EN_0
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_1  ----------------------------
// SVD Line: 6989

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_1
//    <name> ANALOG_EN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C800C) ANALOG_EN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.1..1> ANALOG_EN_1
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_2  ----------------------------
// SVD Line: 6995

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_2
//    <name> ANALOG_EN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C800C) ANALOG_EN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.2..2> ANALOG_EN_2
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_3  ----------------------------
// SVD Line: 7001

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_3
//    <name> ANALOG_EN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C800C) ANALOG_EN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.3..3> ANALOG_EN_3
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_4  ----------------------------
// SVD Line: 7007

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_4
//    <name> ANALOG_EN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C800C) ANALOG_EN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.4..4> ANALOG_EN_4
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_5  ----------------------------
// SVD Line: 7013

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_5
//    <name> ANALOG_EN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C800C) ANALOG_EN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.5..5> ANALOG_EN_5
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_6  ----------------------------
// SVD Line: 7019

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_6
//    <name> ANALOG_EN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C800C) ANALOG_EN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.6..6> ANALOG_EN_6
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_7  ----------------------------
// SVD Line: 7025

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_7
//    <name> ANALOG_EN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C800C) ANALOG_EN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.7..7> ANALOG_EN_7
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_8  ----------------------------
// SVD Line: 7031

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_8
//    <name> ANALOG_EN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C800C) ANALOG_EN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.8..8> ANALOG_EN_8
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_9  ----------------------------
// SVD Line: 7037

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_9
//    <name> ANALOG_EN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C800C) ANALOG_EN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.9..9> ANALOG_EN_9
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_10  ---------------------------
// SVD Line: 7043

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_10
//    <name> ANALOG_EN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C800C) ANALOG_EN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.10..10> ANALOG_EN_10
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_11  ---------------------------
// SVD Line: 7049

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_11
//    <name> ANALOG_EN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C800C) ANALOG_EN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.11..11> ANALOG_EN_11
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_12  ---------------------------
// SVD Line: 7055

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_12
//    <name> ANALOG_EN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C800C) ANALOG_EN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.12..12> ANALOG_EN_12
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_13  ---------------------------
// SVD Line: 7061

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_13
//    <name> ANALOG_EN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C800C) ANALOG_EN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.13..13> ANALOG_EN_13
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_14  ---------------------------
// SVD Line: 7067

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_14
//    <name> ANALOG_EN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C800C) ANALOG_EN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.14..14> ANALOG_EN_14
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_15  ---------------------------
// SVD Line: 7073

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_15
//    <name> ANALOG_EN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C800C) ANALOG_EN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.15..15> ANALOG_EN_15
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_PORTE_ANALOG  --------------------------------
// SVD Line: 6974

//  <rtree> SFDITEM_REG__MDR_PORTE_ANALOG
//    <name> ANALOG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C800C) PORT Analog Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTE_ANALOG >> 0) & 0xFFFFFFFF), ((MDR_PORTE_ANALOG = (MDR_PORTE_ANALOG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTE_PULL  -----------------------------
// SVD Line: 7081

unsigned int MDR_PORTE_PULL __AT (0x400C8010);



// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_0  -----------------------------
// SVD Line: 7090

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_0
//    <name> PULL_DOWN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C8010) PULL_DOWN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.0..0> PULL_DOWN_0
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_1  -----------------------------
// SVD Line: 7096

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_1
//    <name> PULL_DOWN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C8010) PULL_DOWN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.1..1> PULL_DOWN_1
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_2  -----------------------------
// SVD Line: 7102

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_2
//    <name> PULL_DOWN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C8010) PULL_DOWN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.2..2> PULL_DOWN_2
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_3  -----------------------------
// SVD Line: 7108

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_3
//    <name> PULL_DOWN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C8010) PULL_DOWN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.3..3> PULL_DOWN_3
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_4  -----------------------------
// SVD Line: 7114

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_4
//    <name> PULL_DOWN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C8010) PULL_DOWN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.4..4> PULL_DOWN_4
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_5  -----------------------------
// SVD Line: 7120

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_5
//    <name> PULL_DOWN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C8010) PULL_DOWN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.5..5> PULL_DOWN_5
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_6  -----------------------------
// SVD Line: 7126

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_6
//    <name> PULL_DOWN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C8010) PULL_DOWN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.6..6> PULL_DOWN_6
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_7  -----------------------------
// SVD Line: 7132

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_7
//    <name> PULL_DOWN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C8010) PULL_DOWN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.7..7> PULL_DOWN_7
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_8  -----------------------------
// SVD Line: 7138

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_8
//    <name> PULL_DOWN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C8010) PULL_DOWN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.8..8> PULL_DOWN_8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_9  -----------------------------
// SVD Line: 7144

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_9
//    <name> PULL_DOWN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C8010) PULL_DOWN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.9..9> PULL_DOWN_9
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_10  ----------------------------
// SVD Line: 7150

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_10
//    <name> PULL_DOWN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C8010) PULL_DOWN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.10..10> PULL_DOWN_10
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_11  ----------------------------
// SVD Line: 7156

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_11
//    <name> PULL_DOWN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C8010) PULL_DOWN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.11..11> PULL_DOWN_11
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_12  ----------------------------
// SVD Line: 7162

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_12
//    <name> PULL_DOWN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C8010) PULL_DOWN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.12..12> PULL_DOWN_12
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_13  ----------------------------
// SVD Line: 7168

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_13
//    <name> PULL_DOWN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C8010) PULL_DOWN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.13..13> PULL_DOWN_13
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_14  ----------------------------
// SVD Line: 7174

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_14
//    <name> PULL_DOWN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C8010) PULL_DOWN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.14..14> PULL_DOWN_14
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_15  ----------------------------
// SVD Line: 7180

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_15
//    <name> PULL_DOWN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C8010) PULL_DOWN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.15..15> PULL_DOWN_15
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_0  ------------------------------
// SVD Line: 7186

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_0
//    <name> PULL_UP_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400C8010) PULL_UP_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.16..16> PULL_UP_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_1  ------------------------------
// SVD Line: 7192

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_1
//    <name> PULL_UP_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400C8010) PULL_UP_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.17..17> PULL_UP_1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_2  ------------------------------
// SVD Line: 7198

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_2
//    <name> PULL_UP_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400C8010) PULL_UP_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.18..18> PULL_UP_2
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_3  ------------------------------
// SVD Line: 7204

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_3
//    <name> PULL_UP_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400C8010) PULL_UP_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.19..19> PULL_UP_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_4  ------------------------------
// SVD Line: 7210

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_4
//    <name> PULL_UP_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400C8010) PULL_UP_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.20..20> PULL_UP_4
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_5  ------------------------------
// SVD Line: 7216

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_5
//    <name> PULL_UP_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400C8010) PULL_UP_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.21..21> PULL_UP_5
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_6  ------------------------------
// SVD Line: 7222

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_6
//    <name> PULL_UP_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400C8010) PULL_UP_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.22..22> PULL_UP_6
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_7  ------------------------------
// SVD Line: 7228

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_7
//    <name> PULL_UP_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400C8010) PULL_UP_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.23..23> PULL_UP_7
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_8  ------------------------------
// SVD Line: 7234

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_8
//    <name> PULL_UP_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400C8010) PULL_UP_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.24..24> PULL_UP_8
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_9  ------------------------------
// SVD Line: 7240

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_9
//    <name> PULL_UP_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400C8010) PULL_UP_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.25..25> PULL_UP_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_10  -----------------------------
// SVD Line: 7246

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_10
//    <name> PULL_UP_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400C8010) PULL_UP_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.26..26> PULL_UP_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_11  -----------------------------
// SVD Line: 7252

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_11
//    <name> PULL_UP_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400C8010) PULL_UP_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.27..27> PULL_UP_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_12  -----------------------------
// SVD Line: 7258

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_12
//    <name> PULL_UP_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400C8010) PULL_UP_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.28..28> PULL_UP_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_13  -----------------------------
// SVD Line: 7264

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_13
//    <name> PULL_UP_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400C8010) PULL_UP_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.29..29> PULL_UP_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_14  -----------------------------
// SVD Line: 7270

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_14
//    <name> PULL_UP_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400C8010) PULL_UP_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.30..30> PULL_UP_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_15  -----------------------------
// SVD Line: 7276

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_15
//    <name> PULL_UP_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400C8010) PULL_UP_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.31..31> PULL_UP_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTE_PULL  ---------------------------------
// SVD Line: 7081

//  <rtree> SFDITEM_REG__MDR_PORTE_PULL
//    <name> PULL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C8010) PORT Pull Up/Down Register </i>
//    <loc> ( (unsigned int)((MDR_PORTE_PULL >> 0) & 0xFFFFFFFF), ((MDR_PORTE_PULL = (MDR_PORTE_PULL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTE_PD  ------------------------------
// SVD Line: 7284

unsigned int MDR_PORTE_PD __AT (0x400C8014);



// ------------------------------  Field Item: MDR_PORTE_PD_PD_0  ---------------------------------
// SVD Line: 7293

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_0
//    <name> PD_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C8014) PD_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.0..0> PD_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_PD_PD_1  ---------------------------------
// SVD Line: 7299

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_1
//    <name> PD_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C8014) PD_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.1..1> PD_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_PD_PD_2  ---------------------------------
// SVD Line: 7305

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_2
//    <name> PD_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C8014) PD_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.2..2> PD_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_PD_PD_3  ---------------------------------
// SVD Line: 7311

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_3
//    <name> PD_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C8014) PD_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.3..3> PD_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_PD_PD_4  ---------------------------------
// SVD Line: 7317

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_4
//    <name> PD_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C8014) PD_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.4..4> PD_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_PD_PD_5  ---------------------------------
// SVD Line: 7323

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_5
//    <name> PD_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C8014) PD_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.5..5> PD_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_PD_PD_6  ---------------------------------
// SVD Line: 7329

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_6
//    <name> PD_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C8014) PD_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.6..6> PD_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_PD_PD_7  ---------------------------------
// SVD Line: 7335

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_7
//    <name> PD_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C8014) PD_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.7..7> PD_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_PD_PD_8  ---------------------------------
// SVD Line: 7341

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_8
//    <name> PD_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C8014) PD_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.8..8> PD_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_PD_PD_9  ---------------------------------
// SVD Line: 7347

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_9
//    <name> PD_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C8014) PD_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.9..9> PD_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_PD_10  ---------------------------------
// SVD Line: 7353

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_10
//    <name> PD_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C8014) PD_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.10..10> PD_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_PD_11  ---------------------------------
// SVD Line: 7359

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_11
//    <name> PD_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C8014) PD_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.11..11> PD_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_PD_12  ---------------------------------
// SVD Line: 7365

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_12
//    <name> PD_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C8014) PD_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.12..12> PD_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_PD_13  ---------------------------------
// SVD Line: 7371

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_13
//    <name> PD_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C8014) PD_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.13..13> PD_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_PD_14  ---------------------------------
// SVD Line: 7377

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_14
//    <name> PD_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C8014) PD_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.14..14> PD_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_PD_15  ---------------------------------
// SVD Line: 7383

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_15
//    <name> PD_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C8014) PD_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.15..15> PD_15
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_0  ---------------------------------
// SVD Line: 7389

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_0
//    <name> SHM_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400C8014) SHM_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.16..16> SHM_0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_1  ---------------------------------
// SVD Line: 7395

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_1
//    <name> SHM_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400C8014) SHM_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.17..17> SHM_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_2  ---------------------------------
// SVD Line: 7401

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_2
//    <name> SHM_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400C8014) SHM_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.18..18> SHM_2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_3  ---------------------------------
// SVD Line: 7407

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_3
//    <name> SHM_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400C8014) SHM_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.19..19> SHM_3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_4  ---------------------------------
// SVD Line: 7413

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_4
//    <name> SHM_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400C8014) SHM_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.20..20> SHM_4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_5  ---------------------------------
// SVD Line: 7419

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_5
//    <name> SHM_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400C8014) SHM_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.21..21> SHM_5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_6  ---------------------------------
// SVD Line: 7425

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_6
//    <name> SHM_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400C8014) SHM_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.22..22> SHM_6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_7  ---------------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_7
//    <name> SHM_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400C8014) SHM_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.23..23> SHM_7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_8  ---------------------------------
// SVD Line: 7437

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_8
//    <name> SHM_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400C8014) SHM_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.24..24> SHM_8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_9  ---------------------------------
// SVD Line: 7443

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_9
//    <name> SHM_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400C8014) SHM_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.25..25> SHM_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_10  --------------------------------
// SVD Line: 7449

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_10
//    <name> SHM_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400C8014) SHM_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.26..26> SHM_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_11  --------------------------------
// SVD Line: 7455

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_11
//    <name> SHM_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400C8014) SHM_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.27..27> SHM_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_12  --------------------------------
// SVD Line: 7461

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_12
//    <name> SHM_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400C8014) SHM_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.28..28> SHM_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_13  --------------------------------
// SVD Line: 7467

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_13
//    <name> SHM_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400C8014) SHM_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.29..29> SHM_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_14  --------------------------------
// SVD Line: 7473

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_14
//    <name> SHM_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400C8014) SHM_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.30..30> SHM_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_15  --------------------------------
// SVD Line: 7479

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_15
//    <name> SHM_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400C8014) SHM_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.31..31> SHM_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTE_PD  ----------------------------------
// SVD Line: 7284

//  <rtree> SFDITEM_REG__MDR_PORTE_PD
//    <name> PD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C8014) PORT Driver Mode Register </i>
//    <loc> ( (unsigned int)((MDR_PORTE_PD >> 0) & 0xFFFFFFFF), ((MDR_PORTE_PD = (MDR_PORTE_PD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTE_PWR  ------------------------------
// SVD Line: 7487

unsigned int MDR_PORTE_PWR __AT (0x400C8018);



// -----------------------------  Field Item: MDR_PORTE_PWR_PWR_0  --------------------------------
// SVD Line: 7496

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_0
//    <name> PWR_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400C8018) PWR_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 0) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PWR_PWR_1  --------------------------------
// SVD Line: 7502

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_1
//    <name> PWR_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400C8018) PWR_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 2) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PWR_PWR_2  --------------------------------
// SVD Line: 7508

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_2
//    <name> PWR_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400C8018) PWR_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 4) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PWR_PWR_3  --------------------------------
// SVD Line: 7514

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_3
//    <name> PWR_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400C8018) PWR_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 6) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PWR_PWR_4  --------------------------------
// SVD Line: 7520

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_4
//    <name> PWR_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400C8018) PWR_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 8) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PWR_PWR_5  --------------------------------
// SVD Line: 7526

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_5
//    <name> PWR_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400C8018) PWR_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 10) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PWR_PWR_6  --------------------------------
// SVD Line: 7532

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_6
//    <name> PWR_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400C8018) PWR_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 12) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PWR_PWR_7  --------------------------------
// SVD Line: 7538

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_7
//    <name> PWR_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400C8018) PWR_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 14) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PWR_PWR_8  --------------------------------
// SVD Line: 7544

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_8
//    <name> PWR_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400C8018) PWR_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 16) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PWR_PWR_9  --------------------------------
// SVD Line: 7550

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_9
//    <name> PWR_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400C8018) PWR_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 18) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_PWR_PWR_10  --------------------------------
// SVD Line: 7556

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_10
//    <name> PWR_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400C8018) PWR_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 20) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_PWR_PWR_11  --------------------------------
// SVD Line: 7562

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_11
//    <name> PWR_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400C8018) PWR_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 22) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_PWR_PWR_12  --------------------------------
// SVD Line: 7568

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_12
//    <name> PWR_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400C8018) PWR_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 24) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_PWR_PWR_13  --------------------------------
// SVD Line: 7574

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_13
//    <name> PWR_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400C8018) PWR_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 26) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_PWR_PWR_14  --------------------------------
// SVD Line: 7580

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_14
//    <name> PWR_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400C8018) PWR_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 28) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_PWR_PWR_15  --------------------------------
// SVD Line: 7586

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_15
//    <name> PWR_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400C8018) PWR_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 30) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTE_PWR  ---------------------------------
// SVD Line: 7487

//  <rtree> SFDITEM_REG__MDR_PORTE_PWR
//    <name> PWR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C8018) PORT Power Register </i>
//    <loc> ( (unsigned int)((MDR_PORTE_PWR >> 0) & 0xFFFFFFFF), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTE_GFEN  -----------------------------
// SVD Line: 7594

unsigned int MDR_PORTE_GFEN __AT (0x400C801C);



// ----------------------------  Field Item: MDR_PORTE_GFEN_GFEN_0  -------------------------------
// SVD Line: 7603

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_0
//    <name> GFEN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C801C) GFEN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.0..0> GFEN_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_GFEN_GFEN_1  -------------------------------
// SVD Line: 7609

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_1
//    <name> GFEN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C801C) GFEN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.1..1> GFEN_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_GFEN_GFEN_2  -------------------------------
// SVD Line: 7615

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_2
//    <name> GFEN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C801C) GFEN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.2..2> GFEN_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_GFEN_GFEN_3  -------------------------------
// SVD Line: 7621

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_3
//    <name> GFEN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C801C) GFEN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.3..3> GFEN_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_GFEN_GFEN_4  -------------------------------
// SVD Line: 7627

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_4
//    <name> GFEN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C801C) GFEN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.4..4> GFEN_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_GFEN_GFEN_5  -------------------------------
// SVD Line: 7633

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_5
//    <name> GFEN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C801C) GFEN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.5..5> GFEN_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_GFEN_GFEN_6  -------------------------------
// SVD Line: 7639

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_6
//    <name> GFEN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C801C) GFEN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.6..6> GFEN_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_GFEN_GFEN_7  -------------------------------
// SVD Line: 7645

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_7
//    <name> GFEN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C801C) GFEN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.7..7> GFEN_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_GFEN_GFEN_8  -------------------------------
// SVD Line: 7651

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_8
//    <name> GFEN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C801C) GFEN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.8..8> GFEN_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_GFEN_GFEN_9  -------------------------------
// SVD Line: 7657

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_9
//    <name> GFEN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C801C) GFEN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.9..9> GFEN_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_GFEN_GFEN_10  -------------------------------
// SVD Line: 7663

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_10
//    <name> GFEN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C801C) GFEN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.10..10> GFEN_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_GFEN_GFEN_11  -------------------------------
// SVD Line: 7669

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_11
//    <name> GFEN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C801C) GFEN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.11..11> GFEN_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_GFEN_GFEN_12  -------------------------------
// SVD Line: 7675

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_12
//    <name> GFEN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C801C) GFEN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.12..12> GFEN_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_GFEN_GFEN_13  -------------------------------
// SVD Line: 7681

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_13
//    <name> GFEN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C801C) GFEN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.13..13> GFEN_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_GFEN_GFEN_14  -------------------------------
// SVD Line: 7687

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_14
//    <name> GFEN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C801C) GFEN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.14..14> GFEN_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_GFEN_GFEN_15  -------------------------------
// SVD Line: 7693

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_15
//    <name> GFEN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C801C) GFEN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.15..15> GFEN_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTE_GFEN  ---------------------------------
// SVD Line: 7594

//  <rtree> SFDITEM_REG__MDR_PORTE_GFEN
//    <name> GFEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C801C) PORT Filter Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_PORTE_GFEN >> 0) & 0xFFFFFFFF), ((MDR_PORTE_GFEN = (MDR_PORTE_GFEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_15 </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_PORTE  -----------------------------------
// SVD Line: 7724

//  <view> MDR_PORTE
//    <name> MDR_PORTE </name>
//    <item> SFDITEM_REG__MDR_PORTE_RXTX </item>
//    <item> SFDITEM_REG__MDR_PORTE_OE </item>
//    <item> SFDITEM_REG__MDR_PORTE_FUNC </item>
//    <item> SFDITEM_REG__MDR_PORTE_ANALOG </item>
//    <item> SFDITEM_REG__MDR_PORTE_PULL </item>
//    <item> SFDITEM_REG__MDR_PORTE_PD </item>
//    <item> SFDITEM_REG__MDR_PORTE_PWR </item>
//    <item> SFDITEM_REG__MDR_PORTE_GFEN </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_PORTF_RXTX  -----------------------------
// SVD Line: 6653

unsigned int MDR_PORTF_RXTX __AT (0x400E8000);



// ----------------------------  Field Item: MDR_PORTF_RXTX_RXTX_0  -------------------------------
// SVD Line: 6662

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_0
//    <name> RXTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400E8000) RXTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.0..0> RXTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RXTX_RXTX_1  -------------------------------
// SVD Line: 6668

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_1
//    <name> RXTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400E8000) RXTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.1..1> RXTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RXTX_RXTX_2  -------------------------------
// SVD Line: 6674

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_2
//    <name> RXTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400E8000) RXTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.2..2> RXTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RXTX_RXTX_3  -------------------------------
// SVD Line: 6680

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_3
//    <name> RXTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400E8000) RXTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.3..3> RXTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RXTX_RXTX_4  -------------------------------
// SVD Line: 6686

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_4
//    <name> RXTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400E8000) RXTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.4..4> RXTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RXTX_RXTX_5  -------------------------------
// SVD Line: 6692

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_5
//    <name> RXTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400E8000) RXTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.5..5> RXTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RXTX_RXTX_6  -------------------------------
// SVD Line: 6698

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_6
//    <name> RXTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400E8000) RXTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.6..6> RXTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RXTX_RXTX_7  -------------------------------
// SVD Line: 6704

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_7
//    <name> RXTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400E8000) RXTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.7..7> RXTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RXTX_RXTX_8  -------------------------------
// SVD Line: 6710

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_8
//    <name> RXTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400E8000) RXTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.8..8> RXTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RXTX_RXTX_9  -------------------------------
// SVD Line: 6716

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_9
//    <name> RXTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400E8000) RXTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.9..9> RXTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_RXTX_RXTX_10  -------------------------------
// SVD Line: 6722

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_10
//    <name> RXTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400E8000) RXTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.10..10> RXTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_RXTX_RXTX_11  -------------------------------
// SVD Line: 6728

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_11
//    <name> RXTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400E8000) RXTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.11..11> RXTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_RXTX_RXTX_12  -------------------------------
// SVD Line: 6734

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_12
//    <name> RXTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400E8000) RXTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.12..12> RXTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_RXTX_RXTX_13  -------------------------------
// SVD Line: 6740

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_13
//    <name> RXTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400E8000) RXTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.13..13> RXTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_RXTX_RXTX_14  -------------------------------
// SVD Line: 6746

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_14
//    <name> RXTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400E8000) RXTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.14..14> RXTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_RXTX_RXTX_15  -------------------------------
// SVD Line: 6752

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_15
//    <name> RXTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400E8000) RXTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.15..15> RXTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTF_RXTX  ---------------------------------
// SVD Line: 6653

//  <rtree> SFDITEM_REG__MDR_PORTF_RXTX
//    <name> RXTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E8000) PORT Data Register </i>
//    <loc> ( (unsigned int)((MDR_PORTF_RXTX >> 0) & 0xFFFFFFFF), ((MDR_PORTF_RXTX = (MDR_PORTF_RXTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTF_OE  ------------------------------
// SVD Line: 6760

unsigned int MDR_PORTF_OE __AT (0x400E8004);



// ------------------------------  Field Item: MDR_PORTF_OE_OE_0  ---------------------------------
// SVD Line: 6769

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_0
//    <name> OE_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400E8004) OE_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.0..0> OE_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_OE_OE_1  ---------------------------------
// SVD Line: 6775

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_1
//    <name> OE_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400E8004) OE_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.1..1> OE_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_OE_OE_2  ---------------------------------
// SVD Line: 6781

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_2
//    <name> OE_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400E8004) OE_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.2..2> OE_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_OE_OE_3  ---------------------------------
// SVD Line: 6787

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_3
//    <name> OE_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400E8004) OE_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.3..3> OE_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_OE_OE_4  ---------------------------------
// SVD Line: 6793

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_4
//    <name> OE_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400E8004) OE_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.4..4> OE_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_OE_OE_5  ---------------------------------
// SVD Line: 6799

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_5
//    <name> OE_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400E8004) OE_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.5..5> OE_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_OE_OE_6  ---------------------------------
// SVD Line: 6805

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_6
//    <name> OE_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400E8004) OE_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.6..6> OE_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_OE_OE_7  ---------------------------------
// SVD Line: 6811

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_7
//    <name> OE_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400E8004) OE_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.7..7> OE_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_OE_OE_8  ---------------------------------
// SVD Line: 6817

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_8
//    <name> OE_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400E8004) OE_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.8..8> OE_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_OE_OE_9  ---------------------------------
// SVD Line: 6823

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_9
//    <name> OE_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400E8004) OE_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.9..9> OE_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_OE_OE_10  ---------------------------------
// SVD Line: 6829

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_10
//    <name> OE_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400E8004) OE_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.10..10> OE_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_OE_OE_11  ---------------------------------
// SVD Line: 6835

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_11
//    <name> OE_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400E8004) OE_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.11..11> OE_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_OE_OE_12  ---------------------------------
// SVD Line: 6841

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_12
//    <name> OE_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400E8004) OE_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.12..12> OE_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_OE_OE_13  ---------------------------------
// SVD Line: 6847

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_13
//    <name> OE_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400E8004) OE_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.13..13> OE_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_OE_OE_14  ---------------------------------
// SVD Line: 6853

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_14
//    <name> OE_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400E8004) OE_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.14..14> OE_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_OE_OE_15  ---------------------------------
// SVD Line: 6859

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_15
//    <name> OE_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400E8004) OE_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.15..15> OE_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTF_OE  ----------------------------------
// SVD Line: 6760

//  <rtree> SFDITEM_REG__MDR_PORTF_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E8004) PORT Output Enable Register </i>
//    <loc> ( (unsigned int)((MDR_PORTF_OE >> 0) & 0xFFFFFFFF), ((MDR_PORTF_OE = (MDR_PORTF_OE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTF_FUNC  -----------------------------
// SVD Line: 6867

unsigned int MDR_PORTF_FUNC __AT (0x400E8008);



// ----------------------------  Field Item: MDR_PORTF_FUNC_MODE_0  -------------------------------
// SVD Line: 6876

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_0
//    <name> MODE_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400E8008) MODE_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 0) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_FUNC_MODE_1  -------------------------------
// SVD Line: 6882

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_1
//    <name> MODE_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400E8008) MODE_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 2) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_FUNC_MODE_2  -------------------------------
// SVD Line: 6888

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_2
//    <name> MODE_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400E8008) MODE_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 4) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_FUNC_MODE_3  -------------------------------
// SVD Line: 6894

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_3
//    <name> MODE_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400E8008) MODE_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 6) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_FUNC_MODE_4  -------------------------------
// SVD Line: 6900

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_4
//    <name> MODE_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400E8008) MODE_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 8) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_FUNC_MODE_5  -------------------------------
// SVD Line: 6906

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_5
//    <name> MODE_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400E8008) MODE_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 10) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_FUNC_MODE_6  -------------------------------
// SVD Line: 6912

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_6
//    <name> MODE_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400E8008) MODE_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 12) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_FUNC_MODE_7  -------------------------------
// SVD Line: 6918

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_7
//    <name> MODE_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400E8008) MODE_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 14) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_FUNC_MODE_8  -------------------------------
// SVD Line: 6924

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_8
//    <name> MODE_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400E8008) MODE_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 16) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_FUNC_MODE_9  -------------------------------
// SVD Line: 6930

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_9
//    <name> MODE_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400E8008) MODE_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 18) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_FUNC_MODE_10  -------------------------------
// SVD Line: 6936

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_10
//    <name> MODE_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400E8008) MODE_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 20) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_FUNC_MODE_11  -------------------------------
// SVD Line: 6942

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_11
//    <name> MODE_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400E8008) MODE_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 22) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_FUNC_MODE_12  -------------------------------
// SVD Line: 6948

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_12
//    <name> MODE_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400E8008) MODE_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 24) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_FUNC_MODE_13  -------------------------------
// SVD Line: 6954

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_13
//    <name> MODE_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400E8008) MODE_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 26) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_FUNC_MODE_14  -------------------------------
// SVD Line: 6960

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_14
//    <name> MODE_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400E8008) MODE_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 28) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_FUNC_MODE_15  -------------------------------
// SVD Line: 6966

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_15
//    <name> MODE_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400E8008) MODE_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 30) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTF_FUNC  ---------------------------------
// SVD Line: 6867

//  <rtree> SFDITEM_REG__MDR_PORTF_FUNC
//    <name> FUNC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E8008) PORT Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTF_FUNC >> 0) & 0xFFFFFFFF), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTF_ANALOG  ----------------------------
// SVD Line: 6974

unsigned int MDR_PORTF_ANALOG __AT (0x400E800C);



// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_0  ----------------------------
// SVD Line: 6983

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_0
//    <name> ANALOG_EN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400E800C) ANALOG_EN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.0..0> ANALOG_EN_0
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_1  ----------------------------
// SVD Line: 6989

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_1
//    <name> ANALOG_EN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400E800C) ANALOG_EN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.1..1> ANALOG_EN_1
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_2  ----------------------------
// SVD Line: 6995

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_2
//    <name> ANALOG_EN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400E800C) ANALOG_EN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.2..2> ANALOG_EN_2
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_3  ----------------------------
// SVD Line: 7001

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_3
//    <name> ANALOG_EN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400E800C) ANALOG_EN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.3..3> ANALOG_EN_3
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_4  ----------------------------
// SVD Line: 7007

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_4
//    <name> ANALOG_EN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400E800C) ANALOG_EN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.4..4> ANALOG_EN_4
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_5  ----------------------------
// SVD Line: 7013

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_5
//    <name> ANALOG_EN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400E800C) ANALOG_EN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.5..5> ANALOG_EN_5
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_6  ----------------------------
// SVD Line: 7019

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_6
//    <name> ANALOG_EN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400E800C) ANALOG_EN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.6..6> ANALOG_EN_6
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_7  ----------------------------
// SVD Line: 7025

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_7
//    <name> ANALOG_EN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400E800C) ANALOG_EN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.7..7> ANALOG_EN_7
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_8  ----------------------------
// SVD Line: 7031

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_8
//    <name> ANALOG_EN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400E800C) ANALOG_EN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.8..8> ANALOG_EN_8
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_9  ----------------------------
// SVD Line: 7037

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_9
//    <name> ANALOG_EN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400E800C) ANALOG_EN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.9..9> ANALOG_EN_9
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_10  ---------------------------
// SVD Line: 7043

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_10
//    <name> ANALOG_EN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400E800C) ANALOG_EN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.10..10> ANALOG_EN_10
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_11  ---------------------------
// SVD Line: 7049

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_11
//    <name> ANALOG_EN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400E800C) ANALOG_EN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.11..11> ANALOG_EN_11
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_12  ---------------------------
// SVD Line: 7055

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_12
//    <name> ANALOG_EN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400E800C) ANALOG_EN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.12..12> ANALOG_EN_12
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_13  ---------------------------
// SVD Line: 7061

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_13
//    <name> ANALOG_EN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400E800C) ANALOG_EN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.13..13> ANALOG_EN_13
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_14  ---------------------------
// SVD Line: 7067

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_14
//    <name> ANALOG_EN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400E800C) ANALOG_EN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.14..14> ANALOG_EN_14
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_15  ---------------------------
// SVD Line: 7073

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_15
//    <name> ANALOG_EN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400E800C) ANALOG_EN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.15..15> ANALOG_EN_15
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_PORTF_ANALOG  --------------------------------
// SVD Line: 6974

//  <rtree> SFDITEM_REG__MDR_PORTF_ANALOG
//    <name> ANALOG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E800C) PORT Analog Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTF_ANALOG >> 0) & 0xFFFFFFFF), ((MDR_PORTF_ANALOG = (MDR_PORTF_ANALOG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTF_PULL  -----------------------------
// SVD Line: 7081

unsigned int MDR_PORTF_PULL __AT (0x400E8010);



// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_0  -----------------------------
// SVD Line: 7090

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_0
//    <name> PULL_DOWN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400E8010) PULL_DOWN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.0..0> PULL_DOWN_0
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_1  -----------------------------
// SVD Line: 7096

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_1
//    <name> PULL_DOWN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400E8010) PULL_DOWN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.1..1> PULL_DOWN_1
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_2  -----------------------------
// SVD Line: 7102

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_2
//    <name> PULL_DOWN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400E8010) PULL_DOWN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.2..2> PULL_DOWN_2
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_3  -----------------------------
// SVD Line: 7108

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_3
//    <name> PULL_DOWN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400E8010) PULL_DOWN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.3..3> PULL_DOWN_3
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_4  -----------------------------
// SVD Line: 7114

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_4
//    <name> PULL_DOWN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400E8010) PULL_DOWN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.4..4> PULL_DOWN_4
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_5  -----------------------------
// SVD Line: 7120

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_5
//    <name> PULL_DOWN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400E8010) PULL_DOWN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.5..5> PULL_DOWN_5
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_6  -----------------------------
// SVD Line: 7126

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_6
//    <name> PULL_DOWN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400E8010) PULL_DOWN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.6..6> PULL_DOWN_6
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_7  -----------------------------
// SVD Line: 7132

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_7
//    <name> PULL_DOWN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400E8010) PULL_DOWN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.7..7> PULL_DOWN_7
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_8  -----------------------------
// SVD Line: 7138

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_8
//    <name> PULL_DOWN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400E8010) PULL_DOWN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.8..8> PULL_DOWN_8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_9  -----------------------------
// SVD Line: 7144

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_9
//    <name> PULL_DOWN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400E8010) PULL_DOWN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.9..9> PULL_DOWN_9
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_10  ----------------------------
// SVD Line: 7150

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_10
//    <name> PULL_DOWN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400E8010) PULL_DOWN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.10..10> PULL_DOWN_10
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_11  ----------------------------
// SVD Line: 7156

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_11
//    <name> PULL_DOWN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400E8010) PULL_DOWN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.11..11> PULL_DOWN_11
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_12  ----------------------------
// SVD Line: 7162

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_12
//    <name> PULL_DOWN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400E8010) PULL_DOWN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.12..12> PULL_DOWN_12
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_13  ----------------------------
// SVD Line: 7168

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_13
//    <name> PULL_DOWN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400E8010) PULL_DOWN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.13..13> PULL_DOWN_13
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_14  ----------------------------
// SVD Line: 7174

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_14
//    <name> PULL_DOWN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400E8010) PULL_DOWN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.14..14> PULL_DOWN_14
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_15  ----------------------------
// SVD Line: 7180

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_15
//    <name> PULL_DOWN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400E8010) PULL_DOWN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.15..15> PULL_DOWN_15
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_0  ------------------------------
// SVD Line: 7186

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_0
//    <name> PULL_UP_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400E8010) PULL_UP_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.16..16> PULL_UP_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_1  ------------------------------
// SVD Line: 7192

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_1
//    <name> PULL_UP_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400E8010) PULL_UP_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.17..17> PULL_UP_1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_2  ------------------------------
// SVD Line: 7198

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_2
//    <name> PULL_UP_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400E8010) PULL_UP_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.18..18> PULL_UP_2
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_3  ------------------------------
// SVD Line: 7204

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_3
//    <name> PULL_UP_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400E8010) PULL_UP_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.19..19> PULL_UP_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_4  ------------------------------
// SVD Line: 7210

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_4
//    <name> PULL_UP_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400E8010) PULL_UP_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.20..20> PULL_UP_4
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_5  ------------------------------
// SVD Line: 7216

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_5
//    <name> PULL_UP_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400E8010) PULL_UP_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.21..21> PULL_UP_5
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_6  ------------------------------
// SVD Line: 7222

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_6
//    <name> PULL_UP_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400E8010) PULL_UP_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.22..22> PULL_UP_6
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_7  ------------------------------
// SVD Line: 7228

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_7
//    <name> PULL_UP_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400E8010) PULL_UP_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.23..23> PULL_UP_7
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_8  ------------------------------
// SVD Line: 7234

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_8
//    <name> PULL_UP_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400E8010) PULL_UP_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.24..24> PULL_UP_8
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_9  ------------------------------
// SVD Line: 7240

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_9
//    <name> PULL_UP_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400E8010) PULL_UP_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.25..25> PULL_UP_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_10  -----------------------------
// SVD Line: 7246

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_10
//    <name> PULL_UP_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400E8010) PULL_UP_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.26..26> PULL_UP_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_11  -----------------------------
// SVD Line: 7252

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_11
//    <name> PULL_UP_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400E8010) PULL_UP_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.27..27> PULL_UP_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_12  -----------------------------
// SVD Line: 7258

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_12
//    <name> PULL_UP_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400E8010) PULL_UP_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.28..28> PULL_UP_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_13  -----------------------------
// SVD Line: 7264

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_13
//    <name> PULL_UP_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400E8010) PULL_UP_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.29..29> PULL_UP_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_14  -----------------------------
// SVD Line: 7270

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_14
//    <name> PULL_UP_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400E8010) PULL_UP_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.30..30> PULL_UP_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_15  -----------------------------
// SVD Line: 7276

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_15
//    <name> PULL_UP_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400E8010) PULL_UP_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.31..31> PULL_UP_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTF_PULL  ---------------------------------
// SVD Line: 7081

//  <rtree> SFDITEM_REG__MDR_PORTF_PULL
//    <name> PULL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E8010) PORT Pull Up/Down Register </i>
//    <loc> ( (unsigned int)((MDR_PORTF_PULL >> 0) & 0xFFFFFFFF), ((MDR_PORTF_PULL = (MDR_PORTF_PULL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTF_PD  ------------------------------
// SVD Line: 7284

unsigned int MDR_PORTF_PD __AT (0x400E8014);



// ------------------------------  Field Item: MDR_PORTF_PD_PD_0  ---------------------------------
// SVD Line: 7293

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_0
//    <name> PD_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400E8014) PD_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.0..0> PD_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_PD_PD_1  ---------------------------------
// SVD Line: 7299

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_1
//    <name> PD_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400E8014) PD_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.1..1> PD_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_PD_PD_2  ---------------------------------
// SVD Line: 7305

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_2
//    <name> PD_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400E8014) PD_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.2..2> PD_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_PD_PD_3  ---------------------------------
// SVD Line: 7311

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_3
//    <name> PD_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400E8014) PD_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.3..3> PD_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_PD_PD_4  ---------------------------------
// SVD Line: 7317

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_4
//    <name> PD_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400E8014) PD_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.4..4> PD_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_PD_PD_5  ---------------------------------
// SVD Line: 7323

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_5
//    <name> PD_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400E8014) PD_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.5..5> PD_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_PD_PD_6  ---------------------------------
// SVD Line: 7329

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_6
//    <name> PD_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400E8014) PD_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.6..6> PD_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_PD_PD_7  ---------------------------------
// SVD Line: 7335

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_7
//    <name> PD_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400E8014) PD_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.7..7> PD_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_PD_PD_8  ---------------------------------
// SVD Line: 7341

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_8
//    <name> PD_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400E8014) PD_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.8..8> PD_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_PD_PD_9  ---------------------------------
// SVD Line: 7347

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_9
//    <name> PD_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400E8014) PD_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.9..9> PD_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_PD_10  ---------------------------------
// SVD Line: 7353

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_10
//    <name> PD_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400E8014) PD_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.10..10> PD_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_PD_11  ---------------------------------
// SVD Line: 7359

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_11
//    <name> PD_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400E8014) PD_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.11..11> PD_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_PD_12  ---------------------------------
// SVD Line: 7365

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_12
//    <name> PD_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400E8014) PD_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.12..12> PD_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_PD_13  ---------------------------------
// SVD Line: 7371

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_13
//    <name> PD_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400E8014) PD_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.13..13> PD_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_PD_14  ---------------------------------
// SVD Line: 7377

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_14
//    <name> PD_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400E8014) PD_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.14..14> PD_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_PD_15  ---------------------------------
// SVD Line: 7383

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_15
//    <name> PD_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400E8014) PD_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.15..15> PD_15
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_0  ---------------------------------
// SVD Line: 7389

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_0
//    <name> SHM_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400E8014) SHM_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.16..16> SHM_0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_1  ---------------------------------
// SVD Line: 7395

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_1
//    <name> SHM_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400E8014) SHM_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.17..17> SHM_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_2  ---------------------------------
// SVD Line: 7401

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_2
//    <name> SHM_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400E8014) SHM_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.18..18> SHM_2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_3  ---------------------------------
// SVD Line: 7407

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_3
//    <name> SHM_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400E8014) SHM_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.19..19> SHM_3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_4  ---------------------------------
// SVD Line: 7413

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_4
//    <name> SHM_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400E8014) SHM_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.20..20> SHM_4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_5  ---------------------------------
// SVD Line: 7419

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_5
//    <name> SHM_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400E8014) SHM_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.21..21> SHM_5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_6  ---------------------------------
// SVD Line: 7425

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_6
//    <name> SHM_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400E8014) SHM_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.22..22> SHM_6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_7  ---------------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_7
//    <name> SHM_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400E8014) SHM_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.23..23> SHM_7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_8  ---------------------------------
// SVD Line: 7437

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_8
//    <name> SHM_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400E8014) SHM_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.24..24> SHM_8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_9  ---------------------------------
// SVD Line: 7443

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_9
//    <name> SHM_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400E8014) SHM_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.25..25> SHM_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_10  --------------------------------
// SVD Line: 7449

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_10
//    <name> SHM_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400E8014) SHM_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.26..26> SHM_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_11  --------------------------------
// SVD Line: 7455

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_11
//    <name> SHM_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400E8014) SHM_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.27..27> SHM_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_12  --------------------------------
// SVD Line: 7461

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_12
//    <name> SHM_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400E8014) SHM_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.28..28> SHM_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_13  --------------------------------
// SVD Line: 7467

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_13
//    <name> SHM_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400E8014) SHM_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.29..29> SHM_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_14  --------------------------------
// SVD Line: 7473

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_14
//    <name> SHM_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400E8014) SHM_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.30..30> SHM_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_15  --------------------------------
// SVD Line: 7479

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_15
//    <name> SHM_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400E8014) SHM_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.31..31> SHM_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTF_PD  ----------------------------------
// SVD Line: 7284

//  <rtree> SFDITEM_REG__MDR_PORTF_PD
//    <name> PD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E8014) PORT Driver Mode Register </i>
//    <loc> ( (unsigned int)((MDR_PORTF_PD >> 0) & 0xFFFFFFFF), ((MDR_PORTF_PD = (MDR_PORTF_PD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTF_PWR  ------------------------------
// SVD Line: 7487

unsigned int MDR_PORTF_PWR __AT (0x400E8018);



// -----------------------------  Field Item: MDR_PORTF_PWR_PWR_0  --------------------------------
// SVD Line: 7496

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_0
//    <name> PWR_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400E8018) PWR_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 0) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PWR_PWR_1  --------------------------------
// SVD Line: 7502

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_1
//    <name> PWR_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400E8018) PWR_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 2) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PWR_PWR_2  --------------------------------
// SVD Line: 7508

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_2
//    <name> PWR_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400E8018) PWR_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 4) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PWR_PWR_3  --------------------------------
// SVD Line: 7514

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_3
//    <name> PWR_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400E8018) PWR_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 6) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PWR_PWR_4  --------------------------------
// SVD Line: 7520

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_4
//    <name> PWR_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400E8018) PWR_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 8) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PWR_PWR_5  --------------------------------
// SVD Line: 7526

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_5
//    <name> PWR_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400E8018) PWR_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 10) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PWR_PWR_6  --------------------------------
// SVD Line: 7532

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_6
//    <name> PWR_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400E8018) PWR_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 12) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PWR_PWR_7  --------------------------------
// SVD Line: 7538

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_7
//    <name> PWR_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400E8018) PWR_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 14) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PWR_PWR_8  --------------------------------
// SVD Line: 7544

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_8
//    <name> PWR_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400E8018) PWR_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 16) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PWR_PWR_9  --------------------------------
// SVD Line: 7550

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_9
//    <name> PWR_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400E8018) PWR_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 18) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_PWR_PWR_10  --------------------------------
// SVD Line: 7556

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_10
//    <name> PWR_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400E8018) PWR_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 20) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_PWR_PWR_11  --------------------------------
// SVD Line: 7562

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_11
//    <name> PWR_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400E8018) PWR_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 22) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_PWR_PWR_12  --------------------------------
// SVD Line: 7568

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_12
//    <name> PWR_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400E8018) PWR_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 24) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_PWR_PWR_13  --------------------------------
// SVD Line: 7574

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_13
//    <name> PWR_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400E8018) PWR_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 26) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_PWR_PWR_14  --------------------------------
// SVD Line: 7580

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_14
//    <name> PWR_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400E8018) PWR_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 28) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_PWR_PWR_15  --------------------------------
// SVD Line: 7586

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_15
//    <name> PWR_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400E8018) PWR_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 30) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTF_PWR  ---------------------------------
// SVD Line: 7487

//  <rtree> SFDITEM_REG__MDR_PORTF_PWR
//    <name> PWR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E8018) PORT Power Register </i>
//    <loc> ( (unsigned int)((MDR_PORTF_PWR >> 0) & 0xFFFFFFFF), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTF_GFEN  -----------------------------
// SVD Line: 7594

unsigned int MDR_PORTF_GFEN __AT (0x400E801C);



// ----------------------------  Field Item: MDR_PORTF_GFEN_GFEN_0  -------------------------------
// SVD Line: 7603

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_0
//    <name> GFEN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400E801C) GFEN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.0..0> GFEN_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_GFEN_GFEN_1  -------------------------------
// SVD Line: 7609

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_1
//    <name> GFEN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400E801C) GFEN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.1..1> GFEN_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_GFEN_GFEN_2  -------------------------------
// SVD Line: 7615

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_2
//    <name> GFEN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400E801C) GFEN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.2..2> GFEN_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_GFEN_GFEN_3  -------------------------------
// SVD Line: 7621

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_3
//    <name> GFEN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400E801C) GFEN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.3..3> GFEN_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_GFEN_GFEN_4  -------------------------------
// SVD Line: 7627

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_4
//    <name> GFEN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400E801C) GFEN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.4..4> GFEN_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_GFEN_GFEN_5  -------------------------------
// SVD Line: 7633

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_5
//    <name> GFEN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400E801C) GFEN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.5..5> GFEN_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_GFEN_GFEN_6  -------------------------------
// SVD Line: 7639

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_6
//    <name> GFEN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400E801C) GFEN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.6..6> GFEN_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_GFEN_GFEN_7  -------------------------------
// SVD Line: 7645

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_7
//    <name> GFEN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400E801C) GFEN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.7..7> GFEN_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_GFEN_GFEN_8  -------------------------------
// SVD Line: 7651

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_8
//    <name> GFEN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400E801C) GFEN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.8..8> GFEN_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_GFEN_GFEN_9  -------------------------------
// SVD Line: 7657

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_9
//    <name> GFEN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400E801C) GFEN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.9..9> GFEN_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_GFEN_GFEN_10  -------------------------------
// SVD Line: 7663

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_10
//    <name> GFEN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400E801C) GFEN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.10..10> GFEN_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_GFEN_GFEN_11  -------------------------------
// SVD Line: 7669

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_11
//    <name> GFEN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400E801C) GFEN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.11..11> GFEN_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_GFEN_GFEN_12  -------------------------------
// SVD Line: 7675

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_12
//    <name> GFEN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400E801C) GFEN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.12..12> GFEN_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_GFEN_GFEN_13  -------------------------------
// SVD Line: 7681

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_13
//    <name> GFEN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400E801C) GFEN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.13..13> GFEN_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_GFEN_GFEN_14  -------------------------------
// SVD Line: 7687

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_14
//    <name> GFEN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400E801C) GFEN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.14..14> GFEN_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_GFEN_GFEN_15  -------------------------------
// SVD Line: 7693

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_15
//    <name> GFEN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400E801C) GFEN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.15..15> GFEN_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTF_GFEN  ---------------------------------
// SVD Line: 7594

//  <rtree> SFDITEM_REG__MDR_PORTF_GFEN
//    <name> GFEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E801C) PORT Filter Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_PORTF_GFEN >> 0) & 0xFFFFFFFF), ((MDR_PORTF_GFEN = (MDR_PORTF_GFEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_15 </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_PORTF  -----------------------------------
// SVD Line: 7731

//  <view> MDR_PORTF
//    <name> MDR_PORTF </name>
//    <item> SFDITEM_REG__MDR_PORTF_RXTX </item>
//    <item> SFDITEM_REG__MDR_PORTF_OE </item>
//    <item> SFDITEM_REG__MDR_PORTF_FUNC </item>
//    <item> SFDITEM_REG__MDR_PORTF_ANALOG </item>
//    <item> SFDITEM_REG__MDR_PORTF_PULL </item>
//    <item> SFDITEM_REG__MDR_PORTF_PD </item>
//    <item> SFDITEM_REG__MDR_PORTF_PWR </item>
//    <item> SFDITEM_REG__MDR_PORTF_GFEN </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_00  -----------------------------
// SVD Line: 7757

unsigned int MDR_BKP_REG_00 __AT (0x400D8000);



// ---------------------------  Field Item: MDR_BKP_REG_00_BKP_REG  -------------------------------
// SVD Line: 7766

//  <item> SFDITEM_FIELD__MDR_BKP_REG_00_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8000) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_00 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_00 = (MDR_BKP_REG_00 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_00  ---------------------------------
// SVD Line: 7757

//  <rtree> SFDITEM_REG__MDR_BKP_REG_00
//    <name> REG_00 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8000) Backup Register 0 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_00 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_00 = (MDR_BKP_REG_00 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_00_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_01  -----------------------------
// SVD Line: 7774

unsigned int MDR_BKP_REG_01 __AT (0x400D8004);



// ---------------------------  Field Item: MDR_BKP_REG_01_BKP_REG  -------------------------------
// SVD Line: 7783

//  <item> SFDITEM_FIELD__MDR_BKP_REG_01_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8004) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_01 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_01 = (MDR_BKP_REG_01 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_01  ---------------------------------
// SVD Line: 7774

//  <rtree> SFDITEM_REG__MDR_BKP_REG_01
//    <name> REG_01 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8004) Backup Register 1 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_01 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_01 = (MDR_BKP_REG_01 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_01_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_02  -----------------------------
// SVD Line: 7791

unsigned int MDR_BKP_REG_02 __AT (0x400D8008);



// ---------------------------  Field Item: MDR_BKP_REG_02_BKP_REG  -------------------------------
// SVD Line: 7800

//  <item> SFDITEM_FIELD__MDR_BKP_REG_02_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8008) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_02 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_02 = (MDR_BKP_REG_02 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_02  ---------------------------------
// SVD Line: 7791

//  <rtree> SFDITEM_REG__MDR_BKP_REG_02
//    <name> REG_02 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8008) Backup Register 2 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_02 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_02 = (MDR_BKP_REG_02 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_02_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_03  -----------------------------
// SVD Line: 7808

unsigned int MDR_BKP_REG_03 __AT (0x400D800C);



// ---------------------------  Field Item: MDR_BKP_REG_03_BKP_REG  -------------------------------
// SVD Line: 7817

//  <item> SFDITEM_FIELD__MDR_BKP_REG_03_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D800C) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_03 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_03 = (MDR_BKP_REG_03 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_03  ---------------------------------
// SVD Line: 7808

//  <rtree> SFDITEM_REG__MDR_BKP_REG_03
//    <name> REG_03 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D800C) Backup Register 3 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_03 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_03 = (MDR_BKP_REG_03 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_03_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_04  -----------------------------
// SVD Line: 7825

unsigned int MDR_BKP_REG_04 __AT (0x400D8010);



// ---------------------------  Field Item: MDR_BKP_REG_04_BKP_REG  -------------------------------
// SVD Line: 7834

//  <item> SFDITEM_FIELD__MDR_BKP_REG_04_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8010) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_04 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_04 = (MDR_BKP_REG_04 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_04  ---------------------------------
// SVD Line: 7825

//  <rtree> SFDITEM_REG__MDR_BKP_REG_04
//    <name> REG_04 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8010) Backup Register 4 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_04 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_04 = (MDR_BKP_REG_04 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_04_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_05  -----------------------------
// SVD Line: 7842

unsigned int MDR_BKP_REG_05 __AT (0x400D8014);



// ---------------------------  Field Item: MDR_BKP_REG_05_BKP_REG  -------------------------------
// SVD Line: 7851

//  <item> SFDITEM_FIELD__MDR_BKP_REG_05_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8014) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_05 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_05 = (MDR_BKP_REG_05 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_05  ---------------------------------
// SVD Line: 7842

//  <rtree> SFDITEM_REG__MDR_BKP_REG_05
//    <name> REG_05 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8014) Backup Register 5 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_05 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_05 = (MDR_BKP_REG_05 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_05_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_06  -----------------------------
// SVD Line: 7859

unsigned int MDR_BKP_REG_06 __AT (0x400D8018);



// ---------------------------  Field Item: MDR_BKP_REG_06_BKP_REG  -------------------------------
// SVD Line: 7868

//  <item> SFDITEM_FIELD__MDR_BKP_REG_06_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8018) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_06 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_06 = (MDR_BKP_REG_06 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_06  ---------------------------------
// SVD Line: 7859

//  <rtree> SFDITEM_REG__MDR_BKP_REG_06
//    <name> REG_06 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8018) Backup Register 6 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_06 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_06 = (MDR_BKP_REG_06 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_06_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_07  -----------------------------
// SVD Line: 7876

unsigned int MDR_BKP_REG_07 __AT (0x400D801C);



// ---------------------------  Field Item: MDR_BKP_REG_07_BKP_REG  -------------------------------
// SVD Line: 7885

//  <item> SFDITEM_FIELD__MDR_BKP_REG_07_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D801C) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_07 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_07 = (MDR_BKP_REG_07 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_07  ---------------------------------
// SVD Line: 7876

//  <rtree> SFDITEM_REG__MDR_BKP_REG_07
//    <name> REG_07 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D801C) Backup Register 7 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_07 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_07 = (MDR_BKP_REG_07 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_07_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_08  -----------------------------
// SVD Line: 7893

unsigned int MDR_BKP_REG_08 __AT (0x400D8020);



// ---------------------------  Field Item: MDR_BKP_REG_08_BKP_REG  -------------------------------
// SVD Line: 7902

//  <item> SFDITEM_FIELD__MDR_BKP_REG_08_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8020) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_08 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_08 = (MDR_BKP_REG_08 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_08  ---------------------------------
// SVD Line: 7893

//  <rtree> SFDITEM_REG__MDR_BKP_REG_08
//    <name> REG_08 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8020) Backup Register 8 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_08 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_08 = (MDR_BKP_REG_08 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_08_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_09  -----------------------------
// SVD Line: 7910

unsigned int MDR_BKP_REG_09 __AT (0x400D8024);



// ---------------------------  Field Item: MDR_BKP_REG_09_BKP_REG  -------------------------------
// SVD Line: 7919

//  <item> SFDITEM_FIELD__MDR_BKP_REG_09_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8024) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_09 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_09 = (MDR_BKP_REG_09 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_09  ---------------------------------
// SVD Line: 7910

//  <rtree> SFDITEM_REG__MDR_BKP_REG_09
//    <name> REG_09 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8024) Backup Register 9 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_09 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_09 = (MDR_BKP_REG_09 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_09_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_0A  -----------------------------
// SVD Line: 7927

unsigned int MDR_BKP_REG_0A __AT (0x400D8028);



// ---------------------------  Field Item: MDR_BKP_REG_0A_BKP_REG  -------------------------------
// SVD Line: 7936

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0A_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8028) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_0A >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_0A = (MDR_BKP_REG_0A & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_0A  ---------------------------------
// SVD Line: 7927

//  <rtree> SFDITEM_REG__MDR_BKP_REG_0A
//    <name> REG_0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8028) Backup Register 10 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_0A >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_0A = (MDR_BKP_REG_0A & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0A_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_0B  -----------------------------
// SVD Line: 7944

unsigned int MDR_BKP_REG_0B __AT (0x400D802C);



// ---------------------------  Field Item: MDR_BKP_REG_0B_BKP_REG  -------------------------------
// SVD Line: 7953

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0B_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D802C) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_0B >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_0B = (MDR_BKP_REG_0B & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_0B  ---------------------------------
// SVD Line: 7944

//  <rtree> SFDITEM_REG__MDR_BKP_REG_0B
//    <name> REG_0B </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D802C) Backup Register 11 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_0B >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_0B = (MDR_BKP_REG_0B & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0B_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_0C  -----------------------------
// SVD Line: 7961

unsigned int MDR_BKP_REG_0C __AT (0x400D8030);



// ---------------------------  Field Item: MDR_BKP_REG_0C_BKP_REG  -------------------------------
// SVD Line: 7970

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0C_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8030) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_0C >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_0C = (MDR_BKP_REG_0C & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_0C  ---------------------------------
// SVD Line: 7961

//  <rtree> SFDITEM_REG__MDR_BKP_REG_0C
//    <name> REG_0C </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8030) Backup Register 12 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_0C >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_0C = (MDR_BKP_REG_0C & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0C_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_0D  -----------------------------
// SVD Line: 7978

unsigned int MDR_BKP_REG_0D __AT (0x400D8034);



// ---------------------------  Field Item: MDR_BKP_REG_0D_BKP_REG  -------------------------------
// SVD Line: 7987

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0D_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8034) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_0D >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_0D = (MDR_BKP_REG_0D & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_0D  ---------------------------------
// SVD Line: 7978

//  <rtree> SFDITEM_REG__MDR_BKP_REG_0D
//    <name> REG_0D </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8034) Backup Register 13 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_0D >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_0D = (MDR_BKP_REG_0D & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0D_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_0E  -----------------------------
// SVD Line: 7995

unsigned int MDR_BKP_REG_0E __AT (0x400D8038);



// -----------------------------  Field Item: MDR_BKP_REG_0E_LOW  ---------------------------------
// SVD Line: 8004

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0E_LOW
//    <name> LOW </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x400D8038) LOW </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_BKP_REG_0E >> 0) & 0x7), ((MDR_BKP_REG_0E = (MDR_BKP_REG_0E & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_REG_0E_SelectRI  ------------------------------
// SVD Line: 8010

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0E_SelectRI
//    <name> SelectRI </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x400D8038) SelectRI </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_BKP_REG_0E >> 3) & 0x7), ((MDR_BKP_REG_0E = (MDR_BKP_REG_0E & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_BKP_REG_0E_JTAGA  --------------------------------
// SVD Line: 8016

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0E_JTAGA
//    <name> JTAGA </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400D8038) JTAGA </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0E ) </loc>
//      <o.6..6> JTAGA
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_BKP_REG_0E_JTAGB  --------------------------------
// SVD Line: 8022

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0E_JTAGB
//    <name> JTAGB </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400D8038) JTAGB </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0E ) </loc>
//      <o.7..7> JTAGB
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_BKP_REG_0E_Trim  --------------------------------
// SVD Line: 8028

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0E_Trim
//    <name> Trim </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x400D8038) Trim </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_BKP_REG_0E >> 8) & 0x7), ((MDR_BKP_REG_0E = (MDR_BKP_REG_0E & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_BKP_REG_0E_FPOR  --------------------------------
// SVD Line: 8034

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0E_FPOR
//    <name> FPOR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400D8038) FPOR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0E ) </loc>
//      <o.11..11> FPOR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_REG_0E_BKP_REG  -------------------------------
// SVD Line: 8040

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0E_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..12] RW (@ 0x400D8038) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_0E >> 12) & 0xFFFFF), ((MDR_BKP_REG_0E = (MDR_BKP_REG_0E & ~(0xFFFFFUL << 12 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_0E  ---------------------------------
// SVD Line: 7995

//  <rtree> SFDITEM_REG__MDR_BKP_REG_0E
//    <name> REG_0E </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8038) Backup Register 14 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_0E >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_0E = (MDR_BKP_REG_0E & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0E_LOW </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0E_SelectRI </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0E_JTAGA </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0E_JTAGB </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0E_Trim </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0E_FPOR </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0E_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_0F  -----------------------------
// SVD Line: 8048

unsigned int MDR_BKP_REG_0F __AT (0x400D803C);



// ----------------------------  Field Item: MDR_BKP_REG_0F_LSE_ON  -------------------------------
// SVD Line: 8057

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSE_ON
//    <name> LSE_ON </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400D803C) LSE_ON </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.0..0> LSE_ON
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_REG_0F_LSE_BYP  -------------------------------
// SVD Line: 8063

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSE_BYP
//    <name> LSE_BYP </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400D803C) LSE_BYP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.1..1> LSE_BYP
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_REG_0F_RTC_SEL  -------------------------------
// SVD Line: 8069

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_RTC_SEL
//    <name> RTC_SEL </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400D803C) RTC_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_BKP_REG_0F >> 2) & 0x3), ((MDR_BKP_REG_0F = (MDR_BKP_REG_0F & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_BKP_REG_0F_RTC_EN  -------------------------------
// SVD Line: 8075

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_RTC_EN
//    <name> RTC_EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400D803C) RTC_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.4..4> RTC_EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_BKP_REG_0F_CAL  ---------------------------------
// SVD Line: 8081

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_CAL
//    <name> CAL </name>
//    <rw> 
//    <i> [Bits 12..5] RW (@ 0x400D803C) CAL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_BKP_REG_0F >> 5) & 0xFF), ((MDR_BKP_REG_0F = (MDR_BKP_REG_0F & ~(0xFFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_REG_0F_LSE_RDY  -------------------------------
// SVD Line: 8087

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSE_RDY
//    <name> LSE_RDY </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400D803C) LSE_RDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.13..13> LSE_RDY
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_REG_0F_BKP_REG  -------------------------------
// SVD Line: 8093

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400D803C) BKP_REG </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.14..14> BKP_REG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_BKP_REG_0F_LSI_ON  -------------------------------
// SVD Line: 8099

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSI_ON
//    <name> LSI_ON </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400D803C) LSI_ON </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.15..15> LSI_ON
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_REG_0F_LSI_TRIM  ------------------------------
// SVD Line: 8105

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSI_TRIM
//    <name> LSI_TRIM </name>
//    <rw> 
//    <i> [Bits 20..16] RW (@ 0x400D803C) LSI_TRIM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_BKP_REG_0F >> 16) & 0x1F), ((MDR_BKP_REG_0F = (MDR_BKP_REG_0F & ~(0x1FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_REG_0F_LSI_RDY  -------------------------------
// SVD Line: 8111

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSI_RDY
//    <name> LSI_RDY </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400D803C) LSI_RDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.21..21> LSI_RDY
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_BKP_REG_0F_HSI_ON  -------------------------------
// SVD Line: 8117

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_HSI_ON
//    <name> HSI_ON </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400D803C) HSI_ON </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.22..22> HSI_ON
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_REG_0F_HSI_RDY  -------------------------------
// SVD Line: 8123

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_HSI_RDY
//    <name> HSI_RDY </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400D803C) HSI_RDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.23..23> HSI_RDY
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_REG_0F_HSI_TRIM  ------------------------------
// SVD Line: 8129

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_HSI_TRIM
//    <name> HSI_TRIM </name>
//    <rw> 
//    <i> [Bits 29..24] RW (@ 0x400D803C) HSI_TRIM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_BKP_REG_0F >> 24) & 0x3F), ((MDR_BKP_REG_0F = (MDR_BKP_REG_0F & ~(0x3FUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_REG_0F_STANDBY  -------------------------------
// SVD Line: 8135

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_STANDBY
//    <name> STANDBY </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400D803C) STANDBY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.30..30> STANDBY
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_BKP_REG_0F_RTC_RESET  ------------------------------
// SVD Line: 8141

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_RTC_RESET
//    <name> RTC_RESET </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400D803C) RTC_RESET </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.31..31> RTC_RESET
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_0F  ---------------------------------
// SVD Line: 8048

//  <rtree> SFDITEM_REG__MDR_BKP_REG_0F
//    <name> REG_0F </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D803C) Backup Register 15 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_0F >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_0F = (MDR_BKP_REG_0F & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSE_ON </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSE_BYP </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_RTC_SEL </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_RTC_EN </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_CAL </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSE_RDY </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_BKP_REG </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSI_ON </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSI_TRIM </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSI_RDY </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_HSI_ON </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_HSI_RDY </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_HSI_TRIM </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_STANDBY </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_RTC_RESET </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_BKP_RTC_CNT  -----------------------------
// SVD Line: 8149

unsigned int MDR_BKP_RTC_CNT __AT (0x400D8040);



// ---------------------------  Field Item: MDR_BKP_RTC_CNT_RTC_CNT  ------------------------------
// SVD Line: 8158

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_CNT_RTC_CNT
//    <name> RTC_CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8040) RTC_CNT </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_RTC_CNT >> 0) & 0xFFFFFFFF), ((MDR_BKP_RTC_CNT = (MDR_BKP_RTC_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_RTC_CNT  --------------------------------
// SVD Line: 8149

//  <rtree> SFDITEM_REG__MDR_BKP_RTC_CNT
//    <name> RTC_CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8040) Realtime Clock Counter Register </i>
//    <loc> ( (unsigned int)((MDR_BKP_RTC_CNT >> 0) & 0xFFFFFFFF), ((MDR_BKP_RTC_CNT = (MDR_BKP_RTC_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_CNT_RTC_CNT </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_BKP_RTC_DIV  -----------------------------
// SVD Line: 8166

unsigned int MDR_BKP_RTC_DIV __AT (0x400D8044);



// ---------------------------  Field Item: MDR_BKP_RTC_DIV_RTC_DIV  ------------------------------
// SVD Line: 8175

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_DIV_RTC_DIV
//    <name> RTC_DIV </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x400D8044) RTC_DIV </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_RTC_DIV >> 0) & 0xFFFFF), ((MDR_BKP_RTC_DIV = (MDR_BKP_RTC_DIV & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_RTC_DIV  --------------------------------
// SVD Line: 8166

//  <rtree> SFDITEM_REG__MDR_BKP_RTC_DIV
//    <name> RTC_DIV </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8044) Realtime Prescaler Counter Register </i>
//    <loc> ( (unsigned int)((MDR_BKP_RTC_DIV >> 0) & 0xFFFFFFFF), ((MDR_BKP_RTC_DIV = (MDR_BKP_RTC_DIV & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_DIV_RTC_DIV </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_BKP_RTC_PRL  -----------------------------
// SVD Line: 8183

unsigned int MDR_BKP_RTC_PRL __AT (0x400D8048);



// ---------------------------  Field Item: MDR_BKP_RTC_PRL_RTC_PRL  ------------------------------
// SVD Line: 8192

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_PRL_RTC_PRL
//    <name> RTC_PRL </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x400D8048) RTC_PRL </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_RTC_PRL >> 0) & 0xFFFFF), ((MDR_BKP_RTC_PRL = (MDR_BKP_RTC_PRL & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_RTC_PRL  --------------------------------
// SVD Line: 8183

//  <rtree> SFDITEM_REG__MDR_BKP_RTC_PRL
//    <name> RTC_PRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8048) Realtime Prescaler Auto-Reload Value Register </i>
//    <loc> ( (unsigned int)((MDR_BKP_RTC_PRL >> 0) & 0xFFFFFFFF), ((MDR_BKP_RTC_PRL = (MDR_BKP_RTC_PRL & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_PRL_RTC_PRL </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_BKP_RTC_ALRM  ----------------------------
// SVD Line: 8200

unsigned int MDR_BKP_RTC_ALRM __AT (0x400D804C);



// --------------------------  Field Item: MDR_BKP_RTC_ALRM_RTC_ALRM  -----------------------------
// SVD Line: 8209

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_ALRM_RTC_ALRM
//    <name> RTC_ALRM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D804C) RTC_ALRM </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_RTC_ALRM >> 0) & 0xFFFFFFFF), ((MDR_BKP_RTC_ALRM = (MDR_BKP_RTC_ALRM & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_BKP_RTC_ALRM  --------------------------------
// SVD Line: 8200

//  <rtree> SFDITEM_REG__MDR_BKP_RTC_ALRM
//    <name> RTC_ALRM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D804C) Realtime Alarm Register </i>
//    <loc> ( (unsigned int)((MDR_BKP_RTC_ALRM >> 0) & 0xFFFFFFFF), ((MDR_BKP_RTC_ALRM = (MDR_BKP_RTC_ALRM & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_ALRM_RTC_ALRM </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_RTC_CS  -----------------------------
// SVD Line: 8217

unsigned int MDR_BKP_RTC_CS __AT (0x400D8050);



// -----------------------------  Field Item: MDR_BKP_RTC_CS_OWF  ---------------------------------
// SVD Line: 8226

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_OWF
//    <name> OWF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400D8050) OWF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_RTC_CS ) </loc>
//      <o.0..0> OWF
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_BKP_RTC_CS_SECF  --------------------------------
// SVD Line: 8232

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_SECF
//    <name> SECF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400D8050) SECF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_RTC_CS ) </loc>
//      <o.1..1> SECF
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_BKP_RTC_CS_ALRF  --------------------------------
// SVD Line: 8238

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_ALRF
//    <name> ALRF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400D8050) ALRF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_RTC_CS ) </loc>
//      <o.2..2> ALRF
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_BKP_RTC_CS_OWF_IE  -------------------------------
// SVD Line: 8244

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_OWF_IE
//    <name> OWF_IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400D8050) OWF_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_RTC_CS ) </loc>
//      <o.3..3> OWF_IE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_RTC_CS_SECF_IE  -------------------------------
// SVD Line: 8250

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_SECF_IE
//    <name> SECF_IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400D8050) SECF_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_RTC_CS ) </loc>
//      <o.4..4> SECF_IE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_RTC_CS_ALRF_IE  -------------------------------
// SVD Line: 8256

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_ALRF_IE
//    <name> ALRF_IE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400D8050) ALRF_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_RTC_CS ) </loc>
//      <o.5..5> ALRF_IE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_BKP_RTC_CS_WEC  ---------------------------------
// SVD Line: 8262

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_WEC
//    <name> WEC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400D8050) WEC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_RTC_CS ) </loc>
//      <o.6..6> WEC
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_RTC_CS  ---------------------------------
// SVD Line: 8217

//  <rtree> SFDITEM_REG__MDR_BKP_RTC_CS
//    <name> RTC_CS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8050) Backup Realtime clock Register </i>
//    <loc> ( (unsigned int)((MDR_BKP_RTC_CS >> 0) & 0xFFFFFFFF), ((MDR_BKP_RTC_CS = (MDR_BKP_RTC_CS & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_OWF </item>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_SECF </item>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_ALRF </item>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_OWF_IE </item>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_SECF_IE </item>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_ALRF_IE </item>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_WEC </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_BKP  ------------------------------------
// SVD Line: 7738

//  <view> MDR_BKP
//    <name> MDR_BKP </name>
//    <item> SFDITEM_REG__MDR_BKP_REG_00 </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_01 </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_02 </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_03 </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_04 </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_05 </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_06 </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_07 </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_08 </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_09 </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_0A </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_0B </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_0C </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_0D </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_0E </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_0F </item>
//    <item> SFDITEM_REG__MDR_BKP_RTC_CNT </item>
//    <item> SFDITEM_REG__MDR_BKP_RTC_DIV </item>
//    <item> SFDITEM_REG__MDR_BKP_RTC_PRL </item>
//    <item> SFDITEM_REG__MDR_BKP_RTC_ALRM </item>
//    <item> SFDITEM_REG__MDR_BKP_RTC_CS </item>
//  </view>
//  


// -----------------------  Register Item Address: MDR_EBC_NAND_CYCLES  ---------------------------
// SVD Line: 8287

unsigned int MDR_EBC_NAND_CYCLES __AT (0x400F0050);



// ---------------------------  Field Item: MDR_EBC_NAND_CYCLES_TRC  ------------------------------
// SVD Line: 8296

//  <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TRC
//    <name> TRC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400F0050) TRC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_NAND_CYCLES >> 0) & 0xF), ((MDR_EBC_NAND_CYCLES = (MDR_EBC_NAND_CYCLES & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_EBC_NAND_CYCLES_TWC  ------------------------------
// SVD Line: 8302

//  <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TWC
//    <name> TWC </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x400F0050) TWC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_NAND_CYCLES >> 4) & 0xF), ((MDR_EBC_NAND_CYCLES = (MDR_EBC_NAND_CYCLES & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_EBC_NAND_CYCLES_TREA  ------------------------------
// SVD Line: 8308

//  <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TREA
//    <name> TREA </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x400F0050) TREA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_NAND_CYCLES >> 8) & 0xF), ((MDR_EBC_NAND_CYCLES = (MDR_EBC_NAND_CYCLES & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_EBC_NAND_CYCLES_TWP  ------------------------------
// SVD Line: 8314

//  <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TWP
//    <name> TWP </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x400F0050) TWP </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_NAND_CYCLES >> 12) & 0xF), ((MDR_EBC_NAND_CYCLES = (MDR_EBC_NAND_CYCLES & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_EBC_NAND_CYCLES_TWHR  ------------------------------
// SVD Line: 8320

//  <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TWHR
//    <name> TWHR </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x400F0050) TWHR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_NAND_CYCLES >> 16) & 0xF), ((MDR_EBC_NAND_CYCLES = (MDR_EBC_NAND_CYCLES & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_EBC_NAND_CYCLES_TALEA  -----------------------------
// SVD Line: 8326

//  <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TALEA
//    <name> TALEA </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x400F0050) TALEA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_NAND_CYCLES >> 20) & 0xF), ((MDR_EBC_NAND_CYCLES = (MDR_EBC_NAND_CYCLES & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_EBC_NAND_CYCLES_TRR  ------------------------------
// SVD Line: 8332

//  <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TRR
//    <name> TRR </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x400F0050) TRR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_NAND_CYCLES >> 24) & 0xF), ((MDR_EBC_NAND_CYCLES = (MDR_EBC_NAND_CYCLES & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_EBC_NAND_CYCLES  ------------------------------
// SVD Line: 8287

//  <rtree> SFDITEM_REG__MDR_EBC_NAND_CYCLES
//    <name> NAND_CYCLES </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400F0050) EBC NAND Timing Register </i>
//    <loc> ( (unsigned int)((MDR_EBC_NAND_CYCLES >> 0) & 0xFFFFFFFF), ((MDR_EBC_NAND_CYCLES = (MDR_EBC_NAND_CYCLES & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TRC </item>
//    <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TWC </item>
//    <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TREA </item>
//    <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TWP </item>
//    <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TWHR </item>
//    <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TALEA </item>
//    <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TRR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_EBC_CONTROL  -----------------------------
// SVD Line: 8340

unsigned int MDR_EBC_CONTROL __AT (0x400F0054);



// -----------------------------  Field Item: MDR_EBC_CONTROL_ROM  --------------------------------
// SVD Line: 8349

//  <item> SFDITEM_FIELD__MDR_EBC_CONTROL_ROM
//    <name> ROM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400F0054) ROM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EBC_CONTROL ) </loc>
//      <o.0..0> ROM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_EBC_CONTROL_RAM  --------------------------------
// SVD Line: 8355

//  <item> SFDITEM_FIELD__MDR_EBC_CONTROL_RAM
//    <name> RAM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400F0054) RAM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EBC_CONTROL ) </loc>
//      <o.1..1> RAM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_EBC_CONTROL_NAND  --------------------------------
// SVD Line: 8361

//  <item> SFDITEM_FIELD__MDR_EBC_CONTROL_NAND
//    <name> NAND </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400F0054) NAND </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EBC_CONTROL ) </loc>
//      <o.2..2> NAND
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_EBC_CONTROL_CPOL  --------------------------------
// SVD Line: 8367

//  <item> SFDITEM_FIELD__MDR_EBC_CONTROL_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400F0054) CPOL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EBC_CONTROL ) </loc>
//      <o.3..3> CPOL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_EBC_CONTROL_BUSY  --------------------------------
// SVD Line: 8373

//  <item> SFDITEM_FIELD__MDR_EBC_CONTROL_BUSY
//    <name> BUSY </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400F0054) BUSY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EBC_CONTROL ) </loc>
//      <o.7..7> BUSY
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_EBC_CONTROL_WAIT_STATE  -----------------------------
// SVD Line: 8379

//  <item> SFDITEM_FIELD__MDR_EBC_CONTROL_WAIT_STATE
//    <name> WAIT_STATE </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x400F0054) WAIT_STATE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_CONTROL >> 12) & 0xF), ((MDR_EBC_CONTROL = (MDR_EBC_CONTROL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_EBC_CONTROL  --------------------------------
// SVD Line: 8340

//  <rtree> SFDITEM_REG__MDR_EBC_CONTROL
//    <name> CONTROL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400F0054) EBC Control Register </i>
//    <loc> ( (unsigned int)((MDR_EBC_CONTROL >> 0) & 0xFFFFFFFF), ((MDR_EBC_CONTROL = (MDR_EBC_CONTROL & ~(0xF08FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF08F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_EBC_CONTROL_ROM </item>
//    <item> SFDITEM_FIELD__MDR_EBC_CONTROL_RAM </item>
//    <item> SFDITEM_FIELD__MDR_EBC_CONTROL_NAND </item>
//    <item> SFDITEM_FIELD__MDR_EBC_CONTROL_CPOL </item>
//    <item> SFDITEM_FIELD__MDR_EBC_CONTROL_BUSY </item>
//    <item> SFDITEM_FIELD__MDR_EBC_CONTROL_WAIT_STATE </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_EBC  ------------------------------------
// SVD Line: 8272

//  <view> MDR_EBC
//    <name> MDR_EBC </name>
//    <item> SFDITEM_REG__MDR_EBC_NAND_CYCLES </item>
//    <item> SFDITEM_REG__MDR_EBC_CONTROL </item>
//  </view>
//  


// ----------------------------   IRQ Num definition: MDR1986VE91  --------------------------------
// SVD Line: 3



// ------------------------------------------------------------------------------------------------
// -----                              Interrupt Number Definition                             -----
// ------------------------------------------------------------------------------------------------



// ------------------------  ARM Cortex-M3 Specific Interrupt Numbers  ----------------------------

//  <qitem> Reset_IRQ
//    <name> Reset </name>
//    <i> Reset Vector, invoked on Power up and warm reset </i>
//    <loc> 1 </loc>
//  </qitem>
//  
//  <qitem> NonMaskableInt_IRQ
//    <name> NonMaskableInt </name>
//    <i> Non maskable Interrupt, cannot be stopped or preempted </i>
//    <loc> 2 </loc>
//  </qitem>
//  
//  <qitem> HardFault_IRQ
//    <name> HardFault </name>
//    <i> Hard Fault, all classes of Fault </i>
//    <loc> 3 </loc>
//  </qitem>
//  
//  <qitem> MemoryManagement_IRQ
//    <name> MemoryManagement </name>
//    <i> Memory Management, MPU mismatch, including Access Violation and No Match </i>
//    <loc> 4 </loc>
//  </qitem>
//  
//  <qitem> BusFault_IRQ
//    <name> BusFault </name>
//    <i> Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory related Fault </i>
//    <loc> 5 </loc>
//  </qitem>
//  
//  <qitem> UsageFault_IRQ
//    <name> UsageFault </name>
//    <i> Usage Fault, i.e. Undef Instruction, Illegal State Transition </i>
//    <loc> 6 </loc>
//  </qitem>
//  
//  <qitem> SVCall_IRQ
//    <name> SVCall </name>
//    <i> System Service Call via SVC instruction </i>
//    <loc> 11 </loc>
//  </qitem>
//  
//  <qitem> DebugMonitor_IRQ
//    <name> DebugMonitor </name>
//    <i> Debug Monitor </i>
//    <loc> 12 </loc>
//  </qitem>
//  
//  <qitem> PendSV_IRQ
//    <name> PendSV </name>
//    <i> Pendable request for system service </i>
//    <loc> 14 </loc>
//  </qitem>
//  
//  <qitem> SysTick_IRQ
//    <name> SysTick </name>
//    <i> System Tick Timer </i>
//    <loc> 15 </loc>
//  </qitem>
//  


// -------------------------  MDR1986VE91 Specific Interrupt Numbers  -----------------------------

//  <qitem> CAN1_IRQ_IRQ
//    <name> CAN1_IRQ </name>
//    <i> CAN1_IRQ </i>
//    <loc> 16 </loc>
//  </qitem>
//  
//  <qitem> CAN2_IRQ_IRQ
//    <name> CAN2_IRQ </name>
//    <i> CAN2_IRQ </i>
//    <loc> 17 </loc>
//  </qitem>
//  
//  <qitem> USB_IRQ_IRQ
//    <name> USB_IRQ </name>
//    <i> USB_IRQ </i>
//    <loc> 18 </loc>
//  </qitem>
//  
//  <qitem> DMA_IRQ_IRQ
//    <name> DMA_IRQ </name>
//    <i> DMA_IRQ </i>
//    <loc> 21 </loc>
//  </qitem>
//  
//  <qitem> UART1_IRQ_IRQ
//    <name> UART1_IRQ </name>
//    <i> UART1_IRQ </i>
//    <loc> 22 </loc>
//  </qitem>
//  
//  <qitem> UART2_IRQ_IRQ
//    <name> UART2_IRQ </name>
//    <i> UART2_IRQ </i>
//    <loc> 23 </loc>
//  </qitem>
//  
//  <qitem> SSP1_IRQ_IRQ
//    <name> SSP1_IRQ </name>
//    <i> SSP1_IRQ </i>
//    <loc> 24 </loc>
//  </qitem>
//  
//  <qitem> I2C_IRQ_IRQ
//    <name> I2C_IRQ </name>
//    <i> I2C_IRQ </i>
//    <loc> 26 </loc>
//  </qitem>
//  
//  <qitem> POWER_IRQ_IRQ
//    <name> POWER_IRQ </name>
//    <i> POWER_IRQ </i>
//    <loc> 27 </loc>
//  </qitem>
//  
//  <qitem> WWDG_IRQ_IRQ
//    <name> WWDG_IRQ </name>
//    <i> WWDG_IRQ </i>
//    <loc> 28 </loc>
//  </qitem>
//  
//  <qitem> Timer1_IRQ_IRQ
//    <name> Timer1_IRQ </name>
//    <i> Timer1_IRQ </i>
//    <loc> 30 </loc>
//  </qitem>
//  
//  <qitem> Timer2_IRQ_IRQ
//    <name> Timer2_IRQ </name>
//    <i> Timer2_IRQ </i>
//    <loc> 31 </loc>
//  </qitem>
//  
//  <qitem> Timer3_IRQ_IRQ
//    <name> Timer3_IRQ </name>
//    <i> Timer3_IRQ </i>
//    <loc> 32 </loc>
//  </qitem>
//  
//  <qitem> ADC_IRQ_IRQ
//    <name> ADC_IRQ </name>
//    <i> ADC_IRQ </i>
//    <loc> 33 </loc>
//  </qitem>
//  
//  <qitem> COMPARATOR_IRQ_IRQ
//    <name> COMPARATOR_IRQ </name>
//    <i> COMPARATOR_IRQ </i>
//    <loc> 35 </loc>
//  </qitem>
//  
//  <qitem> SSP2_IRQ_IRQ
//    <name> SSP2_IRQ </name>
//    <i> SSP2_IRQ </i>
//    <loc> 36 </loc>
//  </qitem>
//  
//  <qitem> BACKUP_IRQ_IRQ
//    <name> BACKUP_IRQ </name>
//    <i> BACKUP_IRQ </i>
//    <loc> 43 </loc>
//  </qitem>
//  
//  <irqtable> MDR1986VE91_IRQTable
//    <name> MDR1986VE91 Interrupt Table </name>
//    <nvicPrioBits> 3 </nvicPrioBits>
//    <qitem> Reset_IRQ </qitem>
//    <qitem> NonMaskableInt_IRQ </qitem>
//    <qitem> HardFault_IRQ </qitem>
//    <qitem> MemoryManagement_IRQ </qitem>
//    <qitem> BusFault_IRQ </qitem>
//    <qitem> UsageFault_IRQ </qitem>
//    <qitem> SVCall_IRQ </qitem>
//    <qitem> DebugMonitor_IRQ </qitem>
//    <qitem> PendSV_IRQ </qitem>
//    <qitem> SysTick_IRQ </qitem>
//    <qitem> CAN1_IRQ_IRQ </qitem>
//    <qitem> CAN2_IRQ_IRQ </qitem>
//    <qitem> USB_IRQ_IRQ </qitem>
//    <qitem> DMA_IRQ_IRQ </qitem>
//    <qitem> UART1_IRQ_IRQ </qitem>
//    <qitem> UART2_IRQ_IRQ </qitem>
//    <qitem> SSP1_IRQ_IRQ </qitem>
//    <qitem> I2C_IRQ_IRQ </qitem>
//    <qitem> POWER_IRQ_IRQ </qitem>
//    <qitem> WWDG_IRQ_IRQ </qitem>
//    <qitem> Timer1_IRQ_IRQ </qitem>
//    <qitem> Timer2_IRQ_IRQ </qitem>
//    <qitem> Timer3_IRQ_IRQ </qitem>
//    <qitem> ADC_IRQ_IRQ </qitem>
//    <qitem> COMPARATOR_IRQ_IRQ </qitem>
//    <qitem> SSP2_IRQ_IRQ </qitem>
//    <qitem> BACKUP_IRQ_IRQ </qitem>
//  </irqtable>


// -----------------------------------   Menu: MDR1986VE91  ---------------------------------------
// SVD Line: 3



// -----------------------------  Peripheral Menu: 'MDR1986VE91'  ---------------------------------



// ------------------------------------------------------------------------------------------------
// -----                                       Main Menu                                      -----
// ------------------------------------------------------------------------------------------------

//  <b> ADC
//    <m> MDR_ADC </m>
//  </b>
//  
//  <b> BKP
//    <m> MDR_BKP </m>
//  </b>
//  
//  <b> CAN
//    <m> MDR_CAN1 </m>
//    <m> MDR_CAN2 </m>
//  </b>
//  
//  <b> COMP
//    <m> MDR_COMP </m>
//  </b>
//  
//  <b> DAC
//    <m> MDR_DAC </m>
//  </b>
//  
//  <b> DMA
//    <m> MDR_DMA </m>
//  </b>
//  
//  <b> EBC
//    <m> MDR_EBC </m>
//  </b>
//  
//  <b> EEPROM
//    <m> MDR_EEPROM </m>
//  </b>
//  
//  <b> I2C
//    <m> MDR_I2C </m>
//  </b>
//  
//  <b> IWDG
//    <m> MDR_IWDG </m>
//  </b>
//  
//  <b> PORT
//    <m> MDR_PORTA </m>
//    <m> MDR_PORTB </m>
//    <m> MDR_PORTC </m>
//    <m> MDR_PORTD </m>
//    <m> MDR_PORTE </m>
//    <m> MDR_PORTF </m>
//  </b>
//  
//  <b> POWER
//    <m> MDR_POWER </m>
//  </b>
//  
//  <b> RST_CLK
//    <m> MDR_RST_CLK </m>
//  </b>
//  
//  <b> SSP
//    <m> MDR_SSP1 </m>
//    <m> MDR_SSP2 </m>
//  </b>
//  
//  <b> TIMER
//    <m> MDR_TIMER1 </m>
//    <m> MDR_TIMER2 </m>
//    <m> MDR_TIMER3 </m>
//  </b>
//  
//  <b> UART
//    <m> MDR_UART1 </m>
//    <m> MDR_UART2 </m>
//  </b>
//  
//  <b> USB
//    <m> MDR_USB </m>
//  </b>
//  
//  <b> WWDG
//    <m> MDR_WWDG </m>
//  </b>
//  
