# CompSeq
Design more than 30 Compational&amp;Sequential Circuits VHDL &amp; Verilog (most of them design their TestBench for functional correctness testing) using ModelSim Software.
1) Half Adder,Half Subtractor using DataFlow, Structural Methods and TestBench in VHDL&Verilog
2) FULL Adder,Full Subtractor using DataFlow, Structural Methods and TestBench in VHDL&Verilog
3) Multiplexer(2x1,4x1,8x1,16x1) using DataFlow, Behavior Methods and TestBench in VHDL&Verilog
4) Demultiplexer(1x2,1x4,1x8,1x16) using DataFlow, Behavior Methods and TestBench in VHDL&Verilog
5) Encoder(4x2,8x3,16x4) using DataFlow, Behavior Methods and TestBench in VHDL&Verilog
6) Decoder(2x4,3x8) using DataFlow, Behavior Methods and TestBench in VHDL&Verilog
7) 4 bit Parallel adder(Add,sub) using DataFlow, Structural Methods and TestBench in VHDL&Verilog
8) 4 bit Parity Checker using DataFlow Method and TestBench in VHDL
9) 4x4 bit Multiplier using DataFlow Method and TestBench in Verilog
10) BCD using DataFlow, Structural Methods and TestBench in VHDL&Verilog
11) 2 bit,3 bit Comparator using DataFlow, Structural Methods and TestBench in VHDL&Verilog
