{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 3,
    "design__inferred_latch__count": 0,
    "design__instance__count": 3856,
    "design__instance__area": 30636.9,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.00014252815162763,
    "power__switching__total": 8.909135067369789e-05,
    "power__leakage__total": 2.7699083915422307e-08,
    "power__total": 0.00023164719459600747,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 1000000043329398900000000000000000000000,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 1000000043329398900000000000000000000000,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 9,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 1000000043329398900000000000000000000000,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 1000000043329398900000000000000000000000,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 1000000043329398900000000000000000000000,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 1000000043329398900000000000000000000000,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 9,
    "design__max_fanout_violation__count": 0,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": 0,
    "clock__skew__worst_setup": 0,
    "timing__hold__ws": 1000000043329398900000000000000000000000,
    "timing__setup__ws": 1000000043329398900000000000000000000000,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": Infinity,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": Infinity,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 400.0 150.0",
    "design__core__bbox": "5.52 10.88 394.22 138.72",
    "design__io": 150,
    "design__die__area": 60000,
    "design__core__area": 49691.4,
    "design__instance__count__stdcell": 3856,
    "design__instance__area__stdcell": 30636.9,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.616543,
    "design__instance__utilization__stdcell": 0.616543,
    "design__instance__count__class:buffer": 3,
    "design__instance__count__class:inverter": 235,
    "design__instance__count__class:sequential_cell": 447,
    "design__instance__count__class:multi_input_combinational_cell": 2026,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:fill_cell": 3005,
    "design__instance__count__class:tap_cell": 735,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count": 0,
    "floorplan__design__io": 148,
    "design__io__hpwl": 9151445,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 68714.9,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 408,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 2,
    "design__instance__count__class:antenna_cell": 2,
    "route__net": 3226,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 1645,
    "route__wirelength__iter:1": 78070,
    "route__drc_errors__iter:2": 758,
    "route__wirelength__iter:2": 77560,
    "route__drc_errors__iter:3": 753,
    "route__wirelength__iter:3": 77381,
    "route__drc_errors__iter:4": 52,
    "route__wirelength__iter:4": 77292,
    "route__drc_errors__iter:5": 5,
    "route__wirelength__iter:5": 77257,
    "route__drc_errors__iter:6": 0,
    "route__wirelength__iter:6": 77257,
    "route__drc_errors": 0,
    "route__wirelength": 77257,
    "route__vias": 22598,
    "route__vias__singlecut": 22598,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 436.32,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 2,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 2,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 2,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0,
    "timing__hold__ws__corner:min_tt_025C_1v80": 1000000043329398900000000000000000000000,
    "timing__setup__ws__corner:min_tt_025C_1v80": 1000000043329398900000000000000000000000,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 2,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 9,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0,
    "timing__hold__ws__corner:min_ss_100C_1v60": 1000000043329398900000000000000000000000,
    "timing__setup__ws__corner:min_ss_100C_1v60": 1000000043329398900000000000000000000000,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 2,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 1000000043329398900000000000000000000000,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 1000000043329398900000000000000000000000,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 2,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0,
    "timing__hold__ws__corner:max_tt_025C_1v80": 1000000043329398900000000000000000000000,
    "timing__setup__ws__corner:max_tt_025C_1v80": 1000000043329398900000000000000000000000,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 2,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 9,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0,
    "timing__hold__ws__corner:max_ss_100C_1v60": 1000000043329398900000000000000000000000,
    "timing__setup__ws__corner:max_ss_100C_1v60": 1000000043329398900000000000000000000000,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 2,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 1000000043329398900000000000000000000000,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 1000000043329398900000000000000000000000,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 2,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 2,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79993,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79999,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 7.40438e-05,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 6.6888e-05,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 8.01127e-06,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 6.6888e-05,
    "design_powergrid__voltage__worst": 6.6888e-05,
    "design_powergrid__voltage__worst__net:VPWR": 1.79993,
    "design_powergrid__drop__worst": 7.40438e-05,
    "design_powergrid__drop__worst__net:VPWR": 7.40438e-05,
    "design_powergrid__voltage__worst__net:VGND": 6.6888e-05,
    "design_powergrid__drop__worst__net:VGND": 6.6888e-05,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 7.81e-06,
    "ir__drop__worst": 7.4e-05,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}