<?xml version="1.0" encoding="utf-8"?>
<module description="ADC" id="ADC">
	<register acronym="ADCCTRL" description="ADC Control Register" id="ADCCTRL" offset="0x00" width="32">
		<bitfield begin="31" description="External ADC Trigger Delay" end="24" id="EXT_TRIG_DLY" rwaccess="RW" width="8">
		</bitfield>
		<bitfield begin="23" description="ADC External Trigger GPIO Value" end="23" id="EXT_TRIG_GPIO_VAL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="22" description="ADC External Trigger GPIO Direction" end="22" id="EXT_TRIG_GPIO_DIR" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="21" description="ADC External Trigger GPIO Enable" end="21" id="EXT_TRIG_GPIO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="20" description="External ADC Trigger Enable" end="20" id="EXT_TRIG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="External ADC Trigger Select" end="16" id="EXT_TRIG_SEL" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="15" description="Sampling Select" end="13" id="SAMPLING_SEL" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="12" description="ADC Reference Select" end="12" id="ADC_SEL_REF" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="ADC Rounding Enable" end="11" id="ADC_ROUND" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="Dual Sample and Hold Bypass" end="8" id="BYPASS_EN" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="7" description="Maximum Number of Conversions" end="4" id="MAX_CONV" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="3" description="Single Loop Sweep Select" end="3" id="SINGLE_SWEEP" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Software start of conversion" end="2" id="SW_START" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="ADC End of Conversion Interrupt" end="1" id="ADC_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="ADC Enable" end="0" id="ADC_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="ADCSTAT" description="ADC Status Register" id="ADCSTAT" offset="0x04" width="32">
		<bitfield begin="31" description="RESERVED" end="7" id="RESERVED" rwaccess="" width="25">
		</bitfield>
		<bitfield begin="6" description="Current Channel" end="3" id="CURRENT_CH" rwaccess="R" width="4">
		</bitfield>
		<bitfield begin="2" description="ADC External Trigger Pin Value" end="2" id="ADC_EXT_TRIG_VAL" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="1" description="End of Conversion Status, Raw" end="1" id="ADC_INT_RAW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="0" description="Latched Interrupt Status" end="0" id="ADC_INT" rwaccess="R" width="1">
		</bitfield>
	</register>
	<register acronym="ADCTSTCTRL" description="ADC Test Control Register" id="ADCTSTCTRL" offset="0x08" width="32">
		<bitfield begin="31" description="RESERVED" end="2" id="RESERVED" rwaccess="" width="30">
		</bitfield>
		<bitfield begin="1" description="ADC Sample/Hold Buffer override  enable" end="1" id="ADC_SH_BUFFER_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="RESERVED" end="0" id="RESERVED" rwaccess="" width="1">
		</bitfield>
	</register>
	<register acronym="ADCSEQSEL0" description="ADC Sequencer Select Register 0" id="ADCSEQSEL0" offset="0x0C" width="32">
		<bitfield begin="31" description="RESERVED" end="29" id="RESERVED" rwaccess="" width="3">
		</bitfield>
		<bitfield begin="28" description="Dual channel sequence select" end="28" id="SEQ3_SH" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="27" description="Conversion #3 channel" end="24" id="SEQ3" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="23" description="RESERVED" end="21" id="RESERVED" rwaccess="" width="3">
		</bitfield>
		<bitfield begin="20" description="Dual channel sequence select" end="20" id="SEQ2_SH" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="Conversion #2 channel" end="16" id="SEQ2" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="13" id="RESERVED" rwaccess="" width="3">
		</bitfield>
		<bitfield begin="12" description="Dual channel sequence select" end="12" id="SEQ1_SH" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="Conversion #1 channel" end="8" id="SEQ1" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="5" id="RESERVED" rwaccess="" width="3">
		</bitfield>
		<bitfield begin="4" description="Dual channel sequence select" end="4" id="SEQ0_SH" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Conversion #0 channel" end="0" id="SEQ0" rwaccess="RW" width="4">
		</bitfield>
	</register>
	<register acronym="ADCSEQSEL1" description="ADC Sequencer Select Register 1" id="ADCSEQSEL1" offset="0x10" width="32">
		<bitfield begin="31" description="RESERVED" end="29" id="RESERVED" rwaccess="" width="3">
		</bitfield>
		<bitfield begin="28" description="Dual channel sequence select" end="28" id="SEQ7_SH" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="27" description="Conversion #7 channel" end="24" id="SEQ7" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="23" description="RESERVED" end="21" id="RESERVED" rwaccess="" width="3">
		</bitfield>
		<bitfield begin="20" description="Dual channel sequence select" end="20" id="SEQ6_SH" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="Conversion #6 channel" end="16" id="SEQ6" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="13" id="RESERVED" rwaccess="" width="3">
		</bitfield>
		<bitfield begin="12" description="Dual channel sequence select" end="12" id="SEQ5_SH" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="Conversion #5 channel" end="8" id="SEQ5" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="5" id="RESERVED" rwaccess="" width="3">
		</bitfield>
		<bitfield begin="4" description="Dual channel sequence select" end="4" id="SEQ4_SH" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Conversion #4 channel" end="0" id="SEQ4" rwaccess="RW" width="4">
		</bitfield>
	</register>
	<register acronym="ADCSEQSEL2" description="ADC Sequencer Select Register 2" id="ADCSEQSEL2" offset="0x14" width="32">
		<bitfield begin="31" description="RESERVED" end="29" id="RESERVED" rwaccess="" width="3">
		</bitfield>
		<bitfield begin="28" description="Dual channel sequence select" end="28" id="SEQ11_SH" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="27" description="Conversion #11 channel" end="24" id="SEQ11" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="23" description="RESERVED" end="21" id="RESERVED" rwaccess="" width="3">
		</bitfield>
		<bitfield begin="20" description="Dual channel sequence select" end="20" id="SEQ10_SH" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="Conversion #10 channel" end="16" id="SEQ10" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="13" id="RESERVED" rwaccess="" width="3">
		</bitfield>
		<bitfield begin="12" description="Dual channel sequence select" end="12" id="SEQ9_SH" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="Conversion #9 channel" end="8" id="SEQ9" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="5" id="RESERVED" rwaccess="" width="3">
		</bitfield>
		<bitfield begin="4" description="Dual channel sequence select" end="4" id="SEQ8_SH" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Conversion #8 channel" end="0" id="SEQ8" rwaccess="RW" width="4">
		</bitfield>
	</register>
	<register acronym="ADCSEQSEL3" description="ADC Sequencer Select Register 3" id="ADCSEQSEL3" offset="0x18" width="32">
		<bitfield begin="31" description="RESERVED" end="29" id="RESERVED" rwaccess="" width="3">
		</bitfield>
		<bitfield begin="28" description="Dual channel sequence select" end="28" id="SEQ15_SH" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="27" description="Conversion #15 channel" end="24" id="SEQ15" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="23" description="RESERVED" end="21" id="RESERVED" rwaccess="" width="3">
		</bitfield>
		<bitfield begin="20" description="Dual channel sequence select" end="20" id="SEQ14_SH" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="Conversion #14 channel" end="16" id="SEQ14" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="13" id="RESERVED" rwaccess="" width="3">
		</bitfield>
		<bitfield begin="12" description="Dual channel sequence select" end="12" id="SEQ13_SH" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="Conversion #13 channel" end="8" id="SEQ13" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="5" id="RESERVED" rwaccess="" width="3">
		</bitfield>
		<bitfield begin="4" description="Dual channel sequence select" end="4" id="SEQ12_SH" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Conversion #12 channel" end="0" id="SEQ12" rwaccess="RW" width="4">
		</bitfield>
	</register>
	<register acronym="ADCRESULT0" description="ADC Conversion Result 0:15" id="ADCRESULT0" offset="0x1C" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCRESULT1" description="ADC Conversion Result 0:15" id="ADCRESULT1" offset="0x20" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCRESULT2" description="ADC Conversion Result 0:15" id="ADCRESULT2" offset="0x24" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCRESULT3" description="ADC Conversion Result 0:15" id="ADCRESULT3" offset="0x28" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCRESULT4" description="ADC Conversion Result 0:15" id="ADCRESULT4" offset="0x2C" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCRESULT5" description="ADC Conversion Result 0:15" id="ADCRESULT5" offset="0x30" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCRESULT6" description="ADC Conversion Result 0:15" id="ADCRESULT6" offset="0x34" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCRESULT7" description="ADC Conversion Result 0:15" id="ADCRESULT7" offset="0x38" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCRESULT8" description="ADC Conversion Result 0:15" id="ADCRESULT8" offset="0x3C" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCRESULT9" description="ADC Conversion Result 0:15" id="ADCRESULT9" offset="0x40" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCRESULT10" description="ADC Conversion Result 0:15" id="ADCRESULT10" offset="0x44" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCRESULT11" description="ADC Conversion Result 0:15" id="ADCRESULT11" offset="0x48" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCRESULT12" description="ADC Conversion Result 0:15" id="ADCRESULT12" offset="0x4C" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCRESULT13" description="ADC Conversion Result 0:15" id="ADCRESULT13" offset="0x50" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCRESULT14" description="ADC Conversion Result 0:15" id="ADCRESULT14" offset="0x54" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCRESULT15" description="ADC Conversion Result 0:15" id="ADCRESULT15" offset="0x58" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCAVGRESULT0" description="ADC Averaged Conversion Result 0:5" id="ADCAVGRESULT0" offset="0x5C" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCAVGRESULT1" description="ADC Averaged Conversion Result 0:5" id="ADCAVGRESULT1" offset="0x60" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCAVGRESULT2" description="ADC Averaged Conversion Result 0:5" id="ADCAVGRESULT2" offset="0x64" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCAVGRESULT3" description="ADC Averaged Conversion Result 0:5" id="ADCAVGRESULT3" offset="0x68" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCAVGRESULT4" description="ADC Averaged Conversion Result 0:5" id="ADCAVGRESULT4" offset="0x6C" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCAVGRESULT5" description="ADC Averaged Conversion Result 0:5" id="ADCAVGRESULT5" offset="0x70" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Conversion result" end="0" id="RESULT" rwaccess="R" width="12">
		</bitfield>
	</register>
	<register acronym="ADCCOMPLIM0" description="ADC Digital Compare Limits Register 0:5" id="ADCCOMPLIM0" offset="0x74" width="32">
		<bitfield begin="31" description="RESERVED" end="28" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="27" description="Upper limit" end="16" id="UPPER_LIMIT" rwaccess="RW" width="12">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="11" description="Lower limit" end="0" id="LOWER_LIMIT" rwaccess="RW" width="12">
		</bitfield>
	</register>
	<register acronym="ADCCOMPLIM1" description="ADC Digital Compare Limits Register 0:5" id="ADCCOMPLIM1" offset="0x78" width="32">
		<bitfield begin="31" description="RESERVED" end="28" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="27" description="Upper limit" end="16" id="UPPER_LIMIT" rwaccess="RW" width="12">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="11" description="Lower limit" end="0" id="LOWER_LIMIT" rwaccess="RW" width="12">
		</bitfield>
	</register>
	<register acronym="ADCCOMPLIM2" description="ADC Digital Compare Limits Register 0:5" id="ADCCOMPLIM2" offset="0x7C" width="32">
		<bitfield begin="31" description="RESERVED" end="28" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="27" description="Upper limit" end="16" id="UPPER_LIMIT" rwaccess="RW" width="12">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="11" description="Lower limit" end="0" id="LOWER_LIMIT" rwaccess="RW" width="12">
		</bitfield>
	</register>
	<register acronym="ADCCOMPLIM3" description="ADC Digital Compare Limits Register 0:5" id="ADCCOMPLIM3" offset="0x80" width="32">
		<bitfield begin="31" description="RESERVED" end="28" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="27" description="Upper limit" end="16" id="UPPER_LIMIT" rwaccess="RW" width="12">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="11" description="Lower limit" end="0" id="LOWER_LIMIT" rwaccess="RW" width="12">
		</bitfield>
	</register>
	<register acronym="ADCCOMPLIM4" description="ADC Digital Compare Limits Register 0:5" id="ADCCOMPLIM4" offset="0x84" width="32">
		<bitfield begin="31" description="RESERVED" end="28" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="27" description="Upper limit" end="16" id="UPPER_LIMIT" rwaccess="RW" width="12">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="11" description="Lower limit" end="0" id="LOWER_LIMIT" rwaccess="RW" width="12">
		</bitfield>
	</register>
	<register acronym="ADCCOMPLIM5" description="ADC Digital Compare Limits Register 0:5" id="ADCCOMPLIM5" offset="0x88" width="32">
		<bitfield begin="31" description="RESERVED" end="28" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="27" description="Upper limit" end="16" id="UPPER_LIMIT" rwaccess="RW" width="12">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="11" description="Lower limit" end="0" id="LOWER_LIMIT" rwaccess="RW" width="12">
		</bitfield>
	</register>
	<register acronym="ADCCOMPEN" description="ADC Digital Compare Enable Register" id="ADCCOMPEN" offset="0x8C" width="32">
		<bitfield begin="31" description="RESERVED" end="28" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="27" description="Comparator 5 Upper Interrupt Enable" end="27" id="COMP5_UP_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="26" description="Comparator 5 Lower Interrupt Enable" end="26" id="COMP5_LO_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="25" description="Comparator 4 Upper Interrupt Enable" end="25" id="COMP4_UP_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="24" description="Comparator 4 Lower Interrupt Enable" end="24" id="COMP4_LO_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="23" description="Comparator 3 Upper Interrupt Enable" end="23" id="COMP3_UP_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="22" description="Comparator 3 Lower Interrupt Enable" end="22" id="COMP3_LO_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="21" description="Comparator 2 Upper Interrupt Enable" end="21" id="COMP2_UP_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="20" description="Comparator 2 Lower Interrupt Enable" end="20" id="COMP2_LO_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="Comparator 1 Upper Interrupt Enable" end="19" id="COMP1_UP_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="18" description="Comparator 1 Lower Interrupt Enable" end="18" id="COMP1_LO_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="17" description="Comparator 0 Upper Interrupt Enable" end="17" id="COMP0_UP_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="16" description="Comparator 0 Lower Interrupt Enable" end="16" id="COMP0_LO_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="14" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="13" description="Comparator 5 Data Select" end="13" id="COMP5_DATA_SEL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="12" description="Comparator 4 Data Select" end="12" id="COMP4_DATA_SEL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="Comparator 3 Data Select" end="11" id="COMP3_DATA_SEL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="Comparator 2 Data Select" end="10" id="COMP2_DATA_SEL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="Comparator 1 Data Select" end="9" id="COMP1_DATA_SEL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="Comparator 0 Data Select" end="8" id="COMP0_DATA_SEL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="6" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="5" description="Digital comparator 5 enable" end="5" id="COMP5_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="Digital comparator 4 enable" end="4" id="COMP4_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Digital comparator 3 enable" end="3" id="COMP3_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Digital comparator 2 enable" end="2" id="COMP2_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Digital comparator 1 enable" end="1" id="COMP1_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Digital comparator 0 enable" end="0" id="COMP0_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="ADCCOMPRESULT" description="ADC Digital Compare Result Register" id="ADCCOMPRESULT" offset="0x90" width="32">
		<bitfield begin="31" description="RESERVED" end="28" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="27" description="Comparator 5 Upper Limit Raw Result" end="27" id="DCOMP5_UP_RAW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="26" description="Comparator 5 Lower Limit Raw Result" end="26" id="DCOMP5_LO_RAW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="25" description="Comparator 4 Upper Limit Raw Result" end="25" id="DCOMP4_UP_RAW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="24" description="Comparator 4 Lower Limit Raw Result" end="24" id="DCOMP4_LO_RAW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="23" description="Comparator 3 Upper Limit Raw Result" end="23" id="DCOMP3_UP_RAW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="22" description="Comparator 3 Lower Limit Raw Result" end="22" id="DCOMP3_LO_RAW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="21" description="Comparator 2 Upper Limit Raw Result" end="21" id="DCOMP2_UP_RAW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="20" description="Comparator 2 Lower Limit Raw Result" end="20" id="DCOMP2_LO_RAW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="19" description="Comparator 1 Upper Limit Raw Result" end="19" id="DCOMP1_UP_RAW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="18" description="Comparator 1 Lower Limit Raw Result" end="18" id="DCOMP1_LO_RAW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="17" description="Comparator 0 Upper Limit Raw Result" end="17" id="DCOMP0_UP_RAW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="16" description="Comparator 0 Lower Limit Raw Result" end="16" id="DCOMP0_LO_RAW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="11" description="Comparator 5 Upper Limit Latch Result" end="11" id="DCOMP5_UP_INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="10" description="Comparator 5 Lower Limit Latch Result" end="10" id="DCOMP5_LO_INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="9" description="Comparator 5 Upper Limit Latch Result" end="9" id="DCOMP4_UP_INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="8" description="Comparator 5 Lower Limit Latch Result" end="8" id="DCOMP4_LO_INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="7" description="Comparator 5 Upper Limit Latch Result" end="7" id="DCOMP3_UP_INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="6" description="Comparator 5 Lower Limit Latch Result" end="6" id="DCOMP3_LO_INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="5" description="Comparator 5 Upper Limit Latch Result" end="5" id="DCOMP2_UP_INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="4" description="Comparator 5 Lower Limit Latch Result" end="4" id="DCOMP2_LO_INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="3" description="Comparator 5 Upper Limit Latch Result" end="3" id="DCOMP1_UP_INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="2" description="Comparator 5 Lower Limit Latch Result" end="2" id="DCOMP1_LO_INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="1" description="Comparator 5 Upper Limit Latch Result" end="1" id="DCOMP0_UP_INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="0" description="Comparator 5 Lower Limit Latch Result" end="0" id="DCOMP0_LO_INT" rwaccess="R" width="1">
		</bitfield>
	</register>
	<register acronym="ADCAVGCTRL" description="ADC Averaging Control Register" id="ADCAVGCTRL" offset="0x94" width="32">
		<bitfield begin="31" description="RESERVED" end="23" id="RESERVED" rwaccess="" width="9">
		</bitfield>
		<bitfield begin="22" description="Averaging Module 5 Configuration" end="21" id="AVG5_CONFIG" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="20" description="Averaging Module 5 Enable" end="20" id="AVG5_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="RESERVED" end="19" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="18" description="Averaging Module 4 Configuration" end="17" id="AVG4_CONFIG" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="16" description="Averaging Module 4 Enable" end="16" id="AVG4_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="15" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="14" description="Averaging Module 3 Configuration" end="13" id="AVG3_CONFIG" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="12" description="Averaging Module 3 Enable" end="12" id="AVG3_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="RESERVED" end="11" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="10" description="Averaging Module 2 Configuration" end="9" id="AVG2_CONFIG" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="8" description="Averaging Module 2 Enable" end="8" id="AVG2_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="7" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="6" description="Averaging Module 1 Configuration" end="5" id="AVG1_CONFIG" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="4" description="Averaging Module 1 Enable" end="4" id="AVG1_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="3" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="2" description="Averaging Module 0 Configuration" end="1" id="AVG0_CONFIG" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="0" description="Averaging Module 0 Enable" end="0" id="AVG0_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
</module>