{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 12:02:58 2017 " "Info: Processing started: Mon Nov 27 12:02:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "milestone2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file milestone2.v" { { "Info" "ISGN_ENTITY_NAME" "1 milestone2 " "Info: Found entity 1: milestone2" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_project_m1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tb_project_m1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_project_M1 " "Info: Found entity 1: tb_project_M1" {  } { { "tb_project_M1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/tb_project_M1.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_hex_to_seven_segment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file convert_hex_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Info: Found entity 1: convert_hex_to_seven_segment" {  } { { "convert_hex_to_seven_segment.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/convert_hex_to_seven_segment.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_sram_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Info: Found entity 1: UART_SRAM_interface" {  } { { "UART_SRAM_interface.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/UART_SRAM_interface.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sram_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Info: Found entity 1: VGA_SRAM_interface" {  } { { "VGA_SRAM_interface.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/VGA_SRAM_interface.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_100_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Info: Found entity 1: Clock_100_PLL" {  } { { "Clock_100_PLL.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/Clock_100_PLL.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Info: Found entity 1: project" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "milestone1.v(102) " "Warning (10268): Verilog HDL information at milestone1.v(102): always construct contains both blocking and non-blocking assignments" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 102 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "milestone1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file milestone1.v" { { "Info" "ISGN_ENTITY_NAME" "1 milestone1 " "Info: Found entity 1: milestone1" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Info: Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/SRAM_Controller.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info: Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/VGA_Controller.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pb_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB_Controller " "Info: Found entity 1: PB_Controller" {  } { { "PB_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/PB_Controller.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receive_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_receive_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Receive_Controller " "Info: Found entity 1: UART_Receive_Controller" {  } { { "UART_Receive_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/UART_Receive_Controller.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sram_emulator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tb_sram_emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_SRAM_Emulator " "Info: Found entity 1: tb_SRAM_Emulator" {  } { { "tb_SRAM_Emulator.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/tb_SRAM_Emulator.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "VERIFICATION_FILE_NAME tb_project_M1.v 38 tb_project_M2.v(39) " "Warning (10274): Verilog HDL macro warning at tb_project_M2.v(39): overriding existing definition for macro \"VERIFICATION_FILE_NAME\", which was defined in \"tb_project_M1.v\", line 38" {  } { { "tb_project_M2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/tb_project_M2.v" 39 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "INPUT_FILE_NAME tb_project_M1.v 41 tb_project_M2.v(45) " "Warning (10274): Verilog HDL macro warning at tb_project_M2.v(45): overriding existing definition for macro \"INPUT_FILE_NAME\", which was defined in \"tb_project_M1.v\", line 41" {  } { { "tb_project_M2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/tb_project_M2.v" 45 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_project_m2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tb_project_m2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_project_M2 " "Info: Found entity 1: tb_project_M2" {  } { { "tb_project_M2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/tb_project_M2.v" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dual_port_ram0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM0 " "Info: Found entity 1: dual_port_RAM0" {  } { { "dual_port_RAM0.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM0.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dual_port_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM1 " "Info: Found entity 1: dual_port_RAM1" {  } { { "dual_port_RAM1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM1.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dual_port_ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM2 " "Info: Found entity 1: dual_port_RAM2" {  } { { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Info: Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 project.v(297) " "Warning (10230): Verilog HDL assignment warning at project.v(297): truncated value with size 10 to match size of target (9)" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEVEN_SEGMENT_N_O project.v(29) " "Warning (10034): Output port \"SEVEN_SEGMENT_N_O\" at project.v(29) has no driver" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_Controller PB_Controller:PB_unit " "Info: Elaborating entity \"PB_Controller\" for hierarchy \"PB_Controller:PB_unit\"" {  } { { "project.v" "PB_unit" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SRAM_interface VGA_SRAM_interface:VGA_unit " "Info: Elaborating entity \"VGA_SRAM_interface\" for hierarchy \"VGA_SRAM_interface:VGA_unit\"" {  } { { "project.v" "VGA_unit" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit " "Info: Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\"" {  } { { "VGA_SRAM_interface.v" "VGA_unit" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/VGA_SRAM_interface.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SRAM_interface UART_SRAM_interface:UART_unit " "Info: Elaborating entity \"UART_SRAM_interface\" for hierarchy \"UART_SRAM_interface:UART_unit\"" {  } { { "project.v" "UART_unit" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receive_Controller UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX " "Info: Elaborating entity \"UART_Receive_Controller\" for hierarchy \"UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX\"" {  } { { "UART_SRAM_interface.v" "UART_RX" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/UART_SRAM_interface.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller SRAM_Controller:SRAM_unit " "Info: Elaborating entity \"SRAM_Controller\" for hierarchy \"SRAM_Controller:SRAM_unit\"" {  } { { "project.v" "SRAM_unit" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst " "Info: Elaborating entity \"Clock_100_PLL\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\"" {  } { { "SRAM_Controller.v" "Clock_100_PLL_inst" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/SRAM_Controller.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "altpll_component" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/Clock_100_PLL.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/Clock_100_PLL.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Info: Instantiated megafunction \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info: Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info: Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Info: Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Info: Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Info: Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Info: Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Clock_100_PLL.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/Clock_100_PLL.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "milestone1 milestone1:milestone1_unit " "Info: Elaborating entity \"milestone1\" for hierarchy \"milestone1:milestone1_unit\"" {  } { { "project.v" "milestone1_unit" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 186 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(242) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(242): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(253) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(253): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(272) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(272): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(282) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(282): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(292) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(292): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(302) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(302): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(518) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(518): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(523) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(523): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(527) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(527): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(671) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(671): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(728) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(728): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(733) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(733): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(737) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(737): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(745) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(745): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(750) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(750): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(754) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(754): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(760) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(760): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(766) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(766): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(920) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(920): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(921) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(921): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(956) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(956): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(957) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(957): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(986) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(986): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(991) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(991): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(995) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(995): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1004) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1004): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1009) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1009): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1013) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1013): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1019) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1019): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1020) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1020): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1061) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1061): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1062) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1062): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1101) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1101): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1102) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1102): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1137) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1137): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1138) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1138): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1174) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1174): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1235) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1235): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1240) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1240): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1244) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1244): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1253) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1253): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1258) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1258): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1262) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1262): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1268) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1268): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1277) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1277): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1278) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1278): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1426) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1426): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1427) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1427): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1462) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1462): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1463) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1463): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1492) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1492): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1497) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1497): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1501) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1501): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1510) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1510): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1515) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1515): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1519) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1519): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1525) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1525): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1526) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1526): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1567) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1567): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1568) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1568): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1607) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1607): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1608) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1608): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1643) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1643): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1644) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1644): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1680) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1680): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1740) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1740): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1745) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1745): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1749) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1749): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1758) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1758): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1763) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1763): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1767) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1767): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1918) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1918): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1919) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1919): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1954) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1954): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1955) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1955): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1984) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1984): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1989) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1989): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1993) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(1993): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2002) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2002): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2007) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2007): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2011) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2011): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2017) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2017): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2018) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2018): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2059) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2059): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2060) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2060): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2099) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2099): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2100) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2100): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2135) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2135): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2136) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2136): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2230) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2230): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2235) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2235): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2239) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2239): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2248) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2248): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2253) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2253): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2257) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2257): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2307) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2307): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2308) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2308): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2319) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2319): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2320) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2320): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2329) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2329): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2334) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2334): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2338) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2338): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2344) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2344): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2345) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2345): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2352) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2352): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2353) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2353): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2360) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2360): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2361) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2361): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2369) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2369): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2370) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2370): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2379) " "Warning (10230): Verilog HDL assignment warning at milestone1.v(2379): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "milestone2 milestone2:milestone2_unit " "Info: Elaborating entity \"milestone2\" for hierarchy \"milestone2:milestone2_unit\"" {  } { { "project.v" "milestone2_unit" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(251) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(251): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(255) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(255): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(281) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(281): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(301) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(301): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(309) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(309): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(332) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(332): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(337) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(337): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(357) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(357): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(365) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(365): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(388) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(388): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(393) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(393): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(413) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(413): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(421) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(421): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(444) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(444): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(449) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(449): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(472) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(472): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(480) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(480): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(504) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(504): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(505) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(505): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(510) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(510): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(515) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(515): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(537) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(537): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(545) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(545): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(565) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(565): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(570) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(570): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(575) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(575): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(597) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(597): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(605) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(605): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(625) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(625): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(630) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(630): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(635) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(635): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(657) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(657): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(658) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(658): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(666) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(666): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(667) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(667): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(687) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(687): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(692) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(692): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(697) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(697): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(719) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(719): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(727) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(727): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(751) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(751): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(756) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(756): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(757) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(757): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(762) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(762): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(784) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(784): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(792) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(792): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(812) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(812): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(817) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(817): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(822) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(822): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(844) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(844): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(852) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(852): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(872) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(872): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(877) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(877): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(882) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(882): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(904) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(904): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(912) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(912): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(932) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(932): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(937) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(937): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(942) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(942): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(964) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(964): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(976) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(976): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1000) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1000): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1001) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1001): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1006) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1006): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1011) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1011): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1033) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1033): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1041) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1041): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1061) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1061): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1066) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1066): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1071) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1071): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1093) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1093): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1101) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1101): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1121) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1121): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1126) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1126): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1131) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1131): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1153) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1153): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1154) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1154): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1162) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1162): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1163) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1163): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1183) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1183): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1187) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1187): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1192) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1192): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1236) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1236): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1240) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1240): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1241) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1241): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1269) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1269): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1297) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1297): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1325) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1325): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1368) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1368): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1372) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1372): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1397) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1397): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1419) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1419): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1424) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1424): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1449) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1449): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1473) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1473): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1478) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1478): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1504) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1504): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1526) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1526): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1531) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1531): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1551) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1551): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1557) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1557): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1583) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1583): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1588) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1588): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1612) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1612): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1613) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1613): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1621) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1621): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1645) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1645): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1650) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1650): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1670) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1670): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1672) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1672): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1678) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1678): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1704) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1704): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1709) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1709): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1729) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1729): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1737) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1737): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1761) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1761): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1766) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1766): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1767) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1767): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1787) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1787): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1789) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1789): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1795) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1795): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1821) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1821): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1822) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1822): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1827) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1827): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1851) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1851): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1859) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1859): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1883) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1883): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1888) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1888): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1908) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1908): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1910) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1910): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1911) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1911): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1917) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1917): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1943) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1943): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1948) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1948): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1968) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1968): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1976) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(1976): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2000) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2000): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2005) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2005): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2025) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2025): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2027) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2027): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2033) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2033): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2059) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2059): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2068) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2068): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2092) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2092): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2093) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2093): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2101) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2101): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2125) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2125): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2130) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2130): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2150) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2150): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2152) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2152): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2158) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2158): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2184) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2184): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2189) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2189): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2209) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2209): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2217) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2217): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2241) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2241): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2246) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2246): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2266) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2266): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2268) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2268): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2300) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2300): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2301) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2301): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2321) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2321): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2324) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2324): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2325) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2325): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2352) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2352): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2380) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2380): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2408) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2408): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(2432) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2432): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(2433) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2433): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(2436) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2436): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(2437) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2437): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(2452) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2452): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(2453) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2453): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(2456) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2456): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(2457) " "Warning (10230): Verilog HDL assignment warning at milestone2.v(2457): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_FETCH_Y_OFFSET milestone2.v(161) " "Warning (10240): Verilog HDL Always Construct warning at milestone2.v(161): inferring latch(es) for variable \"SRAM_FETCH_Y_OFFSET\", which holds its previous value in one or more paths through the always construct" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_FETCH_UV_OFFSET milestone2.v(161) " "Warning (10240): Verilog HDL Always Construct warning at milestone2.v(161): inferring latch(es) for variable \"SRAM_FETCH_UV_OFFSET\", which holds its previous value in one or more paths through the always construct" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_YUV_Y_OFFSET milestone2.v(161) " "Warning (10240): Verilog HDL Always Construct warning at milestone2.v(161): inferring latch(es) for variable \"SRAM_YUV_Y_OFFSET\", which holds its previous value in one or more paths through the always construct" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_YUV_UV_OFFSET milestone2.v(161) " "Warning (10240): Verilog HDL Always Construct warning at milestone2.v(161): inferring latch(es) for variable \"SRAM_YUV_UV_OFFSET\", which holds its previous value in one or more paths through the always construct" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[0\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_UV_OFFSET\[0\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[1\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_UV_OFFSET\[1\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[2\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_UV_OFFSET\[2\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[3\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_UV_OFFSET\[3\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[4\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_UV_OFFSET\[4\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[5\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_UV_OFFSET\[5\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[6\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_UV_OFFSET\[6\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[7\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_UV_OFFSET\[7\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[8\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_UV_OFFSET\[8\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[9\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_UV_OFFSET\[9\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[10\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_UV_OFFSET\[10\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[11\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_UV_OFFSET\[11\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[12\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_UV_OFFSET\[12\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[13\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_UV_OFFSET\[13\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[14\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_UV_OFFSET\[14\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[15\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_UV_OFFSET\[15\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[16\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_UV_OFFSET\[16\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[17\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_UV_OFFSET\[17\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[0\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_Y_OFFSET\[0\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[1\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_Y_OFFSET\[1\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[2\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_Y_OFFSET\[2\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[3\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_Y_OFFSET\[3\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[4\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_Y_OFFSET\[4\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[5\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_Y_OFFSET\[5\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[6\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_Y_OFFSET\[6\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[7\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_Y_OFFSET\[7\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[8\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_Y_OFFSET\[8\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[9\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_Y_OFFSET\[9\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[10\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_Y_OFFSET\[10\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[11\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_Y_OFFSET\[11\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[12\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_Y_OFFSET\[12\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[13\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_Y_OFFSET\[13\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[14\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_Y_OFFSET\[14\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[15\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_Y_OFFSET\[15\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[16\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_Y_OFFSET\[16\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[17\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_YUV_Y_OFFSET\[17\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[0\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_UV_OFFSET\[0\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[1\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_UV_OFFSET\[1\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[2\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_UV_OFFSET\[2\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[3\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_UV_OFFSET\[3\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[4\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_UV_OFFSET\[4\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[5\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_UV_OFFSET\[5\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[6\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_UV_OFFSET\[6\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[7\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_UV_OFFSET\[7\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[8\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_UV_OFFSET\[8\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[9\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_UV_OFFSET\[9\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[10\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_UV_OFFSET\[10\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[11\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_UV_OFFSET\[11\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[12\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_UV_OFFSET\[12\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[13\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_UV_OFFSET\[13\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[14\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_UV_OFFSET\[14\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[15\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_UV_OFFSET\[15\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[16\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_UV_OFFSET\[16\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[17\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_UV_OFFSET\[17\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[0\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_Y_OFFSET\[0\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[1\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_Y_OFFSET\[1\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[2\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_Y_OFFSET\[2\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[3\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_Y_OFFSET\[3\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[4\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_Y_OFFSET\[4\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[5\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_Y_OFFSET\[5\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[6\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_Y_OFFSET\[6\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[7\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_Y_OFFSET\[7\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[8\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_Y_OFFSET\[8\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[9\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_Y_OFFSET\[9\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[10\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_Y_OFFSET\[10\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[11\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_Y_OFFSET\[11\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[12\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_Y_OFFSET\[12\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[13\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_Y_OFFSET\[13\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[14\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_Y_OFFSET\[14\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[15\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_Y_OFFSET\[15\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[16\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_Y_OFFSET\[16\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[17\] milestone2.v(161) " "Info (10041): Inferred latch for \"SRAM_FETCH_Y_OFFSET\[17\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM0 milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0 " "Info: Elaborating entity \"dual_port_RAM0\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\"" {  } { { "milestone2.v" "dual_port_RAM0_inst0" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component\"" {  } { { "dual_port_RAM0.v" "altsyncram_component" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM0.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component\"" {  } { { "dual_port_RAM0.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM0.v" 63 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dual_port_RAM0.hex " "Info: Parameter \"init_file\" = \"dual_port_RAM0.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dual_port_RAM0.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM0.v" 63 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tq92.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tq92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tq92 " "Info: Found entity 1: altsyncram_tq92" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tq92 milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated " "Info: Elaborating entity \"altsyncram_tq92\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM1 milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM1_inst1 " "Info: Elaborating entity \"dual_port_RAM1\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM1_inst1\"" {  } { { "milestone2.v" "dual_port_RAM1_inst1" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM2 milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2 " "Info: Elaborating entity \"dual_port_RAM2\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\"" {  } { { "milestone2.v" "dual_port_RAM2_inst2" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 700 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 766 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 799 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 832 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 865 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 931 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 964 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Info: Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone1:milestone1_unit\|Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone1:milestone1_unit\|Mult3\"" {  } { { "milestone1.v" "Mult3" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2400 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone1:milestone1_unit\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone1:milestone1_unit\|Mult2\"" {  } { { "milestone1.v" "Mult2" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2397 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "milestone1:milestone1_unit\|Add7 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"milestone1:milestone1_unit\|Add7\"" {  } { { "milestone1.v" "Add7" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 397 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "milestone1:milestone1_unit\|Add18 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"milestone1:milestone1_unit\|Add18\"" {  } { { "milestone1.v" "Add18" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 594 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone1:milestone1_unit\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone1:milestone1_unit\|Mult1\"" {  } { { "milestone1.v" "Mult1" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2394 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone1:milestone1_unit\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone1:milestone1_unit\|Mult0\"" {  } { { "milestone1.v" "Mult0" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2391 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:milestone2_unit\|Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:milestone2_unit\|Mult3\"" {  } { { "milestone2.v" "Mult3" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2480 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:milestone2_unit\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:milestone2_unit\|Mult0\"" {  } { { "milestone2.v" "Mult0" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2471 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:milestone2_unit\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:milestone2_unit\|Mult2\"" {  } { { "milestone2.v" "Mult2" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2477 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:milestone2_unit\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:milestone2_unit\|Mult1\"" {  } { { "milestone2.v" "Mult1" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2474 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "milestone1:milestone1_unit\|Add14 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"milestone1:milestone1_unit\|Add14\"" {  } { { "milestone1.v" "Add14" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 552 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "milestone1:milestone1_unit\|Add13 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"milestone1:milestone1_unit\|Add13\"" {  } { { "milestone1.v" "Add13" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 541 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone1:milestone1_unit\|lpm_mult:Mult3 " "Info: Elaborated megafunction instantiation \"milestone1:milestone1_unit\|lpm_mult:Mult3\"" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2400 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone1:milestone1_unit\|lpm_mult:Mult3 " "Info: Instantiated megafunction \"milestone1:milestone1_unit\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Info: Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Info: Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Info: Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Info: Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2400 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k8t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_k8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k8t " "Info: Found entity 1: mult_k8t" {  } { { "db/mult_k8t.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/mult_k8t.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone1:milestone1_unit\|lpm_add_sub:Add7 " "Info: Elaborated megafunction instantiation \"milestone1:milestone1_unit\|lpm_add_sub:Add7\"" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 397 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone1:milestone1_unit\|lpm_add_sub:Add7 " "Info: Instantiated megafunction \"milestone1:milestone1_unit\|lpm_add_sub:Add7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info: Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 397 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7ri.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7ri " "Info: Found entity 1: add_sub_7ri" {  } { { "db/add_sub_7ri.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/add_sub_7ri.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone1:milestone1_unit\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"milestone1:milestone1_unit\|lpm_mult:Mult1\"" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2394 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone1:milestone1_unit\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"milestone1:milestone1_unit\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Info: Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Info: Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Info: Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2394 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_77t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_77t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_77t " "Info: Found entity 1: mult_77t" {  } { { "db/mult_77t.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/mult_77t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:milestone2_unit\|lpm_mult:Mult3 " "Info: Elaborated megafunction instantiation \"milestone2:milestone2_unit\|lpm_mult:Mult3\"" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2480 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:milestone2_unit\|lpm_mult:Mult3 " "Info: Instantiated megafunction \"milestone2:milestone2_unit\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Info: Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Info: Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Info: Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Info: Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2480 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e1t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_e1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e1t " "Info: Found entity 1: mult_e1t" {  } { { "db/mult_e1t.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/mult_e1t.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone1:milestone1_unit\|lpm_add_sub:Add14 " "Info: Elaborated megafunction instantiation \"milestone1:milestone1_unit\|lpm_add_sub:Add14\"" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 552 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone1:milestone1_unit\|lpm_add_sub:Add14 " "Info: Instantiated megafunction \"milestone1:milestone1_unit\|lpm_add_sub:Add14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info: Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 552 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "268 " "Info: Ignored 268 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "268 " "Info: Ignored 268 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 24 -1 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 24 -1 0 } } { "UART_SRAM_interface.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/UART_SRAM_interface.v" 24 -1 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 80 -1 0 } } { "SRAM_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/SRAM_Controller.v" 30 -1 0 } } { "SRAM_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/SRAM_Controller.v" 31 -1 0 } } { "UART_Receive_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/UART_Receive_Controller.v" 29 -1 0 } } { "PB_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/PB_Controller.v" 22 -1 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 88 -1 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 86 -1 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 84 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[0\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[0\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[1\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[0\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[2\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[0\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[3\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[0\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[4\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[0\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[5\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[0\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[6\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[0\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[0\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[1\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[1\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[1\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[2\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[1\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[3\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[1\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[4\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[1\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[5\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[1\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[6\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[1\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[0\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[2\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[1\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[2\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[2\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[2\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[3\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[2\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[4\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[2\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[5\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[2\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[6\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[2\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[0\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[3\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[1\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[2\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[3\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[3\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[3\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[4\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[3\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[5\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[3\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[6\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[3\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[0\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[4\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[1\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[4\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[2\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[4\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[3\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[4\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[4\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[4\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[5\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[4\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[6\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[4\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[0\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[5\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[1\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[5\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[2\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[5\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[3\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[5\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[4\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[5\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[5\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[5\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[6\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[5\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[0\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[6\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[1\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[6\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[2\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[6\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[3\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[6\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[4\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[6\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[5\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[6\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[6\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[6\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[0\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[7\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[1\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[7\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[2\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[7\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[3\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[7\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[4\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[7\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[5\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[7\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[6\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[7\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC_O GND " "Warning (13410): Pin \"VGA_SYNC_O\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_TX_O VCC " "Warning (13410): Pin \"UART_TX_O\" is stuck at VCC" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 64 " "Info: 64 registers lost all their fanouts during netlist optimizations. The first 64 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[31\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[30\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[29\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[28\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[27\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[26\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[25\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[24\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[23\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[22\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[21\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[20\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[19\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[18\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[17\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[16\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[15\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[14\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[13\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[12\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[11\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[10\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[9\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|S_data_write_a\[8\] " "Info: Register \"milestone2:milestone2_unit\|S_data_write_a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|M2_state~11 " "Info: Register \"milestone2:milestone2_unit\|M2_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|M2_state~12 " "Info: Register \"milestone2:milestone2_unit\|M2_state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|M2_state~13 " "Info: Register \"milestone2:milestone2_unit\|M2_state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone2:milestone2_unit\|M2_state~14 " "Info: Register \"milestone2:milestone2_unit\|M2_state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|M1_state~11 " "Info: Register \"milestone1:milestone1_unit\|M1_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|M1_state~12 " "Info: Register \"milestone1:milestone1_unit\|M1_state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|M1_state~13 " "Info: Register \"milestone1:milestone1_unit\|M1_state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|M1_state~14 " "Info: Register \"milestone1:milestone1_unit\|M1_state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|V_odd_sum\[16\] " "Info: Register \"milestone1:milestone1_unit\|V_odd_sum\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|V_odd_sum\[17\] " "Info: Register \"milestone1:milestone1_unit\|V_odd_sum\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|V_odd_sum\[18\] " "Info: Register \"milestone1:milestone1_unit\|V_odd_sum\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|V_odd_sum\[19\] " "Info: Register \"milestone1:milestone1_unit\|V_odd_sum\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|V_odd_sum\[20\] " "Info: Register \"milestone1:milestone1_unit\|V_odd_sum\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|V_odd_sum\[21\] " "Info: Register \"milestone1:milestone1_unit\|V_odd_sum\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|V_odd_sum\[22\] " "Info: Register \"milestone1:milestone1_unit\|V_odd_sum\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|V_odd_sum\[23\] " "Info: Register \"milestone1:milestone1_unit\|V_odd_sum\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|V_odd_sum\[24\] " "Info: Register \"milestone1:milestone1_unit\|V_odd_sum\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|V_odd_sum\[25\] " "Info: Register \"milestone1:milestone1_unit\|V_odd_sum\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|V_odd_sum\[26\] " "Info: Register \"milestone1:milestone1_unit\|V_odd_sum\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|V_odd_sum\[27\] " "Info: Register \"milestone1:milestone1_unit\|V_odd_sum\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|V_odd_sum\[28\] " "Info: Register \"milestone1:milestone1_unit\|V_odd_sum\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|V_odd_sum\[29\] " "Info: Register \"milestone1:milestone1_unit\|V_odd_sum\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|V_odd_sum\[30\] " "Info: Register \"milestone1:milestone1_unit\|V_odd_sum\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|V_odd_sum\[31\] " "Info: Register \"milestone1:milestone1_unit\|V_odd_sum\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|U_odd_sum\[16\] " "Info: Register \"milestone1:milestone1_unit\|U_odd_sum\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|U_odd_sum\[17\] " "Info: Register \"milestone1:milestone1_unit\|U_odd_sum\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|U_odd_sum\[18\] " "Info: Register \"milestone1:milestone1_unit\|U_odd_sum\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|U_odd_sum\[19\] " "Info: Register \"milestone1:milestone1_unit\|U_odd_sum\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|U_odd_sum\[20\] " "Info: Register \"milestone1:milestone1_unit\|U_odd_sum\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|U_odd_sum\[21\] " "Info: Register \"milestone1:milestone1_unit\|U_odd_sum\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|U_odd_sum\[22\] " "Info: Register \"milestone1:milestone1_unit\|U_odd_sum\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|U_odd_sum\[23\] " "Info: Register \"milestone1:milestone1_unit\|U_odd_sum\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|U_odd_sum\[24\] " "Info: Register \"milestone1:milestone1_unit\|U_odd_sum\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|U_odd_sum\[25\] " "Info: Register \"milestone1:milestone1_unit\|U_odd_sum\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|U_odd_sum\[26\] " "Info: Register \"milestone1:milestone1_unit\|U_odd_sum\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|U_odd_sum\[27\] " "Info: Register \"milestone1:milestone1_unit\|U_odd_sum\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|U_odd_sum\[28\] " "Info: Register \"milestone1:milestone1_unit\|U_odd_sum\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|U_odd_sum\[29\] " "Info: Register \"milestone1:milestone1_unit\|U_odd_sum\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|U_odd_sum\[30\] " "Info: Register \"milestone1:milestone1_unit\|U_odd_sum\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "milestone1:milestone1_unit\|U_odd_sum\[31\] " "Info: Register \"milestone1:milestone1_unit\|U_odd_sum\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/output_files/project.map.smsg " "Info: Generated suppressed messages file D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/output_files/project.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Warning: Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[1\] " "Warning (15610): No output dependent on input pin \"PUSH_BUTTON_I\[1\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[2\] " "Warning (15610): No output dependent on input pin \"PUSH_BUTTON_I\[2\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[3\] " "Warning (15610): No output dependent on input pin \"PUSH_BUTTON_I\[3\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[0\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[0\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[1\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[1\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[2\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[2\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[3\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[3\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[4\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[4\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[5\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[5\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[6\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[6\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[7\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[7\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[8\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[8\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[9\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[9\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[10\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[10\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[11\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[11\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[12\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[12\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[13\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[13\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[14\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[14\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[15\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[15\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3646 " "Info: Implemented 3646 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Info: Implemented 124 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3381 " "Info: Implemented 3381 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Info: Implemented 72 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "28 " "Info: Implemented 28 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 400 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 400 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 12:03:22 2017 " "Info: Processing ended: Mon Nov 27 12:03:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Info: Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Info: Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
