module wideexpr_00273(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((ctrl[5]?s2:(4'b1010)<<<($signed(2'sb10))))>>>(((5'sb11001)^(s1))>(((1'sb1)+(5'sb00001))&(+({s0,u1,1'sb0,2'sb01}))));
  assign y1 = 5'sb00010;
  assign y2 = -({(($signed(s4))<<<(+(u6)))>>>(u3),(-($signed(6'sb001000)))>>(s6),~|({4{1'b1}}),(+((ctrl[4]?s7:s1)))^~((-(4'sb0011))&(2'sb10))});
  assign y3 = {($signed(($signed(+(s7)))>>>(s7)))|((({1{s4}})>>>((ctrl[1]?~((2'sb10)|(s2)):({2{s3}})^~(4'b0010))))<<((s2)<<((s2)^(3'sb010))))};
  assign y4 = {1{-({((ctrl[6]?{2{~&(1'sb1)}}:{1{(6'sb101111)^~(s7)}}))-(((5'sb11111)^~((6'b111111)<<(s2)))^~(s6)),5'b00101})}};
  assign y5 = 5'sb10010;
  assign y6 = ((s7)<<((ctrl[3]?-((s6)^(2'sb10)):(+(s5))+(+(s7)))))^(5'sb00001);
  assign y7 = (ctrl[0]?$signed(({4{2'sb10}})^(($signed((4'sb1101)>(3'sb111)))<<<(-($unsigned(1'b0))))):-((-((2'sb10)>>({s5,4'sb1111,6'sb110001})))|(-((s3)<<((1'sb1)-(s7))))));
endmodule
