// Seed: 756174041
module module_0 #(
    parameter id_1 = 32'd26,
    parameter id_2 = 32'd74
) ();
  defparam id_1.id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  module_0 modCall_1 ();
  always @(posedge 1, id_3)
    repeat (1 + id_2 + 1) begin : LABEL_0
      release id_3;
    end
  assign id_1 = 1;
endmodule
