// Seed: 2364862973
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri id_4,
    input wor id_5,
    input tri1 id_6,
    output tri id_7
);
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd2,
    parameter id_1 = 32'd28,
    parameter id_9 = 32'd3
) (
    input supply1 _id_0,
    input supply1 _id_1,
    input wand id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wand id_5,
    input wire id_6,
    output uwire id_7,
    output uwire id_8,
    input tri0 _id_9
);
  assign id_8 = id_2 == -1;
  wire [id_0 : ~  1  ==  id_1] id_11;
  assign id_7 = id_2;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_2,
      id_5,
      id_5,
      id_6,
      id_7
  );
  assign modCall_1.id_6 = 0;
  wire id_12;
  logic [-1 : id_9] id_13 = -1;
endmodule
