v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 48000 46300 1 0 0 74374-1.sym
{
T 48300 49750 5 10 0 0 0 0 1
device=74374
T 49700 49600 5 10 1 1 0 6 1
refdes=U?
T 48300 49950 5 10 0 0 0 0 1
footprint=DIP20
}
C 50000 42500 1 0 1 74374-1.sym
{
T 49700 45950 5 10 0 0 0 6 1
device=74374
T 48300 45800 5 10 1 1 0 0 1
refdes=U?
T 49700 46150 5 10 0 0 0 6 1
footprint=DIP20
}
C 50000 45400 1 0 0 busripper-1.sym
{
T 50000 45800 5 8 0 0 0 0 1
device=none
}
T 50000 40400 9 10 1 0 0 0 1
crtc2.sch
T 53900 40400 9 10 1 0 0 0 1
1   March 1, 2019
T 53900 40100 9 10 1 0 0 0 1
Eyal Abraham
T 50000 40100 9 10 1 0 0 0 1
5
T 50100 40800 9 14 1 0 0 0 1
Video RAM access port
C 50000 45100 1 0 0 busripper-1.sym
{
T 50000 45500 5 8 0 0 0 0 1
device=none
}
C 50000 44800 1 0 0 busripper-1.sym
{
T 50000 45200 5 8 0 0 0 0 1
device=none
}
C 50000 44500 1 0 0 busripper-1.sym
{
T 50000 44900 5 8 0 0 0 0 1
device=none
}
C 50000 44200 1 0 0 busripper-1.sym
{
T 50000 44600 5 8 0 0 0 0 1
device=none
}
C 50000 43900 1 0 0 busripper-1.sym
{
T 50000 44300 5 8 0 0 0 0 1
device=none
}
C 50000 43600 1 0 0 busripper-1.sym
{
T 50000 44000 5 8 0 0 0 0 1
device=none
}
C 50000 43300 1 0 0 busripper-1.sym
{
T 50000 43700 5 8 0 0 0 0 1
device=none
}
C 50000 49200 1 270 0 busripper-1.sym
{
T 50400 49200 5 8 0 0 270 0 1
device=none
}
C 50000 48900 1 270 0 busripper-1.sym
{
T 50400 48900 5 8 0 0 270 0 1
device=none
}
C 50000 48600 1 270 0 busripper-1.sym
{
T 50400 48600 5 8 0 0 270 0 1
device=none
}
C 50000 48300 1 270 0 busripper-1.sym
{
T 50400 48300 5 8 0 0 270 0 1
device=none
}
C 50000 48000 1 270 0 busripper-1.sym
{
T 50400 48000 5 8 0 0 270 0 1
device=none
}
C 50000 47700 1 270 0 busripper-1.sym
{
T 50400 47700 5 8 0 0 270 0 1
device=none
}
C 50000 47400 1 270 0 busripper-1.sym
{
T 50400 47400 5 8 0 0 270 0 1
device=none
}
C 50000 47100 1 270 0 busripper-1.sym
{
T 50400 47100 5 8 0 0 270 0 1
device=none
}
U 50200 49000 50200 43500 10 0
U 50200 46200 53300 46200 10 0
C 53500 46000 1 90 0 busripper-1.sym
{
T 53100 46000 5 8 0 0 90 0 1
device=none
}
C 53500 45900 1 0 0 output-1.sym
{
T 53600 46200 5 10 0 0 0 0 1
device=OUTPUT
T 54500 45900 5 10 1 1 0 0 1
value=VD0..VD7
}
T 55800 45900 9 10 1 0 0 0 1
(3)
C 48000 49200 1 180 0 busripper-1.sym
{
T 48000 48800 5 8 0 0 180 0 1
device=none
}
C 48000 48900 1 180 0 busripper-1.sym
{
T 48000 48500 5 8 0 0 180 0 1
device=none
}
C 48000 48600 1 180 0 busripper-1.sym
{
T 48000 48200 5 8 0 0 180 0 1
device=none
}
C 48000 48300 1 180 0 busripper-1.sym
{
T 48000 47900 5 8 0 0 180 0 1
device=none
}
C 48000 48000 1 180 0 busripper-1.sym
{
T 48000 47600 5 8 0 0 180 0 1
device=none
}
C 48000 47700 1 180 0 busripper-1.sym
{
T 48000 47300 5 8 0 0 180 0 1
device=none
}
C 48000 47400 1 180 0 busripper-1.sym
{
T 48000 47000 5 8 0 0 180 0 1
device=none
}
C 48000 47100 1 180 0 busripper-1.sym
{
T 48000 46700 5 8 0 0 180 0 1
device=none
}
C 48000 45400 1 90 0 busripper-1.sym
{
T 47600 45400 5 8 0 0 90 0 1
device=none
}
C 48000 45100 1 90 0 busripper-1.sym
{
T 47600 45100 5 8 0 0 90 0 1
device=none
}
C 48000 44800 1 90 0 busripper-1.sym
{
T 47600 44800 5 8 0 0 90 0 1
device=none
}
C 48000 44500 1 90 0 busripper-1.sym
{
T 47600 44500 5 8 0 0 90 0 1
device=none
}
C 48000 44200 1 90 0 busripper-1.sym
{
T 47600 44200 5 8 0 0 90 0 1
device=none
}
C 48000 43900 1 90 0 busripper-1.sym
{
T 47600 43900 5 8 0 0 90 0 1
device=none
}
C 48000 43600 1 90 0 busripper-1.sym
{
T 47600 43600 5 8 0 0 90 0 1
device=none
}
C 48000 43300 1 90 0 busripper-1.sym
{
T 47600 43300 5 8 0 0 90 0 1
device=none
}
U 47800 43500 47800 49000 10 0
C 44500 47600 1 0 0 7474-1.sym
{
T 46300 49400 5 10 0 0 0 0 1
device=7474
T 45800 49600 5 10 1 1 0 6 1
refdes=U?
T 46300 50400 5 10 0 0 0 0 1
footprint=DIP14
}
C 45000 46100 1 0 0 7432-1.sym
{
T 45600 47000 5 10 0 0 0 0 1
device=7432
T 45700 47000 5 10 1 1 0 0 1
refdes=U?
T 45600 48400 5 10 0 0 0 0 1
footprint=DIP14
}
C 46300 46300 1 0 0 7432-1.sym
{
T 46900 47200 5 10 0 0 0 0 1
device=7432
T 46600 47200 5 10 1 1 0 0 1
refdes=U?
T 46900 48600 5 10 0 0 0 0 1
footprint=DIP14
}
C 46100 41800 1 0 0 7432-1.sym
{
T 46700 42700 5 10 0 0 0 0 1
device=7432
T 46400 42700 5 10 1 1 0 0 1
refdes=U?
T 46700 44100 5 10 0 0 0 0 1
footprint=DIP14
}
C 43700 42000 1 0 0 7404-1.sym
{
T 44300 42900 5 10 0 0 0 0 1
device=7404
T 44000 42900 5 10 1 1 0 0 1
refdes=U?
T 44300 45500 5 10 0 0 0 0 1
footprint=DIP14
}
C 41700 42400 1 0 0 input-1.sym
{
T 41700 42700 5 10 0 0 0 0 1
device=INPUT
T 41000 42400 5 10 1 1 0 0 1
value=UPSTB
}
T 40200 42400 9 10 1 0 0 0 1
(4)
C 41700 41800 1 0 0 input-1.sym
{
T 41700 42100 5 10 0 0 0 0 1
device=INPUT
T 40500 41800 5 10 1 1 0 0 1
value=DLY-DSPENA
}
T 40200 41800 9 10 1 0 0 0 1
(4)
N 42500 41900 46100 41900 4
N 46100 41900 46100 42100 4
N 47400 42300 50300 42300 4
N 50300 42300 50300 42700 4
N 50300 42700 50000 42700 4
N 47600 46800 48000 46800 4
N 44800 42500 44800 46400 4
N 43600 41900 43600 46800 4
C 41700 41500 1 0 0 input-1.sym
{
T 41700 41800 5 10 0 0 0 0 1
device=INPUT
T 40600 41500 5 10 1 1 0 0 1
value=\_RAMPORTR\
}
T 40200 41500 9 10 1 0 0 0 1
(4)
C 41700 45600 1 0 0 input-1.sym
{
T 41700 45900 5 10 0 0 0 0 1
device=INPUT
T 40500 45600 5 10 1 1 0 0 1
value=\_RAMPORTW\
}
T 40200 45600 9 10 1 0 0 0 1
(4)
N 42500 45700 47600 45700 4
N 47600 45700 47600 46500 4
N 47600 46500 48000 46500 4
N 42500 41600 50500 41600 4
N 50500 41600 50500 43000 4
N 50500 43000 50000 43000 4
C 43900 47100 1 0 0 resistor-1.sym
{
T 44200 47500 5 10 0 0 0 0 1
device=RESISTOR
T 44200 47400 5 10 1 1 0 0 1
refdes=R?
}
C 43900 47000 1 90 0 vcc-2.sym
U 47800 44000 42700 44000 10 0
C 42500 44200 1 270 0 busripper-1.sym
{
T 42900 44200 5 8 0 0 270 0 1
device=none
}
C 41700 44100 1 0 0 input-1.sym
{
T 41700 44400 5 10 0 0 0 0 1
device=INPUT
T 40700 44100 5 10 1 1 0 0 1
value=XD0..XD7
}
T 40200 44100 9 10 1 0 0 0 1
(1)
N 46100 48200 46300 48200 4
N 46300 47000 46300 49900 4
N 43700 42500 42500 42500 4
N 44800 42500 46100 42500 4
N 45300 47600 45300 47200 4
N 45300 47200 44800 47200 4
N 44500 49200 44500 49900 4
N 44500 49900 46300 49900 4
C 41700 50000 1 0 0 input-1.sym
{
T 41700 50300 5 10 0 0 0 0 1
device=INPUT
T 41100 50000 5 10 1 1 0 0 1
value=\_XRST\
}
T 40200 50000 9 10 1 0 0 0 1
(2)
N 42500 50100 45300 50100 4
N 45300 50100 45300 49800 4
N 43600 46800 45000 46800 4
N 43000 46400 45000 46400 4
C 43200 47700 1 0 0 7432-1.sym
{
T 43800 48600 5 10 0 0 0 0 1
device=7432
T 43500 48600 5 10 1 1 0 0 1
refdes=U?
T 43800 50000 5 10 0 0 0 0 1
footprint=DIP14
}
N 43200 48400 42700 48400 4
N 42700 48400 42700 45700 4
N 43000 46400 43000 48000 4
N 43000 48000 43200 48000 4
C 52200 49800 1 0 0 7432-1.sym
{
T 52800 50700 5 10 0 0 0 0 1
device=7432
T 52500 50700 5 10 1 1 0 0 1
refdes=U?
T 52800 52100 5 10 0 0 0 0 1
footprint=DIP14
}
C 41700 50400 1 0 0 input-1.sym
{
T 41700 50700 5 10 0 0 0 0 1
device=INPUT
T 41100 50400 5 10 1 1 0 0 1
value=CCLK
}
N 42500 50500 52200 50500 4
T 40200 50400 9 10 1 0 0 0 1
(?)
N 52200 50100 47600 50100 4
N 47600 50100 47600 46800 4
C 53500 50200 1 0 0 output-1.sym
{
T 53600 50500 5 10 0 0 0 0 1
device=OUTPUT
T 54500 50200 5 10 1 1 0 0 1
value=\_VRAMWE\
}
T 55800 50200 9 10 1 0 0 0 1
(3)
T 45300 44800 9 10 1 0 0 0 3
Add 74LS04 delay line:
2x   ~16nS
4x   ~32nS
B 45200 44700 2100 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 46100 45400 47600 46700 3 0 0 0 -1 -1
L 47600 46700 47600 46600 3 0 0 0 -1 -1
L 47600 46700 47500 46700 3 0 0 0 -1 -1
