# do c5gt_gen2x4_mSGMDA_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/mkashchych/Downloads/c5gt_sha3_256/math.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:39:38 on Jun 13,2018
# vcom -reportprogress 300 -93 -work work C:/Users/mkashchych/Downloads/c5gt_sha3_256/math.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math
# -- Compiling architecture Behavioral of math
# End time: 14:39:38 on Jun 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/mkashchych/Downloads/c5gt_sha3_256/test_top.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:39:38 on Jun 13,2018
# vcom -reportprogress 300 -93 -work work C:/Users/mkashchych/Downloads/c5gt_sha3_256/test_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity test_top
# -- Compiling architecture Behavioral of test_top
# End time: 14:39:38 on Jun 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/mkashchych/Downloads/c5gt_sha3_256/math_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:39:38 on Jun 13,2018
# vcom -reportprogress 300 -93 -work work C:/Users/mkashchych/Downloads/c5gt_sha3_256/math_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math_tb
# -- Compiling architecture Behavioral of math_tb
# End time: 14:39:38 on Jun 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  math_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" math_tb 
# Start time: 14:39:38 on Jun 13,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.math_tb(behavioral)
# Loading work.math(behavioral)
# ** Warning: (vsim-8683) Uninitialized out port /math_tb/u1/k_out has no driver.
# 
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /math_tb/u1/res_1_out(255 downto 0) has no driver.
# 
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /math_tb/u1/FSM_out(1 downto 0) has no driver.
# 
# This port will contribute value (UU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 15:14:38 on Jun 13,2018, Elapsed time: 0:35:00
# Errors: 0, Warnings: 3
