;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @121, <123
	SUB #76, <0
	DJN <-28, 9
	DJN <-28, 9
	SLT 250, 390
	SUB 16, @30
	SLT -72, @-11
	SUB 16, @30
	SLT #270, 0
	SUB #-0, <2
	SUB <0, @2
	SUB #25, 39
	MOV #-0, <1
	CMP 12, @10
	SUB 0, @11
	CMP 12, @10
	SUB 16, @30
	JMN 500, -75
	JMN -0, #2
	SPL 8, @753
	SUB #76, <0
	SLT <0, @2
	SUB 0, @11
	SUB 0, @11
	SUB #12, @200
	SUB #12, @200
	ADD 10, 31
	MOV -1, <-20
	SLT -72, @-11
	JMN 0, <11
	JMN 0, <11
	ADD <300, -90
	ADD <300, -90
	ADD <300, -97
	SUB @121, 103
	CMP -207, <-120
	SUB @-127, 100
	CMP -207, <-120
	SUB 161, 300
	CMP @121, <123
	SPL 0, <753
	DJN -1, @-20
	SUB #12, @200
	DJN <-28, 9
	SPL 0, <753
	CMP @121, <123
	MOV -1, <-20
