# VHDL_Clock_divider
Self Explanatory, uses counters and 8 bit parallel input, dividing the signal by a max factor of 16.
