Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /lhome/nriahid/Documents/AESL/Exercise3/I2C_slave_TB_isim_beh.exe -prj /lhome/nriahid/Documents/AESL/Exercise3/I2C_slave_TB_beh.prj work.I2C_slave_TB 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "/lhome/nriahid/Documents/AESL/Exercise3/delay.vhd" into library work
Parsing VHDL file "/lhome/nriahid/Documents/AESL/Exercise3/txt_util.vhd" into library work
Parsing VHDL file "/lhome/nriahid/Documents/AESL/Exercise3/I2C_slave.vhd" into library work
Parsing VHDL file "/lhome/nriahid/Documents/AESL/Exercise3/I2C_slave_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98492 KB
Fuse CPU Usage: 910 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package txt_util
Compiling package math_real
Compiling architecture behavioral of entity delay [delay_default]
Compiling architecture arch of entity I2C_slave [\I2C_slave(('0','0','0','0','0',...]
Compiling architecture testbench of entity i2c_slave_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable /lhome/nriahid/Documents/AESL/Exercise3/I2C_slave_TB_isim_beh.exe
Fuse Memory Usage: 1725100 KB
Fuse CPU Usage: 1020 ms
GCC CPU Usage: 640 ms
