Info: Generated by version: 23.4 build 66
Info: Starting: Create simulation model
Info: qsys-generate /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0 --family="Agilex 7" --part=AGFB014R24B2E2V
Info: qsys_top_jtag_uart_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys_top_jtag_uart_0: "Transforming system: qsys_top_jtag_uart_0"
Info: qsys_top_jtag_uart_0: "Naming system components in system: qsys_top_jtag_uart_0"
Info: qsys_top_jtag_uart_0: "Processing generation queue"
Info: qsys_top_jtag_uart_0: "Generating: qsys_top_jtag_uart_0"
Info: qsys_top_jtag_uart_0: "Generating: qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy"
Info: jtag_uart_0: Starting RTL generation for module 'qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy'
Info: jtag_uart_0:   Generation command is [exec /nfs/site/disks/swbld_releases_6/acds/23.4/66/linux64/quartus/linux64//perl/bin/perl -I /nfs/site/disks/swbld_releases_6/acds/23.4/66/linux64/quartus/linux64//perl/lib -I /nfs/site/disks/swbld_releases_6/acds/23.4/66/linux64/quartus/sopc_builder/bin/europa -I /nfs/site/disks/swbld_releases_6/acds/23.4/66/linux64/quartus/sopc_builder/bin/perl_lib -I /nfs/site/disks/swbld_releases_6/acds/23.4/66/linux64/quartus/sopc_builder/bin -I /nfs/site/disks/swbld_releases_6/acds/23.4/66/linux64/quartus/../ip/altera/sopc_builder_ip/common -I /nfs/site/disks/swbld_releases_6/acds/23.4/66/linux64/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /nfs/site/disks/swbld_releases_6/acds/23.4/66/linux64/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy --dir=/tmp/arc_1559748900/alt9667_7004453352416622108.dir/0003_jtag_uart_0_gen/ --quartus_dir=/nfs/site/disks/swbld_releases_6/acds/23.4/66/linux64/quartus --verilog --config=/tmp/arc_1559748900/alt9667_7004453352416622108.dir/0003_jtag_uart_0_gen//qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/arc_1559748900/alt9667_7004453352416622108.dir/0003_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy'
Info: qsys_top_jtag_uart_0: Done "qsys_top_jtag_uart_0" with 2 modules, 2 files
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0.ip --output-directory=/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0/sim/ --use-relative-paths=true
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
