<profile>

<section name = "Vitis HLS Report for 'mp_mul_10'" level="0">
<item name = "Date">Tue May 20 14:36:31 2025
</item>
<item name = "Version">2024.2.2 (Build 6049644 on Mar  5 2025)</item>
<item name = "Project">sikep503_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.040 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">212, 310, 2.120 us, 3.100 us, 212, 310, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_mp_mul_10_Pipeline_VITIS_LOOP_144_2_fu_114">mp_mul_10_Pipeline_VITIS_LOOP_144_2, 10, 17, 0.100 us, 0.170 us, 2, 9, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_mp_mul_10_Pipeline_VITIS_LOOP_157_4_fu_129">mp_mul_10_Pipeline_VITIS_LOOP_157_4, 10, 16, 0.100 us, 0.160 us, 2, 8, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_143_1">112, 168, 14 ~ 21, -, -, 8, no</column>
<column name="- VITIS_LOOP_156_3">98, 140, 14 ~ 20, -, -, 7, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 78, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 16, 3019, 3023, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 389, -</column>
<column name="Register">-, -, 309, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 7, 3, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_mp_mul_10_Pipeline_VITIS_LOOP_144_2_fu_114">mp_mul_10_Pipeline_VITIS_LOOP_144_2, 0, 0, 1178, 1415, 0</column>
<column name="grp_mp_mul_10_Pipeline_VITIS_LOOP_157_4_fu_129">mp_mul_10_Pipeline_VITIS_LOOP_157_4, 0, 0, 1181, 1408, 0</column>
<column name="mul_32ns_32ns_64_2_1_U1748">mul_32ns_32ns_64_2_1, 0, 4, 165, 50, 0</column>
<column name="mul_32ns_32ns_64_2_1_U1749">mul_32ns_32ns_64_2_1, 0, 4, 165, 50, 0</column>
<column name="mul_32ns_32ns_64_2_1_U1750">mul_32ns_32ns_64_2_1, 0, 4, 165, 50, 0</column>
<column name="mul_32ns_32ns_64_2_1_U1751">mul_32ns_32ns_64_2_1, 0, 4, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln143_11_fu_222_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln143_fu_183_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln156_11_fu_273_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln156_fu_250_p2">+, 0, 0, 13, 4, 1</column>
<column name="icmp_ln143_fu_177_p2">icmp, 0, 0, 13, 4, 5</column>
<column name="icmp_ln156_fu_244_p2">icmp, 0, 0, 13, 4, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_address0">14, 3, 4, 12</column>
<column name="a_ce0">14, 3, 1, 3</column>
<column name="ap_NS_fsm">53, 10, 1, 10</column>
<column name="c_address0_local">20, 4, 4, 16</column>
<column name="c_d0_local">20, 4, 64, 256</column>
<column name="coeff_address0">14, 3, 6, 18</column>
<column name="coeff_ce0">14, 3, 1, 3</column>
<column name="grp_fu_424_ce">14, 3, 1, 3</column>
<column name="grp_fu_424_p0">14, 3, 32, 96</column>
<column name="grp_fu_424_p1">14, 3, 32, 96</column>
<column name="grp_fu_428_ce">14, 3, 1, 3</column>
<column name="grp_fu_428_p0">14, 3, 32, 96</column>
<column name="grp_fu_428_p1">14, 3, 32, 96</column>
<column name="grp_fu_432_ce">14, 3, 1, 3</column>
<column name="grp_fu_432_p0">14, 3, 32, 96</column>
<column name="grp_fu_432_p1">14, 3, 32, 96</column>
<column name="grp_fu_436_ce">14, 3, 1, 3</column>
<column name="grp_fu_436_p0">14, 3, 32, 96</column>
<column name="grp_fu_436_p1">14, 3, 32, 96</column>
<column name="i_23_fu_80">9, 2, 4, 8</column>
<column name="i_fu_44">9, 2, 4, 8</column>
<column name="indvars_iv31_fu_40">9, 2, 4, 8</column>
<column name="indvars_iv_fu_76">9, 2, 4, 8</column>
<column name="u_016_fu_48">9, 2, 4, 8</column>
<column name="u_29_fu_68">9, 2, 4, 8</column>
<column name="v_017_fu_52">9, 2, 64, 128</column>
<column name="v_fu_72">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="grp_mp_mul_10_Pipeline_VITIS_LOOP_144_2_fu_114_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_mp_mul_10_Pipeline_VITIS_LOOP_157_4_fu_129_ap_start_reg">1, 0, 1, 0</column>
<column name="i_23_fu_80">4, 0, 4, 0</column>
<column name="i_88_reg_402">4, 0, 4, 0</column>
<column name="i_fu_44">4, 0, 4, 0</column>
<column name="indvars_iv31_fu_40">4, 0, 4, 0</column>
<column name="indvars_iv31_load_reg_397">4, 0, 4, 0</column>
<column name="indvars_iv_fu_76">4, 0, 4, 0</column>
<column name="trunc_ln143_reg_363">3, 0, 3, 0</column>
<column name="trunc_ln156_reg_419">3, 0, 3, 0</column>
<column name="u_016_fu_48">4, 0, 4, 0</column>
<column name="u_29_fu_68">4, 0, 4, 0</column>
<column name="u_reg_350">4, 0, 4, 0</column>
<column name="v_017_fu_52">64, 0, 64, 0</column>
<column name="v_210_reg_355">64, 0, 64, 0</column>
<column name="v_fu_72">64, 0, 64, 0</column>
<column name="v_load_reg_411">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mp_mul.10, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mp_mul.10, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mp_mul.10, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mp_mul.10, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mp_mul.10, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mp_mul.10, return value</column>
<column name="a_address0">out, 4, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 64, ap_memory, a, array</column>
<column name="coeff_address0">out, 6, ap_memory, coeff, array</column>
<column name="coeff_ce0">out, 1, ap_memory, coeff, array</column>
<column name="coeff_q0">in, 64, ap_memory, coeff, array</column>
<column name="c_address0">out, 4, ap_memory, c, array</column>
<column name="c_ce0">out, 1, ap_memory, c, array</column>
<column name="c_we0">out, 1, ap_memory, c, array</column>
<column name="c_d0">out, 64, ap_memory, c, array</column>
</table>
</item>
</section>
</profile>
