
lcd project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001fa4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080020b0  080020b0  000120b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002128  08002128  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  08002128  08002128  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002128  08002128  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002128  08002128  00012128  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800212c  0800212c  0001212c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08002130  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000048  20000090  080021c0  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000d8  080021c0  000200d8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   000038c9  00000000  00000000  000200b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000011b7  00000000  00000000  00023982  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004b0  00000000  00000000  00024b40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000003f8  00000000  00000000  00024ff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017215  00000000  00000000  000253e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006315  00000000  00000000  0003c5fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000803f5  00000000  00000000  00042912  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c2d07  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001450  00000000  00000000  000c2d58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000090 	.word	0x20000090
 8000128:	00000000 	.word	0x00000000
 800012c:	08002098 	.word	0x08002098

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000094 	.word	0x20000094
 8000148:	08002098 	.word	0x08002098

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 fc07 	bl	8000964 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f883 	bl	8000260 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f8c7 	bl	80002ec <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
Alcd_Init(&lcd1, 2, 16);
 800015e:	2210      	movs	r2, #16
 8000160:	2102      	movs	r1, #2
 8000162:	4837      	ldr	r0, [pc, #220]	; (8000240 <main+0xf4>)
 8000164:	f000 fac0 	bl	80006e8 <Alcd_Init>
Alcd_PutAt(&lcd1,1,0,"HAzEM");
 8000168:	4836      	ldr	r0, [pc, #216]	; (8000244 <main+0xf8>)
 800016a:	f000 fbe5 	bl	8000938 <Str_Len>
 800016e:	4603      	mov	r3, r0
 8000170:	b2db      	uxtb	r3, r3
 8000172:	9300      	str	r3, [sp, #0]
 8000174:	4b33      	ldr	r3, [pc, #204]	; (8000244 <main+0xf8>)
 8000176:	2200      	movs	r2, #0
 8000178:	2101      	movs	r1, #1
 800017a:	4831      	ldr	r0, [pc, #196]	; (8000240 <main+0xf4>)
 800017c:	f000 fb6f 	bl	800085e <Alcd_PutAt_n>
Alcd_PutAt_n(&lcd1, 0, 0, "kiroo", Str_Len("kiroo"));
 8000180:	4831      	ldr	r0, [pc, #196]	; (8000248 <main+0xfc>)
 8000182:	f000 fbd9 	bl	8000938 <Str_Len>
 8000186:	4603      	mov	r3, r0
 8000188:	b2db      	uxtb	r3, r3
 800018a:	9300      	str	r3, [sp, #0]
 800018c:	4b2e      	ldr	r3, [pc, #184]	; (8000248 <main+0xfc>)
 800018e:	2200      	movs	r2, #0
 8000190:	2100      	movs	r1, #0
 8000192:	482b      	ldr	r0, [pc, #172]	; (8000240 <main+0xf4>)
 8000194:	f000 fb63 	bl	800085e <Alcd_PutAt_n>
Alcd_Clear(&lcd1);
 8000198:	4829      	ldr	r0, [pc, #164]	; (8000240 <main+0xf4>)
 800019a:	f000 fb79 	bl	8000890 <Alcd_Clear>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HH=0,MM=0,SS=0;
 800019e:	4b2b      	ldr	r3, [pc, #172]	; (800024c <main+0x100>)
 80001a0:	2200      	movs	r2, #0
 80001a2:	701a      	strb	r2, [r3, #0]
 80001a4:	4b2a      	ldr	r3, [pc, #168]	; (8000250 <main+0x104>)
 80001a6:	2200      	movs	r2, #0
 80001a8:	701a      	strb	r2, [r3, #0]
 80001aa:	4b2a      	ldr	r3, [pc, #168]	; (8000254 <main+0x108>)
 80001ac:	2200      	movs	r2, #0
 80001ae:	701a      	strb	r2, [r3, #0]

		for(HH=0;HH<12;HH++){
 80001b0:	4b26      	ldr	r3, [pc, #152]	; (800024c <main+0x100>)
 80001b2:	2200      	movs	r2, #0
 80001b4:	701a      	strb	r2, [r3, #0]
 80001b6:	e03d      	b.n	8000234 <main+0xe8>

			for(MM=0;MM<60;MM++){
 80001b8:	4b25      	ldr	r3, [pc, #148]	; (8000250 <main+0x104>)
 80001ba:	2200      	movs	r2, #0
 80001bc:	701a      	strb	r2, [r3, #0]
 80001be:	e02f      	b.n	8000220 <main+0xd4>

				for(SS=0;SS<60;SS++){
 80001c0:	4b24      	ldr	r3, [pc, #144]	; (8000254 <main+0x108>)
 80001c2:	2200      	movs	r2, #0
 80001c4:	701a      	strb	r2, [r3, #0]
 80001c6:	e021      	b.n	800020c <main+0xc0>
					uint8_t length =sprintf(str,"%02d:%02d:%02d",HH,MM,SS);
 80001c8:	4b20      	ldr	r3, [pc, #128]	; (800024c <main+0x100>)
 80001ca:	781b      	ldrb	r3, [r3, #0]
 80001cc:	461a      	mov	r2, r3
 80001ce:	4b20      	ldr	r3, [pc, #128]	; (8000250 <main+0x104>)
 80001d0:	781b      	ldrb	r3, [r3, #0]
 80001d2:	4619      	mov	r1, r3
 80001d4:	4b1f      	ldr	r3, [pc, #124]	; (8000254 <main+0x108>)
 80001d6:	781b      	ldrb	r3, [r3, #0]
 80001d8:	9300      	str	r3, [sp, #0]
 80001da:	460b      	mov	r3, r1
 80001dc:	491e      	ldr	r1, [pc, #120]	; (8000258 <main+0x10c>)
 80001de:	481f      	ldr	r0, [pc, #124]	; (800025c <main+0x110>)
 80001e0:	f001 fae0 	bl	80017a4 <siprintf>
 80001e4:	4603      	mov	r3, r0
 80001e6:	71fb      	strb	r3, [r7, #7]
								Alcd_PutAt_n(&lcd1, 0, 0, str, length);
 80001e8:	79fb      	ldrb	r3, [r7, #7]
 80001ea:	9300      	str	r3, [sp, #0]
 80001ec:	4b1b      	ldr	r3, [pc, #108]	; (800025c <main+0x110>)
 80001ee:	2200      	movs	r2, #0
 80001f0:	2100      	movs	r1, #0
 80001f2:	4813      	ldr	r0, [pc, #76]	; (8000240 <main+0xf4>)
 80001f4:	f000 fb33 	bl	800085e <Alcd_PutAt_n>
					HAL_Delay(1000);
 80001f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001fc:	f000 fc14 	bl	8000a28 <HAL_Delay>
				for(SS=0;SS<60;SS++){
 8000200:	4b14      	ldr	r3, [pc, #80]	; (8000254 <main+0x108>)
 8000202:	781b      	ldrb	r3, [r3, #0]
 8000204:	3301      	adds	r3, #1
 8000206:	b2da      	uxtb	r2, r3
 8000208:	4b12      	ldr	r3, [pc, #72]	; (8000254 <main+0x108>)
 800020a:	701a      	strb	r2, [r3, #0]
 800020c:	4b11      	ldr	r3, [pc, #68]	; (8000254 <main+0x108>)
 800020e:	781b      	ldrb	r3, [r3, #0]
 8000210:	2b3b      	cmp	r3, #59	; 0x3b
 8000212:	d9d9      	bls.n	80001c8 <main+0x7c>
			for(MM=0;MM<60;MM++){
 8000214:	4b0e      	ldr	r3, [pc, #56]	; (8000250 <main+0x104>)
 8000216:	781b      	ldrb	r3, [r3, #0]
 8000218:	3301      	adds	r3, #1
 800021a:	b2da      	uxtb	r2, r3
 800021c:	4b0c      	ldr	r3, [pc, #48]	; (8000250 <main+0x104>)
 800021e:	701a      	strb	r2, [r3, #0]
 8000220:	4b0b      	ldr	r3, [pc, #44]	; (8000250 <main+0x104>)
 8000222:	781b      	ldrb	r3, [r3, #0]
 8000224:	2b3b      	cmp	r3, #59	; 0x3b
 8000226:	d9cb      	bls.n	80001c0 <main+0x74>
		for(HH=0;HH<12;HH++){
 8000228:	4b08      	ldr	r3, [pc, #32]	; (800024c <main+0x100>)
 800022a:	781b      	ldrb	r3, [r3, #0]
 800022c:	3301      	adds	r3, #1
 800022e:	b2da      	uxtb	r2, r3
 8000230:	4b06      	ldr	r3, [pc, #24]	; (800024c <main+0x100>)
 8000232:	701a      	strb	r2, [r3, #0]
 8000234:	4b05      	ldr	r3, [pc, #20]	; (800024c <main+0x100>)
 8000236:	781b      	ldrb	r3, [r3, #0]
 8000238:	2b0b      	cmp	r3, #11
 800023a:	d9bd      	bls.n	80001b8 <main+0x6c>
	  HH=0,MM=0,SS=0;
 800023c:	e7af      	b.n	800019e <main+0x52>
 800023e:	bf00      	nop
 8000240:	20000000 	.word	0x20000000
 8000244:	080020b0 	.word	0x080020b0
 8000248:	080020b8 	.word	0x080020b8
 800024c:	200000bc 	.word	0x200000bc
 8000250:	200000bd 	.word	0x200000bd
 8000254:	200000be 	.word	0x200000be
 8000258:	080020c0 	.word	0x080020c0
 800025c:	200000ac 	.word	0x200000ac

08000260 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	b090      	sub	sp, #64	; 0x40
 8000264:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000266:	f107 0318 	add.w	r3, r7, #24
 800026a:	2228      	movs	r2, #40	; 0x28
 800026c:	2100      	movs	r1, #0
 800026e:	4618      	mov	r0, r3
 8000270:	f001 fa90 	bl	8001794 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000274:	1d3b      	adds	r3, r7, #4
 8000276:	2200      	movs	r2, #0
 8000278:	601a      	str	r2, [r3, #0]
 800027a:	605a      	str	r2, [r3, #4]
 800027c:	609a      	str	r2, [r3, #8]
 800027e:	60da      	str	r2, [r3, #12]
 8000280:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000282:	2301      	movs	r3, #1
 8000284:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000286:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800028a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800028c:	2300      	movs	r3, #0
 800028e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000290:	2301      	movs	r3, #1
 8000292:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000294:	2302      	movs	r3, #2
 8000296:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000298:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800029c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800029e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80002a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002a4:	f107 0318 	add.w	r3, r7, #24
 80002a8:	4618      	mov	r0, r3
 80002aa:	f000 fe61 	bl	8000f70 <HAL_RCC_OscConfig>
 80002ae:	4603      	mov	r3, r0
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d001      	beq.n	80002b8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002b4:	f000 f83c 	bl	8000330 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002b8:	230f      	movs	r3, #15
 80002ba:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002bc:	2302      	movs	r3, #2
 80002be:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002c0:	2300      	movs	r3, #0
 80002c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ca:	2300      	movs	r3, #0
 80002cc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002ce:	1d3b      	adds	r3, r7, #4
 80002d0:	2102      	movs	r1, #2
 80002d2:	4618      	mov	r0, r3
 80002d4:	f001 f8ce 	bl	8001474 <HAL_RCC_ClockConfig>
 80002d8:	4603      	mov	r3, r0
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d001      	beq.n	80002e2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002de:	f000 f827 	bl	8000330 <Error_Handler>
  }
}
 80002e2:	bf00      	nop
 80002e4:	3740      	adds	r7, #64	; 0x40
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bd80      	pop	{r7, pc}
	...

080002ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002ec:	b480      	push	{r7}
 80002ee:	b083      	sub	sp, #12
 80002f0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002f2:	4b0e      	ldr	r3, [pc, #56]	; (800032c <MX_GPIO_Init+0x40>)
 80002f4:	699b      	ldr	r3, [r3, #24]
 80002f6:	4a0d      	ldr	r2, [pc, #52]	; (800032c <MX_GPIO_Init+0x40>)
 80002f8:	f043 0320 	orr.w	r3, r3, #32
 80002fc:	6193      	str	r3, [r2, #24]
 80002fe:	4b0b      	ldr	r3, [pc, #44]	; (800032c <MX_GPIO_Init+0x40>)
 8000300:	699b      	ldr	r3, [r3, #24]
 8000302:	f003 0320 	and.w	r3, r3, #32
 8000306:	607b      	str	r3, [r7, #4]
 8000308:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800030a:	4b08      	ldr	r3, [pc, #32]	; (800032c <MX_GPIO_Init+0x40>)
 800030c:	699b      	ldr	r3, [r3, #24]
 800030e:	4a07      	ldr	r2, [pc, #28]	; (800032c <MX_GPIO_Init+0x40>)
 8000310:	f043 0304 	orr.w	r3, r3, #4
 8000314:	6193      	str	r3, [r2, #24]
 8000316:	4b05      	ldr	r3, [pc, #20]	; (800032c <MX_GPIO_Init+0x40>)
 8000318:	699b      	ldr	r3, [r3, #24]
 800031a:	f003 0304 	and.w	r3, r3, #4
 800031e:	603b      	str	r3, [r7, #0]
 8000320:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000322:	bf00      	nop
 8000324:	370c      	adds	r7, #12
 8000326:	46bd      	mov	sp, r7
 8000328:	bc80      	pop	{r7}
 800032a:	4770      	bx	lr
 800032c:	40021000 	.word	0x40021000

08000330 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000334:	b672      	cpsid	i
}
 8000336:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000338:	e7fe      	b.n	8000338 <Error_Handler+0x8>
	...

0800033c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800033c:	b480      	push	{r7}
 800033e:	b085      	sub	sp, #20
 8000340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000342:	4b15      	ldr	r3, [pc, #84]	; (8000398 <HAL_MspInit+0x5c>)
 8000344:	699b      	ldr	r3, [r3, #24]
 8000346:	4a14      	ldr	r2, [pc, #80]	; (8000398 <HAL_MspInit+0x5c>)
 8000348:	f043 0301 	orr.w	r3, r3, #1
 800034c:	6193      	str	r3, [r2, #24]
 800034e:	4b12      	ldr	r3, [pc, #72]	; (8000398 <HAL_MspInit+0x5c>)
 8000350:	699b      	ldr	r3, [r3, #24]
 8000352:	f003 0301 	and.w	r3, r3, #1
 8000356:	60bb      	str	r3, [r7, #8]
 8000358:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800035a:	4b0f      	ldr	r3, [pc, #60]	; (8000398 <HAL_MspInit+0x5c>)
 800035c:	69db      	ldr	r3, [r3, #28]
 800035e:	4a0e      	ldr	r2, [pc, #56]	; (8000398 <HAL_MspInit+0x5c>)
 8000360:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000364:	61d3      	str	r3, [r2, #28]
 8000366:	4b0c      	ldr	r3, [pc, #48]	; (8000398 <HAL_MspInit+0x5c>)
 8000368:	69db      	ldr	r3, [r3, #28]
 800036a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800036e:	607b      	str	r3, [r7, #4]
 8000370:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000372:	4b0a      	ldr	r3, [pc, #40]	; (800039c <HAL_MspInit+0x60>)
 8000374:	685b      	ldr	r3, [r3, #4]
 8000376:	60fb      	str	r3, [r7, #12]
 8000378:	68fb      	ldr	r3, [r7, #12]
 800037a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800037e:	60fb      	str	r3, [r7, #12]
 8000380:	68fb      	ldr	r3, [r7, #12]
 8000382:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000386:	60fb      	str	r3, [r7, #12]
 8000388:	4a04      	ldr	r2, [pc, #16]	; (800039c <HAL_MspInit+0x60>)
 800038a:	68fb      	ldr	r3, [r7, #12]
 800038c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800038e:	bf00      	nop
 8000390:	3714      	adds	r7, #20
 8000392:	46bd      	mov	sp, r7
 8000394:	bc80      	pop	{r7}
 8000396:	4770      	bx	lr
 8000398:	40021000 	.word	0x40021000
 800039c:	40010000 	.word	0x40010000

080003a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003a0:	b480      	push	{r7}
 80003a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80003a4:	e7fe      	b.n	80003a4 <NMI_Handler+0x4>

080003a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003a6:	b480      	push	{r7}
 80003a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003aa:	e7fe      	b.n	80003aa <HardFault_Handler+0x4>

080003ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003ac:	b480      	push	{r7}
 80003ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003b0:	e7fe      	b.n	80003b0 <MemManage_Handler+0x4>

080003b2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003b2:	b480      	push	{r7}
 80003b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003b6:	e7fe      	b.n	80003b6 <BusFault_Handler+0x4>

080003b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003b8:	b480      	push	{r7}
 80003ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003bc:	e7fe      	b.n	80003bc <UsageFault_Handler+0x4>

080003be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003be:	b480      	push	{r7}
 80003c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003c2:	bf00      	nop
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bc80      	pop	{r7}
 80003c8:	4770      	bx	lr

080003ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003ca:	b480      	push	{r7}
 80003cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003ce:	bf00      	nop
 80003d0:	46bd      	mov	sp, r7
 80003d2:	bc80      	pop	{r7}
 80003d4:	4770      	bx	lr

080003d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003d6:	b480      	push	{r7}
 80003d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003da:	bf00      	nop
 80003dc:	46bd      	mov	sp, r7
 80003de:	bc80      	pop	{r7}
 80003e0:	4770      	bx	lr

080003e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003e2:	b580      	push	{r7, lr}
 80003e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003e6:	f000 fb03 	bl	80009f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003ea:	bf00      	nop
 80003ec:	bd80      	pop	{r7, pc}
	...

080003f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b086      	sub	sp, #24
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80003f8:	4a14      	ldr	r2, [pc, #80]	; (800044c <_sbrk+0x5c>)
 80003fa:	4b15      	ldr	r3, [pc, #84]	; (8000450 <_sbrk+0x60>)
 80003fc:	1ad3      	subs	r3, r2, r3
 80003fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000400:	697b      	ldr	r3, [r7, #20]
 8000402:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000404:	4b13      	ldr	r3, [pc, #76]	; (8000454 <_sbrk+0x64>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	2b00      	cmp	r3, #0
 800040a:	d102      	bne.n	8000412 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800040c:	4b11      	ldr	r3, [pc, #68]	; (8000454 <_sbrk+0x64>)
 800040e:	4a12      	ldr	r2, [pc, #72]	; (8000458 <_sbrk+0x68>)
 8000410:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000412:	4b10      	ldr	r3, [pc, #64]	; (8000454 <_sbrk+0x64>)
 8000414:	681a      	ldr	r2, [r3, #0]
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	4413      	add	r3, r2
 800041a:	693a      	ldr	r2, [r7, #16]
 800041c:	429a      	cmp	r2, r3
 800041e:	d207      	bcs.n	8000430 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000420:	f001 f98e 	bl	8001740 <__errno>
 8000424:	4603      	mov	r3, r0
 8000426:	220c      	movs	r2, #12
 8000428:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800042a:	f04f 33ff 	mov.w	r3, #4294967295
 800042e:	e009      	b.n	8000444 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000430:	4b08      	ldr	r3, [pc, #32]	; (8000454 <_sbrk+0x64>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000436:	4b07      	ldr	r3, [pc, #28]	; (8000454 <_sbrk+0x64>)
 8000438:	681a      	ldr	r2, [r3, #0]
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	4413      	add	r3, r2
 800043e:	4a05      	ldr	r2, [pc, #20]	; (8000454 <_sbrk+0x64>)
 8000440:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000442:	68fb      	ldr	r3, [r7, #12]
}
 8000444:	4618      	mov	r0, r3
 8000446:	3718      	adds	r7, #24
 8000448:	46bd      	mov	sp, r7
 800044a:	bd80      	pop	{r7, pc}
 800044c:	20005000 	.word	0x20005000
 8000450:	00000400 	.word	0x00000400
 8000454:	200000c0 	.word	0x200000c0
 8000458:	200000d8 	.word	0x200000d8

0800045c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000460:	bf00      	nop
 8000462:	46bd      	mov	sp, r7
 8000464:	bc80      	pop	{r7}
 8000466:	4770      	bx	lr

08000468 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000468:	f7ff fff8 	bl	800045c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800046c:	480b      	ldr	r0, [pc, #44]	; (800049c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800046e:	490c      	ldr	r1, [pc, #48]	; (80004a0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000470:	4a0c      	ldr	r2, [pc, #48]	; (80004a4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000472:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000474:	e002      	b.n	800047c <LoopCopyDataInit>

08000476 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000476:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000478:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800047a:	3304      	adds	r3, #4

0800047c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800047c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800047e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000480:	d3f9      	bcc.n	8000476 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000482:	4a09      	ldr	r2, [pc, #36]	; (80004a8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000484:	4c09      	ldr	r4, [pc, #36]	; (80004ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000486:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000488:	e001      	b.n	800048e <LoopFillZerobss>

0800048a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800048a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800048c:	3204      	adds	r2, #4

0800048e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800048e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000490:	d3fb      	bcc.n	800048a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000492:	f001 f95b 	bl	800174c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000496:	f7ff fe59 	bl	800014c <main>
  bx lr
 800049a:	4770      	bx	lr
  ldr r0, =_sdata
 800049c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004a0:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 80004a4:	08002130 	.word	0x08002130
  ldr r2, =_sbss
 80004a8:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 80004ac:	200000d8 	.word	0x200000d8

080004b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004b0:	e7fe      	b.n	80004b0 <ADC1_2_IRQHandler>
	...

080004b4 <DWT_Delay_Init>:
 * @brief  Initializes DWT_Clock_Cycle_Count for DWT_Delay_us function
 * @return Error DWT counter
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
 80004b4:	b480      	push	{r7}
 80004b6:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80004b8:	4b14      	ldr	r3, [pc, #80]	; (800050c <DWT_Delay_Init+0x58>)
 80004ba:	68db      	ldr	r3, [r3, #12]
 80004bc:	4a13      	ldr	r2, [pc, #76]	; (800050c <DWT_Delay_Init+0x58>)
 80004be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80004c2:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80004c4:	4b11      	ldr	r3, [pc, #68]	; (800050c <DWT_Delay_Init+0x58>)
 80004c6:	68db      	ldr	r3, [r3, #12]
 80004c8:	4a10      	ldr	r2, [pc, #64]	; (800050c <DWT_Delay_Init+0x58>)
 80004ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80004ce:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80004d0:	4b0f      	ldr	r3, [pc, #60]	; (8000510 <DWT_Delay_Init+0x5c>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	4a0e      	ldr	r2, [pc, #56]	; (8000510 <DWT_Delay_Init+0x5c>)
 80004d6:	f023 0301 	bic.w	r3, r3, #1
 80004da:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80004dc:	4b0c      	ldr	r3, [pc, #48]	; (8000510 <DWT_Delay_Init+0x5c>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a0b      	ldr	r2, [pc, #44]	; (8000510 <DWT_Delay_Init+0x5c>)
 80004e2:	f043 0301 	orr.w	r3, r3, #1
 80004e6:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 80004e8:	4b09      	ldr	r3, [pc, #36]	; (8000510 <DWT_Delay_Init+0x5c>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 80004ee:	bf00      	nop
     __ASM volatile ("NOP");
 80004f0:	bf00      	nop
  __ASM volatile ("NOP");
 80004f2:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 80004f4:	4b06      	ldr	r3, [pc, #24]	; (8000510 <DWT_Delay_Init+0x5c>)
 80004f6:	685b      	ldr	r3, [r3, #4]
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d001      	beq.n	8000500 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 80004fc:	2300      	movs	r3, #0
 80004fe:	e000      	b.n	8000502 <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8000500:	2301      	movs	r3, #1
  }
}
 8000502:	4618      	mov	r0, r3
 8000504:	46bd      	mov	sp, r7
 8000506:	bc80      	pop	{r7}
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	e000edf0 	.word	0xe000edf0
 8000510:	e0001000 	.word	0xe0001000

08000514 <DWT_Delay_us>:

/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds) {
 8000514:	b580      	push	{r7, lr}
 8000516:	b084      	sub	sp, #16
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
	uint32_t clk_cycle_start = DWT->CYCCNT;
 800051c:	4b0d      	ldr	r3, [pc, #52]	; (8000554 <DWT_Delay_us+0x40>)
 800051e:	685b      	ldr	r3, [r3, #4]
 8000520:	60fb      	str	r3, [r7, #12]

	/* Go to number of cycles for system */
	microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8000522:	f001 f8e5 	bl	80016f0 <HAL_RCC_GetHCLKFreq>
 8000526:	4603      	mov	r3, r0
 8000528:	4a0b      	ldr	r2, [pc, #44]	; (8000558 <DWT_Delay_us+0x44>)
 800052a:	fba2 2303 	umull	r2, r3, r2, r3
 800052e:	0c9b      	lsrs	r3, r3, #18
 8000530:	687a      	ldr	r2, [r7, #4]
 8000532:	fb02 f303 	mul.w	r3, r2, r3
 8000536:	607b      	str	r3, [r7, #4]

	/* Delay till end */
	while ((DWT->CYCCNT - clk_cycle_start) < microseconds)
 8000538:	bf00      	nop
 800053a:	4b06      	ldr	r3, [pc, #24]	; (8000554 <DWT_Delay_us+0x40>)
 800053c:	685a      	ldr	r2, [r3, #4]
 800053e:	68fb      	ldr	r3, [r7, #12]
 8000540:	1ad2      	subs	r2, r2, r3
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	429a      	cmp	r2, r3
 8000546:	d3f8      	bcc.n	800053a <DWT_Delay_us+0x26>
		;
}
 8000548:	bf00      	nop
 800054a:	bf00      	nop
 800054c:	3710      	adds	r7, #16
 800054e:	46bd      	mov	sp, r7
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	e0001000 	.word	0xe0001000
 8000558:	431bde83 	.word	0x431bde83

0800055c <usDelay>:
    usDelay(100); \
  } while (0) //BA3D EL MACRO MAFISH SMICOULMN

/* Hardware interface functions */
static void usDelay(uint16_t delay_us)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b082      	sub	sp, #8
 8000560:	af00      	add	r7, sp, #0
 8000562:	4603      	mov	r3, r0
 8000564:	80fb      	strh	r3, [r7, #6]
	DWT_Delay_us(delay_us);
 8000566:	88fb      	ldrh	r3, [r7, #6]
 8000568:	4618      	mov	r0, r3
 800056a:	f7ff ffd3 	bl	8000514 <DWT_Delay_us>
}
 800056e:	bf00      	nop
 8000570:	3708      	adds	r7, #8
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}

08000576 <Write_HalfByte>:
/// the top 4 bits are ignored
/// transfers the status of the 4-bit data to the hardware GPIO pins
static void Write_HalfByte(Alcd_t *lcd, uint8_t HalfByte) //function tekteb bs fel 4 bits 3ashan anan fel 4bit mode
{
 8000576:	b480      	push	{r7}
 8000578:	b083      	sub	sp, #12
 800057a:	af00      	add	r7, sp, #0
 800057c:	6078      	str	r0, [r7, #4]
 800057e:	460b      	mov	r3, r1
 8000580:	70fb      	strb	r3, [r7, #3]
	lcd->Data_GPIO->ODR &= ~(0xf << lcd->Data_GPIO_Start_Pin);//write
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	685b      	ldr	r3, [r3, #4]
 8000586:	68da      	ldr	r2, [r3, #12]
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	7a1b      	ldrb	r3, [r3, #8]
 800058c:	4619      	mov	r1, r3
 800058e:	230f      	movs	r3, #15
 8000590:	408b      	lsls	r3, r1
 8000592:	43db      	mvns	r3, r3
 8000594:	4619      	mov	r1, r3
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	685b      	ldr	r3, [r3, #4]
 800059a:	400a      	ands	r2, r1
 800059c:	60da      	str	r2, [r3, #12]
	lcd->Data_GPIO->ODR |= HalfByte << lcd->Data_GPIO_Start_Pin;
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	685b      	ldr	r3, [r3, #4]
 80005a2:	68da      	ldr	r2, [r3, #12]
 80005a4:	78fb      	ldrb	r3, [r7, #3]
 80005a6:	6879      	ldr	r1, [r7, #4]
 80005a8:	7a09      	ldrb	r1, [r1, #8]
 80005aa:	408b      	lsls	r3, r1
 80005ac:	4619      	mov	r1, r3
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	685b      	ldr	r3, [r3, #4]
 80005b2:	430a      	orrs	r2, r1
 80005b4:	60da      	str	r2, [r3, #12]
}
 80005b6:	bf00      	nop
 80005b8:	370c      	adds	r7, #12
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bc80      	pop	{r7}
 80005be:	4770      	bx	lr

080005c0 <RS_SET>:
/// @brief 1 for set and 0 for reset
static void RS_SET(Alcd_t *lcd, uint8_t R_S_Stat)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
 80005c8:	460b      	mov	r3, r1
 80005ca:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->RS_GPIO, lcd->RS_GPIO_Pin, R_S_Stat);
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	6958      	ldr	r0, [r3, #20]
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	8b1b      	ldrh	r3, [r3, #24]
 80005d4:	78fa      	ldrb	r2, [r7, #3]
 80005d6:	4619      	mov	r1, r3
 80005d8:	f000 fcb2 	bl	8000f40 <HAL_GPIO_WritePin>
}
 80005dc:	bf00      	nop
 80005de:	3708      	adds	r7, #8
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}

080005e4 <EN_SET>:
/// @brief 1 for set and 0 for reset
static void EN_SET(Alcd_t *lcd, uint8_t EN_Stat)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
 80005ec:	460b      	mov	r3, r1
 80005ee:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->EN_GPIO, lcd->EN_GPIO_Pin, EN_Stat);
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	68d8      	ldr	r0, [r3, #12]
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	8a1b      	ldrh	r3, [r3, #16]
 80005f8:	78fa      	ldrb	r2, [r7, #3]
 80005fa:	4619      	mov	r1, r3
 80005fc:	f000 fca0 	bl	8000f40 <HAL_GPIO_WritePin>
}
 8000600:	bf00      	nop
 8000602:	3708      	adds	r7, #8
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}

08000608 <Alcd_Init_GPIO>:

static void Alcd_Init_GPIO(Alcd_t *lcd)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b086      	sub	sp, #24
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef G =
 8000610:	f107 0308 	add.w	r3, r7, #8
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	609a      	str	r2, [r3, #8]
 800061c:	60da      	str	r2, [r3, #12]
	{ .Mode = GPIO_MODE_OUTPUT_PP, .Pin = lcd->RS_GPIO_Pin, .Speed = GPIO_SPEED_FREQ_LOW };
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	8b1b      	ldrh	r3, [r3, #24]
	GPIO_InitTypeDef G =
 8000622:	60bb      	str	r3, [r7, #8]
 8000624:	2301      	movs	r3, #1
 8000626:	60fb      	str	r3, [r7, #12]
 8000628:	2302      	movs	r3, #2
 800062a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(lcd->RS_GPIO, &G);
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	695b      	ldr	r3, [r3, #20]
 8000630:	f107 0208 	add.w	r2, r7, #8
 8000634:	4611      	mov	r1, r2
 8000636:	4618      	mov	r0, r3
 8000638:	f000 fafe 	bl	8000c38 <HAL_GPIO_Init>
	G.Pin = lcd->EN_GPIO_Pin;
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	8a1b      	ldrh	r3, [r3, #16]
 8000640:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(lcd->EN_GPIO, &G);
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	68db      	ldr	r3, [r3, #12]
 8000646:	f107 0208 	add.w	r2, r7, #8
 800064a:	4611      	mov	r1, r2
 800064c:	4618      	mov	r0, r3
 800064e:	f000 faf3 	bl	8000c38 <HAL_GPIO_Init>

	G.Pin = 0xf << lcd->Data_GPIO_Start_Pin;//da partial write 3ashan a7ded el bits beta3et el pins el wasla
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	7a1b      	ldrb	r3, [r3, #8]
 8000656:	461a      	mov	r2, r3
 8000658:	230f      	movs	r3, #15
 800065a:	4093      	lsls	r3, r2
 800065c:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(lcd->Data_GPIO, &G);
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	685b      	ldr	r3, [r3, #4]
 8000662:	f107 0208 	add.w	r2, r7, #8
 8000666:	4611      	mov	r1, r2
 8000668:	4618      	mov	r0, r3
 800066a:	f000 fae5 	bl	8000c38 <HAL_GPIO_Init>
}
 800066e:	bf00      	nop
 8000670:	3718      	adds	r7, #24
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}

08000676 <Alcd_SendByte>:

/* User Functions  */
void Alcd_Display(Alcd_t *lcd, uint8_t ON_OFF);

static inline void Alcd_SendByte(Alcd_t *lcd, uint8_t CMD_Data, uint8_t value)
{
 8000676:	b580      	push	{r7, lr}
 8000678:	b082      	sub	sp, #8
 800067a:	af00      	add	r7, sp, #0
 800067c:	6078      	str	r0, [r7, #4]
 800067e:	460b      	mov	r3, r1
 8000680:	70fb      	strb	r3, [r7, #3]
 8000682:	4613      	mov	r3, r2
 8000684:	70bb      	strb	r3, [r7, #2]
	RS_SET(lcd, CMD_Data);
 8000686:	78fb      	ldrb	r3, [r7, #3]
 8000688:	4619      	mov	r1, r3
 800068a:	6878      	ldr	r0, [r7, #4]
 800068c:	f7ff ff98 	bl	80005c0 <RS_SET>
	// send the higher 4 bits
	Write_HalfByte(lcd, value >> 4);
 8000690:	78bb      	ldrb	r3, [r7, #2]
 8000692:	091b      	lsrs	r3, r3, #4
 8000694:	b2db      	uxtb	r3, r3
 8000696:	4619      	mov	r1, r3
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	f7ff ff6c 	bl	8000576 <Write_HalfByte>
	// pulse the enable pin
	PulseEn
 800069e:	2101      	movs	r1, #1
 80006a0:	6878      	ldr	r0, [r7, #4]
 80006a2:	f7ff ff9f 	bl	80005e4 <EN_SET>
 80006a6:	200a      	movs	r0, #10
 80006a8:	f7ff ff58 	bl	800055c <usDelay>
 80006ac:	2100      	movs	r1, #0
 80006ae:	6878      	ldr	r0, [r7, #4]
 80006b0:	f7ff ff98 	bl	80005e4 <EN_SET>
 80006b4:	2064      	movs	r0, #100	; 0x64
 80006b6:	f7ff ff51 	bl	800055c <usDelay>
	;
	Write_HalfByte(lcd, value);
 80006ba:	78bb      	ldrb	r3, [r7, #2]
 80006bc:	4619      	mov	r1, r3
 80006be:	6878      	ldr	r0, [r7, #4]
 80006c0:	f7ff ff59 	bl	8000576 <Write_HalfByte>
	PulseEn
 80006c4:	2101      	movs	r1, #1
 80006c6:	6878      	ldr	r0, [r7, #4]
 80006c8:	f7ff ff8c 	bl	80005e4 <EN_SET>
 80006cc:	200a      	movs	r0, #10
 80006ce:	f7ff ff45 	bl	800055c <usDelay>
 80006d2:	2100      	movs	r1, #0
 80006d4:	6878      	ldr	r0, [r7, #4]
 80006d6:	f7ff ff85 	bl	80005e4 <EN_SET>
 80006da:	2064      	movs	r0, #100	; 0x64
 80006dc:	f7ff ff3e 	bl	800055c <usDelay>
	;
}
 80006e0:	bf00      	nop
 80006e2:	3708      	adds	r7, #8
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}

080006e8 <Alcd_Init>:

void Alcd_Init(Alcd_t *lcd, uint8_t Lines, uint8_t Chars)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b084      	sub	sp, #16
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	460b      	mov	r3, r1
 80006f2:	70fb      	strb	r3, [r7, #3]
 80006f4:	4613      	mov	r3, r2
 80006f6:	70bb      	strb	r3, [r7, #2]
	//INitialize the delay function using the ARM core cycle counter
	DWT_Delay_Init();
 80006f8:	f7ff fedc 	bl	80004b4 <DWT_Delay_Init>
	Alcd_Init_GPIO(lcd);
 80006fc:	6878      	ldr	r0, [r7, #4]
 80006fe:	f7ff ff83 	bl	8000608 <Alcd_Init_GPIO>
	uint8_t x;

	lcd->RowOffsets[0] = 0;
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	2200      	movs	r2, #0
 8000706:	769a      	strb	r2, [r3, #26]
	lcd->RowOffsets[1] = 0x40;
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	2240      	movs	r2, #64	; 0x40
 800070c:	76da      	strb	r2, [r3, #27]
	lcd->RowOffsets[2] = 0 + Chars;
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	78ba      	ldrb	r2, [r7, #2]
 8000712:	771a      	strb	r2, [r3, #28]
	lcd->RowOffsets[3] = 0x40 + Chars;
 8000714:	78bb      	ldrb	r3, [r7, #2]
 8000716:	3340      	adds	r3, #64	; 0x40
 8000718:	b2da      	uxtb	r2, r3
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	775a      	strb	r2, [r3, #29]

	RS_SET(lcd, 0);//hena bedayt 4 bit mode intialization
 800071e:	2100      	movs	r1, #0
 8000720:	6878      	ldr	r0, [r7, #4]
 8000722:	f7ff ff4d 	bl	80005c0 <RS_SET>
	EN_SET(lcd, 0);
 8000726:	2100      	movs	r1, #0
 8000728:	6878      	ldr	r0, [r7, #4]
 800072a:	f7ff ff5b 	bl	80005e4 <EN_SET>
	usDelay(50000);//3AMELHA BE ZEYADA 3ASHAN ADman nafsy
 800072e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000732:	f7ff ff13 	bl	800055c <usDelay>

	// init display in 4-bit mode
	for (x = 0; x < 2; x++)
 8000736:	2300      	movs	r3, #0
 8000738:	73fb      	strb	r3, [r7, #15]
 800073a:	e018      	b.n	800076e <Alcd_Init+0x86>
	{
		Write_HalfByte(lcd, 0x03);
 800073c:	2103      	movs	r1, #3
 800073e:	6878      	ldr	r0, [r7, #4]
 8000740:	f7ff ff19 	bl	8000576 <Write_HalfByte>
		PulseEn
 8000744:	2101      	movs	r1, #1
 8000746:	6878      	ldr	r0, [r7, #4]
 8000748:	f7ff ff4c 	bl	80005e4 <EN_SET>
 800074c:	200a      	movs	r0, #10
 800074e:	f7ff ff05 	bl	800055c <usDelay>
 8000752:	2100      	movs	r1, #0
 8000754:	6878      	ldr	r0, [r7, #4]
 8000756:	f7ff ff45 	bl	80005e4 <EN_SET>
 800075a:	2064      	movs	r0, #100	; 0x64
 800075c:	f7ff fefe 	bl	800055c <usDelay>
		;
		usDelay(4500);
 8000760:	f241 1094 	movw	r0, #4500	; 0x1194
 8000764:	f7ff fefa 	bl	800055c <usDelay>
	for (x = 0; x < 2; x++)
 8000768:	7bfb      	ldrb	r3, [r7, #15]
 800076a:	3301      	adds	r3, #1
 800076c:	73fb      	strb	r3, [r7, #15]
 800076e:	7bfb      	ldrb	r3, [r7, #15]
 8000770:	2b01      	cmp	r3, #1
 8000772:	d9e3      	bls.n	800073c <Alcd_Init+0x54>
	}
	Write_HalfByte(lcd, 0x03);
 8000774:	2103      	movs	r1, #3
 8000776:	6878      	ldr	r0, [r7, #4]
 8000778:	f7ff fefd 	bl	8000576 <Write_HalfByte>
	PulseEn
 800077c:	2101      	movs	r1, #1
 800077e:	6878      	ldr	r0, [r7, #4]
 8000780:	f7ff ff30 	bl	80005e4 <EN_SET>
 8000784:	200a      	movs	r0, #10
 8000786:	f7ff fee9 	bl	800055c <usDelay>
 800078a:	2100      	movs	r1, #0
 800078c:	6878      	ldr	r0, [r7, #4]
 800078e:	f7ff ff29 	bl	80005e4 <EN_SET>
 8000792:	2064      	movs	r0, #100	; 0x64
 8000794:	f7ff fee2 	bl	800055c <usDelay>
	;
	usDelay(150);
 8000798:	2096      	movs	r0, #150	; 0x96
 800079a:	f7ff fedf 	bl	800055c <usDelay>
	Write_HalfByte(lcd, 0x02);//kda ana ba2olhA ANA HASHTAGHAL 4 BIT MODE
 800079e:	2102      	movs	r1, #2
 80007a0:	6878      	ldr	r0, [r7, #4]
 80007a2:	f7ff fee8 	bl	8000576 <Write_HalfByte>
	PulseEn
 80007a6:	2101      	movs	r1, #1
 80007a8:	6878      	ldr	r0, [r7, #4]
 80007aa:	f7ff ff1b 	bl	80005e4 <EN_SET>
 80007ae:	200a      	movs	r0, #10
 80007b0:	f7ff fed4 	bl	800055c <usDelay>
 80007b4:	2100      	movs	r1, #0
 80007b6:	6878      	ldr	r0, [r7, #4]
 80007b8:	f7ff ff14 	bl	80005e4 <EN_SET>
 80007bc:	2064      	movs	r0, #100	; 0x64
 80007be:	f7ff fecd 	bl	800055c <usDelay>
	;

	// finally, set # lines, font size, etc.
	SendByte(0, LCD_FUNCTIONSET | LCD_2LINE | LCD_5x8DOTS); //E2RA EL DATA SHEET
 80007c2:	2228      	movs	r2, #40	; 0x28
 80007c4:	2100      	movs	r1, #0
 80007c6:	6878      	ldr	r0, [r7, #4]
 80007c8:	f7ff ff55 	bl	8000676 <Alcd_SendByte>

	// turn the display on with no cursor or blinking default
	// lcd->_displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;

	// turn on the display
	Alcd_Display_Control(lcd, 1, 0, 0);
 80007cc:	2300      	movs	r3, #0
 80007ce:	2200      	movs	r2, #0
 80007d0:	2101      	movs	r1, #1
 80007d2:	6878      	ldr	r0, [r7, #4]
 80007d4:	f000 f86d 	bl	80008b2 <Alcd_Display_Control>
	Alcd_Clear(lcd);//TAGANOBAN LE AY NOISE
 80007d8:	6878      	ldr	r0, [r7, #4]
 80007da:	f000 f859 	bl	8000890 <Alcd_Clear>
}
 80007de:	bf00      	nop
 80007e0:	3710      	adds	r7, #16
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}

080007e6 <Alcd_CursorAt>:

void Alcd_CursorAt(Alcd_t *lcd, uint8_t Row, uint8_t Col)
{
 80007e6:	b580      	push	{r7, lr}
 80007e8:	b082      	sub	sp, #8
 80007ea:	af00      	add	r7, sp, #0
 80007ec:	6078      	str	r0, [r7, #4]
 80007ee:	460b      	mov	r3, r1
 80007f0:	70fb      	strb	r3, [r7, #3]
 80007f2:	4613      	mov	r3, r2
 80007f4:	70bb      	strb	r3, [r7, #2]
	SendByte(0, LCD_SETDDRAMADDR | (Col + lcd->RowOffsets[Row]));
 80007f6:	78fb      	ldrb	r3, [r7, #3]
 80007f8:	687a      	ldr	r2, [r7, #4]
 80007fa:	4413      	add	r3, r2
 80007fc:	7e9a      	ldrb	r2, [r3, #26]
 80007fe:	78bb      	ldrb	r3, [r7, #2]
 8000800:	4413      	add	r3, r2
 8000802:	b2db      	uxtb	r3, r3
 8000804:	b25b      	sxtb	r3, r3
 8000806:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800080a:	b25b      	sxtb	r3, r3
 800080c:	b2db      	uxtb	r3, r3
 800080e:	461a      	mov	r2, r3
 8000810:	2100      	movs	r1, #0
 8000812:	6878      	ldr	r0, [r7, #4]
 8000814:	f7ff ff2f 	bl	8000676 <Alcd_SendByte>
}
 8000818:	bf00      	nop
 800081a:	3708      	adds	r7, #8
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}

08000820 <Alcd_Put_n>:

void Alcd_Put_n(Alcd_t *lcd, char *text, uint8_t len)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b086      	sub	sp, #24
 8000824:	af00      	add	r7, sp, #0
 8000826:	60f8      	str	r0, [r7, #12]
 8000828:	60b9      	str	r1, [r7, #8]
 800082a:	4613      	mov	r3, r2
 800082c:	71fb      	strb	r3, [r7, #7]
	for (uint8_t x = 0; x < len; x++)
 800082e:	2300      	movs	r3, #0
 8000830:	75fb      	strb	r3, [r7, #23]
 8000832:	e00b      	b.n	800084c <Alcd_Put_n+0x2c>
	{
		SendByte(1, *(text++));
 8000834:	68bb      	ldr	r3, [r7, #8]
 8000836:	1c5a      	adds	r2, r3, #1
 8000838:	60ba      	str	r2, [r7, #8]
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	461a      	mov	r2, r3
 800083e:	2101      	movs	r1, #1
 8000840:	68f8      	ldr	r0, [r7, #12]
 8000842:	f7ff ff18 	bl	8000676 <Alcd_SendByte>
	for (uint8_t x = 0; x < len; x++)
 8000846:	7dfb      	ldrb	r3, [r7, #23]
 8000848:	3301      	adds	r3, #1
 800084a:	75fb      	strb	r3, [r7, #23]
 800084c:	7dfa      	ldrb	r2, [r7, #23]
 800084e:	79fb      	ldrb	r3, [r7, #7]
 8000850:	429a      	cmp	r2, r3
 8000852:	d3ef      	bcc.n	8000834 <Alcd_Put_n+0x14>
	}
}
 8000854:	bf00      	nop
 8000856:	bf00      	nop
 8000858:	3718      	adds	r7, #24
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}

0800085e <Alcd_PutAt_n>:

void Alcd_PutAt_n(Alcd_t *lcd, uint8_t Row, uint8_t Col, char *text, uint8_t len)
{
 800085e:	b580      	push	{r7, lr}
 8000860:	b084      	sub	sp, #16
 8000862:	af00      	add	r7, sp, #0
 8000864:	60f8      	str	r0, [r7, #12]
 8000866:	607b      	str	r3, [r7, #4]
 8000868:	460b      	mov	r3, r1
 800086a:	72fb      	strb	r3, [r7, #11]
 800086c:	4613      	mov	r3, r2
 800086e:	72bb      	strb	r3, [r7, #10]
	Alcd_CursorAt(lcd, Row, Col);
 8000870:	7aba      	ldrb	r2, [r7, #10]
 8000872:	7afb      	ldrb	r3, [r7, #11]
 8000874:	4619      	mov	r1, r3
 8000876:	68f8      	ldr	r0, [r7, #12]
 8000878:	f7ff ffb5 	bl	80007e6 <Alcd_CursorAt>
	Alcd_Put_n(lcd, text, len);
 800087c:	7e3b      	ldrb	r3, [r7, #24]
 800087e:	461a      	mov	r2, r3
 8000880:	6879      	ldr	r1, [r7, #4]
 8000882:	68f8      	ldr	r0, [r7, #12]
 8000884:	f7ff ffcc 	bl	8000820 <Alcd_Put_n>
}
 8000888:	bf00      	nop
 800088a:	3710      	adds	r7, #16
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}

08000890 <Alcd_Clear>:
	SendByte(0, LCD_RETURNHOME);
	usDelay(2000);
}

void Alcd_Clear(Alcd_t *lcd)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
	SendByte(0, LCD_CLEARDISPLAY);
 8000898:	2201      	movs	r2, #1
 800089a:	2100      	movs	r1, #0
 800089c:	6878      	ldr	r0, [r7, #4]
 800089e:	f7ff feea 	bl	8000676 <Alcd_SendByte>
	usDelay(2000);
 80008a2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80008a6:	f7ff fe59 	bl	800055c <usDelay>
}
 80008aa:	bf00      	nop
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}

080008b2 <Alcd_Display_Control>:

void Alcd_Display_Control(Alcd_t *lcd, uint8_t ON_OFF, uint8_t CUR_ON_OFF, uint8_t BLINK_ON_OFF)
{
 80008b2:	b580      	push	{r7, lr}
 80008b4:	b082      	sub	sp, #8
 80008b6:	af00      	add	r7, sp, #0
 80008b8:	6078      	str	r0, [r7, #4]
 80008ba:	4608      	mov	r0, r1
 80008bc:	4611      	mov	r1, r2
 80008be:	461a      	mov	r2, r3
 80008c0:	4603      	mov	r3, r0
 80008c2:	70fb      	strb	r3, [r7, #3]
 80008c4:	460b      	mov	r3, r1
 80008c6:	70bb      	strb	r3, [r7, #2]
 80008c8:	4613      	mov	r3, r2
 80008ca:	707b      	strb	r3, [r7, #1]
	lcd->_displaycontrol = 0;
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	2200      	movs	r2, #0
 80008d0:	779a      	strb	r2, [r3, #30]
	if (ON_OFF)
 80008d2:	78fb      	ldrb	r3, [r7, #3]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d006      	beq.n	80008e6 <Alcd_Display_Control+0x34>
	{
		lcd->_displaycontrol |= LCD_DISPLAYON;
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	7f9b      	ldrb	r3, [r3, #30]
 80008dc:	f043 0304 	orr.w	r3, r3, #4
 80008e0:	b2da      	uxtb	r2, r3
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	779a      	strb	r2, [r3, #30]
	}
	if (CUR_ON_OFF)
 80008e6:	78bb      	ldrb	r3, [r7, #2]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d006      	beq.n	80008fa <Alcd_Display_Control+0x48>
	{
		lcd->_displaycontrol |= LCD_CURSORON;
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	7f9b      	ldrb	r3, [r3, #30]
 80008f0:	f043 0302 	orr.w	r3, r3, #2
 80008f4:	b2da      	uxtb	r2, r3
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	779a      	strb	r2, [r3, #30]
	}
	if (BLINK_ON_OFF)
 80008fa:	787b      	ldrb	r3, [r7, #1]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d006      	beq.n	800090e <Alcd_Display_Control+0x5c>
	{
		lcd->_displaycontrol |= LCD_BLINKON;
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	7f9b      	ldrb	r3, [r3, #30]
 8000904:	f043 0301 	orr.w	r3, r3, #1
 8000908:	b2da      	uxtb	r2, r3
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	779a      	strb	r2, [r3, #30]
	}
	lcd->_displaycontrol |= LCD_DISPLAYON;
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	7f9b      	ldrb	r3, [r3, #30]
 8000912:	f043 0304 	orr.w	r3, r3, #4
 8000916:	b2da      	uxtb	r2, r3
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	779a      	strb	r2, [r3, #30]
	SendByte(0, LCD_DISPLAYCONTROL | lcd->_displaycontrol);
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	7f9b      	ldrb	r3, [r3, #30]
 8000920:	f043 0308 	orr.w	r3, r3, #8
 8000924:	b2db      	uxtb	r3, r3
 8000926:	461a      	mov	r2, r3
 8000928:	2100      	movs	r1, #0
 800092a:	6878      	ldr	r0, [r7, #4]
 800092c:	f7ff fea3 	bl	8000676 <Alcd_SendByte>
}
 8000930:	bf00      	nop
 8000932:	3708      	adds	r7, #8
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}

08000938 <Str_Len>:
{
	SendByte(1, chr);
}

int Str_Len(char *string)
{
 8000938:	b480      	push	{r7}
 800093a:	b085      	sub	sp, #20
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
	int len = 0;
 8000940:	2300      	movs	r3, #0
 8000942:	60fb      	str	r3, [r7, #12]
	while (*(string++))
 8000944:	e002      	b.n	800094c <Str_Len+0x14>
	{
		len++;
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	3301      	adds	r3, #1
 800094a:	60fb      	str	r3, [r7, #12]
	while (*(string++))
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	1c5a      	adds	r2, r3, #1
 8000950:	607a      	str	r2, [r7, #4]
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	2b00      	cmp	r3, #0
 8000956:	d1f6      	bne.n	8000946 <Str_Len+0xe>
	}
	return len;
 8000958:	68fb      	ldr	r3, [r7, #12]
}
 800095a:	4618      	mov	r0, r3
 800095c:	3714      	adds	r7, #20
 800095e:	46bd      	mov	sp, r7
 8000960:	bc80      	pop	{r7}
 8000962:	4770      	bx	lr

08000964 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000968:	4b08      	ldr	r3, [pc, #32]	; (800098c <HAL_Init+0x28>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a07      	ldr	r2, [pc, #28]	; (800098c <HAL_Init+0x28>)
 800096e:	f043 0310 	orr.w	r3, r3, #16
 8000972:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000974:	2003      	movs	r0, #3
 8000976:	f000 f92b 	bl	8000bd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800097a:	200f      	movs	r0, #15
 800097c:	f000 f808 	bl	8000990 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000980:	f7ff fcdc 	bl	800033c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000984:	2300      	movs	r3, #0
}
 8000986:	4618      	mov	r0, r3
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	40022000 	.word	0x40022000

08000990 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000998:	4b12      	ldr	r3, [pc, #72]	; (80009e4 <HAL_InitTick+0x54>)
 800099a:	681a      	ldr	r2, [r3, #0]
 800099c:	4b12      	ldr	r3, [pc, #72]	; (80009e8 <HAL_InitTick+0x58>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	4619      	mov	r1, r3
 80009a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80009aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ae:	4618      	mov	r0, r3
 80009b0:	f000 f935 	bl	8000c1e <HAL_SYSTICK_Config>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009ba:	2301      	movs	r3, #1
 80009bc:	e00e      	b.n	80009dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	2b0f      	cmp	r3, #15
 80009c2:	d80a      	bhi.n	80009da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009c4:	2200      	movs	r2, #0
 80009c6:	6879      	ldr	r1, [r7, #4]
 80009c8:	f04f 30ff 	mov.w	r0, #4294967295
 80009cc:	f000 f90b 	bl	8000be6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009d0:	4a06      	ldr	r2, [pc, #24]	; (80009ec <HAL_InitTick+0x5c>)
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009d6:	2300      	movs	r3, #0
 80009d8:	e000      	b.n	80009dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009da:	2301      	movs	r3, #1
}
 80009dc:	4618      	mov	r0, r3
 80009de:	3708      	adds	r7, #8
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	20000020 	.word	0x20000020
 80009e8:	20000028 	.word	0x20000028
 80009ec:	20000024 	.word	0x20000024

080009f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009f4:	4b05      	ldr	r3, [pc, #20]	; (8000a0c <HAL_IncTick+0x1c>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	461a      	mov	r2, r3
 80009fa:	4b05      	ldr	r3, [pc, #20]	; (8000a10 <HAL_IncTick+0x20>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	4413      	add	r3, r2
 8000a00:	4a03      	ldr	r2, [pc, #12]	; (8000a10 <HAL_IncTick+0x20>)
 8000a02:	6013      	str	r3, [r2, #0]
}
 8000a04:	bf00      	nop
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bc80      	pop	{r7}
 8000a0a:	4770      	bx	lr
 8000a0c:	20000028 	.word	0x20000028
 8000a10:	200000c4 	.word	0x200000c4

08000a14 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  return uwTick;
 8000a18:	4b02      	ldr	r3, [pc, #8]	; (8000a24 <HAL_GetTick+0x10>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
}
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bc80      	pop	{r7}
 8000a22:	4770      	bx	lr
 8000a24:	200000c4 	.word	0x200000c4

08000a28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b084      	sub	sp, #16
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a30:	f7ff fff0 	bl	8000a14 <HAL_GetTick>
 8000a34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a40:	d005      	beq.n	8000a4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a42:	4b0a      	ldr	r3, [pc, #40]	; (8000a6c <HAL_Delay+0x44>)
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	461a      	mov	r2, r3
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	4413      	add	r3, r2
 8000a4c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a4e:	bf00      	nop
 8000a50:	f7ff ffe0 	bl	8000a14 <HAL_GetTick>
 8000a54:	4602      	mov	r2, r0
 8000a56:	68bb      	ldr	r3, [r7, #8]
 8000a58:	1ad3      	subs	r3, r2, r3
 8000a5a:	68fa      	ldr	r2, [r7, #12]
 8000a5c:	429a      	cmp	r2, r3
 8000a5e:	d8f7      	bhi.n	8000a50 <HAL_Delay+0x28>
  {
  }
}
 8000a60:	bf00      	nop
 8000a62:	bf00      	nop
 8000a64:	3710      	adds	r7, #16
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	20000028 	.word	0x20000028

08000a70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a70:	b480      	push	{r7}
 8000a72:	b085      	sub	sp, #20
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	f003 0307 	and.w	r3, r3, #7
 8000a7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a80:	4b0c      	ldr	r3, [pc, #48]	; (8000ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8000a82:	68db      	ldr	r3, [r3, #12]
 8000a84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a86:	68ba      	ldr	r2, [r7, #8]
 8000a88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a8c:	4013      	ands	r3, r2
 8000a8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a94:	68bb      	ldr	r3, [r7, #8]
 8000a96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000aa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000aa2:	4a04      	ldr	r2, [pc, #16]	; (8000ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8000aa4:	68bb      	ldr	r3, [r7, #8]
 8000aa6:	60d3      	str	r3, [r2, #12]
}
 8000aa8:	bf00      	nop
 8000aaa:	3714      	adds	r7, #20
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bc80      	pop	{r7}
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop
 8000ab4:	e000ed00 	.word	0xe000ed00

08000ab8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000abc:	4b04      	ldr	r3, [pc, #16]	; (8000ad0 <__NVIC_GetPriorityGrouping+0x18>)
 8000abe:	68db      	ldr	r3, [r3, #12]
 8000ac0:	0a1b      	lsrs	r3, r3, #8
 8000ac2:	f003 0307 	and.w	r3, r3, #7
}
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bc80      	pop	{r7}
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	e000ed00 	.word	0xe000ed00

08000ad4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	4603      	mov	r3, r0
 8000adc:	6039      	str	r1, [r7, #0]
 8000ade:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ae0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	db0a      	blt.n	8000afe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	b2da      	uxtb	r2, r3
 8000aec:	490c      	ldr	r1, [pc, #48]	; (8000b20 <__NVIC_SetPriority+0x4c>)
 8000aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af2:	0112      	lsls	r2, r2, #4
 8000af4:	b2d2      	uxtb	r2, r2
 8000af6:	440b      	add	r3, r1
 8000af8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000afc:	e00a      	b.n	8000b14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	b2da      	uxtb	r2, r3
 8000b02:	4908      	ldr	r1, [pc, #32]	; (8000b24 <__NVIC_SetPriority+0x50>)
 8000b04:	79fb      	ldrb	r3, [r7, #7]
 8000b06:	f003 030f 	and.w	r3, r3, #15
 8000b0a:	3b04      	subs	r3, #4
 8000b0c:	0112      	lsls	r2, r2, #4
 8000b0e:	b2d2      	uxtb	r2, r2
 8000b10:	440b      	add	r3, r1
 8000b12:	761a      	strb	r2, [r3, #24]
}
 8000b14:	bf00      	nop
 8000b16:	370c      	adds	r7, #12
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bc80      	pop	{r7}
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop
 8000b20:	e000e100 	.word	0xe000e100
 8000b24:	e000ed00 	.word	0xe000ed00

08000b28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b089      	sub	sp, #36	; 0x24
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	60f8      	str	r0, [r7, #12]
 8000b30:	60b9      	str	r1, [r7, #8]
 8000b32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	f003 0307 	and.w	r3, r3, #7
 8000b3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b3c:	69fb      	ldr	r3, [r7, #28]
 8000b3e:	f1c3 0307 	rsb	r3, r3, #7
 8000b42:	2b04      	cmp	r3, #4
 8000b44:	bf28      	it	cs
 8000b46:	2304      	movcs	r3, #4
 8000b48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b4a:	69fb      	ldr	r3, [r7, #28]
 8000b4c:	3304      	adds	r3, #4
 8000b4e:	2b06      	cmp	r3, #6
 8000b50:	d902      	bls.n	8000b58 <NVIC_EncodePriority+0x30>
 8000b52:	69fb      	ldr	r3, [r7, #28]
 8000b54:	3b03      	subs	r3, #3
 8000b56:	e000      	b.n	8000b5a <NVIC_EncodePriority+0x32>
 8000b58:	2300      	movs	r3, #0
 8000b5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8000b60:	69bb      	ldr	r3, [r7, #24]
 8000b62:	fa02 f303 	lsl.w	r3, r2, r3
 8000b66:	43da      	mvns	r2, r3
 8000b68:	68bb      	ldr	r3, [r7, #8]
 8000b6a:	401a      	ands	r2, r3
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b70:	f04f 31ff 	mov.w	r1, #4294967295
 8000b74:	697b      	ldr	r3, [r7, #20]
 8000b76:	fa01 f303 	lsl.w	r3, r1, r3
 8000b7a:	43d9      	mvns	r1, r3
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b80:	4313      	orrs	r3, r2
         );
}
 8000b82:	4618      	mov	r0, r3
 8000b84:	3724      	adds	r7, #36	; 0x24
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bc80      	pop	{r7}
 8000b8a:	4770      	bx	lr

08000b8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	3b01      	subs	r3, #1
 8000b98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b9c:	d301      	bcc.n	8000ba2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	e00f      	b.n	8000bc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ba2:	4a0a      	ldr	r2, [pc, #40]	; (8000bcc <SysTick_Config+0x40>)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	3b01      	subs	r3, #1
 8000ba8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000baa:	210f      	movs	r1, #15
 8000bac:	f04f 30ff 	mov.w	r0, #4294967295
 8000bb0:	f7ff ff90 	bl	8000ad4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bb4:	4b05      	ldr	r3, [pc, #20]	; (8000bcc <SysTick_Config+0x40>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bba:	4b04      	ldr	r3, [pc, #16]	; (8000bcc <SysTick_Config+0x40>)
 8000bbc:	2207      	movs	r2, #7
 8000bbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bc0:	2300      	movs	r3, #0
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	e000e010 	.word	0xe000e010

08000bd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bd8:	6878      	ldr	r0, [r7, #4]
 8000bda:	f7ff ff49 	bl	8000a70 <__NVIC_SetPriorityGrouping>
}
 8000bde:	bf00      	nop
 8000be0:	3708      	adds	r7, #8
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}

08000be6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000be6:	b580      	push	{r7, lr}
 8000be8:	b086      	sub	sp, #24
 8000bea:	af00      	add	r7, sp, #0
 8000bec:	4603      	mov	r3, r0
 8000bee:	60b9      	str	r1, [r7, #8]
 8000bf0:	607a      	str	r2, [r7, #4]
 8000bf2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bf8:	f7ff ff5e 	bl	8000ab8 <__NVIC_GetPriorityGrouping>
 8000bfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bfe:	687a      	ldr	r2, [r7, #4]
 8000c00:	68b9      	ldr	r1, [r7, #8]
 8000c02:	6978      	ldr	r0, [r7, #20]
 8000c04:	f7ff ff90 	bl	8000b28 <NVIC_EncodePriority>
 8000c08:	4602      	mov	r2, r0
 8000c0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c0e:	4611      	mov	r1, r2
 8000c10:	4618      	mov	r0, r3
 8000c12:	f7ff ff5f 	bl	8000ad4 <__NVIC_SetPriority>
}
 8000c16:	bf00      	nop
 8000c18:	3718      	adds	r7, #24
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}

08000c1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c1e:	b580      	push	{r7, lr}
 8000c20:	b082      	sub	sp, #8
 8000c22:	af00      	add	r7, sp, #0
 8000c24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c26:	6878      	ldr	r0, [r7, #4]
 8000c28:	f7ff ffb0 	bl	8000b8c <SysTick_Config>
 8000c2c:	4603      	mov	r3, r0
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
	...

08000c38 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b08b      	sub	sp, #44	; 0x2c
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
 8000c40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c42:	2300      	movs	r3, #0
 8000c44:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000c46:	2300      	movs	r3, #0
 8000c48:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c4a:	e169      	b.n	8000f20 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c50:	fa02 f303 	lsl.w	r3, r2, r3
 8000c54:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	69fa      	ldr	r2, [r7, #28]
 8000c5c:	4013      	ands	r3, r2
 8000c5e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000c60:	69ba      	ldr	r2, [r7, #24]
 8000c62:	69fb      	ldr	r3, [r7, #28]
 8000c64:	429a      	cmp	r2, r3
 8000c66:	f040 8158 	bne.w	8000f1a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	4a9a      	ldr	r2, [pc, #616]	; (8000ed8 <HAL_GPIO_Init+0x2a0>)
 8000c70:	4293      	cmp	r3, r2
 8000c72:	d05e      	beq.n	8000d32 <HAL_GPIO_Init+0xfa>
 8000c74:	4a98      	ldr	r2, [pc, #608]	; (8000ed8 <HAL_GPIO_Init+0x2a0>)
 8000c76:	4293      	cmp	r3, r2
 8000c78:	d875      	bhi.n	8000d66 <HAL_GPIO_Init+0x12e>
 8000c7a:	4a98      	ldr	r2, [pc, #608]	; (8000edc <HAL_GPIO_Init+0x2a4>)
 8000c7c:	4293      	cmp	r3, r2
 8000c7e:	d058      	beq.n	8000d32 <HAL_GPIO_Init+0xfa>
 8000c80:	4a96      	ldr	r2, [pc, #600]	; (8000edc <HAL_GPIO_Init+0x2a4>)
 8000c82:	4293      	cmp	r3, r2
 8000c84:	d86f      	bhi.n	8000d66 <HAL_GPIO_Init+0x12e>
 8000c86:	4a96      	ldr	r2, [pc, #600]	; (8000ee0 <HAL_GPIO_Init+0x2a8>)
 8000c88:	4293      	cmp	r3, r2
 8000c8a:	d052      	beq.n	8000d32 <HAL_GPIO_Init+0xfa>
 8000c8c:	4a94      	ldr	r2, [pc, #592]	; (8000ee0 <HAL_GPIO_Init+0x2a8>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d869      	bhi.n	8000d66 <HAL_GPIO_Init+0x12e>
 8000c92:	4a94      	ldr	r2, [pc, #592]	; (8000ee4 <HAL_GPIO_Init+0x2ac>)
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d04c      	beq.n	8000d32 <HAL_GPIO_Init+0xfa>
 8000c98:	4a92      	ldr	r2, [pc, #584]	; (8000ee4 <HAL_GPIO_Init+0x2ac>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d863      	bhi.n	8000d66 <HAL_GPIO_Init+0x12e>
 8000c9e:	4a92      	ldr	r2, [pc, #584]	; (8000ee8 <HAL_GPIO_Init+0x2b0>)
 8000ca0:	4293      	cmp	r3, r2
 8000ca2:	d046      	beq.n	8000d32 <HAL_GPIO_Init+0xfa>
 8000ca4:	4a90      	ldr	r2, [pc, #576]	; (8000ee8 <HAL_GPIO_Init+0x2b0>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d85d      	bhi.n	8000d66 <HAL_GPIO_Init+0x12e>
 8000caa:	2b12      	cmp	r3, #18
 8000cac:	d82a      	bhi.n	8000d04 <HAL_GPIO_Init+0xcc>
 8000cae:	2b12      	cmp	r3, #18
 8000cb0:	d859      	bhi.n	8000d66 <HAL_GPIO_Init+0x12e>
 8000cb2:	a201      	add	r2, pc, #4	; (adr r2, 8000cb8 <HAL_GPIO_Init+0x80>)
 8000cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cb8:	08000d33 	.word	0x08000d33
 8000cbc:	08000d0d 	.word	0x08000d0d
 8000cc0:	08000d1f 	.word	0x08000d1f
 8000cc4:	08000d61 	.word	0x08000d61
 8000cc8:	08000d67 	.word	0x08000d67
 8000ccc:	08000d67 	.word	0x08000d67
 8000cd0:	08000d67 	.word	0x08000d67
 8000cd4:	08000d67 	.word	0x08000d67
 8000cd8:	08000d67 	.word	0x08000d67
 8000cdc:	08000d67 	.word	0x08000d67
 8000ce0:	08000d67 	.word	0x08000d67
 8000ce4:	08000d67 	.word	0x08000d67
 8000ce8:	08000d67 	.word	0x08000d67
 8000cec:	08000d67 	.word	0x08000d67
 8000cf0:	08000d67 	.word	0x08000d67
 8000cf4:	08000d67 	.word	0x08000d67
 8000cf8:	08000d67 	.word	0x08000d67
 8000cfc:	08000d15 	.word	0x08000d15
 8000d00:	08000d29 	.word	0x08000d29
 8000d04:	4a79      	ldr	r2, [pc, #484]	; (8000eec <HAL_GPIO_Init+0x2b4>)
 8000d06:	4293      	cmp	r3, r2
 8000d08:	d013      	beq.n	8000d32 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000d0a:	e02c      	b.n	8000d66 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	68db      	ldr	r3, [r3, #12]
 8000d10:	623b      	str	r3, [r7, #32]
          break;
 8000d12:	e029      	b.n	8000d68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	68db      	ldr	r3, [r3, #12]
 8000d18:	3304      	adds	r3, #4
 8000d1a:	623b      	str	r3, [r7, #32]
          break;
 8000d1c:	e024      	b.n	8000d68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	68db      	ldr	r3, [r3, #12]
 8000d22:	3308      	adds	r3, #8
 8000d24:	623b      	str	r3, [r7, #32]
          break;
 8000d26:	e01f      	b.n	8000d68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	68db      	ldr	r3, [r3, #12]
 8000d2c:	330c      	adds	r3, #12
 8000d2e:	623b      	str	r3, [r7, #32]
          break;
 8000d30:	e01a      	b.n	8000d68 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	689b      	ldr	r3, [r3, #8]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d102      	bne.n	8000d40 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d3a:	2304      	movs	r3, #4
 8000d3c:	623b      	str	r3, [r7, #32]
          break;
 8000d3e:	e013      	b.n	8000d68 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	689b      	ldr	r3, [r3, #8]
 8000d44:	2b01      	cmp	r3, #1
 8000d46:	d105      	bne.n	8000d54 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d48:	2308      	movs	r3, #8
 8000d4a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	69fa      	ldr	r2, [r7, #28]
 8000d50:	611a      	str	r2, [r3, #16]
          break;
 8000d52:	e009      	b.n	8000d68 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d54:	2308      	movs	r3, #8
 8000d56:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	69fa      	ldr	r2, [r7, #28]
 8000d5c:	615a      	str	r2, [r3, #20]
          break;
 8000d5e:	e003      	b.n	8000d68 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000d60:	2300      	movs	r3, #0
 8000d62:	623b      	str	r3, [r7, #32]
          break;
 8000d64:	e000      	b.n	8000d68 <HAL_GPIO_Init+0x130>
          break;
 8000d66:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d68:	69bb      	ldr	r3, [r7, #24]
 8000d6a:	2bff      	cmp	r3, #255	; 0xff
 8000d6c:	d801      	bhi.n	8000d72 <HAL_GPIO_Init+0x13a>
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	e001      	b.n	8000d76 <HAL_GPIO_Init+0x13e>
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	3304      	adds	r3, #4
 8000d76:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d78:	69bb      	ldr	r3, [r7, #24]
 8000d7a:	2bff      	cmp	r3, #255	; 0xff
 8000d7c:	d802      	bhi.n	8000d84 <HAL_GPIO_Init+0x14c>
 8000d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d80:	009b      	lsls	r3, r3, #2
 8000d82:	e002      	b.n	8000d8a <HAL_GPIO_Init+0x152>
 8000d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d86:	3b08      	subs	r3, #8
 8000d88:	009b      	lsls	r3, r3, #2
 8000d8a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	210f      	movs	r1, #15
 8000d92:	693b      	ldr	r3, [r7, #16]
 8000d94:	fa01 f303 	lsl.w	r3, r1, r3
 8000d98:	43db      	mvns	r3, r3
 8000d9a:	401a      	ands	r2, r3
 8000d9c:	6a39      	ldr	r1, [r7, #32]
 8000d9e:	693b      	ldr	r3, [r7, #16]
 8000da0:	fa01 f303 	lsl.w	r3, r1, r3
 8000da4:	431a      	orrs	r2, r3
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	f000 80b1 	beq.w	8000f1a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000db8:	4b4d      	ldr	r3, [pc, #308]	; (8000ef0 <HAL_GPIO_Init+0x2b8>)
 8000dba:	699b      	ldr	r3, [r3, #24]
 8000dbc:	4a4c      	ldr	r2, [pc, #304]	; (8000ef0 <HAL_GPIO_Init+0x2b8>)
 8000dbe:	f043 0301 	orr.w	r3, r3, #1
 8000dc2:	6193      	str	r3, [r2, #24]
 8000dc4:	4b4a      	ldr	r3, [pc, #296]	; (8000ef0 <HAL_GPIO_Init+0x2b8>)
 8000dc6:	699b      	ldr	r3, [r3, #24]
 8000dc8:	f003 0301 	and.w	r3, r3, #1
 8000dcc:	60bb      	str	r3, [r7, #8]
 8000dce:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000dd0:	4a48      	ldr	r2, [pc, #288]	; (8000ef4 <HAL_GPIO_Init+0x2bc>)
 8000dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dd4:	089b      	lsrs	r3, r3, #2
 8000dd6:	3302      	adds	r3, #2
 8000dd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ddc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000de0:	f003 0303 	and.w	r3, r3, #3
 8000de4:	009b      	lsls	r3, r3, #2
 8000de6:	220f      	movs	r2, #15
 8000de8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dec:	43db      	mvns	r3, r3
 8000dee:	68fa      	ldr	r2, [r7, #12]
 8000df0:	4013      	ands	r3, r2
 8000df2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	4a40      	ldr	r2, [pc, #256]	; (8000ef8 <HAL_GPIO_Init+0x2c0>)
 8000df8:	4293      	cmp	r3, r2
 8000dfa:	d013      	beq.n	8000e24 <HAL_GPIO_Init+0x1ec>
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	4a3f      	ldr	r2, [pc, #252]	; (8000efc <HAL_GPIO_Init+0x2c4>)
 8000e00:	4293      	cmp	r3, r2
 8000e02:	d00d      	beq.n	8000e20 <HAL_GPIO_Init+0x1e8>
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	4a3e      	ldr	r2, [pc, #248]	; (8000f00 <HAL_GPIO_Init+0x2c8>)
 8000e08:	4293      	cmp	r3, r2
 8000e0a:	d007      	beq.n	8000e1c <HAL_GPIO_Init+0x1e4>
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	4a3d      	ldr	r2, [pc, #244]	; (8000f04 <HAL_GPIO_Init+0x2cc>)
 8000e10:	4293      	cmp	r3, r2
 8000e12:	d101      	bne.n	8000e18 <HAL_GPIO_Init+0x1e0>
 8000e14:	2303      	movs	r3, #3
 8000e16:	e006      	b.n	8000e26 <HAL_GPIO_Init+0x1ee>
 8000e18:	2304      	movs	r3, #4
 8000e1a:	e004      	b.n	8000e26 <HAL_GPIO_Init+0x1ee>
 8000e1c:	2302      	movs	r3, #2
 8000e1e:	e002      	b.n	8000e26 <HAL_GPIO_Init+0x1ee>
 8000e20:	2301      	movs	r3, #1
 8000e22:	e000      	b.n	8000e26 <HAL_GPIO_Init+0x1ee>
 8000e24:	2300      	movs	r3, #0
 8000e26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e28:	f002 0203 	and.w	r2, r2, #3
 8000e2c:	0092      	lsls	r2, r2, #2
 8000e2e:	4093      	lsls	r3, r2
 8000e30:	68fa      	ldr	r2, [r7, #12]
 8000e32:	4313      	orrs	r3, r2
 8000e34:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000e36:	492f      	ldr	r1, [pc, #188]	; (8000ef4 <HAL_GPIO_Init+0x2bc>)
 8000e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e3a:	089b      	lsrs	r3, r3, #2
 8000e3c:	3302      	adds	r3, #2
 8000e3e:	68fa      	ldr	r2, [r7, #12]
 8000e40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d006      	beq.n	8000e5e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000e50:	4b2d      	ldr	r3, [pc, #180]	; (8000f08 <HAL_GPIO_Init+0x2d0>)
 8000e52:	689a      	ldr	r2, [r3, #8]
 8000e54:	492c      	ldr	r1, [pc, #176]	; (8000f08 <HAL_GPIO_Init+0x2d0>)
 8000e56:	69bb      	ldr	r3, [r7, #24]
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	608b      	str	r3, [r1, #8]
 8000e5c:	e006      	b.n	8000e6c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000e5e:	4b2a      	ldr	r3, [pc, #168]	; (8000f08 <HAL_GPIO_Init+0x2d0>)
 8000e60:	689a      	ldr	r2, [r3, #8]
 8000e62:	69bb      	ldr	r3, [r7, #24]
 8000e64:	43db      	mvns	r3, r3
 8000e66:	4928      	ldr	r1, [pc, #160]	; (8000f08 <HAL_GPIO_Init+0x2d0>)
 8000e68:	4013      	ands	r3, r2
 8000e6a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d006      	beq.n	8000e86 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e78:	4b23      	ldr	r3, [pc, #140]	; (8000f08 <HAL_GPIO_Init+0x2d0>)
 8000e7a:	68da      	ldr	r2, [r3, #12]
 8000e7c:	4922      	ldr	r1, [pc, #136]	; (8000f08 <HAL_GPIO_Init+0x2d0>)
 8000e7e:	69bb      	ldr	r3, [r7, #24]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	60cb      	str	r3, [r1, #12]
 8000e84:	e006      	b.n	8000e94 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e86:	4b20      	ldr	r3, [pc, #128]	; (8000f08 <HAL_GPIO_Init+0x2d0>)
 8000e88:	68da      	ldr	r2, [r3, #12]
 8000e8a:	69bb      	ldr	r3, [r7, #24]
 8000e8c:	43db      	mvns	r3, r3
 8000e8e:	491e      	ldr	r1, [pc, #120]	; (8000f08 <HAL_GPIO_Init+0x2d0>)
 8000e90:	4013      	ands	r3, r2
 8000e92:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d006      	beq.n	8000eae <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000ea0:	4b19      	ldr	r3, [pc, #100]	; (8000f08 <HAL_GPIO_Init+0x2d0>)
 8000ea2:	685a      	ldr	r2, [r3, #4]
 8000ea4:	4918      	ldr	r1, [pc, #96]	; (8000f08 <HAL_GPIO_Init+0x2d0>)
 8000ea6:	69bb      	ldr	r3, [r7, #24]
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	604b      	str	r3, [r1, #4]
 8000eac:	e006      	b.n	8000ebc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000eae:	4b16      	ldr	r3, [pc, #88]	; (8000f08 <HAL_GPIO_Init+0x2d0>)
 8000eb0:	685a      	ldr	r2, [r3, #4]
 8000eb2:	69bb      	ldr	r3, [r7, #24]
 8000eb4:	43db      	mvns	r3, r3
 8000eb6:	4914      	ldr	r1, [pc, #80]	; (8000f08 <HAL_GPIO_Init+0x2d0>)
 8000eb8:	4013      	ands	r3, r2
 8000eba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d021      	beq.n	8000f0c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000ec8:	4b0f      	ldr	r3, [pc, #60]	; (8000f08 <HAL_GPIO_Init+0x2d0>)
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	490e      	ldr	r1, [pc, #56]	; (8000f08 <HAL_GPIO_Init+0x2d0>)
 8000ece:	69bb      	ldr	r3, [r7, #24]
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	600b      	str	r3, [r1, #0]
 8000ed4:	e021      	b.n	8000f1a <HAL_GPIO_Init+0x2e2>
 8000ed6:	bf00      	nop
 8000ed8:	10320000 	.word	0x10320000
 8000edc:	10310000 	.word	0x10310000
 8000ee0:	10220000 	.word	0x10220000
 8000ee4:	10210000 	.word	0x10210000
 8000ee8:	10120000 	.word	0x10120000
 8000eec:	10110000 	.word	0x10110000
 8000ef0:	40021000 	.word	0x40021000
 8000ef4:	40010000 	.word	0x40010000
 8000ef8:	40010800 	.word	0x40010800
 8000efc:	40010c00 	.word	0x40010c00
 8000f00:	40011000 	.word	0x40011000
 8000f04:	40011400 	.word	0x40011400
 8000f08:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000f0c:	4b0b      	ldr	r3, [pc, #44]	; (8000f3c <HAL_GPIO_Init+0x304>)
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	69bb      	ldr	r3, [r7, #24]
 8000f12:	43db      	mvns	r3, r3
 8000f14:	4909      	ldr	r1, [pc, #36]	; (8000f3c <HAL_GPIO_Init+0x304>)
 8000f16:	4013      	ands	r3, r2
 8000f18:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f1c:	3301      	adds	r3, #1
 8000f1e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f26:	fa22 f303 	lsr.w	r3, r2, r3
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	f47f ae8e 	bne.w	8000c4c <HAL_GPIO_Init+0x14>
  }
}
 8000f30:	bf00      	nop
 8000f32:	bf00      	nop
 8000f34:	372c      	adds	r7, #44	; 0x2c
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bc80      	pop	{r7}
 8000f3a:	4770      	bx	lr
 8000f3c:	40010400 	.word	0x40010400

08000f40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	460b      	mov	r3, r1
 8000f4a:	807b      	strh	r3, [r7, #2]
 8000f4c:	4613      	mov	r3, r2
 8000f4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f50:	787b      	ldrb	r3, [r7, #1]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d003      	beq.n	8000f5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f56:	887a      	ldrh	r2, [r7, #2]
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000f5c:	e003      	b.n	8000f66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000f5e:	887b      	ldrh	r3, [r7, #2]
 8000f60:	041a      	lsls	r2, r3, #16
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	611a      	str	r2, [r3, #16]
}
 8000f66:	bf00      	nop
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bc80      	pop	{r7}
 8000f6e:	4770      	bx	lr

08000f70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b086      	sub	sp, #24
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d101      	bne.n	8000f82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	e272      	b.n	8001468 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f003 0301 	and.w	r3, r3, #1
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	f000 8087 	beq.w	800109e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f90:	4b92      	ldr	r3, [pc, #584]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	f003 030c 	and.w	r3, r3, #12
 8000f98:	2b04      	cmp	r3, #4
 8000f9a:	d00c      	beq.n	8000fb6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f9c:	4b8f      	ldr	r3, [pc, #572]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	f003 030c 	and.w	r3, r3, #12
 8000fa4:	2b08      	cmp	r3, #8
 8000fa6:	d112      	bne.n	8000fce <HAL_RCC_OscConfig+0x5e>
 8000fa8:	4b8c      	ldr	r3, [pc, #560]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fb4:	d10b      	bne.n	8000fce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fb6:	4b89      	ldr	r3, [pc, #548]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d06c      	beq.n	800109c <HAL_RCC_OscConfig+0x12c>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d168      	bne.n	800109c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e24c      	b.n	8001468 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fd6:	d106      	bne.n	8000fe6 <HAL_RCC_OscConfig+0x76>
 8000fd8:	4b80      	ldr	r3, [pc, #512]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a7f      	ldr	r2, [pc, #508]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 8000fde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fe2:	6013      	str	r3, [r2, #0]
 8000fe4:	e02e      	b.n	8001044 <HAL_RCC_OscConfig+0xd4>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d10c      	bne.n	8001008 <HAL_RCC_OscConfig+0x98>
 8000fee:	4b7b      	ldr	r3, [pc, #492]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4a7a      	ldr	r2, [pc, #488]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 8000ff4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ff8:	6013      	str	r3, [r2, #0]
 8000ffa:	4b78      	ldr	r3, [pc, #480]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4a77      	ldr	r2, [pc, #476]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 8001000:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001004:	6013      	str	r3, [r2, #0]
 8001006:	e01d      	b.n	8001044 <HAL_RCC_OscConfig+0xd4>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001010:	d10c      	bne.n	800102c <HAL_RCC_OscConfig+0xbc>
 8001012:	4b72      	ldr	r3, [pc, #456]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4a71      	ldr	r2, [pc, #452]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 8001018:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800101c:	6013      	str	r3, [r2, #0]
 800101e:	4b6f      	ldr	r3, [pc, #444]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4a6e      	ldr	r2, [pc, #440]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 8001024:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001028:	6013      	str	r3, [r2, #0]
 800102a:	e00b      	b.n	8001044 <HAL_RCC_OscConfig+0xd4>
 800102c:	4b6b      	ldr	r3, [pc, #428]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a6a      	ldr	r2, [pc, #424]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 8001032:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001036:	6013      	str	r3, [r2, #0]
 8001038:	4b68      	ldr	r3, [pc, #416]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a67      	ldr	r2, [pc, #412]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 800103e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001042:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d013      	beq.n	8001074 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800104c:	f7ff fce2 	bl	8000a14 <HAL_GetTick>
 8001050:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001052:	e008      	b.n	8001066 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001054:	f7ff fcde 	bl	8000a14 <HAL_GetTick>
 8001058:	4602      	mov	r2, r0
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	1ad3      	subs	r3, r2, r3
 800105e:	2b64      	cmp	r3, #100	; 0x64
 8001060:	d901      	bls.n	8001066 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001062:	2303      	movs	r3, #3
 8001064:	e200      	b.n	8001468 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001066:	4b5d      	ldr	r3, [pc, #372]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800106e:	2b00      	cmp	r3, #0
 8001070:	d0f0      	beq.n	8001054 <HAL_RCC_OscConfig+0xe4>
 8001072:	e014      	b.n	800109e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001074:	f7ff fcce 	bl	8000a14 <HAL_GetTick>
 8001078:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800107a:	e008      	b.n	800108e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800107c:	f7ff fcca 	bl	8000a14 <HAL_GetTick>
 8001080:	4602      	mov	r2, r0
 8001082:	693b      	ldr	r3, [r7, #16]
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	2b64      	cmp	r3, #100	; 0x64
 8001088:	d901      	bls.n	800108e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800108a:	2303      	movs	r3, #3
 800108c:	e1ec      	b.n	8001468 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800108e:	4b53      	ldr	r3, [pc, #332]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001096:	2b00      	cmp	r3, #0
 8001098:	d1f0      	bne.n	800107c <HAL_RCC_OscConfig+0x10c>
 800109a:	e000      	b.n	800109e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800109c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f003 0302 	and.w	r3, r3, #2
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d063      	beq.n	8001172 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010aa:	4b4c      	ldr	r3, [pc, #304]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	f003 030c 	and.w	r3, r3, #12
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d00b      	beq.n	80010ce <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80010b6:	4b49      	ldr	r3, [pc, #292]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	f003 030c 	and.w	r3, r3, #12
 80010be:	2b08      	cmp	r3, #8
 80010c0:	d11c      	bne.n	80010fc <HAL_RCC_OscConfig+0x18c>
 80010c2:	4b46      	ldr	r3, [pc, #280]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d116      	bne.n	80010fc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010ce:	4b43      	ldr	r3, [pc, #268]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f003 0302 	and.w	r3, r3, #2
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d005      	beq.n	80010e6 <HAL_RCC_OscConfig+0x176>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	691b      	ldr	r3, [r3, #16]
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d001      	beq.n	80010e6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80010e2:	2301      	movs	r3, #1
 80010e4:	e1c0      	b.n	8001468 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010e6:	4b3d      	ldr	r3, [pc, #244]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	695b      	ldr	r3, [r3, #20]
 80010f2:	00db      	lsls	r3, r3, #3
 80010f4:	4939      	ldr	r1, [pc, #228]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 80010f6:	4313      	orrs	r3, r2
 80010f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010fa:	e03a      	b.n	8001172 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	691b      	ldr	r3, [r3, #16]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d020      	beq.n	8001146 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001104:	4b36      	ldr	r3, [pc, #216]	; (80011e0 <HAL_RCC_OscConfig+0x270>)
 8001106:	2201      	movs	r2, #1
 8001108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800110a:	f7ff fc83 	bl	8000a14 <HAL_GetTick>
 800110e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001110:	e008      	b.n	8001124 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001112:	f7ff fc7f 	bl	8000a14 <HAL_GetTick>
 8001116:	4602      	mov	r2, r0
 8001118:	693b      	ldr	r3, [r7, #16]
 800111a:	1ad3      	subs	r3, r2, r3
 800111c:	2b02      	cmp	r3, #2
 800111e:	d901      	bls.n	8001124 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001120:	2303      	movs	r3, #3
 8001122:	e1a1      	b.n	8001468 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001124:	4b2d      	ldr	r3, [pc, #180]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f003 0302 	and.w	r3, r3, #2
 800112c:	2b00      	cmp	r3, #0
 800112e:	d0f0      	beq.n	8001112 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001130:	4b2a      	ldr	r3, [pc, #168]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	695b      	ldr	r3, [r3, #20]
 800113c:	00db      	lsls	r3, r3, #3
 800113e:	4927      	ldr	r1, [pc, #156]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 8001140:	4313      	orrs	r3, r2
 8001142:	600b      	str	r3, [r1, #0]
 8001144:	e015      	b.n	8001172 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001146:	4b26      	ldr	r3, [pc, #152]	; (80011e0 <HAL_RCC_OscConfig+0x270>)
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800114c:	f7ff fc62 	bl	8000a14 <HAL_GetTick>
 8001150:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001152:	e008      	b.n	8001166 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001154:	f7ff fc5e 	bl	8000a14 <HAL_GetTick>
 8001158:	4602      	mov	r2, r0
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	2b02      	cmp	r3, #2
 8001160:	d901      	bls.n	8001166 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001162:	2303      	movs	r3, #3
 8001164:	e180      	b.n	8001468 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001166:	4b1d      	ldr	r3, [pc, #116]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f003 0302 	and.w	r3, r3, #2
 800116e:	2b00      	cmp	r3, #0
 8001170:	d1f0      	bne.n	8001154 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f003 0308 	and.w	r3, r3, #8
 800117a:	2b00      	cmp	r3, #0
 800117c:	d03a      	beq.n	80011f4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	699b      	ldr	r3, [r3, #24]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d019      	beq.n	80011ba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001186:	4b17      	ldr	r3, [pc, #92]	; (80011e4 <HAL_RCC_OscConfig+0x274>)
 8001188:	2201      	movs	r2, #1
 800118a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800118c:	f7ff fc42 	bl	8000a14 <HAL_GetTick>
 8001190:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001192:	e008      	b.n	80011a6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001194:	f7ff fc3e 	bl	8000a14 <HAL_GetTick>
 8001198:	4602      	mov	r2, r0
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	2b02      	cmp	r3, #2
 80011a0:	d901      	bls.n	80011a6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80011a2:	2303      	movs	r3, #3
 80011a4:	e160      	b.n	8001468 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011a6:	4b0d      	ldr	r3, [pc, #52]	; (80011dc <HAL_RCC_OscConfig+0x26c>)
 80011a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011aa:	f003 0302 	and.w	r3, r3, #2
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d0f0      	beq.n	8001194 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80011b2:	2001      	movs	r0, #1
 80011b4:	f000 faa6 	bl	8001704 <RCC_Delay>
 80011b8:	e01c      	b.n	80011f4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011ba:	4b0a      	ldr	r3, [pc, #40]	; (80011e4 <HAL_RCC_OscConfig+0x274>)
 80011bc:	2200      	movs	r2, #0
 80011be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011c0:	f7ff fc28 	bl	8000a14 <HAL_GetTick>
 80011c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011c6:	e00f      	b.n	80011e8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011c8:	f7ff fc24 	bl	8000a14 <HAL_GetTick>
 80011cc:	4602      	mov	r2, r0
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	2b02      	cmp	r3, #2
 80011d4:	d908      	bls.n	80011e8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80011d6:	2303      	movs	r3, #3
 80011d8:	e146      	b.n	8001468 <HAL_RCC_OscConfig+0x4f8>
 80011da:	bf00      	nop
 80011dc:	40021000 	.word	0x40021000
 80011e0:	42420000 	.word	0x42420000
 80011e4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011e8:	4b92      	ldr	r3, [pc, #584]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 80011ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ec:	f003 0302 	and.w	r3, r3, #2
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d1e9      	bne.n	80011c8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f003 0304 	and.w	r3, r3, #4
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	f000 80a6 	beq.w	800134e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001202:	2300      	movs	r3, #0
 8001204:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001206:	4b8b      	ldr	r3, [pc, #556]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 8001208:	69db      	ldr	r3, [r3, #28]
 800120a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800120e:	2b00      	cmp	r3, #0
 8001210:	d10d      	bne.n	800122e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001212:	4b88      	ldr	r3, [pc, #544]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 8001214:	69db      	ldr	r3, [r3, #28]
 8001216:	4a87      	ldr	r2, [pc, #540]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 8001218:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800121c:	61d3      	str	r3, [r2, #28]
 800121e:	4b85      	ldr	r3, [pc, #532]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 8001220:	69db      	ldr	r3, [r3, #28]
 8001222:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001226:	60bb      	str	r3, [r7, #8]
 8001228:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800122a:	2301      	movs	r3, #1
 800122c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800122e:	4b82      	ldr	r3, [pc, #520]	; (8001438 <HAL_RCC_OscConfig+0x4c8>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001236:	2b00      	cmp	r3, #0
 8001238:	d118      	bne.n	800126c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800123a:	4b7f      	ldr	r3, [pc, #508]	; (8001438 <HAL_RCC_OscConfig+0x4c8>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a7e      	ldr	r2, [pc, #504]	; (8001438 <HAL_RCC_OscConfig+0x4c8>)
 8001240:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001244:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001246:	f7ff fbe5 	bl	8000a14 <HAL_GetTick>
 800124a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800124c:	e008      	b.n	8001260 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800124e:	f7ff fbe1 	bl	8000a14 <HAL_GetTick>
 8001252:	4602      	mov	r2, r0
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	1ad3      	subs	r3, r2, r3
 8001258:	2b64      	cmp	r3, #100	; 0x64
 800125a:	d901      	bls.n	8001260 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800125c:	2303      	movs	r3, #3
 800125e:	e103      	b.n	8001468 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001260:	4b75      	ldr	r3, [pc, #468]	; (8001438 <HAL_RCC_OscConfig+0x4c8>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001268:	2b00      	cmp	r3, #0
 800126a:	d0f0      	beq.n	800124e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	68db      	ldr	r3, [r3, #12]
 8001270:	2b01      	cmp	r3, #1
 8001272:	d106      	bne.n	8001282 <HAL_RCC_OscConfig+0x312>
 8001274:	4b6f      	ldr	r3, [pc, #444]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 8001276:	6a1b      	ldr	r3, [r3, #32]
 8001278:	4a6e      	ldr	r2, [pc, #440]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 800127a:	f043 0301 	orr.w	r3, r3, #1
 800127e:	6213      	str	r3, [r2, #32]
 8001280:	e02d      	b.n	80012de <HAL_RCC_OscConfig+0x36e>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	68db      	ldr	r3, [r3, #12]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d10c      	bne.n	80012a4 <HAL_RCC_OscConfig+0x334>
 800128a:	4b6a      	ldr	r3, [pc, #424]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 800128c:	6a1b      	ldr	r3, [r3, #32]
 800128e:	4a69      	ldr	r2, [pc, #420]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 8001290:	f023 0301 	bic.w	r3, r3, #1
 8001294:	6213      	str	r3, [r2, #32]
 8001296:	4b67      	ldr	r3, [pc, #412]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 8001298:	6a1b      	ldr	r3, [r3, #32]
 800129a:	4a66      	ldr	r2, [pc, #408]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 800129c:	f023 0304 	bic.w	r3, r3, #4
 80012a0:	6213      	str	r3, [r2, #32]
 80012a2:	e01c      	b.n	80012de <HAL_RCC_OscConfig+0x36e>
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	68db      	ldr	r3, [r3, #12]
 80012a8:	2b05      	cmp	r3, #5
 80012aa:	d10c      	bne.n	80012c6 <HAL_RCC_OscConfig+0x356>
 80012ac:	4b61      	ldr	r3, [pc, #388]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 80012ae:	6a1b      	ldr	r3, [r3, #32]
 80012b0:	4a60      	ldr	r2, [pc, #384]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 80012b2:	f043 0304 	orr.w	r3, r3, #4
 80012b6:	6213      	str	r3, [r2, #32]
 80012b8:	4b5e      	ldr	r3, [pc, #376]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 80012ba:	6a1b      	ldr	r3, [r3, #32]
 80012bc:	4a5d      	ldr	r2, [pc, #372]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 80012be:	f043 0301 	orr.w	r3, r3, #1
 80012c2:	6213      	str	r3, [r2, #32]
 80012c4:	e00b      	b.n	80012de <HAL_RCC_OscConfig+0x36e>
 80012c6:	4b5b      	ldr	r3, [pc, #364]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 80012c8:	6a1b      	ldr	r3, [r3, #32]
 80012ca:	4a5a      	ldr	r2, [pc, #360]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 80012cc:	f023 0301 	bic.w	r3, r3, #1
 80012d0:	6213      	str	r3, [r2, #32]
 80012d2:	4b58      	ldr	r3, [pc, #352]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 80012d4:	6a1b      	ldr	r3, [r3, #32]
 80012d6:	4a57      	ldr	r2, [pc, #348]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 80012d8:	f023 0304 	bic.w	r3, r3, #4
 80012dc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	68db      	ldr	r3, [r3, #12]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d015      	beq.n	8001312 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012e6:	f7ff fb95 	bl	8000a14 <HAL_GetTick>
 80012ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012ec:	e00a      	b.n	8001304 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012ee:	f7ff fb91 	bl	8000a14 <HAL_GetTick>
 80012f2:	4602      	mov	r2, r0
 80012f4:	693b      	ldr	r3, [r7, #16]
 80012f6:	1ad3      	subs	r3, r2, r3
 80012f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80012fc:	4293      	cmp	r3, r2
 80012fe:	d901      	bls.n	8001304 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001300:	2303      	movs	r3, #3
 8001302:	e0b1      	b.n	8001468 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001304:	4b4b      	ldr	r3, [pc, #300]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 8001306:	6a1b      	ldr	r3, [r3, #32]
 8001308:	f003 0302 	and.w	r3, r3, #2
 800130c:	2b00      	cmp	r3, #0
 800130e:	d0ee      	beq.n	80012ee <HAL_RCC_OscConfig+0x37e>
 8001310:	e014      	b.n	800133c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001312:	f7ff fb7f 	bl	8000a14 <HAL_GetTick>
 8001316:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001318:	e00a      	b.n	8001330 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800131a:	f7ff fb7b 	bl	8000a14 <HAL_GetTick>
 800131e:	4602      	mov	r2, r0
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	f241 3288 	movw	r2, #5000	; 0x1388
 8001328:	4293      	cmp	r3, r2
 800132a:	d901      	bls.n	8001330 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800132c:	2303      	movs	r3, #3
 800132e:	e09b      	b.n	8001468 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001330:	4b40      	ldr	r3, [pc, #256]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 8001332:	6a1b      	ldr	r3, [r3, #32]
 8001334:	f003 0302 	and.w	r3, r3, #2
 8001338:	2b00      	cmp	r3, #0
 800133a:	d1ee      	bne.n	800131a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800133c:	7dfb      	ldrb	r3, [r7, #23]
 800133e:	2b01      	cmp	r3, #1
 8001340:	d105      	bne.n	800134e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001342:	4b3c      	ldr	r3, [pc, #240]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 8001344:	69db      	ldr	r3, [r3, #28]
 8001346:	4a3b      	ldr	r2, [pc, #236]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 8001348:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800134c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	69db      	ldr	r3, [r3, #28]
 8001352:	2b00      	cmp	r3, #0
 8001354:	f000 8087 	beq.w	8001466 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001358:	4b36      	ldr	r3, [pc, #216]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f003 030c 	and.w	r3, r3, #12
 8001360:	2b08      	cmp	r3, #8
 8001362:	d061      	beq.n	8001428 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	69db      	ldr	r3, [r3, #28]
 8001368:	2b02      	cmp	r3, #2
 800136a:	d146      	bne.n	80013fa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800136c:	4b33      	ldr	r3, [pc, #204]	; (800143c <HAL_RCC_OscConfig+0x4cc>)
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001372:	f7ff fb4f 	bl	8000a14 <HAL_GetTick>
 8001376:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001378:	e008      	b.n	800138c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800137a:	f7ff fb4b 	bl	8000a14 <HAL_GetTick>
 800137e:	4602      	mov	r2, r0
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	2b02      	cmp	r3, #2
 8001386:	d901      	bls.n	800138c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001388:	2303      	movs	r3, #3
 800138a:	e06d      	b.n	8001468 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800138c:	4b29      	ldr	r3, [pc, #164]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001394:	2b00      	cmp	r3, #0
 8001396:	d1f0      	bne.n	800137a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6a1b      	ldr	r3, [r3, #32]
 800139c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013a0:	d108      	bne.n	80013b4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80013a2:	4b24      	ldr	r3, [pc, #144]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	4921      	ldr	r1, [pc, #132]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 80013b0:	4313      	orrs	r3, r2
 80013b2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013b4:	4b1f      	ldr	r3, [pc, #124]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6a19      	ldr	r1, [r3, #32]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013c4:	430b      	orrs	r3, r1
 80013c6:	491b      	ldr	r1, [pc, #108]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 80013c8:	4313      	orrs	r3, r2
 80013ca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013cc:	4b1b      	ldr	r3, [pc, #108]	; (800143c <HAL_RCC_OscConfig+0x4cc>)
 80013ce:	2201      	movs	r2, #1
 80013d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013d2:	f7ff fb1f 	bl	8000a14 <HAL_GetTick>
 80013d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013d8:	e008      	b.n	80013ec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013da:	f7ff fb1b 	bl	8000a14 <HAL_GetTick>
 80013de:	4602      	mov	r2, r0
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	1ad3      	subs	r3, r2, r3
 80013e4:	2b02      	cmp	r3, #2
 80013e6:	d901      	bls.n	80013ec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80013e8:	2303      	movs	r3, #3
 80013ea:	e03d      	b.n	8001468 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013ec:	4b11      	ldr	r3, [pc, #68]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d0f0      	beq.n	80013da <HAL_RCC_OscConfig+0x46a>
 80013f8:	e035      	b.n	8001466 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013fa:	4b10      	ldr	r3, [pc, #64]	; (800143c <HAL_RCC_OscConfig+0x4cc>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001400:	f7ff fb08 	bl	8000a14 <HAL_GetTick>
 8001404:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001406:	e008      	b.n	800141a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001408:	f7ff fb04 	bl	8000a14 <HAL_GetTick>
 800140c:	4602      	mov	r2, r0
 800140e:	693b      	ldr	r3, [r7, #16]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	2b02      	cmp	r3, #2
 8001414:	d901      	bls.n	800141a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001416:	2303      	movs	r3, #3
 8001418:	e026      	b.n	8001468 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800141a:	4b06      	ldr	r3, [pc, #24]	; (8001434 <HAL_RCC_OscConfig+0x4c4>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001422:	2b00      	cmp	r3, #0
 8001424:	d1f0      	bne.n	8001408 <HAL_RCC_OscConfig+0x498>
 8001426:	e01e      	b.n	8001466 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	69db      	ldr	r3, [r3, #28]
 800142c:	2b01      	cmp	r3, #1
 800142e:	d107      	bne.n	8001440 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001430:	2301      	movs	r3, #1
 8001432:	e019      	b.n	8001468 <HAL_RCC_OscConfig+0x4f8>
 8001434:	40021000 	.word	0x40021000
 8001438:	40007000 	.word	0x40007000
 800143c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001440:	4b0b      	ldr	r3, [pc, #44]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6a1b      	ldr	r3, [r3, #32]
 8001450:	429a      	cmp	r2, r3
 8001452:	d106      	bne.n	8001462 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800145e:	429a      	cmp	r2, r3
 8001460:	d001      	beq.n	8001466 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e000      	b.n	8001468 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001466:	2300      	movs	r3, #0
}
 8001468:	4618      	mov	r0, r3
 800146a:	3718      	adds	r7, #24
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	40021000 	.word	0x40021000

08001474 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d101      	bne.n	8001488 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001484:	2301      	movs	r3, #1
 8001486:	e0d0      	b.n	800162a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001488:	4b6a      	ldr	r3, [pc, #424]	; (8001634 <HAL_RCC_ClockConfig+0x1c0>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 0307 	and.w	r3, r3, #7
 8001490:	683a      	ldr	r2, [r7, #0]
 8001492:	429a      	cmp	r2, r3
 8001494:	d910      	bls.n	80014b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001496:	4b67      	ldr	r3, [pc, #412]	; (8001634 <HAL_RCC_ClockConfig+0x1c0>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f023 0207 	bic.w	r2, r3, #7
 800149e:	4965      	ldr	r1, [pc, #404]	; (8001634 <HAL_RCC_ClockConfig+0x1c0>)
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014a6:	4b63      	ldr	r3, [pc, #396]	; (8001634 <HAL_RCC_ClockConfig+0x1c0>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 0307 	and.w	r3, r3, #7
 80014ae:	683a      	ldr	r2, [r7, #0]
 80014b0:	429a      	cmp	r2, r3
 80014b2:	d001      	beq.n	80014b8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80014b4:	2301      	movs	r3, #1
 80014b6:	e0b8      	b.n	800162a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 0302 	and.w	r3, r3, #2
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d020      	beq.n	8001506 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 0304 	and.w	r3, r3, #4
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d005      	beq.n	80014dc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014d0:	4b59      	ldr	r3, [pc, #356]	; (8001638 <HAL_RCC_ClockConfig+0x1c4>)
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	4a58      	ldr	r2, [pc, #352]	; (8001638 <HAL_RCC_ClockConfig+0x1c4>)
 80014d6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80014da:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f003 0308 	and.w	r3, r3, #8
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d005      	beq.n	80014f4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014e8:	4b53      	ldr	r3, [pc, #332]	; (8001638 <HAL_RCC_ClockConfig+0x1c4>)
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	4a52      	ldr	r2, [pc, #328]	; (8001638 <HAL_RCC_ClockConfig+0x1c4>)
 80014ee:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80014f2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014f4:	4b50      	ldr	r3, [pc, #320]	; (8001638 <HAL_RCC_ClockConfig+0x1c4>)
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	494d      	ldr	r1, [pc, #308]	; (8001638 <HAL_RCC_ClockConfig+0x1c4>)
 8001502:	4313      	orrs	r3, r2
 8001504:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	2b00      	cmp	r3, #0
 8001510:	d040      	beq.n	8001594 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	2b01      	cmp	r3, #1
 8001518:	d107      	bne.n	800152a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800151a:	4b47      	ldr	r3, [pc, #284]	; (8001638 <HAL_RCC_ClockConfig+0x1c4>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d115      	bne.n	8001552 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	e07f      	b.n	800162a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	2b02      	cmp	r3, #2
 8001530:	d107      	bne.n	8001542 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001532:	4b41      	ldr	r3, [pc, #260]	; (8001638 <HAL_RCC_ClockConfig+0x1c4>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800153a:	2b00      	cmp	r3, #0
 800153c:	d109      	bne.n	8001552 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	e073      	b.n	800162a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001542:	4b3d      	ldr	r3, [pc, #244]	; (8001638 <HAL_RCC_ClockConfig+0x1c4>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 0302 	and.w	r3, r3, #2
 800154a:	2b00      	cmp	r3, #0
 800154c:	d101      	bne.n	8001552 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800154e:	2301      	movs	r3, #1
 8001550:	e06b      	b.n	800162a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001552:	4b39      	ldr	r3, [pc, #228]	; (8001638 <HAL_RCC_ClockConfig+0x1c4>)
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	f023 0203 	bic.w	r2, r3, #3
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	4936      	ldr	r1, [pc, #216]	; (8001638 <HAL_RCC_ClockConfig+0x1c4>)
 8001560:	4313      	orrs	r3, r2
 8001562:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001564:	f7ff fa56 	bl	8000a14 <HAL_GetTick>
 8001568:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800156a:	e00a      	b.n	8001582 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800156c:	f7ff fa52 	bl	8000a14 <HAL_GetTick>
 8001570:	4602      	mov	r2, r0
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	f241 3288 	movw	r2, #5000	; 0x1388
 800157a:	4293      	cmp	r3, r2
 800157c:	d901      	bls.n	8001582 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800157e:	2303      	movs	r3, #3
 8001580:	e053      	b.n	800162a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001582:	4b2d      	ldr	r3, [pc, #180]	; (8001638 <HAL_RCC_ClockConfig+0x1c4>)
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	f003 020c 	and.w	r2, r3, #12
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	429a      	cmp	r2, r3
 8001592:	d1eb      	bne.n	800156c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001594:	4b27      	ldr	r3, [pc, #156]	; (8001634 <HAL_RCC_ClockConfig+0x1c0>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f003 0307 	and.w	r3, r3, #7
 800159c:	683a      	ldr	r2, [r7, #0]
 800159e:	429a      	cmp	r2, r3
 80015a0:	d210      	bcs.n	80015c4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015a2:	4b24      	ldr	r3, [pc, #144]	; (8001634 <HAL_RCC_ClockConfig+0x1c0>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f023 0207 	bic.w	r2, r3, #7
 80015aa:	4922      	ldr	r1, [pc, #136]	; (8001634 <HAL_RCC_ClockConfig+0x1c0>)
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	4313      	orrs	r3, r2
 80015b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015b2:	4b20      	ldr	r3, [pc, #128]	; (8001634 <HAL_RCC_ClockConfig+0x1c0>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 0307 	and.w	r3, r3, #7
 80015ba:	683a      	ldr	r2, [r7, #0]
 80015bc:	429a      	cmp	r2, r3
 80015be:	d001      	beq.n	80015c4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80015c0:	2301      	movs	r3, #1
 80015c2:	e032      	b.n	800162a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f003 0304 	and.w	r3, r3, #4
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d008      	beq.n	80015e2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015d0:	4b19      	ldr	r3, [pc, #100]	; (8001638 <HAL_RCC_ClockConfig+0x1c4>)
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	68db      	ldr	r3, [r3, #12]
 80015dc:	4916      	ldr	r1, [pc, #88]	; (8001638 <HAL_RCC_ClockConfig+0x1c4>)
 80015de:	4313      	orrs	r3, r2
 80015e0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f003 0308 	and.w	r3, r3, #8
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d009      	beq.n	8001602 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80015ee:	4b12      	ldr	r3, [pc, #72]	; (8001638 <HAL_RCC_ClockConfig+0x1c4>)
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	691b      	ldr	r3, [r3, #16]
 80015fa:	00db      	lsls	r3, r3, #3
 80015fc:	490e      	ldr	r1, [pc, #56]	; (8001638 <HAL_RCC_ClockConfig+0x1c4>)
 80015fe:	4313      	orrs	r3, r2
 8001600:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001602:	f000 f821 	bl	8001648 <HAL_RCC_GetSysClockFreq>
 8001606:	4602      	mov	r2, r0
 8001608:	4b0b      	ldr	r3, [pc, #44]	; (8001638 <HAL_RCC_ClockConfig+0x1c4>)
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	091b      	lsrs	r3, r3, #4
 800160e:	f003 030f 	and.w	r3, r3, #15
 8001612:	490a      	ldr	r1, [pc, #40]	; (800163c <HAL_RCC_ClockConfig+0x1c8>)
 8001614:	5ccb      	ldrb	r3, [r1, r3]
 8001616:	fa22 f303 	lsr.w	r3, r2, r3
 800161a:	4a09      	ldr	r2, [pc, #36]	; (8001640 <HAL_RCC_ClockConfig+0x1cc>)
 800161c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800161e:	4b09      	ldr	r3, [pc, #36]	; (8001644 <HAL_RCC_ClockConfig+0x1d0>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4618      	mov	r0, r3
 8001624:	f7ff f9b4 	bl	8000990 <HAL_InitTick>

  return HAL_OK;
 8001628:	2300      	movs	r3, #0
}
 800162a:	4618      	mov	r0, r3
 800162c:	3710      	adds	r7, #16
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	40022000 	.word	0x40022000
 8001638:	40021000 	.word	0x40021000
 800163c:	080020d0 	.word	0x080020d0
 8001640:	20000020 	.word	0x20000020
 8001644:	20000024 	.word	0x20000024

08001648 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001648:	b480      	push	{r7}
 800164a:	b087      	sub	sp, #28
 800164c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800164e:	2300      	movs	r3, #0
 8001650:	60fb      	str	r3, [r7, #12]
 8001652:	2300      	movs	r3, #0
 8001654:	60bb      	str	r3, [r7, #8]
 8001656:	2300      	movs	r3, #0
 8001658:	617b      	str	r3, [r7, #20]
 800165a:	2300      	movs	r3, #0
 800165c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800165e:	2300      	movs	r3, #0
 8001660:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001662:	4b1e      	ldr	r3, [pc, #120]	; (80016dc <HAL_RCC_GetSysClockFreq+0x94>)
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	f003 030c 	and.w	r3, r3, #12
 800166e:	2b04      	cmp	r3, #4
 8001670:	d002      	beq.n	8001678 <HAL_RCC_GetSysClockFreq+0x30>
 8001672:	2b08      	cmp	r3, #8
 8001674:	d003      	beq.n	800167e <HAL_RCC_GetSysClockFreq+0x36>
 8001676:	e027      	b.n	80016c8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001678:	4b19      	ldr	r3, [pc, #100]	; (80016e0 <HAL_RCC_GetSysClockFreq+0x98>)
 800167a:	613b      	str	r3, [r7, #16]
      break;
 800167c:	e027      	b.n	80016ce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	0c9b      	lsrs	r3, r3, #18
 8001682:	f003 030f 	and.w	r3, r3, #15
 8001686:	4a17      	ldr	r2, [pc, #92]	; (80016e4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001688:	5cd3      	ldrb	r3, [r2, r3]
 800168a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001692:	2b00      	cmp	r3, #0
 8001694:	d010      	beq.n	80016b8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001696:	4b11      	ldr	r3, [pc, #68]	; (80016dc <HAL_RCC_GetSysClockFreq+0x94>)
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	0c5b      	lsrs	r3, r3, #17
 800169c:	f003 0301 	and.w	r3, r3, #1
 80016a0:	4a11      	ldr	r2, [pc, #68]	; (80016e8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80016a2:	5cd3      	ldrb	r3, [r2, r3]
 80016a4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	4a0d      	ldr	r2, [pc, #52]	; (80016e0 <HAL_RCC_GetSysClockFreq+0x98>)
 80016aa:	fb03 f202 	mul.w	r2, r3, r2
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80016b4:	617b      	str	r3, [r7, #20]
 80016b6:	e004      	b.n	80016c2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	4a0c      	ldr	r2, [pc, #48]	; (80016ec <HAL_RCC_GetSysClockFreq+0xa4>)
 80016bc:	fb02 f303 	mul.w	r3, r2, r3
 80016c0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	613b      	str	r3, [r7, #16]
      break;
 80016c6:	e002      	b.n	80016ce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80016c8:	4b05      	ldr	r3, [pc, #20]	; (80016e0 <HAL_RCC_GetSysClockFreq+0x98>)
 80016ca:	613b      	str	r3, [r7, #16]
      break;
 80016cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80016ce:	693b      	ldr	r3, [r7, #16]
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	371c      	adds	r7, #28
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bc80      	pop	{r7}
 80016d8:	4770      	bx	lr
 80016da:	bf00      	nop
 80016dc:	40021000 	.word	0x40021000
 80016e0:	007a1200 	.word	0x007a1200
 80016e4:	080020e0 	.word	0x080020e0
 80016e8:	080020f0 	.word	0x080020f0
 80016ec:	003d0900 	.word	0x003d0900

080016f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80016f4:	4b02      	ldr	r3, [pc, #8]	; (8001700 <HAL_RCC_GetHCLKFreq+0x10>)
 80016f6:	681b      	ldr	r3, [r3, #0]
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bc80      	pop	{r7}
 80016fe:	4770      	bx	lr
 8001700:	20000020 	.word	0x20000020

08001704 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001704:	b480      	push	{r7}
 8001706:	b085      	sub	sp, #20
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800170c:	4b0a      	ldr	r3, [pc, #40]	; (8001738 <RCC_Delay+0x34>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a0a      	ldr	r2, [pc, #40]	; (800173c <RCC_Delay+0x38>)
 8001712:	fba2 2303 	umull	r2, r3, r2, r3
 8001716:	0a5b      	lsrs	r3, r3, #9
 8001718:	687a      	ldr	r2, [r7, #4]
 800171a:	fb02 f303 	mul.w	r3, r2, r3
 800171e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001720:	bf00      	nop
  }
  while (Delay --);
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	1e5a      	subs	r2, r3, #1
 8001726:	60fa      	str	r2, [r7, #12]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d1f9      	bne.n	8001720 <RCC_Delay+0x1c>
}
 800172c:	bf00      	nop
 800172e:	bf00      	nop
 8001730:	3714      	adds	r7, #20
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr
 8001738:	20000020 	.word	0x20000020
 800173c:	10624dd3 	.word	0x10624dd3

08001740 <__errno>:
 8001740:	4b01      	ldr	r3, [pc, #4]	; (8001748 <__errno+0x8>)
 8001742:	6818      	ldr	r0, [r3, #0]
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	2000002c 	.word	0x2000002c

0800174c <__libc_init_array>:
 800174c:	b570      	push	{r4, r5, r6, lr}
 800174e:	2600      	movs	r6, #0
 8001750:	4d0c      	ldr	r5, [pc, #48]	; (8001784 <__libc_init_array+0x38>)
 8001752:	4c0d      	ldr	r4, [pc, #52]	; (8001788 <__libc_init_array+0x3c>)
 8001754:	1b64      	subs	r4, r4, r5
 8001756:	10a4      	asrs	r4, r4, #2
 8001758:	42a6      	cmp	r6, r4
 800175a:	d109      	bne.n	8001770 <__libc_init_array+0x24>
 800175c:	f000 fc9c 	bl	8002098 <_init>
 8001760:	2600      	movs	r6, #0
 8001762:	4d0a      	ldr	r5, [pc, #40]	; (800178c <__libc_init_array+0x40>)
 8001764:	4c0a      	ldr	r4, [pc, #40]	; (8001790 <__libc_init_array+0x44>)
 8001766:	1b64      	subs	r4, r4, r5
 8001768:	10a4      	asrs	r4, r4, #2
 800176a:	42a6      	cmp	r6, r4
 800176c:	d105      	bne.n	800177a <__libc_init_array+0x2e>
 800176e:	bd70      	pop	{r4, r5, r6, pc}
 8001770:	f855 3b04 	ldr.w	r3, [r5], #4
 8001774:	4798      	blx	r3
 8001776:	3601      	adds	r6, #1
 8001778:	e7ee      	b.n	8001758 <__libc_init_array+0xc>
 800177a:	f855 3b04 	ldr.w	r3, [r5], #4
 800177e:	4798      	blx	r3
 8001780:	3601      	adds	r6, #1
 8001782:	e7f2      	b.n	800176a <__libc_init_array+0x1e>
 8001784:	08002128 	.word	0x08002128
 8001788:	08002128 	.word	0x08002128
 800178c:	08002128 	.word	0x08002128
 8001790:	0800212c 	.word	0x0800212c

08001794 <memset>:
 8001794:	4603      	mov	r3, r0
 8001796:	4402      	add	r2, r0
 8001798:	4293      	cmp	r3, r2
 800179a:	d100      	bne.n	800179e <memset+0xa>
 800179c:	4770      	bx	lr
 800179e:	f803 1b01 	strb.w	r1, [r3], #1
 80017a2:	e7f9      	b.n	8001798 <memset+0x4>

080017a4 <siprintf>:
 80017a4:	b40e      	push	{r1, r2, r3}
 80017a6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80017aa:	b500      	push	{lr}
 80017ac:	b09c      	sub	sp, #112	; 0x70
 80017ae:	ab1d      	add	r3, sp, #116	; 0x74
 80017b0:	9002      	str	r0, [sp, #8]
 80017b2:	9006      	str	r0, [sp, #24]
 80017b4:	9107      	str	r1, [sp, #28]
 80017b6:	9104      	str	r1, [sp, #16]
 80017b8:	4808      	ldr	r0, [pc, #32]	; (80017dc <siprintf+0x38>)
 80017ba:	4909      	ldr	r1, [pc, #36]	; (80017e0 <siprintf+0x3c>)
 80017bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80017c0:	9105      	str	r1, [sp, #20]
 80017c2:	6800      	ldr	r0, [r0, #0]
 80017c4:	a902      	add	r1, sp, #8
 80017c6:	9301      	str	r3, [sp, #4]
 80017c8:	f000 f868 	bl	800189c <_svfiprintf_r>
 80017cc:	2200      	movs	r2, #0
 80017ce:	9b02      	ldr	r3, [sp, #8]
 80017d0:	701a      	strb	r2, [r3, #0]
 80017d2:	b01c      	add	sp, #112	; 0x70
 80017d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80017d8:	b003      	add	sp, #12
 80017da:	4770      	bx	lr
 80017dc:	2000002c 	.word	0x2000002c
 80017e0:	ffff0208 	.word	0xffff0208

080017e4 <__ssputs_r>:
 80017e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80017e8:	688e      	ldr	r6, [r1, #8]
 80017ea:	4682      	mov	sl, r0
 80017ec:	429e      	cmp	r6, r3
 80017ee:	460c      	mov	r4, r1
 80017f0:	4690      	mov	r8, r2
 80017f2:	461f      	mov	r7, r3
 80017f4:	d838      	bhi.n	8001868 <__ssputs_r+0x84>
 80017f6:	898a      	ldrh	r2, [r1, #12]
 80017f8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80017fc:	d032      	beq.n	8001864 <__ssputs_r+0x80>
 80017fe:	6825      	ldr	r5, [r4, #0]
 8001800:	6909      	ldr	r1, [r1, #16]
 8001802:	3301      	adds	r3, #1
 8001804:	eba5 0901 	sub.w	r9, r5, r1
 8001808:	6965      	ldr	r5, [r4, #20]
 800180a:	444b      	add	r3, r9
 800180c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001810:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001814:	106d      	asrs	r5, r5, #1
 8001816:	429d      	cmp	r5, r3
 8001818:	bf38      	it	cc
 800181a:	461d      	movcc	r5, r3
 800181c:	0553      	lsls	r3, r2, #21
 800181e:	d531      	bpl.n	8001884 <__ssputs_r+0xa0>
 8001820:	4629      	mov	r1, r5
 8001822:	f000 fb6f 	bl	8001f04 <_malloc_r>
 8001826:	4606      	mov	r6, r0
 8001828:	b950      	cbnz	r0, 8001840 <__ssputs_r+0x5c>
 800182a:	230c      	movs	r3, #12
 800182c:	f04f 30ff 	mov.w	r0, #4294967295
 8001830:	f8ca 3000 	str.w	r3, [sl]
 8001834:	89a3      	ldrh	r3, [r4, #12]
 8001836:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800183a:	81a3      	strh	r3, [r4, #12]
 800183c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001840:	464a      	mov	r2, r9
 8001842:	6921      	ldr	r1, [r4, #16]
 8001844:	f000 face 	bl	8001de4 <memcpy>
 8001848:	89a3      	ldrh	r3, [r4, #12]
 800184a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800184e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001852:	81a3      	strh	r3, [r4, #12]
 8001854:	6126      	str	r6, [r4, #16]
 8001856:	444e      	add	r6, r9
 8001858:	6026      	str	r6, [r4, #0]
 800185a:	463e      	mov	r6, r7
 800185c:	6165      	str	r5, [r4, #20]
 800185e:	eba5 0509 	sub.w	r5, r5, r9
 8001862:	60a5      	str	r5, [r4, #8]
 8001864:	42be      	cmp	r6, r7
 8001866:	d900      	bls.n	800186a <__ssputs_r+0x86>
 8001868:	463e      	mov	r6, r7
 800186a:	4632      	mov	r2, r6
 800186c:	4641      	mov	r1, r8
 800186e:	6820      	ldr	r0, [r4, #0]
 8001870:	f000 fac6 	bl	8001e00 <memmove>
 8001874:	68a3      	ldr	r3, [r4, #8]
 8001876:	2000      	movs	r0, #0
 8001878:	1b9b      	subs	r3, r3, r6
 800187a:	60a3      	str	r3, [r4, #8]
 800187c:	6823      	ldr	r3, [r4, #0]
 800187e:	4433      	add	r3, r6
 8001880:	6023      	str	r3, [r4, #0]
 8001882:	e7db      	b.n	800183c <__ssputs_r+0x58>
 8001884:	462a      	mov	r2, r5
 8001886:	f000 fbb1 	bl	8001fec <_realloc_r>
 800188a:	4606      	mov	r6, r0
 800188c:	2800      	cmp	r0, #0
 800188e:	d1e1      	bne.n	8001854 <__ssputs_r+0x70>
 8001890:	4650      	mov	r0, sl
 8001892:	6921      	ldr	r1, [r4, #16]
 8001894:	f000 face 	bl	8001e34 <_free_r>
 8001898:	e7c7      	b.n	800182a <__ssputs_r+0x46>
	...

0800189c <_svfiprintf_r>:
 800189c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018a0:	4698      	mov	r8, r3
 80018a2:	898b      	ldrh	r3, [r1, #12]
 80018a4:	4607      	mov	r7, r0
 80018a6:	061b      	lsls	r3, r3, #24
 80018a8:	460d      	mov	r5, r1
 80018aa:	4614      	mov	r4, r2
 80018ac:	b09d      	sub	sp, #116	; 0x74
 80018ae:	d50e      	bpl.n	80018ce <_svfiprintf_r+0x32>
 80018b0:	690b      	ldr	r3, [r1, #16]
 80018b2:	b963      	cbnz	r3, 80018ce <_svfiprintf_r+0x32>
 80018b4:	2140      	movs	r1, #64	; 0x40
 80018b6:	f000 fb25 	bl	8001f04 <_malloc_r>
 80018ba:	6028      	str	r0, [r5, #0]
 80018bc:	6128      	str	r0, [r5, #16]
 80018be:	b920      	cbnz	r0, 80018ca <_svfiprintf_r+0x2e>
 80018c0:	230c      	movs	r3, #12
 80018c2:	603b      	str	r3, [r7, #0]
 80018c4:	f04f 30ff 	mov.w	r0, #4294967295
 80018c8:	e0d1      	b.n	8001a6e <_svfiprintf_r+0x1d2>
 80018ca:	2340      	movs	r3, #64	; 0x40
 80018cc:	616b      	str	r3, [r5, #20]
 80018ce:	2300      	movs	r3, #0
 80018d0:	9309      	str	r3, [sp, #36]	; 0x24
 80018d2:	2320      	movs	r3, #32
 80018d4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80018d8:	2330      	movs	r3, #48	; 0x30
 80018da:	f04f 0901 	mov.w	r9, #1
 80018de:	f8cd 800c 	str.w	r8, [sp, #12]
 80018e2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8001a88 <_svfiprintf_r+0x1ec>
 80018e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80018ea:	4623      	mov	r3, r4
 80018ec:	469a      	mov	sl, r3
 80018ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80018f2:	b10a      	cbz	r2, 80018f8 <_svfiprintf_r+0x5c>
 80018f4:	2a25      	cmp	r2, #37	; 0x25
 80018f6:	d1f9      	bne.n	80018ec <_svfiprintf_r+0x50>
 80018f8:	ebba 0b04 	subs.w	fp, sl, r4
 80018fc:	d00b      	beq.n	8001916 <_svfiprintf_r+0x7a>
 80018fe:	465b      	mov	r3, fp
 8001900:	4622      	mov	r2, r4
 8001902:	4629      	mov	r1, r5
 8001904:	4638      	mov	r0, r7
 8001906:	f7ff ff6d 	bl	80017e4 <__ssputs_r>
 800190a:	3001      	adds	r0, #1
 800190c:	f000 80aa 	beq.w	8001a64 <_svfiprintf_r+0x1c8>
 8001910:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001912:	445a      	add	r2, fp
 8001914:	9209      	str	r2, [sp, #36]	; 0x24
 8001916:	f89a 3000 	ldrb.w	r3, [sl]
 800191a:	2b00      	cmp	r3, #0
 800191c:	f000 80a2 	beq.w	8001a64 <_svfiprintf_r+0x1c8>
 8001920:	2300      	movs	r3, #0
 8001922:	f04f 32ff 	mov.w	r2, #4294967295
 8001926:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800192a:	f10a 0a01 	add.w	sl, sl, #1
 800192e:	9304      	str	r3, [sp, #16]
 8001930:	9307      	str	r3, [sp, #28]
 8001932:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001936:	931a      	str	r3, [sp, #104]	; 0x68
 8001938:	4654      	mov	r4, sl
 800193a:	2205      	movs	r2, #5
 800193c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001940:	4851      	ldr	r0, [pc, #324]	; (8001a88 <_svfiprintf_r+0x1ec>)
 8001942:	f000 fa41 	bl	8001dc8 <memchr>
 8001946:	9a04      	ldr	r2, [sp, #16]
 8001948:	b9d8      	cbnz	r0, 8001982 <_svfiprintf_r+0xe6>
 800194a:	06d0      	lsls	r0, r2, #27
 800194c:	bf44      	itt	mi
 800194e:	2320      	movmi	r3, #32
 8001950:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001954:	0711      	lsls	r1, r2, #28
 8001956:	bf44      	itt	mi
 8001958:	232b      	movmi	r3, #43	; 0x2b
 800195a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800195e:	f89a 3000 	ldrb.w	r3, [sl]
 8001962:	2b2a      	cmp	r3, #42	; 0x2a
 8001964:	d015      	beq.n	8001992 <_svfiprintf_r+0xf6>
 8001966:	4654      	mov	r4, sl
 8001968:	2000      	movs	r0, #0
 800196a:	f04f 0c0a 	mov.w	ip, #10
 800196e:	9a07      	ldr	r2, [sp, #28]
 8001970:	4621      	mov	r1, r4
 8001972:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001976:	3b30      	subs	r3, #48	; 0x30
 8001978:	2b09      	cmp	r3, #9
 800197a:	d94e      	bls.n	8001a1a <_svfiprintf_r+0x17e>
 800197c:	b1b0      	cbz	r0, 80019ac <_svfiprintf_r+0x110>
 800197e:	9207      	str	r2, [sp, #28]
 8001980:	e014      	b.n	80019ac <_svfiprintf_r+0x110>
 8001982:	eba0 0308 	sub.w	r3, r0, r8
 8001986:	fa09 f303 	lsl.w	r3, r9, r3
 800198a:	4313      	orrs	r3, r2
 800198c:	46a2      	mov	sl, r4
 800198e:	9304      	str	r3, [sp, #16]
 8001990:	e7d2      	b.n	8001938 <_svfiprintf_r+0x9c>
 8001992:	9b03      	ldr	r3, [sp, #12]
 8001994:	1d19      	adds	r1, r3, #4
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	9103      	str	r1, [sp, #12]
 800199a:	2b00      	cmp	r3, #0
 800199c:	bfbb      	ittet	lt
 800199e:	425b      	neglt	r3, r3
 80019a0:	f042 0202 	orrlt.w	r2, r2, #2
 80019a4:	9307      	strge	r3, [sp, #28]
 80019a6:	9307      	strlt	r3, [sp, #28]
 80019a8:	bfb8      	it	lt
 80019aa:	9204      	strlt	r2, [sp, #16]
 80019ac:	7823      	ldrb	r3, [r4, #0]
 80019ae:	2b2e      	cmp	r3, #46	; 0x2e
 80019b0:	d10c      	bne.n	80019cc <_svfiprintf_r+0x130>
 80019b2:	7863      	ldrb	r3, [r4, #1]
 80019b4:	2b2a      	cmp	r3, #42	; 0x2a
 80019b6:	d135      	bne.n	8001a24 <_svfiprintf_r+0x188>
 80019b8:	9b03      	ldr	r3, [sp, #12]
 80019ba:	3402      	adds	r4, #2
 80019bc:	1d1a      	adds	r2, r3, #4
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	9203      	str	r2, [sp, #12]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	bfb8      	it	lt
 80019c6:	f04f 33ff 	movlt.w	r3, #4294967295
 80019ca:	9305      	str	r3, [sp, #20]
 80019cc:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8001a8c <_svfiprintf_r+0x1f0>
 80019d0:	2203      	movs	r2, #3
 80019d2:	4650      	mov	r0, sl
 80019d4:	7821      	ldrb	r1, [r4, #0]
 80019d6:	f000 f9f7 	bl	8001dc8 <memchr>
 80019da:	b140      	cbz	r0, 80019ee <_svfiprintf_r+0x152>
 80019dc:	2340      	movs	r3, #64	; 0x40
 80019de:	eba0 000a 	sub.w	r0, r0, sl
 80019e2:	fa03 f000 	lsl.w	r0, r3, r0
 80019e6:	9b04      	ldr	r3, [sp, #16]
 80019e8:	3401      	adds	r4, #1
 80019ea:	4303      	orrs	r3, r0
 80019ec:	9304      	str	r3, [sp, #16]
 80019ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80019f2:	2206      	movs	r2, #6
 80019f4:	4826      	ldr	r0, [pc, #152]	; (8001a90 <_svfiprintf_r+0x1f4>)
 80019f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80019fa:	f000 f9e5 	bl	8001dc8 <memchr>
 80019fe:	2800      	cmp	r0, #0
 8001a00:	d038      	beq.n	8001a74 <_svfiprintf_r+0x1d8>
 8001a02:	4b24      	ldr	r3, [pc, #144]	; (8001a94 <_svfiprintf_r+0x1f8>)
 8001a04:	bb1b      	cbnz	r3, 8001a4e <_svfiprintf_r+0x1b2>
 8001a06:	9b03      	ldr	r3, [sp, #12]
 8001a08:	3307      	adds	r3, #7
 8001a0a:	f023 0307 	bic.w	r3, r3, #7
 8001a0e:	3308      	adds	r3, #8
 8001a10:	9303      	str	r3, [sp, #12]
 8001a12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001a14:	4433      	add	r3, r6
 8001a16:	9309      	str	r3, [sp, #36]	; 0x24
 8001a18:	e767      	b.n	80018ea <_svfiprintf_r+0x4e>
 8001a1a:	460c      	mov	r4, r1
 8001a1c:	2001      	movs	r0, #1
 8001a1e:	fb0c 3202 	mla	r2, ip, r2, r3
 8001a22:	e7a5      	b.n	8001970 <_svfiprintf_r+0xd4>
 8001a24:	2300      	movs	r3, #0
 8001a26:	f04f 0c0a 	mov.w	ip, #10
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	3401      	adds	r4, #1
 8001a2e:	9305      	str	r3, [sp, #20]
 8001a30:	4620      	mov	r0, r4
 8001a32:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001a36:	3a30      	subs	r2, #48	; 0x30
 8001a38:	2a09      	cmp	r2, #9
 8001a3a:	d903      	bls.n	8001a44 <_svfiprintf_r+0x1a8>
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d0c5      	beq.n	80019cc <_svfiprintf_r+0x130>
 8001a40:	9105      	str	r1, [sp, #20]
 8001a42:	e7c3      	b.n	80019cc <_svfiprintf_r+0x130>
 8001a44:	4604      	mov	r4, r0
 8001a46:	2301      	movs	r3, #1
 8001a48:	fb0c 2101 	mla	r1, ip, r1, r2
 8001a4c:	e7f0      	b.n	8001a30 <_svfiprintf_r+0x194>
 8001a4e:	ab03      	add	r3, sp, #12
 8001a50:	9300      	str	r3, [sp, #0]
 8001a52:	462a      	mov	r2, r5
 8001a54:	4638      	mov	r0, r7
 8001a56:	4b10      	ldr	r3, [pc, #64]	; (8001a98 <_svfiprintf_r+0x1fc>)
 8001a58:	a904      	add	r1, sp, #16
 8001a5a:	f3af 8000 	nop.w
 8001a5e:	1c42      	adds	r2, r0, #1
 8001a60:	4606      	mov	r6, r0
 8001a62:	d1d6      	bne.n	8001a12 <_svfiprintf_r+0x176>
 8001a64:	89ab      	ldrh	r3, [r5, #12]
 8001a66:	065b      	lsls	r3, r3, #25
 8001a68:	f53f af2c 	bmi.w	80018c4 <_svfiprintf_r+0x28>
 8001a6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001a6e:	b01d      	add	sp, #116	; 0x74
 8001a70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a74:	ab03      	add	r3, sp, #12
 8001a76:	9300      	str	r3, [sp, #0]
 8001a78:	462a      	mov	r2, r5
 8001a7a:	4638      	mov	r0, r7
 8001a7c:	4b06      	ldr	r3, [pc, #24]	; (8001a98 <_svfiprintf_r+0x1fc>)
 8001a7e:	a904      	add	r1, sp, #16
 8001a80:	f000 f87c 	bl	8001b7c <_printf_i>
 8001a84:	e7eb      	b.n	8001a5e <_svfiprintf_r+0x1c2>
 8001a86:	bf00      	nop
 8001a88:	080020f2 	.word	0x080020f2
 8001a8c:	080020f8 	.word	0x080020f8
 8001a90:	080020fc 	.word	0x080020fc
 8001a94:	00000000 	.word	0x00000000
 8001a98:	080017e5 	.word	0x080017e5

08001a9c <_printf_common>:
 8001a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001aa0:	4616      	mov	r6, r2
 8001aa2:	4699      	mov	r9, r3
 8001aa4:	688a      	ldr	r2, [r1, #8]
 8001aa6:	690b      	ldr	r3, [r1, #16]
 8001aa8:	4607      	mov	r7, r0
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	bfb8      	it	lt
 8001aae:	4613      	movlt	r3, r2
 8001ab0:	6033      	str	r3, [r6, #0]
 8001ab2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001ab6:	460c      	mov	r4, r1
 8001ab8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001abc:	b10a      	cbz	r2, 8001ac2 <_printf_common+0x26>
 8001abe:	3301      	adds	r3, #1
 8001ac0:	6033      	str	r3, [r6, #0]
 8001ac2:	6823      	ldr	r3, [r4, #0]
 8001ac4:	0699      	lsls	r1, r3, #26
 8001ac6:	bf42      	ittt	mi
 8001ac8:	6833      	ldrmi	r3, [r6, #0]
 8001aca:	3302      	addmi	r3, #2
 8001acc:	6033      	strmi	r3, [r6, #0]
 8001ace:	6825      	ldr	r5, [r4, #0]
 8001ad0:	f015 0506 	ands.w	r5, r5, #6
 8001ad4:	d106      	bne.n	8001ae4 <_printf_common+0x48>
 8001ad6:	f104 0a19 	add.w	sl, r4, #25
 8001ada:	68e3      	ldr	r3, [r4, #12]
 8001adc:	6832      	ldr	r2, [r6, #0]
 8001ade:	1a9b      	subs	r3, r3, r2
 8001ae0:	42ab      	cmp	r3, r5
 8001ae2:	dc28      	bgt.n	8001b36 <_printf_common+0x9a>
 8001ae4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001ae8:	1e13      	subs	r3, r2, #0
 8001aea:	6822      	ldr	r2, [r4, #0]
 8001aec:	bf18      	it	ne
 8001aee:	2301      	movne	r3, #1
 8001af0:	0692      	lsls	r2, r2, #26
 8001af2:	d42d      	bmi.n	8001b50 <_printf_common+0xb4>
 8001af4:	4649      	mov	r1, r9
 8001af6:	4638      	mov	r0, r7
 8001af8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001afc:	47c0      	blx	r8
 8001afe:	3001      	adds	r0, #1
 8001b00:	d020      	beq.n	8001b44 <_printf_common+0xa8>
 8001b02:	6823      	ldr	r3, [r4, #0]
 8001b04:	68e5      	ldr	r5, [r4, #12]
 8001b06:	f003 0306 	and.w	r3, r3, #6
 8001b0a:	2b04      	cmp	r3, #4
 8001b0c:	bf18      	it	ne
 8001b0e:	2500      	movne	r5, #0
 8001b10:	6832      	ldr	r2, [r6, #0]
 8001b12:	f04f 0600 	mov.w	r6, #0
 8001b16:	68a3      	ldr	r3, [r4, #8]
 8001b18:	bf08      	it	eq
 8001b1a:	1aad      	subeq	r5, r5, r2
 8001b1c:	6922      	ldr	r2, [r4, #16]
 8001b1e:	bf08      	it	eq
 8001b20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001b24:	4293      	cmp	r3, r2
 8001b26:	bfc4      	itt	gt
 8001b28:	1a9b      	subgt	r3, r3, r2
 8001b2a:	18ed      	addgt	r5, r5, r3
 8001b2c:	341a      	adds	r4, #26
 8001b2e:	42b5      	cmp	r5, r6
 8001b30:	d11a      	bne.n	8001b68 <_printf_common+0xcc>
 8001b32:	2000      	movs	r0, #0
 8001b34:	e008      	b.n	8001b48 <_printf_common+0xac>
 8001b36:	2301      	movs	r3, #1
 8001b38:	4652      	mov	r2, sl
 8001b3a:	4649      	mov	r1, r9
 8001b3c:	4638      	mov	r0, r7
 8001b3e:	47c0      	blx	r8
 8001b40:	3001      	adds	r0, #1
 8001b42:	d103      	bne.n	8001b4c <_printf_common+0xb0>
 8001b44:	f04f 30ff 	mov.w	r0, #4294967295
 8001b48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b4c:	3501      	adds	r5, #1
 8001b4e:	e7c4      	b.n	8001ada <_printf_common+0x3e>
 8001b50:	2030      	movs	r0, #48	; 0x30
 8001b52:	18e1      	adds	r1, r4, r3
 8001b54:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001b58:	1c5a      	adds	r2, r3, #1
 8001b5a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001b5e:	4422      	add	r2, r4
 8001b60:	3302      	adds	r3, #2
 8001b62:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001b66:	e7c5      	b.n	8001af4 <_printf_common+0x58>
 8001b68:	2301      	movs	r3, #1
 8001b6a:	4622      	mov	r2, r4
 8001b6c:	4649      	mov	r1, r9
 8001b6e:	4638      	mov	r0, r7
 8001b70:	47c0      	blx	r8
 8001b72:	3001      	adds	r0, #1
 8001b74:	d0e6      	beq.n	8001b44 <_printf_common+0xa8>
 8001b76:	3601      	adds	r6, #1
 8001b78:	e7d9      	b.n	8001b2e <_printf_common+0x92>
	...

08001b7c <_printf_i>:
 8001b7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001b80:	7e0f      	ldrb	r7, [r1, #24]
 8001b82:	4691      	mov	r9, r2
 8001b84:	2f78      	cmp	r7, #120	; 0x78
 8001b86:	4680      	mov	r8, r0
 8001b88:	460c      	mov	r4, r1
 8001b8a:	469a      	mov	sl, r3
 8001b8c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8001b8e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8001b92:	d807      	bhi.n	8001ba4 <_printf_i+0x28>
 8001b94:	2f62      	cmp	r7, #98	; 0x62
 8001b96:	d80a      	bhi.n	8001bae <_printf_i+0x32>
 8001b98:	2f00      	cmp	r7, #0
 8001b9a:	f000 80d9 	beq.w	8001d50 <_printf_i+0x1d4>
 8001b9e:	2f58      	cmp	r7, #88	; 0x58
 8001ba0:	f000 80a4 	beq.w	8001cec <_printf_i+0x170>
 8001ba4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001ba8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001bac:	e03a      	b.n	8001c24 <_printf_i+0xa8>
 8001bae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001bb2:	2b15      	cmp	r3, #21
 8001bb4:	d8f6      	bhi.n	8001ba4 <_printf_i+0x28>
 8001bb6:	a101      	add	r1, pc, #4	; (adr r1, 8001bbc <_printf_i+0x40>)
 8001bb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001bbc:	08001c15 	.word	0x08001c15
 8001bc0:	08001c29 	.word	0x08001c29
 8001bc4:	08001ba5 	.word	0x08001ba5
 8001bc8:	08001ba5 	.word	0x08001ba5
 8001bcc:	08001ba5 	.word	0x08001ba5
 8001bd0:	08001ba5 	.word	0x08001ba5
 8001bd4:	08001c29 	.word	0x08001c29
 8001bd8:	08001ba5 	.word	0x08001ba5
 8001bdc:	08001ba5 	.word	0x08001ba5
 8001be0:	08001ba5 	.word	0x08001ba5
 8001be4:	08001ba5 	.word	0x08001ba5
 8001be8:	08001d37 	.word	0x08001d37
 8001bec:	08001c59 	.word	0x08001c59
 8001bf0:	08001d19 	.word	0x08001d19
 8001bf4:	08001ba5 	.word	0x08001ba5
 8001bf8:	08001ba5 	.word	0x08001ba5
 8001bfc:	08001d59 	.word	0x08001d59
 8001c00:	08001ba5 	.word	0x08001ba5
 8001c04:	08001c59 	.word	0x08001c59
 8001c08:	08001ba5 	.word	0x08001ba5
 8001c0c:	08001ba5 	.word	0x08001ba5
 8001c10:	08001d21 	.word	0x08001d21
 8001c14:	682b      	ldr	r3, [r5, #0]
 8001c16:	1d1a      	adds	r2, r3, #4
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	602a      	str	r2, [r5, #0]
 8001c1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001c20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001c24:	2301      	movs	r3, #1
 8001c26:	e0a4      	b.n	8001d72 <_printf_i+0x1f6>
 8001c28:	6820      	ldr	r0, [r4, #0]
 8001c2a:	6829      	ldr	r1, [r5, #0]
 8001c2c:	0606      	lsls	r6, r0, #24
 8001c2e:	f101 0304 	add.w	r3, r1, #4
 8001c32:	d50a      	bpl.n	8001c4a <_printf_i+0xce>
 8001c34:	680e      	ldr	r6, [r1, #0]
 8001c36:	602b      	str	r3, [r5, #0]
 8001c38:	2e00      	cmp	r6, #0
 8001c3a:	da03      	bge.n	8001c44 <_printf_i+0xc8>
 8001c3c:	232d      	movs	r3, #45	; 0x2d
 8001c3e:	4276      	negs	r6, r6
 8001c40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001c44:	230a      	movs	r3, #10
 8001c46:	485e      	ldr	r0, [pc, #376]	; (8001dc0 <_printf_i+0x244>)
 8001c48:	e019      	b.n	8001c7e <_printf_i+0x102>
 8001c4a:	680e      	ldr	r6, [r1, #0]
 8001c4c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001c50:	602b      	str	r3, [r5, #0]
 8001c52:	bf18      	it	ne
 8001c54:	b236      	sxthne	r6, r6
 8001c56:	e7ef      	b.n	8001c38 <_printf_i+0xbc>
 8001c58:	682b      	ldr	r3, [r5, #0]
 8001c5a:	6820      	ldr	r0, [r4, #0]
 8001c5c:	1d19      	adds	r1, r3, #4
 8001c5e:	6029      	str	r1, [r5, #0]
 8001c60:	0601      	lsls	r1, r0, #24
 8001c62:	d501      	bpl.n	8001c68 <_printf_i+0xec>
 8001c64:	681e      	ldr	r6, [r3, #0]
 8001c66:	e002      	b.n	8001c6e <_printf_i+0xf2>
 8001c68:	0646      	lsls	r6, r0, #25
 8001c6a:	d5fb      	bpl.n	8001c64 <_printf_i+0xe8>
 8001c6c:	881e      	ldrh	r6, [r3, #0]
 8001c6e:	2f6f      	cmp	r7, #111	; 0x6f
 8001c70:	bf0c      	ite	eq
 8001c72:	2308      	moveq	r3, #8
 8001c74:	230a      	movne	r3, #10
 8001c76:	4852      	ldr	r0, [pc, #328]	; (8001dc0 <_printf_i+0x244>)
 8001c78:	2100      	movs	r1, #0
 8001c7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001c7e:	6865      	ldr	r5, [r4, #4]
 8001c80:	2d00      	cmp	r5, #0
 8001c82:	bfa8      	it	ge
 8001c84:	6821      	ldrge	r1, [r4, #0]
 8001c86:	60a5      	str	r5, [r4, #8]
 8001c88:	bfa4      	itt	ge
 8001c8a:	f021 0104 	bicge.w	r1, r1, #4
 8001c8e:	6021      	strge	r1, [r4, #0]
 8001c90:	b90e      	cbnz	r6, 8001c96 <_printf_i+0x11a>
 8001c92:	2d00      	cmp	r5, #0
 8001c94:	d04d      	beq.n	8001d32 <_printf_i+0x1b6>
 8001c96:	4615      	mov	r5, r2
 8001c98:	fbb6 f1f3 	udiv	r1, r6, r3
 8001c9c:	fb03 6711 	mls	r7, r3, r1, r6
 8001ca0:	5dc7      	ldrb	r7, [r0, r7]
 8001ca2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8001ca6:	4637      	mov	r7, r6
 8001ca8:	42bb      	cmp	r3, r7
 8001caa:	460e      	mov	r6, r1
 8001cac:	d9f4      	bls.n	8001c98 <_printf_i+0x11c>
 8001cae:	2b08      	cmp	r3, #8
 8001cb0:	d10b      	bne.n	8001cca <_printf_i+0x14e>
 8001cb2:	6823      	ldr	r3, [r4, #0]
 8001cb4:	07de      	lsls	r6, r3, #31
 8001cb6:	d508      	bpl.n	8001cca <_printf_i+0x14e>
 8001cb8:	6923      	ldr	r3, [r4, #16]
 8001cba:	6861      	ldr	r1, [r4, #4]
 8001cbc:	4299      	cmp	r1, r3
 8001cbe:	bfde      	ittt	le
 8001cc0:	2330      	movle	r3, #48	; 0x30
 8001cc2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001cc6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001cca:	1b52      	subs	r2, r2, r5
 8001ccc:	6122      	str	r2, [r4, #16]
 8001cce:	464b      	mov	r3, r9
 8001cd0:	4621      	mov	r1, r4
 8001cd2:	4640      	mov	r0, r8
 8001cd4:	f8cd a000 	str.w	sl, [sp]
 8001cd8:	aa03      	add	r2, sp, #12
 8001cda:	f7ff fedf 	bl	8001a9c <_printf_common>
 8001cde:	3001      	adds	r0, #1
 8001ce0:	d14c      	bne.n	8001d7c <_printf_i+0x200>
 8001ce2:	f04f 30ff 	mov.w	r0, #4294967295
 8001ce6:	b004      	add	sp, #16
 8001ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001cec:	4834      	ldr	r0, [pc, #208]	; (8001dc0 <_printf_i+0x244>)
 8001cee:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8001cf2:	6829      	ldr	r1, [r5, #0]
 8001cf4:	6823      	ldr	r3, [r4, #0]
 8001cf6:	f851 6b04 	ldr.w	r6, [r1], #4
 8001cfa:	6029      	str	r1, [r5, #0]
 8001cfc:	061d      	lsls	r5, r3, #24
 8001cfe:	d514      	bpl.n	8001d2a <_printf_i+0x1ae>
 8001d00:	07df      	lsls	r7, r3, #31
 8001d02:	bf44      	itt	mi
 8001d04:	f043 0320 	orrmi.w	r3, r3, #32
 8001d08:	6023      	strmi	r3, [r4, #0]
 8001d0a:	b91e      	cbnz	r6, 8001d14 <_printf_i+0x198>
 8001d0c:	6823      	ldr	r3, [r4, #0]
 8001d0e:	f023 0320 	bic.w	r3, r3, #32
 8001d12:	6023      	str	r3, [r4, #0]
 8001d14:	2310      	movs	r3, #16
 8001d16:	e7af      	b.n	8001c78 <_printf_i+0xfc>
 8001d18:	6823      	ldr	r3, [r4, #0]
 8001d1a:	f043 0320 	orr.w	r3, r3, #32
 8001d1e:	6023      	str	r3, [r4, #0]
 8001d20:	2378      	movs	r3, #120	; 0x78
 8001d22:	4828      	ldr	r0, [pc, #160]	; (8001dc4 <_printf_i+0x248>)
 8001d24:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001d28:	e7e3      	b.n	8001cf2 <_printf_i+0x176>
 8001d2a:	0659      	lsls	r1, r3, #25
 8001d2c:	bf48      	it	mi
 8001d2e:	b2b6      	uxthmi	r6, r6
 8001d30:	e7e6      	b.n	8001d00 <_printf_i+0x184>
 8001d32:	4615      	mov	r5, r2
 8001d34:	e7bb      	b.n	8001cae <_printf_i+0x132>
 8001d36:	682b      	ldr	r3, [r5, #0]
 8001d38:	6826      	ldr	r6, [r4, #0]
 8001d3a:	1d18      	adds	r0, r3, #4
 8001d3c:	6961      	ldr	r1, [r4, #20]
 8001d3e:	6028      	str	r0, [r5, #0]
 8001d40:	0635      	lsls	r5, r6, #24
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	d501      	bpl.n	8001d4a <_printf_i+0x1ce>
 8001d46:	6019      	str	r1, [r3, #0]
 8001d48:	e002      	b.n	8001d50 <_printf_i+0x1d4>
 8001d4a:	0670      	lsls	r0, r6, #25
 8001d4c:	d5fb      	bpl.n	8001d46 <_printf_i+0x1ca>
 8001d4e:	8019      	strh	r1, [r3, #0]
 8001d50:	2300      	movs	r3, #0
 8001d52:	4615      	mov	r5, r2
 8001d54:	6123      	str	r3, [r4, #16]
 8001d56:	e7ba      	b.n	8001cce <_printf_i+0x152>
 8001d58:	682b      	ldr	r3, [r5, #0]
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	1d1a      	adds	r2, r3, #4
 8001d5e:	602a      	str	r2, [r5, #0]
 8001d60:	681d      	ldr	r5, [r3, #0]
 8001d62:	6862      	ldr	r2, [r4, #4]
 8001d64:	4628      	mov	r0, r5
 8001d66:	f000 f82f 	bl	8001dc8 <memchr>
 8001d6a:	b108      	cbz	r0, 8001d70 <_printf_i+0x1f4>
 8001d6c:	1b40      	subs	r0, r0, r5
 8001d6e:	6060      	str	r0, [r4, #4]
 8001d70:	6863      	ldr	r3, [r4, #4]
 8001d72:	6123      	str	r3, [r4, #16]
 8001d74:	2300      	movs	r3, #0
 8001d76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001d7a:	e7a8      	b.n	8001cce <_printf_i+0x152>
 8001d7c:	462a      	mov	r2, r5
 8001d7e:	4649      	mov	r1, r9
 8001d80:	4640      	mov	r0, r8
 8001d82:	6923      	ldr	r3, [r4, #16]
 8001d84:	47d0      	blx	sl
 8001d86:	3001      	adds	r0, #1
 8001d88:	d0ab      	beq.n	8001ce2 <_printf_i+0x166>
 8001d8a:	6823      	ldr	r3, [r4, #0]
 8001d8c:	079b      	lsls	r3, r3, #30
 8001d8e:	d413      	bmi.n	8001db8 <_printf_i+0x23c>
 8001d90:	68e0      	ldr	r0, [r4, #12]
 8001d92:	9b03      	ldr	r3, [sp, #12]
 8001d94:	4298      	cmp	r0, r3
 8001d96:	bfb8      	it	lt
 8001d98:	4618      	movlt	r0, r3
 8001d9a:	e7a4      	b.n	8001ce6 <_printf_i+0x16a>
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	4632      	mov	r2, r6
 8001da0:	4649      	mov	r1, r9
 8001da2:	4640      	mov	r0, r8
 8001da4:	47d0      	blx	sl
 8001da6:	3001      	adds	r0, #1
 8001da8:	d09b      	beq.n	8001ce2 <_printf_i+0x166>
 8001daa:	3501      	adds	r5, #1
 8001dac:	68e3      	ldr	r3, [r4, #12]
 8001dae:	9903      	ldr	r1, [sp, #12]
 8001db0:	1a5b      	subs	r3, r3, r1
 8001db2:	42ab      	cmp	r3, r5
 8001db4:	dcf2      	bgt.n	8001d9c <_printf_i+0x220>
 8001db6:	e7eb      	b.n	8001d90 <_printf_i+0x214>
 8001db8:	2500      	movs	r5, #0
 8001dba:	f104 0619 	add.w	r6, r4, #25
 8001dbe:	e7f5      	b.n	8001dac <_printf_i+0x230>
 8001dc0:	08002103 	.word	0x08002103
 8001dc4:	08002114 	.word	0x08002114

08001dc8 <memchr>:
 8001dc8:	4603      	mov	r3, r0
 8001dca:	b510      	push	{r4, lr}
 8001dcc:	b2c9      	uxtb	r1, r1
 8001dce:	4402      	add	r2, r0
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	d101      	bne.n	8001dda <memchr+0x12>
 8001dd6:	2000      	movs	r0, #0
 8001dd8:	e003      	b.n	8001de2 <memchr+0x1a>
 8001dda:	7804      	ldrb	r4, [r0, #0]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	428c      	cmp	r4, r1
 8001de0:	d1f6      	bne.n	8001dd0 <memchr+0x8>
 8001de2:	bd10      	pop	{r4, pc}

08001de4 <memcpy>:
 8001de4:	440a      	add	r2, r1
 8001de6:	4291      	cmp	r1, r2
 8001de8:	f100 33ff 	add.w	r3, r0, #4294967295
 8001dec:	d100      	bne.n	8001df0 <memcpy+0xc>
 8001dee:	4770      	bx	lr
 8001df0:	b510      	push	{r4, lr}
 8001df2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001df6:	4291      	cmp	r1, r2
 8001df8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001dfc:	d1f9      	bne.n	8001df2 <memcpy+0xe>
 8001dfe:	bd10      	pop	{r4, pc}

08001e00 <memmove>:
 8001e00:	4288      	cmp	r0, r1
 8001e02:	b510      	push	{r4, lr}
 8001e04:	eb01 0402 	add.w	r4, r1, r2
 8001e08:	d902      	bls.n	8001e10 <memmove+0x10>
 8001e0a:	4284      	cmp	r4, r0
 8001e0c:	4623      	mov	r3, r4
 8001e0e:	d807      	bhi.n	8001e20 <memmove+0x20>
 8001e10:	1e43      	subs	r3, r0, #1
 8001e12:	42a1      	cmp	r1, r4
 8001e14:	d008      	beq.n	8001e28 <memmove+0x28>
 8001e16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001e1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001e1e:	e7f8      	b.n	8001e12 <memmove+0x12>
 8001e20:	4601      	mov	r1, r0
 8001e22:	4402      	add	r2, r0
 8001e24:	428a      	cmp	r2, r1
 8001e26:	d100      	bne.n	8001e2a <memmove+0x2a>
 8001e28:	bd10      	pop	{r4, pc}
 8001e2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001e2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001e32:	e7f7      	b.n	8001e24 <memmove+0x24>

08001e34 <_free_r>:
 8001e34:	b538      	push	{r3, r4, r5, lr}
 8001e36:	4605      	mov	r5, r0
 8001e38:	2900      	cmp	r1, #0
 8001e3a:	d040      	beq.n	8001ebe <_free_r+0x8a>
 8001e3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001e40:	1f0c      	subs	r4, r1, #4
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	bfb8      	it	lt
 8001e46:	18e4      	addlt	r4, r4, r3
 8001e48:	f000 f910 	bl	800206c <__malloc_lock>
 8001e4c:	4a1c      	ldr	r2, [pc, #112]	; (8001ec0 <_free_r+0x8c>)
 8001e4e:	6813      	ldr	r3, [r2, #0]
 8001e50:	b933      	cbnz	r3, 8001e60 <_free_r+0x2c>
 8001e52:	6063      	str	r3, [r4, #4]
 8001e54:	6014      	str	r4, [r2, #0]
 8001e56:	4628      	mov	r0, r5
 8001e58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001e5c:	f000 b90c 	b.w	8002078 <__malloc_unlock>
 8001e60:	42a3      	cmp	r3, r4
 8001e62:	d908      	bls.n	8001e76 <_free_r+0x42>
 8001e64:	6820      	ldr	r0, [r4, #0]
 8001e66:	1821      	adds	r1, r4, r0
 8001e68:	428b      	cmp	r3, r1
 8001e6a:	bf01      	itttt	eq
 8001e6c:	6819      	ldreq	r1, [r3, #0]
 8001e6e:	685b      	ldreq	r3, [r3, #4]
 8001e70:	1809      	addeq	r1, r1, r0
 8001e72:	6021      	streq	r1, [r4, #0]
 8001e74:	e7ed      	b.n	8001e52 <_free_r+0x1e>
 8001e76:	461a      	mov	r2, r3
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	b10b      	cbz	r3, 8001e80 <_free_r+0x4c>
 8001e7c:	42a3      	cmp	r3, r4
 8001e7e:	d9fa      	bls.n	8001e76 <_free_r+0x42>
 8001e80:	6811      	ldr	r1, [r2, #0]
 8001e82:	1850      	adds	r0, r2, r1
 8001e84:	42a0      	cmp	r0, r4
 8001e86:	d10b      	bne.n	8001ea0 <_free_r+0x6c>
 8001e88:	6820      	ldr	r0, [r4, #0]
 8001e8a:	4401      	add	r1, r0
 8001e8c:	1850      	adds	r0, r2, r1
 8001e8e:	4283      	cmp	r3, r0
 8001e90:	6011      	str	r1, [r2, #0]
 8001e92:	d1e0      	bne.n	8001e56 <_free_r+0x22>
 8001e94:	6818      	ldr	r0, [r3, #0]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	4401      	add	r1, r0
 8001e9a:	6011      	str	r1, [r2, #0]
 8001e9c:	6053      	str	r3, [r2, #4]
 8001e9e:	e7da      	b.n	8001e56 <_free_r+0x22>
 8001ea0:	d902      	bls.n	8001ea8 <_free_r+0x74>
 8001ea2:	230c      	movs	r3, #12
 8001ea4:	602b      	str	r3, [r5, #0]
 8001ea6:	e7d6      	b.n	8001e56 <_free_r+0x22>
 8001ea8:	6820      	ldr	r0, [r4, #0]
 8001eaa:	1821      	adds	r1, r4, r0
 8001eac:	428b      	cmp	r3, r1
 8001eae:	bf01      	itttt	eq
 8001eb0:	6819      	ldreq	r1, [r3, #0]
 8001eb2:	685b      	ldreq	r3, [r3, #4]
 8001eb4:	1809      	addeq	r1, r1, r0
 8001eb6:	6021      	streq	r1, [r4, #0]
 8001eb8:	6063      	str	r3, [r4, #4]
 8001eba:	6054      	str	r4, [r2, #4]
 8001ebc:	e7cb      	b.n	8001e56 <_free_r+0x22>
 8001ebe:	bd38      	pop	{r3, r4, r5, pc}
 8001ec0:	200000c8 	.word	0x200000c8

08001ec4 <sbrk_aligned>:
 8001ec4:	b570      	push	{r4, r5, r6, lr}
 8001ec6:	4e0e      	ldr	r6, [pc, #56]	; (8001f00 <sbrk_aligned+0x3c>)
 8001ec8:	460c      	mov	r4, r1
 8001eca:	6831      	ldr	r1, [r6, #0]
 8001ecc:	4605      	mov	r5, r0
 8001ece:	b911      	cbnz	r1, 8001ed6 <sbrk_aligned+0x12>
 8001ed0:	f000 f8bc 	bl	800204c <_sbrk_r>
 8001ed4:	6030      	str	r0, [r6, #0]
 8001ed6:	4621      	mov	r1, r4
 8001ed8:	4628      	mov	r0, r5
 8001eda:	f000 f8b7 	bl	800204c <_sbrk_r>
 8001ede:	1c43      	adds	r3, r0, #1
 8001ee0:	d00a      	beq.n	8001ef8 <sbrk_aligned+0x34>
 8001ee2:	1cc4      	adds	r4, r0, #3
 8001ee4:	f024 0403 	bic.w	r4, r4, #3
 8001ee8:	42a0      	cmp	r0, r4
 8001eea:	d007      	beq.n	8001efc <sbrk_aligned+0x38>
 8001eec:	1a21      	subs	r1, r4, r0
 8001eee:	4628      	mov	r0, r5
 8001ef0:	f000 f8ac 	bl	800204c <_sbrk_r>
 8001ef4:	3001      	adds	r0, #1
 8001ef6:	d101      	bne.n	8001efc <sbrk_aligned+0x38>
 8001ef8:	f04f 34ff 	mov.w	r4, #4294967295
 8001efc:	4620      	mov	r0, r4
 8001efe:	bd70      	pop	{r4, r5, r6, pc}
 8001f00:	200000cc 	.word	0x200000cc

08001f04 <_malloc_r>:
 8001f04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f08:	1ccd      	adds	r5, r1, #3
 8001f0a:	f025 0503 	bic.w	r5, r5, #3
 8001f0e:	3508      	adds	r5, #8
 8001f10:	2d0c      	cmp	r5, #12
 8001f12:	bf38      	it	cc
 8001f14:	250c      	movcc	r5, #12
 8001f16:	2d00      	cmp	r5, #0
 8001f18:	4607      	mov	r7, r0
 8001f1a:	db01      	blt.n	8001f20 <_malloc_r+0x1c>
 8001f1c:	42a9      	cmp	r1, r5
 8001f1e:	d905      	bls.n	8001f2c <_malloc_r+0x28>
 8001f20:	230c      	movs	r3, #12
 8001f22:	2600      	movs	r6, #0
 8001f24:	603b      	str	r3, [r7, #0]
 8001f26:	4630      	mov	r0, r6
 8001f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f2c:	4e2e      	ldr	r6, [pc, #184]	; (8001fe8 <_malloc_r+0xe4>)
 8001f2e:	f000 f89d 	bl	800206c <__malloc_lock>
 8001f32:	6833      	ldr	r3, [r6, #0]
 8001f34:	461c      	mov	r4, r3
 8001f36:	bb34      	cbnz	r4, 8001f86 <_malloc_r+0x82>
 8001f38:	4629      	mov	r1, r5
 8001f3a:	4638      	mov	r0, r7
 8001f3c:	f7ff ffc2 	bl	8001ec4 <sbrk_aligned>
 8001f40:	1c43      	adds	r3, r0, #1
 8001f42:	4604      	mov	r4, r0
 8001f44:	d14d      	bne.n	8001fe2 <_malloc_r+0xde>
 8001f46:	6834      	ldr	r4, [r6, #0]
 8001f48:	4626      	mov	r6, r4
 8001f4a:	2e00      	cmp	r6, #0
 8001f4c:	d140      	bne.n	8001fd0 <_malloc_r+0xcc>
 8001f4e:	6823      	ldr	r3, [r4, #0]
 8001f50:	4631      	mov	r1, r6
 8001f52:	4638      	mov	r0, r7
 8001f54:	eb04 0803 	add.w	r8, r4, r3
 8001f58:	f000 f878 	bl	800204c <_sbrk_r>
 8001f5c:	4580      	cmp	r8, r0
 8001f5e:	d13a      	bne.n	8001fd6 <_malloc_r+0xd2>
 8001f60:	6821      	ldr	r1, [r4, #0]
 8001f62:	3503      	adds	r5, #3
 8001f64:	1a6d      	subs	r5, r5, r1
 8001f66:	f025 0503 	bic.w	r5, r5, #3
 8001f6a:	3508      	adds	r5, #8
 8001f6c:	2d0c      	cmp	r5, #12
 8001f6e:	bf38      	it	cc
 8001f70:	250c      	movcc	r5, #12
 8001f72:	4638      	mov	r0, r7
 8001f74:	4629      	mov	r1, r5
 8001f76:	f7ff ffa5 	bl	8001ec4 <sbrk_aligned>
 8001f7a:	3001      	adds	r0, #1
 8001f7c:	d02b      	beq.n	8001fd6 <_malloc_r+0xd2>
 8001f7e:	6823      	ldr	r3, [r4, #0]
 8001f80:	442b      	add	r3, r5
 8001f82:	6023      	str	r3, [r4, #0]
 8001f84:	e00e      	b.n	8001fa4 <_malloc_r+0xa0>
 8001f86:	6822      	ldr	r2, [r4, #0]
 8001f88:	1b52      	subs	r2, r2, r5
 8001f8a:	d41e      	bmi.n	8001fca <_malloc_r+0xc6>
 8001f8c:	2a0b      	cmp	r2, #11
 8001f8e:	d916      	bls.n	8001fbe <_malloc_r+0xba>
 8001f90:	1961      	adds	r1, r4, r5
 8001f92:	42a3      	cmp	r3, r4
 8001f94:	6025      	str	r5, [r4, #0]
 8001f96:	bf18      	it	ne
 8001f98:	6059      	strne	r1, [r3, #4]
 8001f9a:	6863      	ldr	r3, [r4, #4]
 8001f9c:	bf08      	it	eq
 8001f9e:	6031      	streq	r1, [r6, #0]
 8001fa0:	5162      	str	r2, [r4, r5]
 8001fa2:	604b      	str	r3, [r1, #4]
 8001fa4:	4638      	mov	r0, r7
 8001fa6:	f104 060b 	add.w	r6, r4, #11
 8001faa:	f000 f865 	bl	8002078 <__malloc_unlock>
 8001fae:	f026 0607 	bic.w	r6, r6, #7
 8001fb2:	1d23      	adds	r3, r4, #4
 8001fb4:	1af2      	subs	r2, r6, r3
 8001fb6:	d0b6      	beq.n	8001f26 <_malloc_r+0x22>
 8001fb8:	1b9b      	subs	r3, r3, r6
 8001fba:	50a3      	str	r3, [r4, r2]
 8001fbc:	e7b3      	b.n	8001f26 <_malloc_r+0x22>
 8001fbe:	6862      	ldr	r2, [r4, #4]
 8001fc0:	42a3      	cmp	r3, r4
 8001fc2:	bf0c      	ite	eq
 8001fc4:	6032      	streq	r2, [r6, #0]
 8001fc6:	605a      	strne	r2, [r3, #4]
 8001fc8:	e7ec      	b.n	8001fa4 <_malloc_r+0xa0>
 8001fca:	4623      	mov	r3, r4
 8001fcc:	6864      	ldr	r4, [r4, #4]
 8001fce:	e7b2      	b.n	8001f36 <_malloc_r+0x32>
 8001fd0:	4634      	mov	r4, r6
 8001fd2:	6876      	ldr	r6, [r6, #4]
 8001fd4:	e7b9      	b.n	8001f4a <_malloc_r+0x46>
 8001fd6:	230c      	movs	r3, #12
 8001fd8:	4638      	mov	r0, r7
 8001fda:	603b      	str	r3, [r7, #0]
 8001fdc:	f000 f84c 	bl	8002078 <__malloc_unlock>
 8001fe0:	e7a1      	b.n	8001f26 <_malloc_r+0x22>
 8001fe2:	6025      	str	r5, [r4, #0]
 8001fe4:	e7de      	b.n	8001fa4 <_malloc_r+0xa0>
 8001fe6:	bf00      	nop
 8001fe8:	200000c8 	.word	0x200000c8

08001fec <_realloc_r>:
 8001fec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ff0:	4680      	mov	r8, r0
 8001ff2:	4614      	mov	r4, r2
 8001ff4:	460e      	mov	r6, r1
 8001ff6:	b921      	cbnz	r1, 8002002 <_realloc_r+0x16>
 8001ff8:	4611      	mov	r1, r2
 8001ffa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001ffe:	f7ff bf81 	b.w	8001f04 <_malloc_r>
 8002002:	b92a      	cbnz	r2, 8002010 <_realloc_r+0x24>
 8002004:	f7ff ff16 	bl	8001e34 <_free_r>
 8002008:	4625      	mov	r5, r4
 800200a:	4628      	mov	r0, r5
 800200c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002010:	f000 f838 	bl	8002084 <_malloc_usable_size_r>
 8002014:	4284      	cmp	r4, r0
 8002016:	4607      	mov	r7, r0
 8002018:	d802      	bhi.n	8002020 <_realloc_r+0x34>
 800201a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800201e:	d812      	bhi.n	8002046 <_realloc_r+0x5a>
 8002020:	4621      	mov	r1, r4
 8002022:	4640      	mov	r0, r8
 8002024:	f7ff ff6e 	bl	8001f04 <_malloc_r>
 8002028:	4605      	mov	r5, r0
 800202a:	2800      	cmp	r0, #0
 800202c:	d0ed      	beq.n	800200a <_realloc_r+0x1e>
 800202e:	42bc      	cmp	r4, r7
 8002030:	4622      	mov	r2, r4
 8002032:	4631      	mov	r1, r6
 8002034:	bf28      	it	cs
 8002036:	463a      	movcs	r2, r7
 8002038:	f7ff fed4 	bl	8001de4 <memcpy>
 800203c:	4631      	mov	r1, r6
 800203e:	4640      	mov	r0, r8
 8002040:	f7ff fef8 	bl	8001e34 <_free_r>
 8002044:	e7e1      	b.n	800200a <_realloc_r+0x1e>
 8002046:	4635      	mov	r5, r6
 8002048:	e7df      	b.n	800200a <_realloc_r+0x1e>
	...

0800204c <_sbrk_r>:
 800204c:	b538      	push	{r3, r4, r5, lr}
 800204e:	2300      	movs	r3, #0
 8002050:	4d05      	ldr	r5, [pc, #20]	; (8002068 <_sbrk_r+0x1c>)
 8002052:	4604      	mov	r4, r0
 8002054:	4608      	mov	r0, r1
 8002056:	602b      	str	r3, [r5, #0]
 8002058:	f7fe f9ca 	bl	80003f0 <_sbrk>
 800205c:	1c43      	adds	r3, r0, #1
 800205e:	d102      	bne.n	8002066 <_sbrk_r+0x1a>
 8002060:	682b      	ldr	r3, [r5, #0]
 8002062:	b103      	cbz	r3, 8002066 <_sbrk_r+0x1a>
 8002064:	6023      	str	r3, [r4, #0]
 8002066:	bd38      	pop	{r3, r4, r5, pc}
 8002068:	200000d0 	.word	0x200000d0

0800206c <__malloc_lock>:
 800206c:	4801      	ldr	r0, [pc, #4]	; (8002074 <__malloc_lock+0x8>)
 800206e:	f000 b811 	b.w	8002094 <__retarget_lock_acquire_recursive>
 8002072:	bf00      	nop
 8002074:	200000d4 	.word	0x200000d4

08002078 <__malloc_unlock>:
 8002078:	4801      	ldr	r0, [pc, #4]	; (8002080 <__malloc_unlock+0x8>)
 800207a:	f000 b80c 	b.w	8002096 <__retarget_lock_release_recursive>
 800207e:	bf00      	nop
 8002080:	200000d4 	.word	0x200000d4

08002084 <_malloc_usable_size_r>:
 8002084:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002088:	1f18      	subs	r0, r3, #4
 800208a:	2b00      	cmp	r3, #0
 800208c:	bfbc      	itt	lt
 800208e:	580b      	ldrlt	r3, [r1, r0]
 8002090:	18c0      	addlt	r0, r0, r3
 8002092:	4770      	bx	lr

08002094 <__retarget_lock_acquire_recursive>:
 8002094:	4770      	bx	lr

08002096 <__retarget_lock_release_recursive>:
 8002096:	4770      	bx	lr

08002098 <_init>:
 8002098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800209a:	bf00      	nop
 800209c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800209e:	bc08      	pop	{r3}
 80020a0:	469e      	mov	lr, r3
 80020a2:	4770      	bx	lr

080020a4 <_fini>:
 80020a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020a6:	bf00      	nop
 80020a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020aa:	bc08      	pop	{r3}
 80020ac:	469e      	mov	lr, r3
 80020ae:	4770      	bx	lr
