`timescale 1ns / 1ps
`include "define.vh"

module control (
    input [5:0]     opcode,
    input [3:0]     fun1,
    output [5:0]    ctrl_signal
);

    
    
endmodule