# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab2.srcs/sources_1/imports/lab2_code_for_cadets_2026/trigger_detector.vhd" \
"../../../../Lab2.srcs/sim_1/imports/lab2_code_for_cadets_2026/trigger_detector_tb.vhd" \

# Do not sort compile order
nosort
