Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Dec  9 17:46:37 2023
| Host         : DESKTOP-8NP5GKR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nexys_PIC_timing_summary_routed.rpt -pb nexys_PIC_timing_summary_routed.pb -rpx nexys_PIC_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_PIC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-23  Warning           Combinational loop found                                          1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (916)
8. checking generated_clocks (0)
9. checking loops (35)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (916)
--------------------------------
 There are 916 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (35)
----------------------
 There are 35 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.591        0.000                      0                 1984        0.046        0.000                      0                 1984        3.000        0.000                       0                   922  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         21.591        0.000                      0                 1984        0.149        0.000                      0                 1984       23.750        0.000                       0                   918  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       21.594        0.000                      0                 1984        0.149        0.000                      0                 1984       23.750        0.000                       0                   918  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         21.591        0.000                      0                 1984        0.046        0.000                      0                 1984  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       21.591        0.000                      0                 1984        0.046        0.000                      0                 1984  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.591ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/reg_indx_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.032ns  (logic 5.014ns (17.886%)  route 23.018ns (82.114%))
  Logic Levels:           35  (LUT3=9 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         0.844    26.526    UUT/CPU_PHY/Databus[0]
    SLICE_X11Y69         LUT3 (Prop_lut3_I2_O)        0.118    26.644 r  UUT/CPU_PHY/reg_indx[0]_i_1/O
                         net (fo=1, routed)           0.485    27.129    UUT/ALU_PHY/reg_indx_reg[7]_1[0]
    SLICE_X10Y68         FDCE                                         r  UUT/ALU_PHY/reg_indx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.517    48.497    UUT/ALU_PHY/clk_out1
    SLICE_X10Y68         FDCE                                         r  UUT/ALU_PHY/reg_indx_reg[0]/C
                         clock pessimism              0.559    49.056    
                         clock uncertainty           -0.103    48.953    
    SLICE_X10Y68         FDCE (Setup_fdce_C_D)       -0.233    48.720    UUT/ALU_PHY/reg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         48.720    
                         arrival time                         -27.129    
  -------------------------------------------------------------------
                         slack                                 21.591    

Slack (MET) :             21.747ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.253ns  (logic 4.896ns (17.328%)  route 23.358ns (82.672%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 48.581 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.669    27.351    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/A0
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.601    48.581    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/WCLK
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH/CLK
                         clock pessimism              0.559    49.140    
                         clock uncertainty           -0.103    49.037    
    SLICE_X2Y62          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060    49.097    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH
  -------------------------------------------------------------------
                         required time                         49.097    
                         arrival time                         -27.351    
  -------------------------------------------------------------------
                         slack                                 21.747    

Slack (MET) :             21.747ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.253ns  (logic 4.896ns (17.328%)  route 23.358ns (82.672%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 48.581 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.669    27.351    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/A0
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.601    48.581    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/WCLK
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/LOW/CLK
                         clock pessimism              0.559    49.140    
                         clock uncertainty           -0.103    49.037    
    SLICE_X2Y62          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060    49.097    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/LOW
  -------------------------------------------------------------------
                         required time                         49.097    
                         arrival time                         -27.351    
  -------------------------------------------------------------------
                         slack                                 21.747    

Slack (MET) :             21.747ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/HIGH/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.253ns  (logic 4.896ns (17.328%)  route 23.358ns (82.672%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 48.581 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.669    27.351    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/A0
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/HIGH/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.601    48.581    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/WCLK
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/HIGH/CLK
                         clock pessimism              0.559    49.140    
                         clock uncertainty           -0.103    49.037    
    SLICE_X2Y62          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060    49.097    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/HIGH
  -------------------------------------------------------------------
                         required time                         49.097    
                         arrival time                         -27.351    
  -------------------------------------------------------------------
                         slack                                 21.747    

Slack (MET) :             21.747ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.253ns  (logic 4.896ns (17.328%)  route 23.358ns (82.672%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 48.581 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.669    27.351    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/A0
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.601    48.581    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/WCLK
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/LOW/CLK
                         clock pessimism              0.559    49.140    
                         clock uncertainty           -0.103    49.037    
    SLICE_X2Y62          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060    49.097    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/LOW
  -------------------------------------------------------------------
                         required time                         49.097    
                         arrival time                         -27.351    
  -------------------------------------------------------------------
                         slack                                 21.747    

Slack (MET) :             21.760ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/contents_ram_reg[56][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.067ns  (logic 4.896ns (17.443%)  route 23.171ns (82.557%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 48.571 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.483    27.164    UUT/RAM_PHY/Databus[0]
    SLICE_X7Y71          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[56][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.591    48.571    UUT/RAM_PHY/clk_out1
    SLICE_X7Y71          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[56][0]/C
                         clock pessimism              0.559    49.130    
                         clock uncertainty           -0.103    49.027    
    SLICE_X7Y71          FDCE (Setup_fdce_C_D)       -0.103    48.924    UUT/RAM_PHY/contents_ram_reg[56][0]
  -------------------------------------------------------------------
                         required time                         48.924    
                         arrival time                         -27.164    
  -------------------------------------------------------------------
                         slack                                 21.760    

Slack (MET) :             21.761ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/contents_ram_reg[41][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.071ns  (logic 4.896ns (17.441%)  route 23.176ns (82.559%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 48.578 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.487    27.169    UUT/RAM_PHY/Databus[0]
    SLICE_X5Y63          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[41][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.598    48.578    UUT/RAM_PHY/clk_out1
    SLICE_X5Y63          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[41][0]/C
                         clock pessimism              0.559    49.137    
                         clock uncertainty           -0.103    49.034    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)       -0.105    48.929    UUT/RAM_PHY/contents_ram_reg[41][0]
  -------------------------------------------------------------------
                         required time                         48.929    
                         arrival time                         -27.169    
  -------------------------------------------------------------------
                         slack                                 21.761    

Slack (MET) :             21.817ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/reg_a_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.966ns  (logic 5.020ns (17.950%)  route 22.946ns (82.050%))
  Logic Levels:           35  (LUT3=9 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 48.495 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         0.844    26.526    UUT/CPU_PHY/Databus[0]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.124    26.650 r  UUT/CPU_PHY/reg_a[0]_i_1/O
                         net (fo=2, routed)           0.414    27.063    UUT/ALU_PHY/reg_a_reg[7]_1[0]
    SLICE_X11Y71         FDCE                                         r  UUT/ALU_PHY/reg_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.515    48.495    UUT/ALU_PHY/clk_out1
    SLICE_X11Y71         FDCE                                         r  UUT/ALU_PHY/reg_a_reg[0]/C
                         clock pessimism              0.559    49.054    
                         clock uncertainty           -0.103    48.951    
    SLICE_X11Y71         FDCE (Setup_fdce_C_D)       -0.071    48.880    UUT/ALU_PHY/reg_a_reg[0]
  -------------------------------------------------------------------
                         required time                         48.880    
                         arrival time                         -27.063    
  -------------------------------------------------------------------
                         slack                                 21.817    

Slack (MET) :             21.818ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/reg_b_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.966ns  (logic 5.020ns (17.950%)  route 22.946ns (82.050%))
  Logic Levels:           35  (LUT3=9 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         0.844    26.526    UUT/CPU_PHY/Databus[0]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.124    26.650 r  UUT/CPU_PHY/reg_a[0]_i_1/O
                         net (fo=2, routed)           0.414    27.063    UUT/ALU_PHY/reg_a_reg[7]_1[0]
    SLICE_X11Y70         FDCE                                         r  UUT/ALU_PHY/reg_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.516    48.496    UUT/ALU_PHY/clk_out1
    SLICE_X11Y70         FDCE                                         r  UUT/ALU_PHY/reg_b_reg[0]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.103    48.952    
    SLICE_X11Y70         FDCE (Setup_fdce_C_D)       -0.071    48.881    UUT/ALU_PHY/reg_b_reg[0]
  -------------------------------------------------------------------
                         required time                         48.881    
                         arrival time                         -27.063    
  -------------------------------------------------------------------
                         slack                                 21.818    

Slack (MET) :             21.858ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/contents_ram_reg[42][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.976ns  (logic 4.896ns (17.500%)  route 23.080ns (82.500%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 48.577 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.391    27.073    UUT/RAM_PHY/Databus[0]
    SLICE_X5Y65          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[42][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.597    48.577    UUT/RAM_PHY/clk_out1
    SLICE_X5Y65          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[42][0]/C
                         clock pessimism              0.559    49.136    
                         clock uncertainty           -0.103    49.033    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)       -0.103    48.930    UUT/RAM_PHY/contents_ram_reg[42][0]
  -------------------------------------------------------------------
                         required time                         48.930    
                         arrival time                         -27.073    
  -------------------------------------------------------------------
                         slack                                 21.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.158%)  route 0.225ns (57.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.574    -0.590    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y59          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.225    -0.201    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.886    -0.787    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.350    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 contador_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            contador_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.355ns (67.269%)  route 0.173ns (32.731%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.605    -0.559    clk
    SLICE_X0Y99          FDCE                                         r  contador_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  contador_reg[23]/Q
                         net (fo=2, routed)           0.172    -0.246    contador_reg[23]
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.045    -0.201 r  contador[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    contador[20]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.086 r  contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.086    contador_reg[20]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.032 r  contador_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.032    contador_reg[24]_i_1_n_7
    SLICE_X0Y100         FDCE                                         r  contador_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.872    -0.801    clk
    SLICE_X0Y100         FDCE                                         r  contador_reg[24]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105    -0.187    contador_reg[24]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 contador_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            contador_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.366ns (67.938%)  route 0.173ns (32.062%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.605    -0.559    clk
    SLICE_X0Y99          FDCE                                         r  contador_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  contador_reg[23]/Q
                         net (fo=2, routed)           0.172    -0.246    contador_reg[23]
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.045    -0.201 r  contador[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    contador[20]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.086 r  contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.086    contador_reg[20]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.021 r  contador_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.021    contador_reg[24]_i_1_n_5
    SLICE_X0Y100         FDCE                                         r  contador_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.872    -0.801    clk
    SLICE_X0Y100         FDCE                                         r  contador_reg[26]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105    -0.187    contador_reg[26]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/DMA_RQ_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.474%)  route 0.083ns (28.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.569    -0.595    UUT/DMA_PHY/clk_out1
    SLICE_X8Y67          FDCE                                         r  UUT/DMA_PHY/DMA_RQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  UUT/DMA_PHY/DMA_RQ_reg/Q
                         net (fo=4, routed)           0.083    -0.348    UUT/CPU_PHY/DMA_RQ
    SLICE_X9Y67          LUT6 (Prop_lut6_I1_O)        0.045    -0.303 r  UUT/CPU_PHY/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.303    UUT/CPU_PHY/FSM_sequential_current_state[1]_i_1__0_n_0
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.838    -0.835    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X9Y67          FDCE (Hold_fdce_C_D)         0.092    -0.490    UUT/CPU_PHY/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.129%)  route 0.285ns (66.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.574    -0.590    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y59          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.285    -0.165    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.883    -0.790    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.536    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.353    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/DMA_RQ_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.230%)  route 0.084ns (28.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.569    -0.595    UUT/DMA_PHY/clk_out1
    SLICE_X8Y67          FDCE                                         r  UUT/DMA_PHY/DMA_RQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  UUT/DMA_PHY/DMA_RQ_reg/Q
                         net (fo=4, routed)           0.084    -0.347    UUT/CPU_PHY/DMA_RQ
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.045    -0.302 r  UUT/CPU_PHY/FSM_sequential_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.302    UUT/CPU_PHY/FSM_sequential_current_state[0]_i_1__0_n_0
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.838    -0.835    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X9Y67          FDCE (Hold_fdce_C_D)         0.091    -0.491    UUT/CPU_PHY/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 contador_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            contador_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.391ns (69.360%)  route 0.173ns (30.640%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.605    -0.559    clk
    SLICE_X0Y99          FDCE                                         r  contador_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  contador_reg[23]/Q
                         net (fo=2, routed)           0.172    -0.246    contador_reg[23]
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.045    -0.201 r  contador[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    contador[20]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.086 r  contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.086    contador_reg[20]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.004 r  contador_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.004    contador_reg[24]_i_1_n_6
    SLICE_X0Y100         FDCE                                         r  contador_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.872    -0.801    clk
    SLICE_X0Y100         FDCE                                         r  contador_reg[25]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105    -0.187    contador_reg[25]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/word_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.539%)  route 0.208ns (58.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.573    -0.591    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X8Y60          FDCE                                         r  UUT/RS232_PHY/Shift/word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDCE (Prop_fdce_C_Q)         0.148    -0.443 r  UUT/RS232_PHY/Shift/word_reg[4]/Q
                         net (fo=2, routed)           0.208    -0.235    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.886    -0.787    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.102    -0.431    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.028%)  route 0.152ns (44.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.569    -0.595    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.152    -0.302    UUT/CPU_PHY/current_state[0]
    SLICE_X8Y67          LUT4 (Prop_lut4_I0_O)        0.045    -0.257 r  UUT/CPU_PHY/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    UUT/CPU_PHY/FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X8Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.838    -0.835    UUT/CPU_PHY/clk_out1
    SLICE_X8Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X8Y67          FDCE (Hold_fdce_C_D)         0.121    -0.461    UUT/CPU_PHY/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.590    -0.574    UUT/DMA_PHY/clk_out1
    SLICE_X6Y75          FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  UUT/DMA_PHY/TX_Data_reg[6]/Q
                         net (fo=1, routed)           0.137    -0.273    UUT/RS232_PHY/D[6]
    SLICE_X6Y74          FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.858    -0.815    UUT/RS232_PHY/clk_out1
    SLICE_X6Y74          FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/C
                         clock pessimism              0.275    -0.540    
    SLICE_X6Y74          FDCE (Hold_fdce_C_D)         0.063    -0.477    UUT/RS232_PHY/Data_FF_reg[6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y24     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y24     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y94      contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y96      contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y96      contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y97      contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y97      contador_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y97      contador_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.594ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/reg_indx_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.032ns  (logic 5.014ns (17.886%)  route 23.018ns (82.114%))
  Logic Levels:           35  (LUT3=9 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         0.844    26.526    UUT/CPU_PHY/Databus[0]
    SLICE_X11Y69         LUT3 (Prop_lut3_I2_O)        0.118    26.644 r  UUT/CPU_PHY/reg_indx[0]_i_1/O
                         net (fo=1, routed)           0.485    27.129    UUT/ALU_PHY/reg_indx_reg[7]_1[0]
    SLICE_X10Y68         FDCE                                         r  UUT/ALU_PHY/reg_indx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.517    48.497    UUT/ALU_PHY/clk_out1
    SLICE_X10Y68         FDCE                                         r  UUT/ALU_PHY/reg_indx_reg[0]/C
                         clock pessimism              0.559    49.056    
                         clock uncertainty           -0.100    48.957    
    SLICE_X10Y68         FDCE (Setup_fdce_C_D)       -0.233    48.724    UUT/ALU_PHY/reg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         48.724    
                         arrival time                         -27.129    
  -------------------------------------------------------------------
                         slack                                 21.594    

Slack (MET) :             21.750ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.253ns  (logic 4.896ns (17.328%)  route 23.358ns (82.672%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 48.581 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.669    27.351    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/A0
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.601    48.581    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/WCLK
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH/CLK
                         clock pessimism              0.559    49.140    
                         clock uncertainty           -0.100    49.041    
    SLICE_X2Y62          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060    49.101    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH
  -------------------------------------------------------------------
                         required time                         49.101    
                         arrival time                         -27.351    
  -------------------------------------------------------------------
                         slack                                 21.750    

Slack (MET) :             21.750ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.253ns  (logic 4.896ns (17.328%)  route 23.358ns (82.672%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 48.581 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.669    27.351    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/A0
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.601    48.581    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/WCLK
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/LOW/CLK
                         clock pessimism              0.559    49.140    
                         clock uncertainty           -0.100    49.041    
    SLICE_X2Y62          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060    49.101    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/LOW
  -------------------------------------------------------------------
                         required time                         49.101    
                         arrival time                         -27.351    
  -------------------------------------------------------------------
                         slack                                 21.750    

Slack (MET) :             21.750ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/HIGH/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.253ns  (logic 4.896ns (17.328%)  route 23.358ns (82.672%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 48.581 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.669    27.351    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/A0
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/HIGH/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.601    48.581    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/WCLK
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/HIGH/CLK
                         clock pessimism              0.559    49.140    
                         clock uncertainty           -0.100    49.041    
    SLICE_X2Y62          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060    49.101    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/HIGH
  -------------------------------------------------------------------
                         required time                         49.101    
                         arrival time                         -27.351    
  -------------------------------------------------------------------
                         slack                                 21.750    

Slack (MET) :             21.750ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.253ns  (logic 4.896ns (17.328%)  route 23.358ns (82.672%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 48.581 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.669    27.351    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/A0
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.601    48.581    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/WCLK
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/LOW/CLK
                         clock pessimism              0.559    49.140    
                         clock uncertainty           -0.100    49.041    
    SLICE_X2Y62          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060    49.101    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/LOW
  -------------------------------------------------------------------
                         required time                         49.101    
                         arrival time                         -27.351    
  -------------------------------------------------------------------
                         slack                                 21.750    

Slack (MET) :             21.763ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/contents_ram_reg[56][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.067ns  (logic 4.896ns (17.443%)  route 23.171ns (82.557%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 48.571 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.483    27.164    UUT/RAM_PHY/Databus[0]
    SLICE_X7Y71          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[56][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.591    48.571    UUT/RAM_PHY/clk_out1
    SLICE_X7Y71          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[56][0]/C
                         clock pessimism              0.559    49.130    
                         clock uncertainty           -0.100    49.031    
    SLICE_X7Y71          FDCE (Setup_fdce_C_D)       -0.103    48.928    UUT/RAM_PHY/contents_ram_reg[56][0]
  -------------------------------------------------------------------
                         required time                         48.928    
                         arrival time                         -27.164    
  -------------------------------------------------------------------
                         slack                                 21.763    

Slack (MET) :             21.764ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/contents_ram_reg[41][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.071ns  (logic 4.896ns (17.441%)  route 23.176ns (82.559%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 48.578 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.487    27.169    UUT/RAM_PHY/Databus[0]
    SLICE_X5Y63          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[41][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.598    48.578    UUT/RAM_PHY/clk_out1
    SLICE_X5Y63          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[41][0]/C
                         clock pessimism              0.559    49.137    
                         clock uncertainty           -0.100    49.038    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)       -0.105    48.933    UUT/RAM_PHY/contents_ram_reg[41][0]
  -------------------------------------------------------------------
                         required time                         48.933    
                         arrival time                         -27.169    
  -------------------------------------------------------------------
                         slack                                 21.764    

Slack (MET) :             21.820ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/reg_a_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.966ns  (logic 5.020ns (17.950%)  route 22.946ns (82.050%))
  Logic Levels:           35  (LUT3=9 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 48.495 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         0.844    26.526    UUT/CPU_PHY/Databus[0]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.124    26.650 r  UUT/CPU_PHY/reg_a[0]_i_1/O
                         net (fo=2, routed)           0.414    27.063    UUT/ALU_PHY/reg_a_reg[7]_1[0]
    SLICE_X11Y71         FDCE                                         r  UUT/ALU_PHY/reg_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.515    48.495    UUT/ALU_PHY/clk_out1
    SLICE_X11Y71         FDCE                                         r  UUT/ALU_PHY/reg_a_reg[0]/C
                         clock pessimism              0.559    49.054    
                         clock uncertainty           -0.100    48.955    
    SLICE_X11Y71         FDCE (Setup_fdce_C_D)       -0.071    48.884    UUT/ALU_PHY/reg_a_reg[0]
  -------------------------------------------------------------------
                         required time                         48.884    
                         arrival time                         -27.063    
  -------------------------------------------------------------------
                         slack                                 21.820    

Slack (MET) :             21.821ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/reg_b_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.966ns  (logic 5.020ns (17.950%)  route 22.946ns (82.050%))
  Logic Levels:           35  (LUT3=9 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         0.844    26.526    UUT/CPU_PHY/Databus[0]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.124    26.650 r  UUT/CPU_PHY/reg_a[0]_i_1/O
                         net (fo=2, routed)           0.414    27.063    UUT/ALU_PHY/reg_a_reg[7]_1[0]
    SLICE_X11Y70         FDCE                                         r  UUT/ALU_PHY/reg_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.516    48.496    UUT/ALU_PHY/clk_out1
    SLICE_X11Y70         FDCE                                         r  UUT/ALU_PHY/reg_b_reg[0]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.100    48.956    
    SLICE_X11Y70         FDCE (Setup_fdce_C_D)       -0.071    48.885    UUT/ALU_PHY/reg_b_reg[0]
  -------------------------------------------------------------------
                         required time                         48.885    
                         arrival time                         -27.063    
  -------------------------------------------------------------------
                         slack                                 21.821    

Slack (MET) :             21.861ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/contents_ram_reg[42][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.976ns  (logic 4.896ns (17.500%)  route 23.080ns (82.500%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 48.577 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.391    27.073    UUT/RAM_PHY/Databus[0]
    SLICE_X5Y65          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[42][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.597    48.577    UUT/RAM_PHY/clk_out1
    SLICE_X5Y65          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[42][0]/C
                         clock pessimism              0.559    49.136    
                         clock uncertainty           -0.100    49.037    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)       -0.103    48.934    UUT/RAM_PHY/contents_ram_reg[42][0]
  -------------------------------------------------------------------
                         required time                         48.934    
                         arrival time                         -27.073    
  -------------------------------------------------------------------
                         slack                                 21.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.158%)  route 0.225ns (57.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.574    -0.590    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y59          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.225    -0.201    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.886    -0.787    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.350    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 contador_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            contador_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.355ns (67.269%)  route 0.173ns (32.731%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.605    -0.559    clk
    SLICE_X0Y99          FDCE                                         r  contador_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  contador_reg[23]/Q
                         net (fo=2, routed)           0.172    -0.246    contador_reg[23]
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.045    -0.201 r  contador[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    contador[20]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.086 r  contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.086    contador_reg[20]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.032 r  contador_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.032    contador_reg[24]_i_1_n_7
    SLICE_X0Y100         FDCE                                         r  contador_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.872    -0.801    clk
    SLICE_X0Y100         FDCE                                         r  contador_reg[24]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105    -0.187    contador_reg[24]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 contador_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            contador_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.366ns (67.938%)  route 0.173ns (32.062%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.605    -0.559    clk
    SLICE_X0Y99          FDCE                                         r  contador_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  contador_reg[23]/Q
                         net (fo=2, routed)           0.172    -0.246    contador_reg[23]
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.045    -0.201 r  contador[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    contador[20]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.086 r  contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.086    contador_reg[20]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.021 r  contador_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.021    contador_reg[24]_i_1_n_5
    SLICE_X0Y100         FDCE                                         r  contador_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.872    -0.801    clk
    SLICE_X0Y100         FDCE                                         r  contador_reg[26]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105    -0.187    contador_reg[26]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/DMA_RQ_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.474%)  route 0.083ns (28.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.569    -0.595    UUT/DMA_PHY/clk_out1
    SLICE_X8Y67          FDCE                                         r  UUT/DMA_PHY/DMA_RQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  UUT/DMA_PHY/DMA_RQ_reg/Q
                         net (fo=4, routed)           0.083    -0.348    UUT/CPU_PHY/DMA_RQ
    SLICE_X9Y67          LUT6 (Prop_lut6_I1_O)        0.045    -0.303 r  UUT/CPU_PHY/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.303    UUT/CPU_PHY/FSM_sequential_current_state[1]_i_1__0_n_0
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.838    -0.835    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X9Y67          FDCE (Hold_fdce_C_D)         0.092    -0.490    UUT/CPU_PHY/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.129%)  route 0.285ns (66.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.574    -0.590    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y59          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.285    -0.165    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.883    -0.790    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.536    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.353    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/DMA_RQ_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.230%)  route 0.084ns (28.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.569    -0.595    UUT/DMA_PHY/clk_out1
    SLICE_X8Y67          FDCE                                         r  UUT/DMA_PHY/DMA_RQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  UUT/DMA_PHY/DMA_RQ_reg/Q
                         net (fo=4, routed)           0.084    -0.347    UUT/CPU_PHY/DMA_RQ
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.045    -0.302 r  UUT/CPU_PHY/FSM_sequential_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.302    UUT/CPU_PHY/FSM_sequential_current_state[0]_i_1__0_n_0
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.838    -0.835    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X9Y67          FDCE (Hold_fdce_C_D)         0.091    -0.491    UUT/CPU_PHY/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 contador_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            contador_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.391ns (69.360%)  route 0.173ns (30.640%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.605    -0.559    clk
    SLICE_X0Y99          FDCE                                         r  contador_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  contador_reg[23]/Q
                         net (fo=2, routed)           0.172    -0.246    contador_reg[23]
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.045    -0.201 r  contador[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    contador[20]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.086 r  contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.086    contador_reg[20]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.004 r  contador_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.004    contador_reg[24]_i_1_n_6
    SLICE_X0Y100         FDCE                                         r  contador_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.872    -0.801    clk
    SLICE_X0Y100         FDCE                                         r  contador_reg[25]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105    -0.187    contador_reg[25]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/word_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.539%)  route 0.208ns (58.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.573    -0.591    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X8Y60          FDCE                                         r  UUT/RS232_PHY/Shift/word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDCE (Prop_fdce_C_Q)         0.148    -0.443 r  UUT/RS232_PHY/Shift/word_reg[4]/Q
                         net (fo=2, routed)           0.208    -0.235    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.886    -0.787    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.102    -0.431    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.028%)  route 0.152ns (44.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.569    -0.595    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.152    -0.302    UUT/CPU_PHY/current_state[0]
    SLICE_X8Y67          LUT4 (Prop_lut4_I0_O)        0.045    -0.257 r  UUT/CPU_PHY/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    UUT/CPU_PHY/FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X8Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.838    -0.835    UUT/CPU_PHY/clk_out1
    SLICE_X8Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X8Y67          FDCE (Hold_fdce_C_D)         0.121    -0.461    UUT/CPU_PHY/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.590    -0.574    UUT/DMA_PHY/clk_out1
    SLICE_X6Y75          FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  UUT/DMA_PHY/TX_Data_reg[6]/Q
                         net (fo=1, routed)           0.137    -0.273    UUT/RS232_PHY/D[6]
    SLICE_X6Y74          FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.858    -0.815    UUT/RS232_PHY/clk_out1
    SLICE_X6Y74          FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/C
                         clock pessimism              0.275    -0.540    
    SLICE_X6Y74          FDCE (Hold_fdce_C_D)         0.063    -0.477    UUT/RS232_PHY/Data_FF_reg[6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y24     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y24     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y94      contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y96      contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y96      contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y97      contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y97      contador_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y97      contador_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y62      UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.591ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/reg_indx_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.032ns  (logic 5.014ns (17.886%)  route 23.018ns (82.114%))
  Logic Levels:           35  (LUT3=9 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         0.844    26.526    UUT/CPU_PHY/Databus[0]
    SLICE_X11Y69         LUT3 (Prop_lut3_I2_O)        0.118    26.644 r  UUT/CPU_PHY/reg_indx[0]_i_1/O
                         net (fo=1, routed)           0.485    27.129    UUT/ALU_PHY/reg_indx_reg[7]_1[0]
    SLICE_X10Y68         FDCE                                         r  UUT/ALU_PHY/reg_indx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.517    48.497    UUT/ALU_PHY/clk_out1
    SLICE_X10Y68         FDCE                                         r  UUT/ALU_PHY/reg_indx_reg[0]/C
                         clock pessimism              0.559    49.056    
                         clock uncertainty           -0.103    48.953    
    SLICE_X10Y68         FDCE (Setup_fdce_C_D)       -0.233    48.720    UUT/ALU_PHY/reg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         48.720    
                         arrival time                         -27.129    
  -------------------------------------------------------------------
                         slack                                 21.591    

Slack (MET) :             21.747ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.253ns  (logic 4.896ns (17.328%)  route 23.358ns (82.672%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 48.581 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.669    27.351    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/A0
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.601    48.581    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/WCLK
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH/CLK
                         clock pessimism              0.559    49.140    
                         clock uncertainty           -0.103    49.037    
    SLICE_X2Y62          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060    49.097    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH
  -------------------------------------------------------------------
                         required time                         49.097    
                         arrival time                         -27.351    
  -------------------------------------------------------------------
                         slack                                 21.747    

Slack (MET) :             21.747ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.253ns  (logic 4.896ns (17.328%)  route 23.358ns (82.672%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 48.581 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.669    27.351    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/A0
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.601    48.581    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/WCLK
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/LOW/CLK
                         clock pessimism              0.559    49.140    
                         clock uncertainty           -0.103    49.037    
    SLICE_X2Y62          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060    49.097    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/LOW
  -------------------------------------------------------------------
                         required time                         49.097    
                         arrival time                         -27.351    
  -------------------------------------------------------------------
                         slack                                 21.747    

Slack (MET) :             21.747ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/HIGH/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.253ns  (logic 4.896ns (17.328%)  route 23.358ns (82.672%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 48.581 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.669    27.351    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/A0
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/HIGH/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.601    48.581    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/WCLK
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/HIGH/CLK
                         clock pessimism              0.559    49.140    
                         clock uncertainty           -0.103    49.037    
    SLICE_X2Y62          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060    49.097    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/HIGH
  -------------------------------------------------------------------
                         required time                         49.097    
                         arrival time                         -27.351    
  -------------------------------------------------------------------
                         slack                                 21.747    

Slack (MET) :             21.747ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.253ns  (logic 4.896ns (17.328%)  route 23.358ns (82.672%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 48.581 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.669    27.351    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/A0
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.601    48.581    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/WCLK
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/LOW/CLK
                         clock pessimism              0.559    49.140    
                         clock uncertainty           -0.103    49.037    
    SLICE_X2Y62          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060    49.097    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/LOW
  -------------------------------------------------------------------
                         required time                         49.097    
                         arrival time                         -27.351    
  -------------------------------------------------------------------
                         slack                                 21.747    

Slack (MET) :             21.760ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/contents_ram_reg[56][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.067ns  (logic 4.896ns (17.443%)  route 23.171ns (82.557%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 48.571 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.483    27.164    UUT/RAM_PHY/Databus[0]
    SLICE_X7Y71          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[56][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.591    48.571    UUT/RAM_PHY/clk_out1
    SLICE_X7Y71          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[56][0]/C
                         clock pessimism              0.559    49.130    
                         clock uncertainty           -0.103    49.027    
    SLICE_X7Y71          FDCE (Setup_fdce_C_D)       -0.103    48.924    UUT/RAM_PHY/contents_ram_reg[56][0]
  -------------------------------------------------------------------
                         required time                         48.924    
                         arrival time                         -27.164    
  -------------------------------------------------------------------
                         slack                                 21.760    

Slack (MET) :             21.761ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/contents_ram_reg[41][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.071ns  (logic 4.896ns (17.441%)  route 23.176ns (82.559%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 48.578 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.487    27.169    UUT/RAM_PHY/Databus[0]
    SLICE_X5Y63          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[41][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.598    48.578    UUT/RAM_PHY/clk_out1
    SLICE_X5Y63          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[41][0]/C
                         clock pessimism              0.559    49.137    
                         clock uncertainty           -0.103    49.034    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)       -0.105    48.929    UUT/RAM_PHY/contents_ram_reg[41][0]
  -------------------------------------------------------------------
                         required time                         48.929    
                         arrival time                         -27.169    
  -------------------------------------------------------------------
                         slack                                 21.761    

Slack (MET) :             21.817ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/reg_a_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.966ns  (logic 5.020ns (17.950%)  route 22.946ns (82.050%))
  Logic Levels:           35  (LUT3=9 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 48.495 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         0.844    26.526    UUT/CPU_PHY/Databus[0]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.124    26.650 r  UUT/CPU_PHY/reg_a[0]_i_1/O
                         net (fo=2, routed)           0.414    27.063    UUT/ALU_PHY/reg_a_reg[7]_1[0]
    SLICE_X11Y71         FDCE                                         r  UUT/ALU_PHY/reg_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.515    48.495    UUT/ALU_PHY/clk_out1
    SLICE_X11Y71         FDCE                                         r  UUT/ALU_PHY/reg_a_reg[0]/C
                         clock pessimism              0.559    49.054    
                         clock uncertainty           -0.103    48.951    
    SLICE_X11Y71         FDCE (Setup_fdce_C_D)       -0.071    48.880    UUT/ALU_PHY/reg_a_reg[0]
  -------------------------------------------------------------------
                         required time                         48.880    
                         arrival time                         -27.063    
  -------------------------------------------------------------------
                         slack                                 21.817    

Slack (MET) :             21.818ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/reg_b_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.966ns  (logic 5.020ns (17.950%)  route 22.946ns (82.050%))
  Logic Levels:           35  (LUT3=9 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         0.844    26.526    UUT/CPU_PHY/Databus[0]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.124    26.650 r  UUT/CPU_PHY/reg_a[0]_i_1/O
                         net (fo=2, routed)           0.414    27.063    UUT/ALU_PHY/reg_a_reg[7]_1[0]
    SLICE_X11Y70         FDCE                                         r  UUT/ALU_PHY/reg_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.516    48.496    UUT/ALU_PHY/clk_out1
    SLICE_X11Y70         FDCE                                         r  UUT/ALU_PHY/reg_b_reg[0]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.103    48.952    
    SLICE_X11Y70         FDCE (Setup_fdce_C_D)       -0.071    48.881    UUT/ALU_PHY/reg_b_reg[0]
  -------------------------------------------------------------------
                         required time                         48.881    
                         arrival time                         -27.063    
  -------------------------------------------------------------------
                         slack                                 21.818    

Slack (MET) :             21.858ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/contents_ram_reg[42][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.976ns  (logic 4.896ns (17.500%)  route 23.080ns (82.500%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 48.577 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.391    27.073    UUT/RAM_PHY/Databus[0]
    SLICE_X5Y65          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[42][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.597    48.577    UUT/RAM_PHY/clk_out1
    SLICE_X5Y65          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[42][0]/C
                         clock pessimism              0.559    49.136    
                         clock uncertainty           -0.103    49.033    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)       -0.103    48.930    UUT/RAM_PHY/contents_ram_reg[42][0]
  -------------------------------------------------------------------
                         required time                         48.930    
                         arrival time                         -27.073    
  -------------------------------------------------------------------
                         slack                                 21.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.158%)  route 0.225ns (57.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.574    -0.590    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y59          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.225    -0.201    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.886    -0.787    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.103    -0.430    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.247    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 contador_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            contador_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.355ns (67.269%)  route 0.173ns (32.731%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.605    -0.559    clk
    SLICE_X0Y99          FDCE                                         r  contador_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  contador_reg[23]/Q
                         net (fo=2, routed)           0.172    -0.246    contador_reg[23]
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.045    -0.201 r  contador[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    contador[20]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.086 r  contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.086    contador_reg[20]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.032 r  contador_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.032    contador_reg[24]_i_1_n_7
    SLICE_X0Y100         FDCE                                         r  contador_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.872    -0.801    clk
    SLICE_X0Y100         FDCE                                         r  contador_reg[24]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.103    -0.190    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105    -0.085    contador_reg[24]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 contador_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            contador_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.366ns (67.938%)  route 0.173ns (32.062%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.605    -0.559    clk
    SLICE_X0Y99          FDCE                                         r  contador_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  contador_reg[23]/Q
                         net (fo=2, routed)           0.172    -0.246    contador_reg[23]
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.045    -0.201 r  contador[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    contador[20]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.086 r  contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.086    contador_reg[20]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.021 r  contador_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.021    contador_reg[24]_i_1_n_5
    SLICE_X0Y100         FDCE                                         r  contador_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.872    -0.801    clk
    SLICE_X0Y100         FDCE                                         r  contador_reg[26]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.103    -0.190    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105    -0.085    contador_reg[26]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/DMA_RQ_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.474%)  route 0.083ns (28.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.569    -0.595    UUT/DMA_PHY/clk_out1
    SLICE_X8Y67          FDCE                                         r  UUT/DMA_PHY/DMA_RQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  UUT/DMA_PHY/DMA_RQ_reg/Q
                         net (fo=4, routed)           0.083    -0.348    UUT/CPU_PHY/DMA_RQ
    SLICE_X9Y67          LUT6 (Prop_lut6_I1_O)        0.045    -0.303 r  UUT/CPU_PHY/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.303    UUT/CPU_PHY/FSM_sequential_current_state[1]_i_1__0_n_0
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.838    -0.835    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.103    -0.479    
    SLICE_X9Y67          FDCE (Hold_fdce_C_D)         0.092    -0.387    UUT/CPU_PHY/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.129%)  route 0.285ns (66.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.574    -0.590    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y59          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.285    -0.165    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.883    -0.790    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.536    
                         clock uncertainty            0.103    -0.433    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.250    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/DMA_RQ_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.230%)  route 0.084ns (28.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.569    -0.595    UUT/DMA_PHY/clk_out1
    SLICE_X8Y67          FDCE                                         r  UUT/DMA_PHY/DMA_RQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  UUT/DMA_PHY/DMA_RQ_reg/Q
                         net (fo=4, routed)           0.084    -0.347    UUT/CPU_PHY/DMA_RQ
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.045    -0.302 r  UUT/CPU_PHY/FSM_sequential_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.302    UUT/CPU_PHY/FSM_sequential_current_state[0]_i_1__0_n_0
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.838    -0.835    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.103    -0.479    
    SLICE_X9Y67          FDCE (Hold_fdce_C_D)         0.091    -0.388    UUT/CPU_PHY/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 contador_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            contador_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.391ns (69.360%)  route 0.173ns (30.640%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.605    -0.559    clk
    SLICE_X0Y99          FDCE                                         r  contador_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  contador_reg[23]/Q
                         net (fo=2, routed)           0.172    -0.246    contador_reg[23]
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.045    -0.201 r  contador[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    contador[20]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.086 r  contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.086    contador_reg[20]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.004 r  contador_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.004    contador_reg[24]_i_1_n_6
    SLICE_X0Y100         FDCE                                         r  contador_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.872    -0.801    clk
    SLICE_X0Y100         FDCE                                         r  contador_reg[25]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.103    -0.190    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105    -0.085    contador_reg[25]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/word_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.539%)  route 0.208ns (58.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.573    -0.591    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X8Y60          FDCE                                         r  UUT/RS232_PHY/Shift/word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDCE (Prop_fdce_C_Q)         0.148    -0.443 r  UUT/RS232_PHY/Shift/word_reg[4]/Q
                         net (fo=2, routed)           0.208    -0.235    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.886    -0.787    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.103    -0.430    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.102    -0.328    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.028%)  route 0.152ns (44.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.569    -0.595    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.152    -0.302    UUT/CPU_PHY/current_state[0]
    SLICE_X8Y67          LUT4 (Prop_lut4_I0_O)        0.045    -0.257 r  UUT/CPU_PHY/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    UUT/CPU_PHY/FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X8Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.838    -0.835    UUT/CPU_PHY/clk_out1
    SLICE_X8Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.103    -0.479    
    SLICE_X8Y67          FDCE (Hold_fdce_C_D)         0.121    -0.358    UUT/CPU_PHY/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.590    -0.574    UUT/DMA_PHY/clk_out1
    SLICE_X6Y75          FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  UUT/DMA_PHY/TX_Data_reg[6]/Q
                         net (fo=1, routed)           0.137    -0.273    UUT/RS232_PHY/D[6]
    SLICE_X6Y74          FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.858    -0.815    UUT/RS232_PHY/clk_out1
    SLICE_X6Y74          FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/C
                         clock pessimism              0.275    -0.540    
                         clock uncertainty            0.103    -0.437    
    SLICE_X6Y74          FDCE (Hold_fdce_C_D)         0.063    -0.374    UUT/RS232_PHY/Data_FF_reg[6]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.591ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/reg_indx_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.032ns  (logic 5.014ns (17.886%)  route 23.018ns (82.114%))
  Logic Levels:           35  (LUT3=9 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         0.844    26.526    UUT/CPU_PHY/Databus[0]
    SLICE_X11Y69         LUT3 (Prop_lut3_I2_O)        0.118    26.644 r  UUT/CPU_PHY/reg_indx[0]_i_1/O
                         net (fo=1, routed)           0.485    27.129    UUT/ALU_PHY/reg_indx_reg[7]_1[0]
    SLICE_X10Y68         FDCE                                         r  UUT/ALU_PHY/reg_indx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.517    48.497    UUT/ALU_PHY/clk_out1
    SLICE_X10Y68         FDCE                                         r  UUT/ALU_PHY/reg_indx_reg[0]/C
                         clock pessimism              0.559    49.056    
                         clock uncertainty           -0.103    48.953    
    SLICE_X10Y68         FDCE (Setup_fdce_C_D)       -0.233    48.720    UUT/ALU_PHY/reg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         48.720    
                         arrival time                         -27.129    
  -------------------------------------------------------------------
                         slack                                 21.591    

Slack (MET) :             21.747ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.253ns  (logic 4.896ns (17.328%)  route 23.358ns (82.672%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 48.581 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.669    27.351    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/A0
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.601    48.581    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/WCLK
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH/CLK
                         clock pessimism              0.559    49.140    
                         clock uncertainty           -0.103    49.037    
    SLICE_X2Y62          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060    49.097    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/HIGH
  -------------------------------------------------------------------
                         required time                         49.097    
                         arrival time                         -27.351    
  -------------------------------------------------------------------
                         slack                                 21.747    

Slack (MET) :             21.747ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.253ns  (logic 4.896ns (17.328%)  route 23.358ns (82.672%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 48.581 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.669    27.351    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/A0
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.601    48.581    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/WCLK
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/LOW/CLK
                         clock pessimism              0.559    49.140    
                         clock uncertainty           -0.103    49.037    
    SLICE_X2Y62          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060    49.097    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__1/LOW
  -------------------------------------------------------------------
                         required time                         49.097    
                         arrival time                         -27.351    
  -------------------------------------------------------------------
                         slack                                 21.747    

Slack (MET) :             21.747ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/HIGH/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.253ns  (logic 4.896ns (17.328%)  route 23.358ns (82.672%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 48.581 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.669    27.351    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/A0
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/HIGH/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.601    48.581    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/WCLK
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/HIGH/CLK
                         clock pessimism              0.559    49.140    
                         clock uncertainty           -0.103    49.037    
    SLICE_X2Y62          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060    49.097    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/HIGH
  -------------------------------------------------------------------
                         required time                         49.097    
                         arrival time                         -27.351    
  -------------------------------------------------------------------
                         slack                                 21.747    

Slack (MET) :             21.747ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.253ns  (logic 4.896ns (17.328%)  route 23.358ns (82.672%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 48.581 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.669    27.351    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/A0
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.601    48.581    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/WCLK
    SLICE_X2Y62          RAMS64E                                      r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/LOW/CLK
                         clock pessimism              0.559    49.140    
                         clock uncertainty           -0.103    49.037    
    SLICE_X2Y62          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060    49.097    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0__2/LOW
  -------------------------------------------------------------------
                         required time                         49.097    
                         arrival time                         -27.351    
  -------------------------------------------------------------------
                         slack                                 21.747    

Slack (MET) :             21.760ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/contents_ram_reg[56][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.067ns  (logic 4.896ns (17.443%)  route 23.171ns (82.557%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 48.571 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.483    27.164    UUT/RAM_PHY/Databus[0]
    SLICE_X7Y71          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[56][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.591    48.571    UUT/RAM_PHY/clk_out1
    SLICE_X7Y71          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[56][0]/C
                         clock pessimism              0.559    49.130    
                         clock uncertainty           -0.103    49.027    
    SLICE_X7Y71          FDCE (Setup_fdce_C_D)       -0.103    48.924    UUT/RAM_PHY/contents_ram_reg[56][0]
  -------------------------------------------------------------------
                         required time                         48.924    
                         arrival time                         -27.164    
  -------------------------------------------------------------------
                         slack                                 21.760    

Slack (MET) :             21.761ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/contents_ram_reg[41][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.071ns  (logic 4.896ns (17.441%)  route 23.176ns (82.559%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 48.578 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.487    27.169    UUT/RAM_PHY/Databus[0]
    SLICE_X5Y63          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[41][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.598    48.578    UUT/RAM_PHY/clk_out1
    SLICE_X5Y63          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[41][0]/C
                         clock pessimism              0.559    49.137    
                         clock uncertainty           -0.103    49.034    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)       -0.105    48.929    UUT/RAM_PHY/contents_ram_reg[41][0]
  -------------------------------------------------------------------
                         required time                         48.929    
                         arrival time                         -27.169    
  -------------------------------------------------------------------
                         slack                                 21.761    

Slack (MET) :             21.817ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/reg_a_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.966ns  (logic 5.020ns (17.950%)  route 22.946ns (82.050%))
  Logic Levels:           35  (LUT3=9 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 48.495 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         0.844    26.526    UUT/CPU_PHY/Databus[0]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.124    26.650 r  UUT/CPU_PHY/reg_a[0]_i_1/O
                         net (fo=2, routed)           0.414    27.063    UUT/ALU_PHY/reg_a_reg[7]_1[0]
    SLICE_X11Y71         FDCE                                         r  UUT/ALU_PHY/reg_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.515    48.495    UUT/ALU_PHY/clk_out1
    SLICE_X11Y71         FDCE                                         r  UUT/ALU_PHY/reg_a_reg[0]/C
                         clock pessimism              0.559    49.054    
                         clock uncertainty           -0.103    48.951    
    SLICE_X11Y71         FDCE (Setup_fdce_C_D)       -0.071    48.880    UUT/ALU_PHY/reg_a_reg[0]
  -------------------------------------------------------------------
                         required time                         48.880    
                         arrival time                         -27.063    
  -------------------------------------------------------------------
                         slack                                 21.817    

Slack (MET) :             21.818ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/reg_b_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.966ns  (logic 5.020ns (17.950%)  route 22.946ns (82.050%))
  Logic Levels:           35  (LUT3=9 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         0.844    26.526    UUT/CPU_PHY/Databus[0]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.124    26.650 r  UUT/CPU_PHY/reg_a[0]_i_1/O
                         net (fo=2, routed)           0.414    27.063    UUT/ALU_PHY/reg_a_reg[7]_1[0]
    SLICE_X11Y70         FDCE                                         r  UUT/ALU_PHY/reg_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.516    48.496    UUT/ALU_PHY/clk_out1
    SLICE_X11Y70         FDCE                                         r  UUT/ALU_PHY/reg_b_reg[0]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.103    48.952    
    SLICE_X11Y70         FDCE (Setup_fdce_C_D)       -0.071    48.881    UUT/ALU_PHY/reg_b_reg[0]
  -------------------------------------------------------------------
                         required time                         48.881    
                         arrival time                         -27.063    
  -------------------------------------------------------------------
                         slack                                 21.818    

Slack (MET) :             21.858ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/contents_ram_reg[42][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.976ns  (logic 4.896ns (17.500%)  route 23.080ns (82.500%))
  Logic Levels:           34  (LUT3=8 LUT4=9 LUT6=12 RAMS64E=5)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 48.577 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.637    -0.903    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.041     0.594    UUT/CPU_PHY/current_state[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.124     0.718 f  UUT/CPU_PHY/g0_b0_i_7/O
                         net (fo=8, routed)           0.636     1.355    UUT/CPU_PHY/g0_b0_i_7_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.479 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39/O
                         net (fo=8, routed)           0.890     2.369    UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_39_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  UUT/CPU_PHY/contents_ram[18][7]_i_2/O
                         net (fo=184, routed)         1.450     3.943    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3_0[1]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.124     4.067 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11/O
                         net (fo=1, routed)           0.760     4.827    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_11_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     4.951 f  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7/O
                         net (fo=1, routed)           1.038     5.989    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_5/O
                         net (fo=1, routed)           0.414     6.527    UUT/RAM_PHY/ram_PHY/contents_ram[63]_61[7]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__6_i_3/O
                         net (fo=1, routed)           0.154     6.805    UUT/CPU_PHY/contents_ram_reg[16][7]_2
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124     6.929 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0__6_i_1/O
                         net (fo=81, routed)          0.602     7.530    UUT/RAM_PHY/ram_PHY/Databus[7]
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.654 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.639     8.294    UUT/RAM_PHY/ram_PHY/databus_reg0[5]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.149     8.567    UUT/CPU_PHY/contents_ram_reg[16][5]_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.691 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_7/O
                         net (fo=95, routed)          0.519     9.209    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/A5
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.116     9.326 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5/SP/O
                         net (fo=1, routed)           0.656     9.981    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__5_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.105 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_7/O
                         net (fo=1, routed)           0.659    10.765    UUT/RAM_PHY/ram_PHY/databus_reg0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=1, routed)           0.303    11.192    UUT/CPU_PHY/contents_ram_reg[16][6]_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_2/O
                         net (fo=104, routed)         0.598    11.914    UUT/RAM_PHY/ram_PHY/Databus[6]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.124    12.038 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_50/O
                         net (fo=1, routed)           0.525    12.562    UUT/RAM_PHY/ram_PHY/databus_reg0[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.466    13.152    UUT/CPU_PHY/contents_ram_reg[16][4]_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I1_O)        0.124    13.276 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_6/O
                         net (fo=95, routed)          1.007    14.284    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/A4
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    14.404 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2/SP/O
                         net (fo=1, routed)           0.295    14.699    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I3_O)        0.124    14.823 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_48/O
                         net (fo=1, routed)           0.679    15.501    UUT/RAM_PHY/ram_PHY/databus_reg0[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.466    16.091    UUT/CPU_PHY/contents_ram_reg[16][3]_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I1_O)        0.124    16.215 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_5/O
                         net (fo=95, routed)          0.948    17.163    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/A3
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.308    17.471 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1/SP/O
                         net (fo=1, routed)           0.715    18.186    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__1_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.124    18.310 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_46/O
                         net (fo=1, routed)           0.432    18.743    UUT/RAM_PHY/ram_PHY/databus_reg0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.795    19.662    UUT/CPU_PHY/contents_ram_reg[16][2]_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.124    19.786 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_4/O
                         net (fo=95, routed)          1.027    20.813    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/A2
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.176    20.988 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0/SP/O
                         net (fo=1, routed)           0.344    21.332    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    21.456 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_44/O
                         net (fo=1, routed)           0.665    22.121    UUT/RAM_PHY/ram_PHY/databus_reg0[1]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    22.245 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_15/O
                         net (fo=1, routed)           0.653    22.898    UUT/CPU_PHY/contents_ram_reg[16][1]_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I1_O)        0.124    23.022 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_3/O
                         net (fo=95, routed)          1.178    24.200    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/A1
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    24.324 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.291    24.615    UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    24.739 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_35/O
                         net (fo=1, routed)           0.151    24.890    UUT/RAM_PHY/ram_PHY/databus_reg0[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124    25.014 r  UUT/RAM_PHY/ram_PHY/contents_ram_reg_0_63_0_0_i_9/O
                         net (fo=1, routed)           0.543    25.558    UUT/CPU_PHY/contents_ram_reg[16][0]_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    25.682 r  UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_1/O
                         net (fo=103, routed)         1.391    27.073    UUT/RAM_PHY/Databus[0]
    SLICE_X5Y65          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[42][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.597    48.577    UUT/RAM_PHY/clk_out1
    SLICE_X5Y65          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[42][0]/C
                         clock pessimism              0.559    49.136    
                         clock uncertainty           -0.103    49.033    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)       -0.103    48.930    UUT/RAM_PHY/contents_ram_reg[42][0]
  -------------------------------------------------------------------
                         required time                         48.930    
                         arrival time                         -27.073    
  -------------------------------------------------------------------
                         slack                                 21.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.158%)  route 0.225ns (57.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.574    -0.590    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y59          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.225    -0.201    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.886    -0.787    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.103    -0.430    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.247    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 contador_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            contador_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.355ns (67.269%)  route 0.173ns (32.731%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.605    -0.559    clk
    SLICE_X0Y99          FDCE                                         r  contador_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  contador_reg[23]/Q
                         net (fo=2, routed)           0.172    -0.246    contador_reg[23]
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.045    -0.201 r  contador[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    contador[20]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.086 r  contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.086    contador_reg[20]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.032 r  contador_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.032    contador_reg[24]_i_1_n_7
    SLICE_X0Y100         FDCE                                         r  contador_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.872    -0.801    clk
    SLICE_X0Y100         FDCE                                         r  contador_reg[24]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.103    -0.190    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105    -0.085    contador_reg[24]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 contador_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            contador_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.366ns (67.938%)  route 0.173ns (32.062%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.605    -0.559    clk
    SLICE_X0Y99          FDCE                                         r  contador_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  contador_reg[23]/Q
                         net (fo=2, routed)           0.172    -0.246    contador_reg[23]
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.045    -0.201 r  contador[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    contador[20]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.086 r  contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.086    contador_reg[20]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.021 r  contador_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.021    contador_reg[24]_i_1_n_5
    SLICE_X0Y100         FDCE                                         r  contador_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.872    -0.801    clk
    SLICE_X0Y100         FDCE                                         r  contador_reg[26]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.103    -0.190    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105    -0.085    contador_reg[26]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/DMA_RQ_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.474%)  route 0.083ns (28.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.569    -0.595    UUT/DMA_PHY/clk_out1
    SLICE_X8Y67          FDCE                                         r  UUT/DMA_PHY/DMA_RQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  UUT/DMA_PHY/DMA_RQ_reg/Q
                         net (fo=4, routed)           0.083    -0.348    UUT/CPU_PHY/DMA_RQ
    SLICE_X9Y67          LUT6 (Prop_lut6_I1_O)        0.045    -0.303 r  UUT/CPU_PHY/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.303    UUT/CPU_PHY/FSM_sequential_current_state[1]_i_1__0_n_0
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.838    -0.835    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.103    -0.479    
    SLICE_X9Y67          FDCE (Hold_fdce_C_D)         0.092    -0.387    UUT/CPU_PHY/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.129%)  route 0.285ns (66.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.574    -0.590    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y59          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.285    -0.165    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.883    -0.790    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.536    
                         clock uncertainty            0.103    -0.433    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.250    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/DMA_RQ_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.230%)  route 0.084ns (28.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.569    -0.595    UUT/DMA_PHY/clk_out1
    SLICE_X8Y67          FDCE                                         r  UUT/DMA_PHY/DMA_RQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  UUT/DMA_PHY/DMA_RQ_reg/Q
                         net (fo=4, routed)           0.084    -0.347    UUT/CPU_PHY/DMA_RQ
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.045    -0.302 r  UUT/CPU_PHY/FSM_sequential_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.302    UUT/CPU_PHY/FSM_sequential_current_state[0]_i_1__0_n_0
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.838    -0.835    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.103    -0.479    
    SLICE_X9Y67          FDCE (Hold_fdce_C_D)         0.091    -0.388    UUT/CPU_PHY/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 contador_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            contador_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.391ns (69.360%)  route 0.173ns (30.640%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.605    -0.559    clk
    SLICE_X0Y99          FDCE                                         r  contador_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  contador_reg[23]/Q
                         net (fo=2, routed)           0.172    -0.246    contador_reg[23]
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.045    -0.201 r  contador[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    contador[20]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.086 r  contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.086    contador_reg[20]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.004 r  contador_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.004    contador_reg[24]_i_1_n_6
    SLICE_X0Y100         FDCE                                         r  contador_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.872    -0.801    clk
    SLICE_X0Y100         FDCE                                         r  contador_reg[25]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.103    -0.190    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105    -0.085    contador_reg[25]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/word_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.539%)  route 0.208ns (58.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.573    -0.591    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X8Y60          FDCE                                         r  UUT/RS232_PHY/Shift/word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDCE (Prop_fdce_C_Q)         0.148    -0.443 r  UUT/RS232_PHY/Shift/word_reg[4]/Q
                         net (fo=2, routed)           0.208    -0.235    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.886    -0.787    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.103    -0.430    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.102    -0.328    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.028%)  route 0.152ns (44.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.569    -0.595    UUT/CPU_PHY/clk_out1
    SLICE_X9Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.152    -0.302    UUT/CPU_PHY/current_state[0]
    SLICE_X8Y67          LUT4 (Prop_lut4_I0_O)        0.045    -0.257 r  UUT/CPU_PHY/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    UUT/CPU_PHY/FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X8Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.838    -0.835    UUT/CPU_PHY/clk_out1
    SLICE_X8Y67          FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.103    -0.479    
    SLICE_X8Y67          FDCE (Hold_fdce_C_D)         0.121    -0.358    UUT/CPU_PHY/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.590    -0.574    UUT/DMA_PHY/clk_out1
    SLICE_X6Y75          FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  UUT/DMA_PHY/TX_Data_reg[6]/Q
                         net (fo=1, routed)           0.137    -0.273    UUT/RS232_PHY/D[6]
    SLICE_X6Y74          FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.858    -0.815    UUT/RS232_PHY/clk_out1
    SLICE_X6Y74          FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/C
                         clock pessimism              0.275    -0.540    
                         clock uncertainty            0.103    -0.437    
    SLICE_X6Y74          FDCE (Hold_fdce_C_D)         0.063    -0.374    UUT/RS232_PHY/Data_FF_reg[6]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.102    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/RS232_PHY/Transmitter/TX_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.419ns  (logic 4.011ns (42.587%)  route 5.408ns (57.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.626    -0.914    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X9Y74          FDPE                                         r  UUT/RS232_PHY/Transmitter/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDPE (Prop_fdpe_C_Q)         0.456    -0.458 r  UUT/RS232_PHY/Transmitter/TX_reg/Q
                         net (fo=1, routed)           5.408     4.950    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     8.505 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     8.505    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.102ns  (logic 4.254ns (46.742%)  route 4.847ns (53.258%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.726    -0.814    clk
    SLICE_X0Y98          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.338     0.981    UUT/RAM_PHY/AN_OBUF[0]
    SLICE_X1Y73          LUT5 (Prop_lut5_I0_O)        0.124     1.105 r  UUT/RAM_PHY/CD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.707     1.811    UUT/RAM_PHY/CD_OBUF_inst_i_2_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  UUT/RAM_PHY/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.802     4.738    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550     8.288 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     8.288    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.839ns  (logic 4.281ns (48.435%)  route 4.558ns (51.565%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.726    -0.814    clk
    SLICE_X0Y98          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.583     1.226    UUT/RAM_PHY/AN_OBUF[0]
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.124     1.350 r  UUT/RAM_PHY/CA_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.497     1.847    UUT/RAM_PHY/CA_OBUF_inst_i_2_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I5_O)        0.124     1.971 r  UUT/RAM_PHY/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.477     4.448    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.025 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     8.025    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.777ns  (logic 4.469ns (50.919%)  route 4.308ns (49.081%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.726    -0.814    clk
    SLICE_X0Y98          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.583     1.226    UUT/RAM_PHY/AN_OBUF[0]
    SLICE_X0Y73          LUT5 (Prop_lut5_I1_O)        0.150     1.376 r  UUT/RAM_PHY/CG_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.610     1.985    UUT/RAM_PHY/CG_OBUF_inst_i_2_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.326     2.311 r  UUT/RAM_PHY/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.115     4.426    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.964 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     7.964    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.441ns  (logic 4.197ns (49.723%)  route 4.244ns (50.277%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.726    -0.814    clk
    SLICE_X0Y98          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  contador_reg[16]/Q
                         net (fo=18, routed)          1.529     1.172    UUT/RAM_PHY/AN_OBUF[0]
    SLICE_X0Y73          LUT5 (Prop_lut5_I1_O)        0.124     1.296 r  UUT/RAM_PHY/CC_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.158     1.454    UUT/RAM_PHY/CC_OBUF_inst_i_2_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     1.578 r  UUT/RAM_PHY/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.556     4.134    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.627 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     7.627    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.361ns  (logic 4.135ns (49.459%)  route 4.226ns (50.541%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.726    -0.814    clk
    SLICE_X0Y98          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.743     1.386    UUT/RAM_PHY/AN_OBUF[0]
    SLICE_X1Y73          LUT6 (Prop_lut6_I4_O)        0.124     1.510 r  UUT/RAM_PHY/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.483     3.992    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.548 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     7.548    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.299ns  (logic 4.461ns (53.752%)  route 3.838ns (46.248%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.726    -0.814    clk
    SLICE_X0Y98          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.338     0.981    UUT/RAM_PHY/AN_OBUF[0]
    SLICE_X1Y73          LUT5 (Prop_lut5_I1_O)        0.118     1.099 r  UUT/RAM_PHY/CF_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.436     1.535    UUT/RAM_PHY/CF_OBUF_inst_i_2_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I5_O)        0.326     1.861 r  UUT/RAM_PHY/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.063     3.924    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.485 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     7.485    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.472ns (56.271%)  route 3.475ns (43.729%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.726    -0.814    clk
    SLICE_X0Y98          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  contador_reg[16]/Q
                         net (fo=18, routed)          1.529     1.172    UUT/RAM_PHY/AN_OBUF[0]
    SLICE_X0Y73          LUT5 (Prop_lut5_I4_O)        0.150     1.322 r  UUT/RAM_PHY/CE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.283     1.605    UUT/RAM_PHY/CE_OBUF_inst_i_2_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.332     1.937 r  UUT/RAM_PHY/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.663     3.599    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.133 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     7.133    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.363ns  (logic 4.346ns (59.023%)  route 3.017ns (40.977%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.726    -0.814    clk
    SLICE_X0Y98          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  contador_reg[16]/Q
                         net (fo=18, routed)          1.150     0.792    AN_OBUF[0]
    SLICE_X1Y97          LUT1 (Prop_lut1_I0_O)        0.152     0.944 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.867     2.811    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.738     6.549 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.549    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.238ns  (logic 3.995ns (64.042%)  route 2.243ns (35.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.726    -0.814    clk
    SLICE_X0Y98          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 r  contador_reg[16]/Q
                         net (fo=18, routed)          2.243     1.885    AN_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.539     5.424 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     5.424    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/RAM_PHY/contents_ram_reg[18][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.680ns  (logic 1.394ns (82.971%)  route 0.286ns (17.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.604    -0.560    UUT/RAM_PHY/clk_out1
    SLICE_X0Y56          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[18][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UUT/RAM_PHY/contents_ram_reg[18][0]_lopt_replica/Q
                         net (fo=1, routed)           0.286    -0.133    lopt
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.120 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.120    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/contents_ram_reg[21][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.732ns  (logic 1.396ns (80.579%)  route 0.336ns (19.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.604    -0.560    UUT/RAM_PHY/clk_out1
    SLICE_X1Y56          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[21][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UUT/RAM_PHY/contents_ram_reg[21][0]_lopt_replica/Q
                         net (fo=1, routed)           0.336    -0.083    lopt_3
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.172 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.172    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/contents_ram_reg[23][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.763ns  (logic 1.410ns (79.993%)  route 0.353ns (20.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.602    -0.562    UUT/RAM_PHY/clk_out1
    SLICE_X5Y57          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[23][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UUT/RAM_PHY/contents_ram_reg[23][0]_lopt_replica/Q
                         net (fo=1, routed)           0.353    -0.069    lopt_5
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.201 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.201    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/contents_ram_reg[22][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.435ns (80.388%)  route 0.350ns (19.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.603    -0.561    UUT/RAM_PHY/clk_out1
    SLICE_X2Y57          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[22][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  UUT/RAM_PHY/contents_ram_reg[22][0]_lopt_replica/Q
                         net (fo=1, routed)           0.350    -0.047    lopt_4
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.224 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.224    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/contents_ram_reg[20][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.393ns (77.307%)  route 0.409ns (22.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.602    -0.562    UUT/RAM_PHY/clk_out1
    SLICE_X3Y61          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[20][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UUT/RAM_PHY/contents_ram_reg[20][0]_lopt_replica/Q
                         net (fo=1, routed)           0.409    -0.012    lopt_2
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.240 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.240    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/contents_ram_reg[16][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.389ns (76.961%)  route 0.416ns (23.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.602    -0.562    UUT/RAM_PHY/clk_out1
    SLICE_X0Y61          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[16][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UUT/RAM_PHY/contents_ram_reg[16][0]_lopt_replica/Q
                         net (fo=1, routed)           0.416    -0.005    lopt_6
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.243 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.243    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/contents_ram_reg[17][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.396ns (76.237%)  route 0.435ns (23.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.602    -0.562    UUT/RAM_PHY/clk_out1
    SLICE_X1Y61          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[17][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UUT/RAM_PHY/contents_ram_reg[17][0]_lopt_replica/Q
                         net (fo=1, routed)           0.435     0.014    lopt_7
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.269 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.269    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.377ns (74.655%)  route 0.468ns (25.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.605    -0.559    clk
    SLICE_X0Y98          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  contador_reg[16]/Q
                         net (fo=18, routed)          0.468     0.049    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.286 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.286    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/contents_ram_reg[19][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.373ns (73.338%)  route 0.499ns (26.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.603    -0.561    UUT/RAM_PHY/clk_out1
    SLICE_X0Y59          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[19][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UUT/RAM_PHY/contents_ram_reg[19][0]_lopt_replica/Q
                         net (fo=1, routed)           0.499     0.079    lopt_1
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.311 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.311    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/contents_ram_reg[49][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.420ns (74.393%)  route 0.489ns (25.607%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.592    -0.572    UUT/RAM_PHY/clk_out1
    SLICE_X1Y73          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[49][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  UUT/RAM_PHY/contents_ram_reg[49][7]/Q
                         net (fo=8, routed)           0.160    -0.271    UUT/RAM_PHY/sel0[3]
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.045    -0.226 r  UUT/RAM_PHY/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.329     0.103    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     1.337 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     1.337    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/RS232_PHY/Transmitter/TX_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.419ns  (logic 4.011ns (42.587%)  route 5.408ns (57.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.626    -0.914    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X9Y74          FDPE                                         r  UUT/RS232_PHY/Transmitter/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDPE (Prop_fdpe_C_Q)         0.456    -0.458 r  UUT/RS232_PHY/Transmitter/TX_reg/Q
                         net (fo=1, routed)           5.408     4.950    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     8.505 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     8.505    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.102ns  (logic 4.254ns (46.742%)  route 4.847ns (53.258%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.726    -0.814    clk
    SLICE_X0Y98          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.338     0.981    UUT/RAM_PHY/AN_OBUF[0]
    SLICE_X1Y73          LUT5 (Prop_lut5_I0_O)        0.124     1.105 r  UUT/RAM_PHY/CD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.707     1.811    UUT/RAM_PHY/CD_OBUF_inst_i_2_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  UUT/RAM_PHY/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.802     4.738    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550     8.288 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     8.288    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.839ns  (logic 4.281ns (48.435%)  route 4.558ns (51.565%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.726    -0.814    clk
    SLICE_X0Y98          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.583     1.226    UUT/RAM_PHY/AN_OBUF[0]
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.124     1.350 r  UUT/RAM_PHY/CA_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.497     1.847    UUT/RAM_PHY/CA_OBUF_inst_i_2_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I5_O)        0.124     1.971 r  UUT/RAM_PHY/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.477     4.448    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.025 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     8.025    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.777ns  (logic 4.469ns (50.919%)  route 4.308ns (49.081%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.726    -0.814    clk
    SLICE_X0Y98          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.583     1.226    UUT/RAM_PHY/AN_OBUF[0]
    SLICE_X0Y73          LUT5 (Prop_lut5_I1_O)        0.150     1.376 r  UUT/RAM_PHY/CG_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.610     1.985    UUT/RAM_PHY/CG_OBUF_inst_i_2_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.326     2.311 r  UUT/RAM_PHY/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.115     4.426    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.964 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     7.964    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.441ns  (logic 4.197ns (49.723%)  route 4.244ns (50.277%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.726    -0.814    clk
    SLICE_X0Y98          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  contador_reg[16]/Q
                         net (fo=18, routed)          1.529     1.172    UUT/RAM_PHY/AN_OBUF[0]
    SLICE_X0Y73          LUT5 (Prop_lut5_I1_O)        0.124     1.296 r  UUT/RAM_PHY/CC_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.158     1.454    UUT/RAM_PHY/CC_OBUF_inst_i_2_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     1.578 r  UUT/RAM_PHY/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.556     4.134    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.627 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     7.627    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.361ns  (logic 4.135ns (49.459%)  route 4.226ns (50.541%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.726    -0.814    clk
    SLICE_X0Y98          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.743     1.386    UUT/RAM_PHY/AN_OBUF[0]
    SLICE_X1Y73          LUT6 (Prop_lut6_I4_O)        0.124     1.510 r  UUT/RAM_PHY/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.483     3.992    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.548 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     7.548    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.299ns  (logic 4.461ns (53.752%)  route 3.838ns (46.248%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.726    -0.814    clk
    SLICE_X0Y98          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.338     0.981    UUT/RAM_PHY/AN_OBUF[0]
    SLICE_X1Y73          LUT5 (Prop_lut5_I1_O)        0.118     1.099 r  UUT/RAM_PHY/CF_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.436     1.535    UUT/RAM_PHY/CF_OBUF_inst_i_2_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I5_O)        0.326     1.861 r  UUT/RAM_PHY/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.063     3.924    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.485 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     7.485    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.472ns (56.271%)  route 3.475ns (43.729%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.726    -0.814    clk
    SLICE_X0Y98          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  contador_reg[16]/Q
                         net (fo=18, routed)          1.529     1.172    UUT/RAM_PHY/AN_OBUF[0]
    SLICE_X0Y73          LUT5 (Prop_lut5_I4_O)        0.150     1.322 r  UUT/RAM_PHY/CE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.283     1.605    UUT/RAM_PHY/CE_OBUF_inst_i_2_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.332     1.937 r  UUT/RAM_PHY/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.663     3.599    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.133 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     7.133    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.363ns  (logic 4.346ns (59.023%)  route 3.017ns (40.977%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.726    -0.814    clk
    SLICE_X0Y98          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  contador_reg[16]/Q
                         net (fo=18, routed)          1.150     0.792    AN_OBUF[0]
    SLICE_X1Y97          LUT1 (Prop_lut1_I0_O)        0.152     0.944 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.867     2.811    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.738     6.549 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.549    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.238ns  (logic 3.995ns (64.042%)  route 2.243ns (35.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.726    -0.814    clk
    SLICE_X0Y98          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.456    -0.358 r  contador_reg[16]/Q
                         net (fo=18, routed)          2.243     1.885    AN_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.539     5.424 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     5.424    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/RAM_PHY/contents_ram_reg[18][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.680ns  (logic 1.394ns (82.971%)  route 0.286ns (17.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.604    -0.560    UUT/RAM_PHY/clk_out1
    SLICE_X0Y56          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[18][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UUT/RAM_PHY/contents_ram_reg[18][0]_lopt_replica/Q
                         net (fo=1, routed)           0.286    -0.133    lopt
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.120 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.120    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/contents_ram_reg[21][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.732ns  (logic 1.396ns (80.579%)  route 0.336ns (19.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.604    -0.560    UUT/RAM_PHY/clk_out1
    SLICE_X1Y56          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[21][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UUT/RAM_PHY/contents_ram_reg[21][0]_lopt_replica/Q
                         net (fo=1, routed)           0.336    -0.083    lopt_3
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.172 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.172    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/contents_ram_reg[23][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.763ns  (logic 1.410ns (79.993%)  route 0.353ns (20.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.602    -0.562    UUT/RAM_PHY/clk_out1
    SLICE_X5Y57          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[23][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UUT/RAM_PHY/contents_ram_reg[23][0]_lopt_replica/Q
                         net (fo=1, routed)           0.353    -0.069    lopt_5
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.201 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.201    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/contents_ram_reg[22][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.435ns (80.388%)  route 0.350ns (19.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.603    -0.561    UUT/RAM_PHY/clk_out1
    SLICE_X2Y57          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[22][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  UUT/RAM_PHY/contents_ram_reg[22][0]_lopt_replica/Q
                         net (fo=1, routed)           0.350    -0.047    lopt_4
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.224 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.224    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/contents_ram_reg[20][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.393ns (77.307%)  route 0.409ns (22.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.602    -0.562    UUT/RAM_PHY/clk_out1
    SLICE_X3Y61          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[20][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UUT/RAM_PHY/contents_ram_reg[20][0]_lopt_replica/Q
                         net (fo=1, routed)           0.409    -0.012    lopt_2
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.240 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.240    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/contents_ram_reg[16][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.389ns (76.961%)  route 0.416ns (23.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.602    -0.562    UUT/RAM_PHY/clk_out1
    SLICE_X0Y61          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[16][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UUT/RAM_PHY/contents_ram_reg[16][0]_lopt_replica/Q
                         net (fo=1, routed)           0.416    -0.005    lopt_6
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.243 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.243    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/contents_ram_reg[17][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.396ns (76.237%)  route 0.435ns (23.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.602    -0.562    UUT/RAM_PHY/clk_out1
    SLICE_X1Y61          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[17][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UUT/RAM_PHY/contents_ram_reg[17][0]_lopt_replica/Q
                         net (fo=1, routed)           0.435     0.014    lopt_7
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.269 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.269    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.377ns (74.655%)  route 0.468ns (25.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.605    -0.559    clk
    SLICE_X0Y98          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  contador_reg[16]/Q
                         net (fo=18, routed)          0.468     0.049    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.286 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.286    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/contents_ram_reg[19][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.373ns (73.338%)  route 0.499ns (26.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.603    -0.561    UUT/RAM_PHY/clk_out1
    SLICE_X0Y59          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[19][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UUT/RAM_PHY/contents_ram_reg[19][0]_lopt_replica/Q
                         net (fo=1, routed)           0.499     0.079    lopt_1
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.311 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.311    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/contents_ram_reg[49][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.420ns (74.393%)  route 0.489ns (25.607%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.592    -0.572    UUT/RAM_PHY/clk_out1
    SLICE_X1Y73          FDCE                                         r  UUT/RAM_PHY/contents_ram_reg[49][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  UUT/RAM_PHY/contents_ram_reg[49][7]/Q
                         net (fo=8, routed)           0.160    -0.271    UUT/RAM_PHY/sel0[3]
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.045    -0.226 r  UUT/RAM_PHY/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.329     0.103    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     1.337 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     1.337    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           917 Endpoints
Min Delay           917 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/Databus_tristate_oe_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.559ns  (logic 1.610ns (18.809%)  route 6.949ns (81.191%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         5.729     7.215    UUT/CPU_PHY/BTNU_IBUF
    SLICE_X10Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.339 r  UUT/CPU_PHY/Databus_tristate_oe[7]_i_1/O
                         net (fo=9, routed)           1.220     8.559    UUT/ALU_PHY/E[0]
    SLICE_X8Y64          FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.519    -1.501    UUT/ALU_PHY/clk_out1
    SLICE_X8Y64          FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/Databus_tristate_oe_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.559ns  (logic 1.610ns (18.809%)  route 6.949ns (81.191%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         5.729     7.215    UUT/CPU_PHY/BTNU_IBUF
    SLICE_X10Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.339 r  UUT/CPU_PHY/Databus_tristate_oe[7]_i_1/O
                         net (fo=9, routed)           1.220     8.559    UUT/ALU_PHY/E[0]
    SLICE_X8Y64          FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.519    -1.501    UUT/ALU_PHY/clk_out1
    SLICE_X8Y64          FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/Databus_tristate_oe_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.559ns  (logic 1.610ns (18.809%)  route 6.949ns (81.191%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         5.729     7.215    UUT/CPU_PHY/BTNU_IBUF
    SLICE_X10Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.339 r  UUT/CPU_PHY/Databus_tristate_oe[7]_i_1/O
                         net (fo=9, routed)           1.220     8.559    UUT/ALU_PHY/E[0]
    SLICE_X8Y64          FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.519    -1.501    UUT/ALU_PHY/clk_out1
    SLICE_X8Y64          FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/Databus_tristate_oe_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.559ns  (logic 1.610ns (18.809%)  route 6.949ns (81.191%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         5.729     7.215    UUT/CPU_PHY/BTNU_IBUF
    SLICE_X10Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.339 r  UUT/CPU_PHY/Databus_tristate_oe[7]_i_1/O
                         net (fo=9, routed)           1.220     8.559    UUT/ALU_PHY/E[0]
    SLICE_X8Y64          FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.519    -1.501    UUT/ALU_PHY/clk_out1
    SLICE_X8Y64          FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[3]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/Databus_tristate_oe_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.549ns  (logic 1.610ns (18.831%)  route 6.939ns (81.169%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         5.729     7.215    UUT/CPU_PHY/BTNU_IBUF
    SLICE_X10Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.339 r  UUT/CPU_PHY/Databus_tristate_oe[7]_i_1/O
                         net (fo=9, routed)           1.210     8.549    UUT/ALU_PHY/E[0]
    SLICE_X8Y66          FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.517    -1.503    UUT/ALU_PHY/clk_out1
    SLICE_X8Y66          FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/DMA_PHY/iterator_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.441ns  (logic 1.610ns (19.072%)  route 6.831ns (80.928%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         5.419     6.904    UUT/DMA_PHY/BTNU_IBUF
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.124     7.028 r  UUT/DMA_PHY/iterator[31]_i_1/O
                         net (fo=32, routed)          1.412     8.441    UUT/DMA_PHY/iterator[31]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  UUT/DMA_PHY/iterator_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.588    -1.432    UUT/DMA_PHY/clk_out1
    SLICE_X6Y73          FDRE                                         r  UUT/DMA_PHY/iterator_reg[29]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/DMA_PHY/iterator_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.441ns  (logic 1.610ns (19.072%)  route 6.831ns (80.928%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         5.419     6.904    UUT/DMA_PHY/BTNU_IBUF
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.124     7.028 r  UUT/DMA_PHY/iterator[31]_i_1/O
                         net (fo=32, routed)          1.412     8.441    UUT/DMA_PHY/iterator[31]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  UUT/DMA_PHY/iterator_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.588    -1.432    UUT/DMA_PHY/clk_out1
    SLICE_X6Y73          FDRE                                         r  UUT/DMA_PHY/iterator_reg[30]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/DMA_PHY/iterator_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.441ns  (logic 1.610ns (19.072%)  route 6.831ns (80.928%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         5.419     6.904    UUT/DMA_PHY/BTNU_IBUF
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.124     7.028 r  UUT/DMA_PHY/iterator[31]_i_1/O
                         net (fo=32, routed)          1.412     8.441    UUT/DMA_PHY/iterator[31]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  UUT/DMA_PHY/iterator_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.588    -1.432    UUT/DMA_PHY/clk_out1
    SLICE_X6Y73          FDRE                                         r  UUT/DMA_PHY/iterator_reg[31]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/DMA_PHY/iterator_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.298ns  (logic 1.610ns (19.401%)  route 6.688ns (80.599%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         5.419     6.904    UUT/DMA_PHY/BTNU_IBUF
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.124     7.028 r  UUT/DMA_PHY/iterator[31]_i_1/O
                         net (fo=32, routed)          1.269     8.298    UUT/DMA_PHY/iterator[31]_i_1_n_0
    SLICE_X6Y71          FDRE                                         r  UUT/DMA_PHY/iterator_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.591    -1.429    UUT/DMA_PHY/clk_out1
    SLICE_X6Y71          FDRE                                         r  UUT/DMA_PHY/iterator_reg[21]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/DMA_PHY/iterator_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.298ns  (logic 1.610ns (19.401%)  route 6.688ns (80.599%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         5.419     6.904    UUT/DMA_PHY/BTNU_IBUF
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.124     7.028 r  UUT/DMA_PHY/iterator[31]_i_1/O
                         net (fo=32, routed)          1.269     8.298    UUT/DMA_PHY/iterator[31]_i_1_n_0
    SLICE_X6Y71          FDRE                                         r  UUT/DMA_PHY/iterator_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.591    -1.429    UUT/DMA_PHY/clk_out1
    SLICE_X6Y71          FDRE                                         r  UUT/DMA_PHY/iterator_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.254ns (34.701%)  route 0.477ns (65.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         0.477     0.731    BTNU_IBUF
    SLICE_X0Y94          FDCE                                         f  contador_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.877    -0.796    clk
    SLICE_X0Y94          FDCE                                         r  contador_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.254ns (34.701%)  route 0.477ns (65.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         0.477     0.731    BTNU_IBUF
    SLICE_X0Y94          FDCE                                         f  contador_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.877    -0.796    clk
    SLICE_X0Y94          FDCE                                         r  contador_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.254ns (34.701%)  route 0.477ns (65.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         0.477     0.731    BTNU_IBUF
    SLICE_X0Y94          FDCE                                         f  contador_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.877    -0.796    clk
    SLICE_X0Y94          FDCE                                         r  contador_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.254ns (34.701%)  route 0.477ns (65.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         0.477     0.731    BTNU_IBUF
    SLICE_X0Y94          FDCE                                         f  contador_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.877    -0.796    clk
    SLICE_X0Y94          FDCE                                         r  contador_reg[3]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.254ns (31.486%)  route 0.552ns (68.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         0.552     0.805    BTNU_IBUF
    SLICE_X0Y95          FDCE                                         f  contador_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.877    -0.796    clk
    SLICE_X0Y95          FDCE                                         r  contador_reg[4]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.254ns (31.486%)  route 0.552ns (68.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         0.552     0.805    BTNU_IBUF
    SLICE_X0Y95          FDCE                                         f  contador_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.877    -0.796    clk
    SLICE_X0Y95          FDCE                                         r  contador_reg[5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.254ns (31.486%)  route 0.552ns (68.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         0.552     0.805    BTNU_IBUF
    SLICE_X0Y95          FDCE                                         f  contador_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.877    -0.796    clk
    SLICE_X0Y95          FDCE                                         r  contador_reg[6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.254ns (31.486%)  route 0.552ns (68.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         0.552     0.805    BTNU_IBUF
    SLICE_X0Y95          FDCE                                         f  contador_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.877    -0.796    clk
    SLICE_X0Y95          FDCE                                         r  contador_reg[7]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.254ns (29.478%)  route 0.607ns (70.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         0.607     0.860    BTNU_IBUF
    SLICE_X0Y96          FDCE                                         f  contador_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.877    -0.796    clk
    SLICE_X0Y96          FDCE                                         r  contador_reg[10]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.254ns (29.478%)  route 0.607ns (70.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         0.607     0.860    BTNU_IBUF
    SLICE_X0Y96          FDCE                                         f  contador_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.877    -0.796    clk
    SLICE_X0Y96          FDCE                                         r  contador_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           917 Endpoints
Min Delay           917 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/Databus_tristate_oe_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.559ns  (logic 1.610ns (18.809%)  route 6.949ns (81.191%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         5.729     7.215    UUT/CPU_PHY/BTNU_IBUF
    SLICE_X10Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.339 r  UUT/CPU_PHY/Databus_tristate_oe[7]_i_1/O
                         net (fo=9, routed)           1.220     8.559    UUT/ALU_PHY/E[0]
    SLICE_X8Y64          FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.519    -1.501    UUT/ALU_PHY/clk_out1
    SLICE_X8Y64          FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/Databus_tristate_oe_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.559ns  (logic 1.610ns (18.809%)  route 6.949ns (81.191%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         5.729     7.215    UUT/CPU_PHY/BTNU_IBUF
    SLICE_X10Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.339 r  UUT/CPU_PHY/Databus_tristate_oe[7]_i_1/O
                         net (fo=9, routed)           1.220     8.559    UUT/ALU_PHY/E[0]
    SLICE_X8Y64          FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.519    -1.501    UUT/ALU_PHY/clk_out1
    SLICE_X8Y64          FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/Databus_tristate_oe_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.559ns  (logic 1.610ns (18.809%)  route 6.949ns (81.191%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         5.729     7.215    UUT/CPU_PHY/BTNU_IBUF
    SLICE_X10Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.339 r  UUT/CPU_PHY/Databus_tristate_oe[7]_i_1/O
                         net (fo=9, routed)           1.220     8.559    UUT/ALU_PHY/E[0]
    SLICE_X8Y64          FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.519    -1.501    UUT/ALU_PHY/clk_out1
    SLICE_X8Y64          FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/Databus_tristate_oe_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.559ns  (logic 1.610ns (18.809%)  route 6.949ns (81.191%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         5.729     7.215    UUT/CPU_PHY/BTNU_IBUF
    SLICE_X10Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.339 r  UUT/CPU_PHY/Databus_tristate_oe[7]_i_1/O
                         net (fo=9, routed)           1.220     8.559    UUT/ALU_PHY/E[0]
    SLICE_X8Y64          FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.519    -1.501    UUT/ALU_PHY/clk_out1
    SLICE_X8Y64          FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[3]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/Databus_tristate_oe_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.549ns  (logic 1.610ns (18.831%)  route 6.939ns (81.169%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         5.729     7.215    UUT/CPU_PHY/BTNU_IBUF
    SLICE_X10Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.339 r  UUT/CPU_PHY/Databus_tristate_oe[7]_i_1/O
                         net (fo=9, routed)           1.210     8.549    UUT/ALU_PHY/E[0]
    SLICE_X8Y66          FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.517    -1.503    UUT/ALU_PHY/clk_out1
    SLICE_X8Y66          FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/DMA_PHY/iterator_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.441ns  (logic 1.610ns (19.072%)  route 6.831ns (80.928%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         5.419     6.904    UUT/DMA_PHY/BTNU_IBUF
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.124     7.028 r  UUT/DMA_PHY/iterator[31]_i_1/O
                         net (fo=32, routed)          1.412     8.441    UUT/DMA_PHY/iterator[31]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  UUT/DMA_PHY/iterator_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.588    -1.432    UUT/DMA_PHY/clk_out1
    SLICE_X6Y73          FDRE                                         r  UUT/DMA_PHY/iterator_reg[29]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/DMA_PHY/iterator_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.441ns  (logic 1.610ns (19.072%)  route 6.831ns (80.928%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         5.419     6.904    UUT/DMA_PHY/BTNU_IBUF
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.124     7.028 r  UUT/DMA_PHY/iterator[31]_i_1/O
                         net (fo=32, routed)          1.412     8.441    UUT/DMA_PHY/iterator[31]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  UUT/DMA_PHY/iterator_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.588    -1.432    UUT/DMA_PHY/clk_out1
    SLICE_X6Y73          FDRE                                         r  UUT/DMA_PHY/iterator_reg[30]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/DMA_PHY/iterator_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.441ns  (logic 1.610ns (19.072%)  route 6.831ns (80.928%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         5.419     6.904    UUT/DMA_PHY/BTNU_IBUF
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.124     7.028 r  UUT/DMA_PHY/iterator[31]_i_1/O
                         net (fo=32, routed)          1.412     8.441    UUT/DMA_PHY/iterator[31]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  UUT/DMA_PHY/iterator_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.588    -1.432    UUT/DMA_PHY/clk_out1
    SLICE_X6Y73          FDRE                                         r  UUT/DMA_PHY/iterator_reg[31]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/DMA_PHY/iterator_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.298ns  (logic 1.610ns (19.401%)  route 6.688ns (80.599%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         5.419     6.904    UUT/DMA_PHY/BTNU_IBUF
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.124     7.028 r  UUT/DMA_PHY/iterator[31]_i_1/O
                         net (fo=32, routed)          1.269     8.298    UUT/DMA_PHY/iterator[31]_i_1_n_0
    SLICE_X6Y71          FDRE                                         r  UUT/DMA_PHY/iterator_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.591    -1.429    UUT/DMA_PHY/clk_out1
    SLICE_X6Y71          FDRE                                         r  UUT/DMA_PHY/iterator_reg[21]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/DMA_PHY/iterator_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.298ns  (logic 1.610ns (19.401%)  route 6.688ns (80.599%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         5.419     6.904    UUT/DMA_PHY/BTNU_IBUF
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.124     7.028 r  UUT/DMA_PHY/iterator[31]_i_1/O
                         net (fo=32, routed)          1.269     8.298    UUT/DMA_PHY/iterator[31]_i_1_n_0
    SLICE_X6Y71          FDRE                                         r  UUT/DMA_PHY/iterator_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         1.591    -1.429    UUT/DMA_PHY/clk_out1
    SLICE_X6Y71          FDRE                                         r  UUT/DMA_PHY/iterator_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.254ns (34.701%)  route 0.477ns (65.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         0.477     0.731    BTNU_IBUF
    SLICE_X0Y94          FDCE                                         f  contador_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.877    -0.796    clk
    SLICE_X0Y94          FDCE                                         r  contador_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.254ns (34.701%)  route 0.477ns (65.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         0.477     0.731    BTNU_IBUF
    SLICE_X0Y94          FDCE                                         f  contador_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.877    -0.796    clk
    SLICE_X0Y94          FDCE                                         r  contador_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.254ns (34.701%)  route 0.477ns (65.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         0.477     0.731    BTNU_IBUF
    SLICE_X0Y94          FDCE                                         f  contador_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.877    -0.796    clk
    SLICE_X0Y94          FDCE                                         r  contador_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.254ns (34.701%)  route 0.477ns (65.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         0.477     0.731    BTNU_IBUF
    SLICE_X0Y94          FDCE                                         f  contador_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.877    -0.796    clk
    SLICE_X0Y94          FDCE                                         r  contador_reg[3]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.254ns (31.486%)  route 0.552ns (68.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         0.552     0.805    BTNU_IBUF
    SLICE_X0Y95          FDCE                                         f  contador_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.877    -0.796    clk
    SLICE_X0Y95          FDCE                                         r  contador_reg[4]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.254ns (31.486%)  route 0.552ns (68.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         0.552     0.805    BTNU_IBUF
    SLICE_X0Y95          FDCE                                         f  contador_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.877    -0.796    clk
    SLICE_X0Y95          FDCE                                         r  contador_reg[5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.254ns (31.486%)  route 0.552ns (68.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         0.552     0.805    BTNU_IBUF
    SLICE_X0Y95          FDCE                                         f  contador_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.877    -0.796    clk
    SLICE_X0Y95          FDCE                                         r  contador_reg[6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.254ns (31.486%)  route 0.552ns (68.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         0.552     0.805    BTNU_IBUF
    SLICE_X0Y95          FDCE                                         f  contador_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.877    -0.796    clk
    SLICE_X0Y95          FDCE                                         r  contador_reg[7]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.254ns (29.478%)  route 0.607ns (70.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         0.607     0.860    BTNU_IBUF
    SLICE_X0Y96          FDCE                                         f  contador_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.877    -0.796    clk
    SLICE_X0Y96          FDCE                                         r  contador_reg[10]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.254ns (29.478%)  route 0.607ns (70.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=812, routed)         0.607     0.860    BTNU_IBUF
    SLICE_X0Y96          FDCE                                         f  contador_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=916, routed)         0.877    -0.796    clk
    SLICE_X0Y96          FDCE                                         r  contador_reg[11]/C





