 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 100
        -transition_time
        -crosstalk_delta
        -capacitance
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Sat Sep  5 06:10:52 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 71.70% on scenario func1_wst

  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 r    (984.42,693.22)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_/CK (fd3qd1_hd)   0.0000    0.3300    0.0000     1.0650    0.1600     0.8600 r    (979.05,693.57)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8600                                            
  clock uncertainty                                                                                        0.2400     1.1000                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_/CK (fd3qd1_hd)                                            0.0000     1.1000 r                                          
  library removal time                                                                                     0.1571     1.2570                                            
  data required time                                                                                                  1.2570                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.2570                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3386                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 r    (950.10,704.42)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_/CK (fd3qd1_hd)   0.0000    0.3174    0.0000     1.0650    0.1539     0.8539 r    (944.73,704.08)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8539                                            
  clock uncertainty                                                                                        0.2400     1.0939                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_/CK (fd3qd1_hd)                                            0.0000     1.0939 r                                          
  library removal time                                                                                     0.1571     1.2509                                            
  data required time                                                                                                  1.2509                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.2509                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3325                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 r    (924.58,290.02)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)   0.0000    0.2969    0.0000     1.0650    0.1439     0.8439 r    (919.21,290.36)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8439                                            
  clock uncertainty                                                                                        0.2400     1.0839                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)                                            0.0000     1.0839 r                                          
  library removal time                                                                                     0.1571     1.2410                                            
  data required time                                                                                                  1.2410                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.2410                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3225                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_pstate_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_pstate_reg_0_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 r    (913.58,308.42)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_pstate_reg_0_/CK (fd3qd1_hd)   0.0000    0.2916    0.0000     1.0650    0.1413     0.8413 r    (908.21,308.08)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8413                                            
  clock uncertainty                                                                                        0.2400     1.0813                                            
  khu_sensor_top/sensor_core/r_ads_pstate_reg_0_/CK (fd3qd1_hd)                                            0.0000     1.0813 r                                          
  library removal time                                                                                     0.1571     1.2384                                            
  data required time                                                                                                  1.2384                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.2384                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3200                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_pstate_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_pstate_reg_1_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 r    (914.46,315.62)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_pstate_reg_1_/CK (fd3qd1_hd)   0.0000    0.2902    0.0000     1.0650    0.1407     0.8407 r    (909.09,315.27)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8407                                            
  clock uncertainty                                                                                        0.2400     1.0807                                            
  khu_sensor_top/sensor_core/r_ads_pstate_reg_1_/CK (fd3qd1_hd)                                            0.0000     1.0807 r                                          
  library removal time                                                                                     0.1571     1.2377                                            
  data required time                                                                                                  1.2377                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.2377                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3193                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 r    (931.70,290.02)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)   0.0000    0.2841    0.0000     1.0650    0.1377     0.8377 r    (937.07,290.36)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8377                                            
  clock uncertainty                                                                                        0.2400     1.0777                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)                                            0.0000     1.0777 r                                          
  library removal time                                                                                     0.1571     1.2348                                            
  data required time                                                                                                  1.2348                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.2348                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3163                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/uart_rx/i_CLK (uart_rx)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/uart_rx/i_CLK (net)    1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/i_CLK (async_rst_synchronizer_5)   0.9250   0.0000    0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/i_CLK (net)   1.6210             0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.3009   0.0000   0.9250   0.1267   0.8267 r (937.69,660.88) d      1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.8267 r (937.69,660.88) d      1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000   0.9250   0.1975    1.0242 f    (945.46,660.47)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST (net)     1   0.0000       0.9250    0.0000     1.0242 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST (async_rst_synchronizer_5)   0.9250   0.0000    1.0242 f    (netlink)              i              
  khu_sensor_top/uart_controller/uart_rx/w_rst (net)    0.0000                                   0.9250    0.0000     1.0242 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/eco_cell_2_1/A (nid1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     1.0242 f    (962.61,657.62)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_cell_2_1/Y (nid1_hd)           0.0000               0.9250    0.0000     1.0242 f    (963.56,657.56)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_net_2_1 (net)     1   0.0000                        0.9250    0.0000     1.0242 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/eco_cell/A (nid1_hd)     0.0000    0.0000    0.0000     0.9250    0.0000     1.0242 f    (967.01,657.62)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_cell/Y (nid1_hd)               0.0000               0.9250    0.0000     1.0242 f    (967.96,657.56)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_net (net)     1   0.0000                            0.9250    0.0000     1.0242 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/U3/A (ivd1_hd)           0.0000    0.0000    0.0000     0.9250    0.0000     1.0242 f    (971.48,660.83)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/U3/Y (ivd1_hd)                     0.0000               0.9250    0.0000     1.0242 r    (971.91,660.97)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/n1 (net)    25   0.0000                                 0.9250    0.0000     1.0242 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/SN (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   1.0242 r   (1002.54,628.42)       d i            1.05
  data arrival time                                                                                                   1.0242                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/uart_rx/i_CLK (uart_rx)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/uart_rx/i_CLK (net)    1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)   0.0000   0.3339   0.0000   1.0650   0.1618   0.8618 r   (1007.91,628.77)       d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8618                                            
  clock uncertainty                                                                                        0.2400     1.1018                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)                                    0.0000     1.1018 r                                          
  library removal time                                                                                     0.1571     1.2589                                            
  data required time                                                                                                  1.2589                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.2589                                            
  data arrival time                                                                                                  -1.0242                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2347                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/uart_rx/i_CLK (uart_rx)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/uart_rx/i_CLK (net)    1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/i_CLK (async_rst_synchronizer_5)   0.9250   0.0000    0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/i_CLK (net)   1.6210             0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.3009   0.0000   0.9250   0.1267   0.8267 r (937.69,660.88) d      1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.8267 r (937.69,660.88) d      1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000   0.9250   0.1975    1.0242 f    (945.46,660.47)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST (net)     1   0.0000       0.9250    0.0000     1.0242 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST (async_rst_synchronizer_5)   0.9250   0.0000    1.0242 f    (netlink)              i              
  khu_sensor_top/uart_controller/uart_rx/w_rst (net)    0.0000                                   0.9250    0.0000     1.0242 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/eco_cell_2_1/A (nid1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     1.0242 f    (962.61,657.62)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_cell_2_1/Y (nid1_hd)           0.0000               0.9250    0.0000     1.0242 f    (963.56,657.56)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_net_2_1 (net)     1   0.0000                        0.9250    0.0000     1.0242 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/eco_cell/A (nid1_hd)     0.0000    0.0000    0.0000     0.9250    0.0000     1.0242 f    (967.01,657.62)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_cell/Y (nid1_hd)               0.0000               0.9250    0.0000     1.0242 f    (967.96,657.56)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_net (net)     1   0.0000                            0.9250    0.0000     1.0242 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/U3/A (ivd1_hd)           0.0000    0.0000    0.0000     0.9250    0.0000     1.0242 f    (971.48,660.83)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/U3/Y (ivd1_hd)                     0.0000               0.9250    0.0000     1.0242 r    (971.91,660.97)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/n1 (net)    25   0.0000                                 0.9250    0.0000     1.0242 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/SN (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    1.0242 r    (1005.10,668.42)       d i            1.05
  data arrival time                                                                                                   1.0242                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/uart_rx/i_CLK (uart_rx)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/uart_rx/i_CLK (net)    1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)   0.0000   0.3336   0.0000   1.0650   0.1617    0.8617 r    (999.73,668.08)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8617                                            
  clock uncertainty                                                                                        0.2400     1.1017                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)                                      0.0000     1.1017 r                                          
  library removal time                                                                                     0.1571     1.2587                                            
  data required time                                                                                                  1.2587                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.2587                                            
  data arrival time                                                                                                  -1.0242                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2345                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9185 r    (1000.66,761.67)       d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_/CK (fd4qd1_hd)   0.0000   0.3336   0.0000   1.0650   0.1617    0.8617 r    (1007.92,761.59)       d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8617                                            
  clock uncertainty                                                                                        0.2400     1.1017                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_/CK (fd4qd1_hd)                                      0.0000     1.1017 r                                          
  library removal time                                                                                     0.0097     1.1114                                            
  data required time                                                                                                  1.1114                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1114                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1929                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9185 r    (999.78,765.57)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_/CK (fd4qd1_hd)   0.0000   0.3336   0.0000   1.0650    0.1617     0.8617 r    (1007.04,765.65)       d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8617                                            
  clock uncertainty                                                                                        0.2400     1.1017                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_/CK (fd4qd1_hd)                                        0.0000     1.1017 r                                          
  library removal time                                                                                     0.0097     1.1114                                            
  data required time                                                                                                  1.1114                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1114                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1929                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9185 r    (1005.22,776.08)       d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/CK (fd4qd1_hd)   0.0000   0.3335   0.0000   1.0650    0.1616     0.8616 r    (997.96,775.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8616                                            
  clock uncertainty                                                                                        0.2400     1.1016                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/CK (fd4qd1_hd)                                        0.0000     1.1016 r                                          
  library removal time                                                                                     0.0097     1.1113                                            
  data required time                                                                                                  1.1113                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1113                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1928                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9185 r    (980.58,779.97)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_/CK (fd4qd1_hd)   0.0000   0.3335   0.0000   1.0650    0.1616     0.8616 r    (973.32,780.04)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8616                                            
  clock uncertainty                                                                                        0.2400     1.1016                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_/CK (fd4qd1_hd)                                        0.0000     1.1016 r                                          
  library removal time                                                                                     0.0097     1.1113                                            
  data required time                                                                                                  1.1113                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1113                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1928                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9185 r    (1005.22,787.16)       d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/CK (fd4qd1_hd)   0.0000   0.3334   0.0000   1.0650    0.1616     0.8616 r    (997.96,787.24)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8616                                            
  clock uncertainty                                                                                        0.2400     1.1016                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/CK (fd4qd1_hd)                                        0.0000     1.1016 r                                          
  library removal time                                                                                     0.0097     1.1113                                            
  data required time                                                                                                  1.1113                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1113                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1928                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9185 r    (1000.38,783.28)       d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_/CK (fd4qd1_hd)   0.0000   0.3333   0.0000   1.0650    0.1616     0.8616 r    (993.12,783.20)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8616                                            
  clock uncertainty                                                                                        0.2400     1.1016                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_/CK (fd4qd1_hd)                                        0.0000     1.1016 r                                          
  library removal time                                                                                     0.0097     1.1112                                            
  data required time                                                                                                  1.1112                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1112                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1928                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9185 r    (992.90,779.97)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_0_/CK (fd4qd1_hd)   0.0000   0.3333   0.0000   1.0650    0.1615     0.8615 r    (985.64,780.04)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8615                                            
  clock uncertainty                                                                                        0.2400     1.1015                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_0_/CK (fd4qd1_hd)                                        0.0000     1.1015 r                                          
  library removal time                                                                                     0.0097     1.1112                                            
  data required time                                                                                                  1.1112                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1112                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1927                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9185 r    (994.22,761.67)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/CK (fd4qd1_hd)   0.0000   0.3328   0.0000   1.0650   0.1613    0.8613 r    (986.96,761.59)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8613                                            
  clock uncertainty                                                                                        0.2400     1.1013                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/CK (fd4qd1_hd)                                      0.0000     1.1013 r                                          
  library removal time                                                                                     0.0097     1.1110                                            
  data required time                                                                                                  1.1110                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1110                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1925                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9185 r    (986.73,772.77)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/CK (fd4qd1_hd)   0.0000   0.3324   0.0000   1.0650    0.1611     0.8611 r    (979.48,772.84)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8611                                            
  clock uncertainty                                                                                        0.2400     1.1011                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/CK (fd4qd1_hd)                                        0.0000     1.1011 r                                          
  library removal time                                                                                     0.0097     1.1108                                            
  data required time                                                                                                  1.1108                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1108                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1923                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (983.66,761.67)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_/CK (fd4qd1_hd)   0.0000   0.3324   0.0000   1.0650   0.1611     0.8611 r    (976.40,761.59)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8611                                            
  clock uncertainty                                                                                        0.2400     1.1011                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_/CK (fd4qd1_hd)                                       0.0000     1.1011 r                                          
  library removal time                                                                                     0.0097     1.1108                                            
  data required time                                                                                                  1.1108                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1108                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1923                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (956.82,768.88)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_1_/CK (fd4qd1_hd)   0.0000   0.3323   0.0000   1.0650   0.1610     0.8610 r    (949.56,768.79)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8610                                            
  clock uncertainty                                                                                        0.2400     1.1010                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_1_/CK (fd4qd1_hd)                                       0.0000     1.1010 r                                          
  library removal time                                                                                     0.0097     1.1107                                            
  data required time                                                                                                  1.1107                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1107                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1923                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (961.22,783.28)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_6_/CK (fd4qd1_hd)   0.0000   0.3322   0.0000   1.0650   0.1610     0.8610 r    (953.96,783.20)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8610                                            
  clock uncertainty                                                                                        0.2400     1.1010                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_6_/CK (fd4qd1_hd)                                       0.0000     1.1010 r                                          
  library removal time                                                                                     0.0097     1.1107                                            
  data required time                                                                                                  1.1107                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1107                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1922                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (981.46,768.88)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_3_/CK (fd4qd1_hd)   0.0000   0.3322   0.0000   1.0650   0.1610     0.8610 r    (974.20,768.79)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8610                                            
  clock uncertainty                                                                                        0.2400     1.1010                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_3_/CK (fd4qd1_hd)                                       0.0000     1.1010 r                                          
  library removal time                                                                                     0.0097     1.1107                                            
  data required time                                                                                                  1.1107                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1107                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1922                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (966.93,776.08)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_4_/CK (fd4qd1_hd)   0.0000   0.3322   0.0000   1.0650   0.1610     0.8610 r    (959.68,775.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8610                                            
  clock uncertainty                                                                                        0.2400     1.1010                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_4_/CK (fd4qd1_hd)                                       0.0000     1.1010 r                                          
  library removal time                                                                                     0.0097     1.1107                                            
  data required time                                                                                                  1.1107                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1107                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1922                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (973.97,772.77)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_/CK (fd4qd1_hd)   0.0000   0.3321   0.0000   1.0650   0.1610     0.8610 r    (966.72,772.84)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8610                                            
  clock uncertainty                                                                                        0.2400     1.1010                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_/CK (fd4qd1_hd)                                       0.0000     1.1010 r                                          
  library removal time                                                                                     0.0097     1.1106                                            
  data required time                                                                                                  1.1106                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1106                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1922                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (967.82,768.88)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_/CK (fd4qd1_hd)   0.0000   0.3320   0.0000   1.0650   0.1609     0.8609 r    (960.56,768.79)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8609                                            
  clock uncertainty                                                                                        0.2400     1.1009                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_/CK (fd4qd1_hd)                                       0.0000     1.1009 r                                          
  library removal time                                                                                     0.0097     1.1106                                            
  data required time                                                                                                  1.1106                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1106                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1921                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_3_/RN (fd4qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 r    (977.93,664.77)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_3_/CK (fd4qd1_hd)   0.0000    0.3318    0.0000     1.0650    0.1608     0.8608 r    (970.68,664.84)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8608                                            
  clock uncertainty                                                                                        0.2400     1.1008                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_3_/CK (fd4qd1_hd)                                            0.0000     1.1008 r                                          
  library removal time                                                                                     0.0097     1.1105                                            
  data required time                                                                                                  1.1105                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1105                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1920                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_/RN (fd4qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 r    (980.58,668.08)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_/CK (fd4qd1_hd)   0.0000    0.3317    0.0000     1.0650    0.1608     0.8608 r    (973.32,667.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8608                                            
  clock uncertainty                                                                                        0.2400     1.1008                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_/CK (fd4qd1_hd)                                            0.0000     1.1008 r                                          
  library removal time                                                                                     0.0097     1.1105                                            
  data required time                                                                                                  1.1105                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1105                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1920                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/RN (fd4qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 r    (983.22,675.28)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/CK (fd4qd1_hd)   0.0000    0.3317    0.0000     1.0650    0.1608     0.8608 r    (975.96,675.20)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8608                                            
  clock uncertainty                                                                                        0.2400     1.1008                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/CK (fd4qd1_hd)                                            0.0000     1.1008 r                                          
  library removal time                                                                                     0.0097     1.1104                                            
  data required time                                                                                                  1.1104                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1104                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1920                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9185 r    (993.34,754.47)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/CK (fd4qd1_hd)   0.0000   0.3307   0.0000   1.0650   0.1603    0.8603 r    (986.08,754.40)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8603                                            
  clock uncertainty                                                                                        0.2400     1.1003                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/CK (fd4qd1_hd)                                      0.0000     1.1003 r                                          
  library removal time                                                                                     0.0097     1.1099                                            
  data required time                                                                                                  1.1099                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1099                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1915                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9185 r    (982.78,754.47)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/CK (fd4qd1_hd)   0.0000   0.3306   0.0000   1.0650   0.1603    0.8603 r    (975.52,754.40)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8603                                            
  clock uncertainty                                                                                        0.2400     1.1003                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/CK (fd4qd1_hd)                                      0.0000     1.1003 r                                          
  library removal time                                                                                     0.0097     1.1099                                            
  data required time                                                                                                  1.1099                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1099                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1915                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_set_counter_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (981.46,747.28)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_3_/CK (fd4qd1_hd)   0.0000   0.3306   0.0000   1.0650   0.1602     0.8602 r    (974.20,747.20)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8602                                            
  clock uncertainty                                                                                        0.2400     1.1002                                            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_3_/CK (fd4qd1_hd)                                       0.0000     1.1002 r                                          
  library removal time                                                                                     0.0097     1.1099                                            
  data required time                                                                                                  1.1099                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1099                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1914                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (969.58,758.36)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_/CK (fd4qd1_hd)   0.0000   0.3300   0.0000   1.0650   0.1600     0.8600 r    (962.32,758.45)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8600                                            
  clock uncertainty                                                                                        0.2400     1.1000                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_/CK (fd4qd1_hd)                                       0.0000     1.1000 r                                          
  library removal time                                                                                     0.0097     1.1096                                            
  data required time                                                                                                  1.1096                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1096                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1912                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_set_counter_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (971.34,751.16)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_0_/CK (fd4qd1_hd)   0.0000   0.3300   0.0000   1.0650   0.1600     0.8600 r    (964.08,751.24)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8600                                            
  clock uncertainty                                                                                        0.2400     1.1000                                            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_0_/CK (fd4qd1_hd)                                       0.0000     1.1000 r                                          
  library removal time                                                                                     0.0097     1.1096                                            
  data required time                                                                                                  1.1096                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1096                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1912                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_set_counter_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (967.82,747.28)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_1_/CK (fd4qd1_hd)   0.0000   0.3299   0.0000   1.0650   0.1599     0.8599 r    (960.56,747.20)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8599                                            
  clock uncertainty                                                                                        0.2400     1.0999                                            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_1_/CK (fd4qd1_hd)                                       0.0000     1.0999 r                                          
  library removal time                                                                                     0.0097     1.1096                                            
  data required time                                                                                                  1.1096                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1096                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1911                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_5_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (962.53,732.88)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_5_/CK (fd4qd1_hd)   0.0000   0.3289   0.0000   1.0650   0.1594     0.8594 r    (955.28,732.79)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8594                                            
  clock uncertainty                                                                                        0.2400     1.0994                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_5_/CK (fd4qd1_hd)                                       0.0000     1.0994 r                                          
  library removal time                                                                                     0.0097     1.1091                                            
  data required time                                                                                                  1.1091                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1091                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1906                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_set_counter_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (965.17,740.08)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_2_/CK (fd4qd1_hd)   0.0000   0.3289   0.0000   1.0650   0.1594     0.8594 r    (957.92,739.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8594                                            
  clock uncertainty                                                                                        0.2400     1.0994                                            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_2_/CK (fd4qd1_hd)                                       0.0000     1.0994 r                                          
  library removal time                                                                                     0.0097     1.1091                                            
  data required time                                                                                                  1.1091                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1091                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1906                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_READ_ENABLE_reg
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_READ_ENABLE_reg/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (984.97,700.77)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_READ_ENABLE_reg/CK (fd4qd1_hd)   0.0000   0.3289   0.0000   1.0650   0.1594     0.8594 r    (977.72,700.84)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8594                                            
  clock uncertainty                                                                                        0.2400     1.0994                                            
  khu_sensor_top/sensor_core/o_MPR121_READ_ENABLE_reg/CK (fd4qd1_hd)                                       0.0000     1.0994 r                                          
  library removal time                                                                                     0.0097     1.1091                                            
  data required time                                                                                                  1.1091                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1091                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1906                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_WRITE_ENABLE_reg
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_WRITE_ENABLE_reg/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9185 r    (983.22,704.08)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_WRITE_ENABLE_reg/CK (fd4qd1_hd)   0.0000   0.3286   0.0000   1.0650   0.1593    0.8593 r    (975.96,703.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8593                                            
  clock uncertainty                                                                                        0.2400     1.0993                                            
  khu_sensor_top/sensor_core/o_MPR121_WRITE_ENABLE_reg/CK (fd4qd1_hd)                                      0.0000     1.0993 r                                          
  library removal time                                                                                     0.0097     1.1089                                            
  data required time                                                                                                  1.1089                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1089                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1905                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9185 r    (1005.22,751.16)       d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_/CK (fd4qd1_hd)   0.0000   0.3284   0.0000   1.0650   0.1592    0.8592 r    (997.96,751.24)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8592                                            
  clock uncertainty                                                                                        0.2400     1.0992                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_/CK (fd4qd1_hd)                                      0.0000     1.0992 r                                          
  library removal time                                                                                     0.0097     1.1088                                            
  data required time                                                                                                  1.1088                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1088                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1904                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9185 r    (988.78,743.97)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_0_/CK (fd4qd1_hd)   0.0000   0.3284   0.0000   1.0650   0.1592    0.8592 r    (996.04,744.04)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8592                                            
  clock uncertainty                                                                                        0.2400     1.0992                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_0_/CK (fd4qd1_hd)                                      0.0000     1.0992 r                                          
  library removal time                                                                                     0.0097     1.1088                                            
  data required time                                                                                                  1.1088                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1088                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1904                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9185 r    (1005.22,747.28)       d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/CK (fd4qd1_hd)   0.0000   0.3284   0.0000   1.0650   0.1592    0.8592 r    (997.96,747.20)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8592                                            
  clock uncertainty                                                                                        0.2400     1.0992                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/CK (fd4qd1_hd)                                      0.0000     1.0992 r                                          
  library removal time                                                                                     0.0097     1.1088                                            
  data required time                                                                                                  1.1088                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1088                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1904                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (978.82,711.28)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_7_/CK (fd4qd1_hd)   0.0000   0.3280   0.0000   1.0650   0.1590     0.8590 r    (971.56,711.20)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8590                                            
  clock uncertainty                                                                                        0.2400     1.0990                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_7_/CK (fd4qd1_hd)                                       0.0000     1.0990 r                                          
  library removal time                                                                                     0.0097     1.1087                                            
  data required time                                                                                                  1.1087                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1087                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1902                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (978.22,715.16)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_2_/CK (fd4qd1_hd)   0.0000   0.3280   0.0000   1.0650   0.1590     0.8590 r    (985.48,715.24)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8590                                            
  clock uncertainty                                                                                        0.2400     1.0990                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_2_/CK (fd4qd1_hd)                                       0.0000     1.0990 r                                          
  library removal time                                                                                     0.0097     1.1086                                            
  data required time                                                                                                  1.1086                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1086                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1902                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (974.71,722.36)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_3_/CK (fd4qd1_hd)   0.0000   0.3280   0.0000   1.0650   0.1590     0.8590 r    (981.96,722.45)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8590                                            
  clock uncertainty                                                                                        0.2400     1.0990                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_3_/CK (fd4qd1_hd)                                       0.0000     1.0990 r                                          
  library removal time                                                                                     0.0097     1.1086                                            
  data required time                                                                                                  1.1086                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1086                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1902                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_1_/RN (fd4qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 r    (949.62,707.97)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_1_/CK (fd4qd1_hd)   0.0000    0.3246    0.0000     1.0650    0.1573     0.8573 r    (956.88,708.04)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8573                                            
  clock uncertainty                                                                                        0.2400     1.0973                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_1_/CK (fd4qd1_hd)                                            0.0000     1.0973 r                                          
  library removal time                                                                                     0.0097     1.1070                                            
  data required time                                                                                                  1.1070                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1070                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1885                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (957.70,729.57)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_1_/CK (fd4qd1_hd)   0.0000   0.3223   0.0000   1.0650   0.1562     0.8562 r    (950.44,729.65)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8562                                            
  clock uncertainty                                                                                        0.2400     1.0962                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_1_/CK (fd4qd1_hd)                                       0.0000     1.0962 r                                          
  library removal time                                                                                     0.0097     1.1059                                            
  data required time                                                                                                  1.1059                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1059                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1874                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (954.17,722.36)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_6_/CK (fd4qd1_hd)   0.0000   0.3209   0.0000   1.0650   0.1555     0.8555 r    (946.92,722.45)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8555                                            
  clock uncertainty                                                                                        0.2400     1.0955                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_6_/CK (fd4qd1_hd)                                       0.0000     1.0955 r                                          
  library removal time                                                                                     0.0097     1.1052                                            
  data required time                                                                                                  1.1052                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1052                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1867                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (951.97,718.47)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_4_/CK (fd4qd1_hd)   0.0000   0.3200   0.0000   1.0650   0.1551     0.8551 r    (944.72,718.40)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8551                                            
  clock uncertainty                                                                                        0.2400     1.0951                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_4_/CK (fd4qd1_hd)                                       0.0000     1.0951 r                                          
  library removal time                                                                                     0.0097     1.1048                                            
  data required time                                                                                                  1.1048                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1048                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1863                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (958.58,715.16)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_0_/CK (fd4qd1_hd)   0.0000   0.3193   0.0000   1.0650   0.1548     0.8548 r    (951.32,715.24)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8548                                            
  clock uncertainty                                                                                        0.2400     1.0948                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_0_/CK (fd4qd1_hd)                                       0.0000     1.0948 r                                          
  library removal time                                                                                     0.0097     1.1044                                            
  data required time                                                                                                  1.1044                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1044                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1860                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_/RN (fd2d1_hd)    0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 r    (948.70,696.82)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_/CK (fd2d1_hd)    0.0000    0.3131    0.0000     1.0650    0.1518     0.8518 r    (940.78,696.76)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8518                                            
  clock uncertainty                                                                                        0.2400     1.0918                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_/CK (fd2d1_hd)                                             0.0000     1.0918 r                                          
  library removal time                                                                                     0.0095     1.1013                                            
  data required time                                                                                                  1.1013                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1013                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1828                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_5_/RN (fd4qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 r    (947.58,689.67)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_5_/CK (fd4qd1_hd)   0.0000    0.3113    0.0000     1.0650    0.1509     0.8509 r    (940.32,689.59)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8509                                            
  clock uncertainty                                                                                        0.2400     1.0909                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_5_/CK (fd4qd1_hd)                                            0.0000     1.0909 r                                          
  library removal time                                                                                     0.0097     1.1006                                            
  data required time                                                                                                  1.1006                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1006                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1821                                            


  Startpoint: khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_38_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (async_rst_synchronizer)           0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (net)   1.6210                     0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0380   0.0000   0.9250   0.0160   0.7160 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7160 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000         0.9250    0.1975     0.9135 f    (870.66,451.67)        d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (net)     1   0.0000               0.9250    0.0000     0.9135 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (async_rst_synchronizer)           0.9250    0.0000     0.9135 f    (netlink)              i              
  khu_sensor_top/uart_controller/w_rst (net)            0.0000                                   0.9250    0.0000     0.9135 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/U171/A (ivd2_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9135 f    (874.18,448.81)        d i            1.05
  khu_sensor_top/uart_controller/U171/Y (ivd2_hd)                           0.0000               0.9250    0.0000     0.9135 r    (874.67,448.67)        d i            1.05
  khu_sensor_top/uart_controller/N32 (net)     89       0.0000                                   0.9250    0.0000     0.9135 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_38_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9135 r (869.70,333.57)     d i            1.05
  data arrival time                                                                                                   0.9135                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_38_/CK (fd4qd1_hd)   0.0000   0.3006   0.0000   1.0650   0.1457   0.8457 r (862.44,333.64)     d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8457                                            
  clock uncertainty                                                                                        0.2400     1.0857                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_38_/CK (fd4qd1_hd)                               0.0000     1.0857 r                                          
  library removal time                                                                                     0.0097     1.0953                                            
  data required time                                                                                                  1.0953                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0953                                            
  data arrival time                                                                                                  -0.9135                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1818                                            


  Startpoint: khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_39_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (async_rst_synchronizer)           0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (net)   1.6210                     0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0380   0.0000   0.9250   0.0160   0.7160 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7160 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000         0.9250    0.1975     0.9135 f    (870.66,451.67)        d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (net)     1   0.0000               0.9250    0.0000     0.9135 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (async_rst_synchronizer)           0.9250    0.0000     0.9135 f    (netlink)              i              
  khu_sensor_top/uart_controller/w_rst (net)            0.0000                                   0.9250    0.0000     0.9135 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/U171/A (ivd2_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9135 f    (874.18,448.81)        d i            1.05
  khu_sensor_top/uart_controller/U171/Y (ivd2_hd)                           0.0000               0.9250    0.0000     0.9135 r    (874.67,448.67)        d i            1.05
  khu_sensor_top/uart_controller/N32 (net)     89       0.0000                                   0.9250    0.0000     0.9135 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_39_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9135 r (885.53,336.88)     d i            1.05
  data arrival time                                                                                                   0.9135                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_39_/CK (fd4qd1_hd)   0.0000   0.3005   0.0000   1.0650   0.1457   0.8457 r (878.28,336.80)     d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8457                                            
  clock uncertainty                                                                                        0.2400     1.0857                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_39_/CK (fd4qd1_hd)                               0.0000     1.0857 r                                          
  library removal time                                                                                     0.0097     1.0953                                            
  data required time                                                                                                  1.0953                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0953                                            
  data arrival time                                                                                                  -0.9135                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1818                                            


  Startpoint: khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (async_rst_synchronizer)           0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (net)   1.6210                     0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0380   0.0000   0.9250   0.0160   0.7160 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7160 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000         0.9250    0.1975     0.9135 f    (870.66,451.67)        d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (net)     1   0.0000               0.9250    0.0000     0.9135 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (async_rst_synchronizer)           0.9250    0.0000     0.9135 f    (netlink)              i              
  khu_sensor_top/uart_controller/w_rst (net)            0.0000                                   0.9250    0.0000     0.9135 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/U171/A (ivd2_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9135 f    (874.18,448.81)        d i            1.05
  khu_sensor_top/uart_controller/U171/Y (ivd2_hd)                           0.0000               0.9250    0.0000     0.9135 r    (874.67,448.67)        d i            1.05
  khu_sensor_top/uart_controller/N32 (net)     89       0.0000                                   0.9250    0.0000     0.9135 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9135 r (880.26,333.57)     d i            1.05
  data arrival time                                                                                                   0.9135                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_/CK (fd4qd1_hd)   0.0000   0.3005   0.0000   1.0650   0.1456   0.8456 r (873.00,333.64)     d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8456                                            
  clock uncertainty                                                                                        0.2400     1.0856                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_/CK (fd4qd1_hd)                               0.0000     1.0856 r                                          
  library removal time                                                                                     0.0097     1.0953                                            
  data required time                                                                                                  1.0953                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0953                                            
  data arrival time                                                                                                  -0.9135                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1818                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (944.93,686.36)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_0_/CK (fd4qd1_hd)   0.0000   0.3090   0.0000   1.0650   0.1498     0.8498 r    (937.68,686.45)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8498                                            
  clock uncertainty                                                                                        0.2400     1.0898                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_0_/CK (fd4qd1_hd)                                       0.0000     1.0898 r                                          
  library removal time                                                                                     0.0097     1.0994                                            
  data required time                                                                                                  1.0994                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0994                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1810                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9185 r    (938.34,671.97)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/CK (fd4qd1_hd)   0.0000   0.3076   0.0000   1.0650   0.1491     0.8491 r    (931.08,672.04)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8491                                            
  clock uncertainty                                                                                        0.2400     1.0891                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/CK (fd4qd1_hd)                                       0.0000     1.0891 r                                          
  library removal time                                                                                     0.0097     1.0988                                            
  data required time                                                                                                  1.0988                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0988                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1803                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/RN (fd2d1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9185 r    (944.30,679.22)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/CK (fd2d1_hd)   0.0000   0.3071   0.0000   1.0650    0.1488     0.8488 r    (936.38,679.28)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8488                                            
  clock uncertainty                                                                                        0.2400     1.0888                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/CK (fd2d1_hd)                                        0.0000     1.0888 r                                          
  library removal time                                                                                     0.0095     1.0984                                            
  data required time                                                                                                  1.0984                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0984                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1799                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9185 r    (838.90,261.57)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_/CK (fd4qd1_hd)   0.0000   0.3041   0.0000   1.0650   0.1474    0.8474 r    (831.64,261.64)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8474                                            
  clock uncertainty                                                                                        0.2400     1.0874                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_/CK (fd4qd1_hd)                                      0.0000     1.0874 r                                          
  library removal time                                                                                     0.0097     1.0970                                            
  data required time                                                                                                  1.0970                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0970                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1786                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9185 r    (839.34,264.88)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_2_/CK (fd4qd1_hd)   0.0000   0.3040   0.0000   1.0650   0.1474    0.8474 r    (832.08,264.80)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8474                                            
  clock uncertainty                                                                                        0.2400     1.0874                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_2_/CK (fd4qd1_hd)                                      0.0000     1.0874 r                                          
  library removal time                                                                                     0.0097     1.0970                                            
  data required time                                                                                                  1.0970                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0970                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1786                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9185 r    (845.93,272.08)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_3_/CK (fd4qd1_hd)   0.0000   0.3040   0.0000   1.0650   0.1474    0.8474 r    (838.68,271.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8474                                            
  clock uncertainty                                                                                        0.2400     1.0874                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_3_/CK (fd4qd1_hd)                                      0.0000     1.0874 r                                          
  library removal time                                                                                     0.0097     1.0970                                            
  data required time                                                                                                  1.0970                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0970                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1786                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9185 r    (848.14,250.48)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_4_/CK (fd4qd1_hd)   0.0000   0.3040   0.0000   1.0650   0.1473    0.8473 r    (840.88,250.40)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8473                                            
  clock uncertainty                                                                                        0.2400     1.0873                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_4_/CK (fd4qd1_hd)                                      0.0000     1.0873 r                                          
  library removal time                                                                                     0.0097     1.0970                                            
  data required time                                                                                                  1.0970                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0970                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1785                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_9_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_9_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9185 r    (856.05,254.37)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_9_/CK (fd4qd1_hd)   0.0000   0.3039   0.0000   1.0650   0.1473    0.8473 r    (848.80,254.45)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8473                                            
  clock uncertainty                                                                                        0.2400     1.0873                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_9_/CK (fd4qd1_hd)                                      0.0000     1.0873 r                                          
  library removal time                                                                                     0.0097     1.0970                                            
  data required time                                                                                                  1.0970                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0970                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1785                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_13_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_13_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9185 r    (850.78,261.57)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_13_/CK (fd4qd1_hd)   0.0000   0.3039   0.0000   1.0650   0.1473   0.8473 r    (843.52,261.64)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8473                                            
  clock uncertainty                                                                                        0.2400     1.0873                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_13_/CK (fd4qd1_hd)                                     0.0000     1.0873 r                                          
  library removal time                                                                                     0.0097     1.0970                                            
  data required time                                                                                                  1.0970                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0970                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1785                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_8_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_8_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9185 r    (872.78,261.57)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_8_/CK (fd4qd1_hd)   0.0000   0.3038   0.0000   1.0650   0.1473    0.8473 r    (865.52,261.64)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8473                                            
  clock uncertainty                                                                                        0.2400     1.0873                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_8_/CK (fd4qd1_hd)                                      0.0000     1.0873 r                                          
  library removal time                                                                                     0.0097     1.0969                                            
  data required time                                                                                                  1.0969                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0969                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1785                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_15_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_15_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9185 r    (861.78,261.57)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_15_/CK (fd4qd1_hd)   0.0000   0.3038   0.0000   1.0650   0.1473   0.8473 r    (854.52,261.64)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8473                                            
  clock uncertainty                                                                                        0.2400     1.0873                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_15_/CK (fd4qd1_hd)                                     0.0000     1.0873 r                                          
  library removal time                                                                                     0.0097     1.0969                                            
  data required time                                                                                                  1.0969                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0969                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1785                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9185 r    (843.29,293.67)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_7_/CK (fd4qd1_hd)   0.0000   0.3037   0.0000   1.0650   0.1472    0.8472 r    (836.04,293.60)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8472                                            
  clock uncertainty                                                                                        0.2400     1.0872                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_7_/CK (fd4qd1_hd)                                      0.0000     1.0872 r                                          
  library removal time                                                                                     0.0097     1.0969                                            
  data required time                                                                                                  1.0969                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0969                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1784                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_23_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_23_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9185 r    (849.46,297.57)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_23_/CK (fd4qd1_hd)   0.0000   0.3037   0.0000   1.0650   0.1472   0.8472 r    (842.20,297.64)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8472                                            
  clock uncertainty                                                                                        0.2400     1.0872                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_23_/CK (fd4qd1_hd)                                     0.0000     1.0872 r                                          
  library removal time                                                                                     0.0097     1.0969                                            
  data required time                                                                                                  1.0969                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0969                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1784                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_19_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_19_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9185 r    (854.29,293.67)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_19_/CK (fd4qd1_hd)   0.0000   0.3036   0.0000   1.0650   0.1472   0.8472 r    (847.04,293.60)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8472                                            
  clock uncertainty                                                                                        0.2400     1.0872                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_19_/CK (fd4qd1_hd)                                     0.0000     1.0872 r                                          
  library removal time                                                                                     0.0097     1.0968                                            
  data required time                                                                                                  1.0968                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0968                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1784                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_5_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9185 r    (842.41,286.48)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_5_/CK (fd4qd1_hd)   0.0000   0.3036   0.0000   1.0650   0.1471    0.8471 r    (835.16,286.39)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8471                                            
  clock uncertainty                                                                                        0.2400     1.0871                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_5_/CK (fd4qd1_hd)                                      0.0000     1.0871 r                                          
  library removal time                                                                                     0.0097     1.0968                                            
  data required time                                                                                                  1.0968                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0968                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1783                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_10_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_10_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9185 r    (855.17,286.48)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_10_/CK (fd4qd1_hd)   0.0000   0.3036   0.0000   1.0650   0.1471   0.8471 r    (847.92,286.39)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8471                                            
  clock uncertainty                                                                                        0.2400     1.0871                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_10_/CK (fd4qd1_hd)                                     0.0000     1.0871 r                                          
  library removal time                                                                                     0.0097     1.0968                                            
  data required time                                                                                                  1.0968                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0968                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1783                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9185 r    (858.70,268.77)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_1_/CK (fd4qd1_hd)   0.0000   0.3035   0.0000   1.0650   0.1471    0.8471 r    (851.44,268.85)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8471                                            
  clock uncertainty                                                                                        0.2400     1.0871                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_1_/CK (fd4qd1_hd)                                      0.0000     1.0871 r                                          
  library removal time                                                                                     0.0097     1.0968                                            
  data required time                                                                                                  1.0968                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0968                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1783                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9185 r    (840.51,279.27)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_0_/CK (fd4qd1_hd)   0.0000   0.3034   0.0000   1.0650   0.1471    0.8471 r    (847.76,279.20)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8471                                            
  clock uncertainty                                                                                        0.2400     1.0871                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_0_/CK (fd4qd1_hd)                                      0.0000     1.0871 r                                          
  library removal time                                                                                     0.0097     1.0967                                            
  data required time                                                                                                  1.0967                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0967                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1783                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_11_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_11_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9185 r    (857.38,283.17)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_11_/CK (fd4qd1_hd)   0.0000   0.3033   0.0000   1.0650   0.1470   0.8470 r    (850.12,283.24)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8470                                            
  clock uncertainty                                                                                        0.2400     1.0870                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_11_/CK (fd4qd1_hd)                                     0.0000     1.0870 r                                          
  library removal time                                                                                     0.0097     1.0967                                            
  data required time                                                                                                  1.0967                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0967                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1782                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_12_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_12_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9185 r    (858.70,275.96)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_12_/CK (fd4qd1_hd)   0.0000   0.3033   0.0000   1.0650   0.1470   0.8470 r    (851.44,276.05)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8470                                            
  clock uncertainty                                                                                        0.2400     1.0870                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_12_/CK (fd4qd1_hd)                                     0.0000     1.0870 r                                          
  library removal time                                                                                     0.0097     1.0967                                            
  data required time                                                                                                  1.0967                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0967                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1782                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_status_reg
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_status_reg/RN (fd4qd1_hd)      0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 r    (946.26,668.08)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_status_reg/CK (fd4qd1_hd)      0.0000    0.3027    0.0000     1.0650    0.1467     0.8467 r    (939.00,667.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8467                                            
  clock uncertainty                                                                                        0.2400     1.0867                                            
  khu_sensor_top/sensor_core/r_mpr_status_reg/CK (fd4qd1_hd)                                               0.0000     1.0867 r                                          
  library removal time                                                                                     0.0097     1.0964                                            
  data required time                                                                                                  1.0964                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0964                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1779                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_data_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     0.9185 r    (864.85,293.67)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_2_/CK (fd4qd1_hd)   0.0000   0.3027   0.0000     1.0650    0.1467     0.8467 r    (857.60,293.60)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8467                                            
  clock uncertainty                                                                                        0.2400     1.0867                                            
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_2_/CK (fd4qd1_hd)                                          0.0000     1.0867 r                                          
  library removal time                                                                                     0.0097     1.0964                                            
  data required time                                                                                                  1.0964                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0964                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1779                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_22_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_22_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9185 r    (867.49,286.48)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_22_/CK (fd4qd1_hd)   0.0000   0.3027   0.0000   1.0650   0.1467   0.8467 r    (860.24,286.39)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8467                                            
  clock uncertainty                                                                                        0.2400     1.0867                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_22_/CK (fd4qd1_hd)                                     0.0000     1.0867 r                                          
  library removal time                                                                                     0.0097     1.0964                                            
  data required time                                                                                                  1.0964                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0964                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1779                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_17_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_17_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9185 r    (869.70,279.27)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_17_/CK (fd4qd1_hd)   0.0000   0.3024   0.0000   1.0650   0.1466   0.8466 r    (862.44,279.20)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8466                                            
  clock uncertainty                                                                                        0.2400     1.0866                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_17_/CK (fd4qd1_hd)                                     0.0000     1.0866 r                                          
  library removal time                                                                                     0.0097     1.0963                                            
  data required time                                                                                                  1.0963                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0963                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1778                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_18_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_18_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9185 r    (871.90,272.08)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_18_/CK (fd4qd1_hd)   0.0000   0.3023   0.0000   1.0650   0.1465   0.8465 r    (864.64,271.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8465                                            
  clock uncertainty                                                                                        0.2400     1.0865                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_18_/CK (fd4qd1_hd)                                     0.0000     1.0865 r                                          
  library removal time                                                                                     0.0097     1.0962                                            
  data required time                                                                                                  1.0962                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0962                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1777                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_20_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_20_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9185 r    (881.14,283.17)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_20_/CK (fd4qd1_hd)   0.0000   0.3017   0.0000   1.0650   0.1462   0.8462 r    (873.88,283.24)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8462                                            
  clock uncertainty                                                                                        0.2400     1.0862                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_20_/CK (fd4qd1_hd)                                     0.0000     1.0862 r                                          
  library removal time                                                                                     0.0097     1.0959                                            
  data required time                                                                                                  1.0959                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0959                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1774                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_21_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_21_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9185 r    (876.73,290.36)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_21_/CK (fd4qd1_hd)   0.0000   0.3012   0.0000   1.0650   0.1460   0.8460 r    (869.48,290.45)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8460                                            
  clock uncertainty                                                                                        0.2400     1.0860                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_21_/CK (fd4qd1_hd)                                     0.0000     1.0860 r                                          
  library removal time                                                                                     0.0097     1.0956                                            
  data required time                                                                                                  1.0956                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0956                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1772                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_24_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_24_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     0.9185 r    (845.49,344.08)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_24_/CK (fd4qd1_hd)   0.0000   0.3010   0.0000    1.0650    0.1459     0.8459 r    (838.24,343.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8459                                            
  clock uncertainty                                                                                        0.2400     1.0859                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_24_/CK (fd4qd1_hd)                                         0.0000     1.0859 r                                          
  library removal time                                                                                     0.0097     1.0956                                            
  data required time                                                                                                  1.0956                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0956                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1771                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_26_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_26_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     0.9185 r    (844.17,333.57)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_26_/CK (fd4qd1_hd)   0.0000   0.3010   0.0000    1.0650    0.1459     0.8459 r    (836.92,333.64)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8459                                            
  clock uncertainty                                                                                        0.2400     1.0859                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_26_/CK (fd4qd1_hd)                                         0.0000     1.0859 r                                          
  library removal time                                                                                     0.0097     1.0956                                            
  data required time                                                                                                  1.0956                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0956                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1771                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_30_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_30_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     0.9185 r    (847.70,329.67)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_30_/CK (fd4qd1_hd)   0.0000   0.3010   0.0000    1.0650    0.1459     0.8459 r    (840.44,329.60)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8459                                            
  clock uncertainty                                                                                        0.2400     1.0859                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_30_/CK (fd4qd1_hd)                                         0.0000     1.0859 r                                          
  library removal time                                                                                     0.0097     1.0955                                            
  data required time                                                                                                  1.0955                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0955                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1771                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_29_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_29_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     0.9185 r    (848.58,322.48)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_29_/CK (fd4qd1_hd)   0.0000   0.3009   0.0000    1.0650    0.1458     0.8458 r    (841.32,322.39)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8458                                            
  clock uncertainty                                                                                        0.2400     1.0858                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_29_/CK (fd4qd1_hd)                                         0.0000     1.0858 r                                          
  library removal time                                                                                     0.0097     1.0955                                            
  data required time                                                                                                  1.0955                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0955                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1771                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_35_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_35_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     0.9185 r    (860.46,326.36)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_35_/CK (fd4qd1_hd)   0.0000   0.3008   0.0000    1.0650    0.1458     0.8458 r    (853.20,326.45)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8458                                            
  clock uncertainty                                                                                        0.2400     1.0858                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_35_/CK (fd4qd1_hd)                                         0.0000     1.0858 r                                          
  library removal time                                                                                     0.0097     1.0954                                            
  data required time                                                                                                  1.0954                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0954                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1770                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_38_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_38_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     0.9185 r    (859.14,322.48)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_38_/CK (fd4qd1_hd)   0.0000   0.3007   0.0000    1.0650    0.1457     0.8457 r    (851.88,322.39)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8457                                            
  clock uncertainty                                                                                        0.2400     1.0857                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_38_/CK (fd4qd1_hd)                                         0.0000     1.0857 r                                          
  library removal time                                                                                     0.0097     1.0954                                            
  data required time                                                                                                  1.0954                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0954                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1769                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_31_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_31_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     0.9185 r    (858.70,315.27)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_31_/CK (fd4qd1_hd)   0.0000   0.3006   0.0000    1.0650    0.1457     0.8457 r    (851.44,315.20)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8457                                            
  clock uncertainty                                                                                        0.2400     1.0857                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_31_/CK (fd4qd1_hd)                                         0.0000     1.0857 r                                          
  library removal time                                                                                     0.0097     1.0953                                            
  data required time                                                                                                  1.0953                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0953                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1769                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_28_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_28_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     0.9185 r    (854.15,333.57)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_28_/CK (fd4qd1_hd)   0.0000   0.3006   0.0000    1.0650    0.1457     0.8457 r    (861.40,333.64)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8457                                            
  clock uncertainty                                                                                        0.2400     1.0857                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_28_/CK (fd4qd1_hd)                                         0.0000     1.0857 r                                          
  library removal time                                                                                     0.0097     1.0953                                            
  data required time                                                                                                  1.0953                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0953                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1769                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_47_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_47_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     0.9185 r    (896.09,336.88)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_47_/CK (fd4qd1_hd)   0.0000   0.3005   0.0000    1.0650    0.1457     0.8457 r    (888.84,336.80)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8457                                            
  clock uncertainty                                                                                        0.2400     1.0857                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_47_/CK (fd4qd1_hd)                                         0.0000     1.0857 r                                          
  library removal time                                                                                     0.0097     1.0953                                            
  data required time                                                                                                  1.0953                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0953                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1769                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_46_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_46_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     0.9185 r    (899.61,326.36)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_46_/CK (fd4qd1_hd)   0.0000   0.3005   0.0000    1.0650    0.1456     0.8456 r    (892.36,326.45)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8456                                            
  clock uncertainty                                                                                        0.2400     1.0856                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_46_/CK (fd4qd1_hd)                                         0.0000     1.0856 r                                          
  library removal time                                                                                     0.0097     1.0953                                            
  data required time                                                                                                  1.0953                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0953                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1768                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     0.9185 r    (851.22,311.96)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_/CK (fd4qd1_hd)   0.0000   0.3005   0.0000    1.0650    0.1456     0.8456 r    (843.96,312.05)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8456                                            
  clock uncertainty                                                                                        0.2400     1.0856                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_/CK (fd4qd1_hd)                                         0.0000     1.0856 r                                          
  library removal time                                                                                     0.0097     1.0953                                            
  data required time                                                                                                  1.0953                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0953                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1768                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_33_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_33_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     0.9185 r    (883.34,329.67)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_33_/CK (fd4qd1_hd)   0.0000   0.3005   0.0000    1.0650    0.1456     0.8456 r    (876.08,329.60)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8456                                            
  clock uncertainty                                                                                        0.2400     1.0856                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_33_/CK (fd4qd1_hd)                                         0.0000     1.0856 r                                          
  library removal time                                                                                     0.0097     1.0953                                            
  data required time                                                                                                  1.0953                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0953                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1768                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_55_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_55_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     0.9185 r    (893.90,329.67)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_55_/CK (fd4qd1_hd)   0.0000   0.3005   0.0000    1.0650    0.1456     0.8456 r    (886.64,329.60)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8456                                            
  clock uncertainty                                                                                        0.2400     1.0856                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_55_/CK (fd4qd1_hd)                                         0.0000     1.0856 r                                          
  library removal time                                                                                     0.0097     1.0953                                            
  data required time                                                                                                  1.0953                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0953                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1768                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_14_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_14_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9185 r    (843.15,304.77)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_14_/CK (fd4qd1_hd)   0.0000   0.3004   0.0000   1.0650   0.1456   0.8456 r    (850.40,304.85)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8456                                            
  clock uncertainty                                                                                        0.2400     1.0856                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_14_/CK (fd4qd1_hd)                                     0.0000     1.0856 r                                          
  library removal time                                                                                     0.0097     1.0953                                            
  data required time                                                                                                  1.0953                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0953                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1768                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_data_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     0.9185 r    (859.14,304.77)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_3_/CK (fd4qd1_hd)   0.0000   0.3004   0.0000     1.0650    0.1456     0.8456 r    (851.88,304.85)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8456                                            
  clock uncertainty                                                                                        0.2400     1.0856                                            
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_3_/CK (fd4qd1_hd)                                          0.0000     1.0856 r                                          
  library removal time                                                                                     0.0097     1.0953                                            
  data required time                                                                                                  1.0953                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0953                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1768                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_34_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_34_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     0.9185 r    (867.34,326.36)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_34_/CK (fd4qd1_hd)   0.0000   0.3004   0.0000    1.0650    0.1456     0.8456 r    (874.60,326.45)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8456                                            
  clock uncertainty                                                                                        0.2400     1.0856                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_34_/CK (fd4qd1_hd)                                         0.0000     1.0856 r                                          
  library removal time                                                                                     0.0097     1.0953                                            
  data required time                                                                                                  1.0953                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0953                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1768                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_32_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_32_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     0.9185 r    (889.49,322.48)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_32_/CK (fd4qd1_hd)   0.0000   0.3004   0.0000    1.0650    0.1456     0.8456 r    (882.24,322.39)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8456                                            
  clock uncertainty                                                                                        0.2400     1.0856                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_32_/CK (fd4qd1_hd)                                         0.0000     1.0856 r                                          
  library removal time                                                                                     0.0097     1.0952                                            
  data required time                                                                                                  1.0952                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0952                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1768                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_37_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_37_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     0.9185 r    (878.93,322.48)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_37_/CK (fd4qd1_hd)   0.0000   0.3003   0.0000    1.0650    0.1456     0.8456 r    (871.68,322.39)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8456                                            
  clock uncertainty                                                                                        0.2400     1.0856                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_37_/CK (fd4qd1_hd)                                         0.0000     1.0856 r                                          
  library removal time                                                                                     0.0097     1.0952                                            
  data required time                                                                                                  1.0952                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0952                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1768                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_data_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     0.9185 r    (861.78,308.08)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_6_/CK (fd4qd1_hd)   0.0000   0.3003   0.0000     1.0650    0.1455     0.8455 r    (854.52,307.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8455                                            
  clock uncertainty                                                                                        0.2400     1.0855                                            
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_6_/CK (fd4qd1_hd)                                          0.0000     1.0855 r                                          
  library removal time                                                                                     0.0097     1.0952                                            
  data required time                                                                                                  1.0952                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0952                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1768                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_16_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6210                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0498   0.0000   0.9250   0.0209   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7209 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9185 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9185 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9185 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9185 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9185 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9185 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9185 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9185 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_16_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9185 r    (887.73,290.36)        d i            1.05
  data arrival time                                                                                                   0.9185                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6210                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_16_/CK (fd4qd1_hd)   0.0000   0.3002   0.0000   1.0650   0.1455   0.8455 r    (880.48,290.45)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8455                                            
  clock uncertainty                                                                                        0.2400     1.0855                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_16_/CK (fd4qd1_hd)                                     0.0000     1.0855 r                                          
  library removal time                                                                                     0.0097     1.0952                                            
  data required time                                                                                                  1.0952                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0952                                            
  data arrival time                                                                                                  -0.9185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1767                                            


1
