// Seed: 1252176475
module module_0 ();
  int id_1;
  assign id_1 = id_1;
  reg id_2, id_3;
  wire id_4;
  always @(posedge 1 or posedge id_4 or posedge 1)
    if (id_4) begin
      id_3 <= 1'b0 ? 1 : 1;
      id_3 = 1;
    end
  id_5 :
  assert property (@(posedge 1) id_3)
  else;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always
    if (1) id_3 = 1;
    else id_1 = id_1;
  module_0();
endmodule
