// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "06/28/2022 15:38:22"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module EV22G5 (
	clk,
	clk_input,
	inst,
	clk0,
	latchAout,
	MIR_output,
	pc_output);
output 	clk;
input 	clk_input;
output 	[23:0] inst;
input 	clk0;
output 	[15:0] latchAout;
output 	[32:0] MIR_output;
output 	[11:0] pc_output;

// Design Ports Information
// clk	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[23]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[22]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[21]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[20]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[19]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[18]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[17]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[16]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[15]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[14]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[13]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[12]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[11]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[10]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[9]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[8]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[7]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[6]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[5]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[4]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[2]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[1]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[0]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// latchAout[15]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// latchAout[14]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// latchAout[13]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// latchAout[12]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// latchAout[11]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// latchAout[10]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// latchAout[9]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// latchAout[8]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// latchAout[7]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// latchAout[6]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// latchAout[5]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// latchAout[4]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// latchAout[3]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// latchAout[2]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// latchAout[1]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// latchAout[0]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[32]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[31]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[30]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[29]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[28]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[27]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[26]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[25]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[24]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[23]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[22]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[21]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[20]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[19]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[18]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[17]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[16]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[15]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[14]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[13]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[12]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[11]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[10]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[9]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[8]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[7]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[6]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[5]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[4]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[3]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[2]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[1]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MIR_output[0]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_output[11]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_output[10]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_output[9]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_output[8]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_output[7]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_output[6]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_output[5]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_output[4]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_output[3]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_output[2]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_output[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_output[0]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_input	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk0	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("EV22G5_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk_input~input_o ;
wire \pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clk_outclk ;
wire \clk0~input_o ;
wire \clk0~inputclkctrl_outclk ;
wire \pc|Add1~0_combout ;
wire \pc|Add1~1 ;
wire \pc|Add1~2_combout ;
wire \pc|Add1~3 ;
wire \pc|Add1~5 ;
wire \pc|Add1~7 ;
wire \pc|Add1~8_combout ;
wire \pc|Add1~9 ;
wire \pc|Add1~11 ;
wire \pc|Add1~13 ;
wire \pc|Add1~15 ;
wire \pc|Add1~17 ;
wire \pc|Add1~19 ;
wire \pc|Add1~20_combout ;
wire \InstReg|Q[13]~feeder_combout ;
wire \MIRstage|Equal0~0_combout ;
wire \MIRstage|ROM1~6_combout ;
wire \pc|Equal0~0_combout ;
wire \pc|Equal5~0_combout ;
wire \pc|start~feeder_combout ;
wire \pc|start~q ;
wire \pc|pc_aux[11]~0_combout ;
wire \pc|Add0~1 ;
wire \pc|Add0~3 ;
wire \pc|Add0~5 ;
wire \pc|Add0~7 ;
wire \pc|Add0~9 ;
wire \pc|Add0~11 ;
wire \pc|Add0~13 ;
wire \pc|Add0~15 ;
wire \pc|Add0~17 ;
wire \pc|Add0~19 ;
wire \pc|Add0~21 ;
wire \pc|Add0~22_combout ;
wire \pc|Add2~1 ;
wire \pc|Add2~3 ;
wire \pc|Add2~5 ;
wire \pc|Add2~7 ;
wire \pc|Add2~9 ;
wire \pc|Add2~11 ;
wire \pc|Add2~13 ;
wire \pc|Add2~15 ;
wire \pc|Add2~17 ;
wire \pc|Add2~19 ;
wire \pc|Add2~21 ;
wire \pc|Add2~22_combout ;
wire \pc|pc_output[3]~0_combout ;
wire \pc|Add1~21 ;
wire \pc|Add1~22_combout ;
wire \pc|pc_output[3]~1_combout ;
wire \MIRstage|ROM3~1_combout ;
wire \MIRstage|ROM4~1_combout ;
wire \MIRstage|Equal4~0_combout ;
wire \MIRstage|Selector5~0_combout ;
wire \MIRstage|Equal2~0_combout ;
wire \MIRstage|Equal3~0_combout ;
wire \MIRstage|Selector5~1_combout ;
wire \MIRstage|Equal1~0_combout ;
wire \MIRstage|Selector5~2_combout ;
wire \MIRstage|Equal2~1_combout ;
wire \MIRstage|ROM2~1_combout ;
wire \MIRstage|Selector5~3_combout ;
wire \exeStage|Q[31]~feeder_combout ;
wire \MIRstage|ROM4~2_combout ;
wire \MIRstage|ROM3~2_combout ;
wire \MIRstage|Equal4~1_combout ;
wire \MIRstage|MIR[32]~1_combout ;
wire \MIRstage|ROM1~1_combout ;
wire \MIRstage|MIR[32]~0_combout ;
wire \MIRstage|Selector6~2_combout ;
wire \MIRstage|ROM2~2_combout ;
wire \MIRstage|Selector6~3_combout ;
wire \MIRstage|Selector6~4_combout ;
wire \exeStage|Q[30]~feeder_combout ;
wire \MIRstage|ROM4~0_combout ;
wire \MIRstage|ROM2~0_combout ;
wire \MIRstage|ROM1~0_combout ;
wire \MIRstage|Selector4~2_combout ;
wire \MIRstage|ROM3~0_combout ;
wire \MIRstage|Selector4~3_combout ;
wire \MIRstage|Selector4~5_combout ;
wire \exeStage|Q[32]~feeder_combout ;
wire \alu|Mux3~2_combout ;
wire \MIRstage|Equal0~1_combout ;
wire \MIRstage|Selector12~0_combout ;
wire \MIRstage|Selector11~0_combout ;
wire \OperandStage|Q[25]~feeder_combout ;
wire \MIRstage|Selector12~1_combout ;
wire \OperandStage|Q[24]~feeder_combout ;
wire \alu|Mux3~5_combout ;
wire \MIRstage|ROM3~4_combout ;
wire \MIRstage|ROM4~4_combout ;
wire \MIRstage|Selector13~0_combout ;
wire \MIRstage|ROM1~3_combout ;
wire \MIRstage|Selector10~0_combout ;
wire \MIRstage|ROM2~4_combout ;
wire \MIRstage|WideNor0~combout ;
wire \MIRstage|Selector13~1_combout ;
wire \MIRstage|Selector13~2_combout ;
wire \MIRstage|Selector4~4_combout ;
wire \MIRstage|ROM2~5_combout ;
wire \MIRstage|ROM3~5_combout ;
wire \MIRstage|ROM1~4_combout ;
wire \MIRstage|Selector18~0_combout ;
wire \MIRstage|Selector18~1_combout ;
wire \MIRstage|Selector18~2_combout ;
wire \RB|Mux13~2_combout ;
wire \RB|Mux3~0_combout ;
wire \alu|Mux13~5_combout ;
wire \MIRstage|Selector23~1_combout ;
wire \MIRstage|Selector23~2_combout ;
wire \MIRstage|Selector23~3_combout ;
wire \MIRstage|Selector23~0_combout ;
wire \MIRstage|Selector23~4_combout ;
wire \OperandStage|Q[13]~feeder_combout ;
wire \exeStage|Q[13]~feeder_combout ;
wire \RetireStage|Q[13]~feeder_combout ;
wire \MIRstage|Selector24~0_combout ;
wire \MIRstage|Selector24~1_combout ;
wire \OperandStage|Q[12]~feeder_combout ;
wire \exeStage|Q[12]~feeder_combout ;
wire \MIRstage|Selector20~0_combout ;
wire \MIRstage|Selector21~0_combout ;
wire \OperandStage|Q[15]~feeder_combout ;
wire \exeStage|Q[15]~feeder_combout ;
wire \MIRstage|Selector19~0_combout ;
wire \OperandStage|Q[17]~feeder_combout ;
wire \exeStage|Q[17]~feeder_combout ;
wire \RetireStage|Q[17]~feeder_combout ;
wire \MIRstage|Selector22~0_combout ;
wire \OperandStage|Q[14]~feeder_combout ;
wire \exeStage|Q[14]~feeder_combout ;
wire \RB|Decoder0~6_combout ;
wire \RB|Register[11][15]~32_combout ;
wire \RB|Register[3][15]~54_combout ;
wire \RB|Register[3][2]~q ;
wire \RB|Register[1][15]~52_combout ;
wire \RB|Register[1][2]~q ;
wire \RB|Decoder0~8_combout ;
wire \RB|Register[32][15]~60_combout ;
wire \RB|Register[32][2]~q ;
wire \RB|Register[0][15]~53_combout ;
wire \RB|Register[0][2]~q ;
wire \RB|Mux13~0_combout ;
wire \RB|Mux13~1_combout ;
wire \RB|Mux13~3_combout ;
wire \RB|Equal0~0_combout ;
wire \RB|Equal0~0clkctrl_outclk ;
wire \MIRstage|Selector32~0_combout ;
wire \OperandStage|Q[4]~feeder_combout ;
wire \MIRstage|Selector34~0_combout ;
wire \RB|Register[7][2]~feeder_combout ;
wire \RB|Decoder0~5_combout ;
wire \RB|Register[7][15]~51_combout ;
wire \RB|Register[7][2]~q ;
wire \MIRstage|Selector35~0_combout ;
wire \RB|Register[30][15]~33_combout ;
wire \RB|Register[6][15]~81_combout ;
wire \RB|Register[6][2]~q ;
wire \MIRstage|Selector36~0_combout ;
wire \RB|Register[5][2]~feeder_combout ;
wire \RB|Register[5][15]~49_combout ;
wire \RB|Register[5][2]~q ;
wire \RB|Register[4][15]~50_combout ;
wire \RB|Register[4][2]~q ;
wire \RB|Mux29~10_combout ;
wire \RB|Mux29~11_combout ;
wire \RB|Register[14][2]~feeder_combout ;
wire \RB|Decoder0~7_combout ;
wire \RB|Register[14][15]~83_combout ;
wire \RB|Register[14][2]~q ;
wire \RB|Register[15][15]~57_combout ;
wire \RB|Register[15][2]~q ;
wire \RB|Register[13][2]~feeder_combout ;
wire \RB|Register[13][15]~55_combout ;
wire \RB|Register[13][2]~q ;
wire \RB|Register[12][15]~56_combout ;
wire \RB|Register[12][2]~q ;
wire \RB|Mux29~17_combout ;
wire \RB|Mux29~18_combout ;
wire \RB|Register[2][15]~82_combout ;
wire \RB|Register[2][2]~q ;
wire \RB|Mux29~14_combout ;
wire \RB|Mux29~15_combout ;
wire \MIRstage|Selector33~0_combout ;
wire \RB|Register[9][2]~feeder_combout ;
wire \RB|Decoder0~4_combout ;
wire \RB|Register[9][15]~46_combout ;
wire \RB|Register[9][2]~q ;
wire \RB|Register[11][15]~48_combout ;
wire \RB|Register[11][2]~q ;
wire \RB|Register[10][2]~feeder_combout ;
wire \RB|Register[10][15]~80_combout ;
wire \RB|Register[10][2]~q ;
wire \RB|Register[8][15]~47_combout ;
wire \RB|Register[8][2]~q ;
wire \RB|Mux29~12_combout ;
wire \RB|Mux29~13_combout ;
wire \RB|Mux29~16_combout ;
wire \RB|Mux29~19_combout ;
wire \RB|Register[29][2]~feeder_combout ;
wire \RB|Decoder0~3_combout ;
wire \RB|Register[29][15]~37_combout ;
wire \RB|Register[29][2]~q ;
wire \RB|Decoder0~0_combout ;
wire \RB|Register[21][15]~35_combout ;
wire \RB|Register[21][2]~q ;
wire \RB|Register[25][2]~feeder_combout ;
wire \RB|Decoder0~1_combout ;
wire \RB|Register[25][15]~34_combout ;
wire \RB|Register[25][2]~q ;
wire \RB|Decoder0~2_combout ;
wire \RB|Register[17][15]~36_combout ;
wire \RB|Register[17][2]~q ;
wire \RB|Mux29~0_combout ;
wire \RB|Mux29~1_combout ;
wire \RB|Register[24][2]~feeder_combout ;
wire \RB|Register[24][15]~39_combout ;
wire \RB|Register[24][2]~q ;
wire \RB|Register[28][15]~41_combout ;
wire \RB|Register[28][2]~q ;
wire \RB|Register[20][2]~feeder_combout ;
wire \RB|Register[20][15]~38_combout ;
wire \RB|Register[20][2]~q ;
wire \RB|Register[16][15]~40_combout ;
wire \RB|Register[16][2]~q ;
wire \RB|Mux29~4_combout ;
wire \RB|Mux29~5_combout ;
wire \RB|Register[26][2]~feeder_combout ;
wire \RB|Register[26][15]~77_combout ;
wire \RB|Register[26][2]~q ;
wire \RB|Register[30][15]~79_combout ;
wire \RB|Register[30][2]~q ;
wire \RB|Register[22][2]~feeder_combout ;
wire \RB|Register[22][15]~76_combout ;
wire \RB|Register[22][2]~q ;
wire \RB|Register[18][15]~78_combout ;
wire \RB|Register[18][2]~q ;
wire \RB|Mux29~2_combout ;
wire \RB|Mux29~3_combout ;
wire \RB|Mux29~6_combout ;
wire \RB|Register[23][2]~feeder_combout ;
wire \RB|Register[23][15]~43_combout ;
wire \RB|Register[23][2]~q ;
wire \RB|Register[31][15]~45_combout ;
wire \RB|Register[31][2]~q ;
wire \RB|Register[27][2]~feeder_combout ;
wire \RB|Register[27][15]~42_combout ;
wire \RB|Register[27][2]~q ;
wire \RB|Register[19][15]~44_combout ;
wire \RB|Register[19][2]~q ;
wire \RB|Mux29~7_combout ;
wire \RB|Mux29~8_combout ;
wire \RB|Mux29~9_combout ;
wire \RB|Mux29~20_combout ;
wire \muxK|Q[2]~13_combout ;
wire \MIRstage|ROM1~2_combout ;
wire \MIRstage|ROM2~3_combout ;
wire \MIRstage|Selector7~2_combout ;
wire \MIRstage|ROM3~3_combout ;
wire \MIRstage|ROM4~3_combout ;
wire \MIRstage|Selector7~3_combout ;
wire \MIRstage|Selector7~4_combout ;
wire \OperandStage|Q[29]~feeder_combout ;
wire \alu|Mux13~2_combout ;
wire \alu|Mux3~4_combout ;
wire \alu|Mux3~3_combout ;
wire \RB|WRdata[14]~feeder_combout ;
wire \RB|Mux6~2_combout ;
wire \alu|Mux6~5_combout ;
wire \RB|Register[3][9]~q ;
wire \RB|Register[0][9]~feeder_combout ;
wire \RB|Register[0][9]~q ;
wire \RB|Register[32][9]~q ;
wire \RB|Mux6~0_combout ;
wire \RB|Register[1][9]~q ;
wire \RB|Mux6~1_combout ;
wire \RB|Mux6~3_combout ;
wire \RB|Register[25][9]~feeder_combout ;
wire \RB|Register[25][9]~q ;
wire \RB|Register[29][9]~q ;
wire \RB|Register[17][9]~q ;
wire \RB|Register[21][9]~feeder_combout ;
wire \RB|Register[21][9]~q ;
wire \RB|Mux22~2_combout ;
wire \RB|Mux22~3_combout ;
wire \RB|Register[16][9]~q ;
wire \RB|Register[24][9]~q ;
wire \RB|Mux22~4_combout ;
wire \RB|Register[28][9]~q ;
wire \RB|Register[20][9]~q ;
wire \RB|Mux22~5_combout ;
wire \RB|Mux22~6_combout ;
wire \RB|Register[27][9]~q ;
wire \RB|Register[31][9]~q ;
wire \RB|Register[23][9]~feeder_combout ;
wire \RB|Register[23][9]~q ;
wire \RB|Register[19][9]~q ;
wire \RB|Mux22~7_combout ;
wire \RB|Mux22~8_combout ;
wire \RB|Register[30][9]~feeder_combout ;
wire \RB|Register[30][9]~q ;
wire \RB|Register[22][9]~q ;
wire \RB|Register[26][9]~feeder_combout ;
wire \RB|Register[26][9]~q ;
wire \RB|Register[18][9]~q ;
wire \RB|Mux22~0_combout ;
wire \RB|Mux22~1_combout ;
wire \RB|Mux22~9_combout ;
wire \RB|Register[9][9]~feeder_combout ;
wire \RB|Register[9][9]~q ;
wire \RB|Register[8][9]~q ;
wire \RB|Mux22~10_combout ;
wire \RB|Register[11][9]~feeder_combout ;
wire \RB|Register[11][9]~q ;
wire \RB|Register[10][9]~q ;
wire \RB|Mux22~11_combout ;
wire \RB|Register[5][9]~feeder_combout ;
wire \RB|Register[5][9]~q ;
wire \RB|Register[7][9]~q ;
wire \RB|Register[6][9]~feeder_combout ;
wire \RB|Register[6][9]~q ;
wire \RB|Register[4][9]~q ;
wire \RB|Mux22~12_combout ;
wire \RB|Mux22~13_combout ;
wire \RB|Register[2][9]~q ;
wire \RB|Mux22~14_combout ;
wire \RB|Mux22~15_combout ;
wire \RB|Mux22~16_combout ;
wire \RB|Register[13][9]~feeder_combout ;
wire \RB|Register[13][9]~q ;
wire \RB|Register[15][9]~q ;
wire \RB|Register[12][9]~feeder_combout ;
wire \RB|Register[12][9]~q ;
wire \RB|Register[14][9]~q ;
wire \RB|Mux22~17_combout ;
wire \RB|Mux22~18_combout ;
wire \RB|Mux22~19_combout ;
wire \RB|Mux22~20_combout ;
wire \muxK|Q[9]~6_combout ;
wire \alu|Mux6~2_combout ;
wire \RB|WRdata[13]~feeder_combout ;
wire \RB|Register[3][12]~q ;
wire \RB|Register[1][12]~feeder_combout ;
wire \RB|Register[1][12]~q ;
wire \RB|Register[0][12]~q ;
wire \RB|Mux3~1_combout ;
wire \RB|Mux3~2_combout ;
wire \alu|Mux3~6_combout ;
wire \alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout ;
wire \alu|Mux5~5_combout ;
wire \RB|Register[27][10]~feeder_combout ;
wire \RB|Register[27][10]~q ;
wire \RB|Register[19][10]~q ;
wire \RB|Mux21~7_combout ;
wire \RB|Register[31][10]~q ;
wire \RB|Register[23][10]~feeder_combout ;
wire \RB|Register[23][10]~q ;
wire \RB|Mux21~8_combout ;
wire \RB|Register[26][10]~feeder_combout ;
wire \RB|Register[26][10]~q ;
wire \RB|Register[22][10]~feeder_combout ;
wire \RB|Register[22][10]~q ;
wire \RB|Register[18][10]~q ;
wire \RB|Mux21~2_combout ;
wire \RB|Register[30][10]~q ;
wire \RB|Mux21~3_combout ;
wire \RB|Register[24][10]~feeder_combout ;
wire \RB|Register[24][10]~q ;
wire \RB|Register[28][10]~q ;
wire \RB|Register[20][10]~feeder_combout ;
wire \RB|Register[20][10]~q ;
wire \RB|Register[16][10]~q ;
wire \RB|Mux21~4_combout ;
wire \RB|Mux21~5_combout ;
wire \RB|Mux21~6_combout ;
wire \RB|Register[29][10]~feeder_combout ;
wire \RB|Register[29][10]~q ;
wire \RB|Register[21][10]~q ;
wire \RB|Register[25][10]~feeder_combout ;
wire \RB|Register[25][10]~q ;
wire \RB|Register[17][10]~q ;
wire \RB|Mux21~0_combout ;
wire \RB|Mux21~1_combout ;
wire \RB|Mux21~9_combout ;
wire \RB|Register[9][10]~feeder_combout ;
wire \RB|Register[9][10]~q ;
wire \RB|Register[11][10]~q ;
wire \RB|Register[10][10]~feeder_combout ;
wire \RB|Register[10][10]~q ;
wire \RB|Register[8][10]~q ;
wire \RB|Mux21~12_combout ;
wire \RB|Mux21~13_combout ;
wire \RB|Register[1][10]~q ;
wire \RB|Register[3][10]~q ;
wire \RB|Register[0][10]~feeder_combout ;
wire \RB|Register[0][10]~q ;
wire \RB|Register[2][10]~q ;
wire \RB|Mux21~14_combout ;
wire \RB|Mux21~15_combout ;
wire \RB|Mux21~16_combout ;
wire \RB|Register[7][10]~feeder_combout ;
wire \RB|Register[7][10]~q ;
wire \RB|Register[6][10]~q ;
wire \RB|Register[4][10]~q ;
wire \RB|Register[5][10]~feeder_combout ;
wire \RB|Register[5][10]~q ;
wire \RB|Mux21~10_combout ;
wire \RB|Mux21~11_combout ;
wire \RB|Register[14][10]~feeder_combout ;
wire \RB|Register[14][10]~q ;
wire \RB|Register[15][10]~q ;
wire \RB|Register[13][10]~feeder_combout ;
wire \RB|Register[13][10]~q ;
wire \RB|Register[12][10]~q ;
wire \RB|Mux21~17_combout ;
wire \RB|Mux21~18_combout ;
wire \RB|Mux21~19_combout ;
wire \RB|Mux21~20_combout ;
wire \muxK|Q[10]~5_combout ;
wire \RB|Mux5~2_combout ;
wire \RB|Register[32][10]~q ;
wire \RB|Mux5~0_combout ;
wire \RB|Mux5~1_combout ;
wire \RB|Mux5~3_combout ;
wire \alu|Mux5~2_combout ;
wire \RB|Register[23][8]~feeder_combout ;
wire \RB|Register[23][8]~q ;
wire \RB|Register[31][8]~q ;
wire \RB|Register[19][8]~q ;
wire \RB|Register[27][8]~feeder_combout ;
wire \RB|Register[27][8]~q ;
wire \RB|Mux23~7_combout ;
wire \RB|Mux23~8_combout ;
wire \RB|Register[29][8]~feeder_combout ;
wire \RB|Register[29][8]~q ;
wire \RB|Register[21][8]~q ;
wire \RB|Register[25][8]~feeder_combout ;
wire \RB|Register[25][8]~q ;
wire \RB|Register[17][8]~q ;
wire \RB|Mux23~0_combout ;
wire \RB|Mux23~1_combout ;
wire \RB|Register[26][8]~feeder_combout ;
wire \RB|Register[26][8]~q ;
wire \RB|Register[30][8]~q ;
wire \RB|Register[22][8]~q ;
wire \RB|Register[18][8]~q ;
wire \RB|Mux23~2_combout ;
wire \RB|Mux23~3_combout ;
wire \RB|Register[24][8]~feeder_combout ;
wire \RB|Register[24][8]~q ;
wire \RB|Register[28][8]~q ;
wire \RB|Register[20][8]~feeder_combout ;
wire \RB|Register[20][8]~q ;
wire \RB|Register[16][8]~q ;
wire \RB|Mux23~4_combout ;
wire \RB|Mux23~5_combout ;
wire \RB|Mux23~6_combout ;
wire \RB|Mux23~9_combout ;
wire \RB|Register[1][8]~feeder_combout ;
wire \RB|Register[1][8]~q ;
wire \RB|Register[0][8]~feeder_combout ;
wire \RB|Register[0][8]~q ;
wire \RB|Register[2][8]~q ;
wire \RB|Mux23~14_combout ;
wire \RB|Mux23~15_combout ;
wire \RB|Register[9][8]~feeder_combout ;
wire \RB|Register[9][8]~q ;
wire \RB|Register[11][8]~q ;
wire \RB|Register[10][8]~feeder_combout ;
wire \RB|Register[10][8]~q ;
wire \RB|Register[8][8]~q ;
wire \RB|Mux23~12_combout ;
wire \RB|Mux23~13_combout ;
wire \RB|Mux23~16_combout ;
wire \RB|Register[14][8]~feeder_combout ;
wire \RB|Register[14][8]~q ;
wire \RB|Register[15][8]~q ;
wire \RB|Register[13][8]~feeder_combout ;
wire \RB|Register[13][8]~q ;
wire \RB|Register[12][8]~q ;
wire \RB|Mux23~17_combout ;
wire \RB|Mux23~18_combout ;
wire \RB|Register[7][8]~feeder_combout ;
wire \RB|Register[7][8]~q ;
wire \RB|Register[6][8]~q ;
wire \RB|Register[5][8]~feeder_combout ;
wire \RB|Register[5][8]~q ;
wire \RB|Register[4][8]~q ;
wire \RB|Mux23~10_combout ;
wire \RB|Mux23~11_combout ;
wire \RB|Mux23~19_combout ;
wire \RB|Mux23~20_combout ;
wire \muxK|Q[8]~7_combout ;
wire \alu|Mux7~2_combout ;
wire \RB|Register[11][5]~feeder_combout ;
wire \RB|Register[11][5]~q ;
wire \RB|Register[10][5]~q ;
wire \RB|Register[9][5]~feeder_combout ;
wire \RB|Register[9][5]~q ;
wire \RB|Register[8][5]~q ;
wire \RB|Mux26~10_combout ;
wire \RB|Mux26~11_combout ;
wire \RB|Register[13][5]~feeder_combout ;
wire \RB|Register[13][5]~q ;
wire \RB|Register[15][5]~q ;
wire \RB|Register[14][5]~feeder_combout ;
wire \RB|Register[14][5]~q ;
wire \RB|Register[12][5]~q ;
wire \RB|Mux26~17_combout ;
wire \RB|Mux26~18_combout ;
wire \RB|Register[2][5]~q ;
wire \RB|Register[1][5]~q ;
wire \RB|Register[0][5]~q ;
wire \RB|Mux26~14_combout ;
wire \RB|Mux26~15_combout ;
wire \RB|Register[5][5]~feeder_combout ;
wire \RB|Register[5][5]~q ;
wire \RB|Register[7][5]~q ;
wire \RB|Register[6][5]~feeder_combout ;
wire \RB|Register[6][5]~q ;
wire \RB|Register[4][5]~q ;
wire \RB|Mux26~12_combout ;
wire \RB|Mux26~13_combout ;
wire \RB|Mux26~16_combout ;
wire \RB|Mux26~19_combout ;
wire \RB|Register[27][5]~feeder_combout ;
wire \RB|Register[27][5]~q ;
wire \RB|Register[31][5]~q ;
wire \RB|Register[23][5]~feeder_combout ;
wire \RB|Register[23][5]~q ;
wire \RB|Register[19][5]~q ;
wire \RB|Mux26~7_combout ;
wire \RB|Mux26~8_combout ;
wire \RB|Register[25][5]~feeder_combout ;
wire \RB|Register[25][5]~q ;
wire \RB|Register[29][5]~q ;
wire \RB|Register[21][5]~feeder_combout ;
wire \RB|Register[21][5]~q ;
wire \RB|Register[17][5]~q ;
wire \RB|Mux26~2_combout ;
wire \RB|Mux26~3_combout ;
wire \RB|Register[20][5]~feeder_combout ;
wire \RB|Register[20][5]~q ;
wire \RB|Register[28][5]~q ;
wire \RB|Register[24][5]~feeder_combout ;
wire \RB|Register[24][5]~q ;
wire \RB|Register[16][5]~q ;
wire \RB|Mux26~4_combout ;
wire \RB|Mux26~5_combout ;
wire \RB|Mux26~6_combout ;
wire \RB|Register[30][5]~feeder_combout ;
wire \RB|Register[30][5]~q ;
wire \RB|Register[22][5]~q ;
wire \RB|Register[26][5]~feeder_combout ;
wire \RB|Register[26][5]~q ;
wire \RB|Register[18][5]~q ;
wire \RB|Mux26~0_combout ;
wire \RB|Mux26~1_combout ;
wire \RB|Mux26~9_combout ;
wire \RB|Mux26~20_combout ;
wire \muxK|Q[5]~10_combout ;
wire \alu|Mux10~2_combout ;
wire \alu|Mux14~5_combout ;
wire \RB|Register[3][1]~q ;
wire \RB|Mux14~2_combout ;
wire \RB|Register[1][1]~q ;
wire \RB|Register[32][1]~q ;
wire \RB|Register[0][1]~q ;
wire \RB|Mux14~0_combout ;
wire \RB|Mux14~1_combout ;
wire \RB|Mux14~3_combout ;
wire \RB|Register[27][1]~feeder_combout ;
wire \RB|Register[27][1]~q ;
wire \RB|Register[31][1]~q ;
wire \RB|Register[23][1]~feeder_combout ;
wire \RB|Register[23][1]~q ;
wire \RB|Register[19][1]~q ;
wire \RB|Mux30~7_combout ;
wire \RB|Mux30~8_combout ;
wire \RB|Register[22][1]~feeder_combout ;
wire \RB|Register[22][1]~q ;
wire \RB|Register[30][1]~q ;
wire \RB|Register[26][1]~feeder_combout ;
wire \RB|Register[26][1]~q ;
wire \RB|Register[18][1]~q ;
wire \RB|Mux30~0_combout ;
wire \RB|Mux30~1_combout ;
wire \RB|Register[25][1]~feeder_combout ;
wire \RB|Register[25][1]~q ;
wire \RB|Register[21][1]~feeder_combout ;
wire \RB|Register[21][1]~q ;
wire \RB|Register[17][1]~q ;
wire \RB|Mux30~2_combout ;
wire \RB|Register[29][1]~q ;
wire \RB|Mux30~3_combout ;
wire \RB|Register[20][1]~feeder_combout ;
wire \RB|Register[20][1]~q ;
wire \RB|Register[28][1]~q ;
wire \RB|Register[16][1]~q ;
wire \RB|Register[24][1]~feeder_combout ;
wire \RB|Register[24][1]~q ;
wire \RB|Mux30~4_combout ;
wire \RB|Mux30~5_combout ;
wire \RB|Mux30~6_combout ;
wire \RB|Mux30~9_combout ;
wire \RB|Register[11][1]~feeder_combout ;
wire \RB|Register[11][1]~q ;
wire \RB|Register[10][1]~q ;
wire \RB|Register[8][1]~q ;
wire \RB|Register[9][1]~feeder_combout ;
wire \RB|Register[9][1]~q ;
wire \RB|Mux30~10_combout ;
wire \RB|Mux30~11_combout ;
wire \RB|Register[2][1]~q ;
wire \RB|Mux30~14_combout ;
wire \RB|Mux30~15_combout ;
wire \RB|Register[5][1]~feeder_combout ;
wire \RB|Register[5][1]~q ;
wire \RB|Register[7][1]~q ;
wire \RB|Register[4][1]~q ;
wire \RB|Register[6][1]~feeder_combout ;
wire \RB|Register[6][1]~q ;
wire \RB|Mux30~12_combout ;
wire \RB|Mux30~13_combout ;
wire \RB|Mux30~16_combout ;
wire \RB|Register[14][1]~feeder_combout ;
wire \RB|Register[14][1]~q ;
wire \RB|Register[12][1]~q ;
wire \RB|Mux30~17_combout ;
wire \RB|Register[15][1]~q ;
wire \RB|Register[13][1]~feeder_combout ;
wire \RB|Register[13][1]~q ;
wire \RB|Mux30~18_combout ;
wire \RB|Mux30~19_combout ;
wire \RB|Mux30~20_combout ;
wire \muxK|Q[1]~14_combout ;
wire \alu|Mux14~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ;
wire \alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout ;
wire \RB|WRdata[7]~feeder_combout ;
wire \alu|Mux12~5_combout ;
wire \RB|Register[3][3]~q ;
wire \RB|Mux12~2_combout ;
wire \RB|Register[1][3]~q ;
wire \RB|Register[0][3]~q ;
wire \RB|Register[32][3]~q ;
wire \RB|Mux12~0_combout ;
wire \RB|Mux12~1_combout ;
wire \RB|Mux12~3_combout ;
wire \RB|Register[20][3]~feeder_combout ;
wire \RB|Register[20][3]~q ;
wire \RB|Register[28][3]~q ;
wire \RB|Register[16][3]~q ;
wire \RB|Register[24][3]~feeder_combout ;
wire \RB|Register[24][3]~q ;
wire \RB|Mux28~4_combout ;
wire \RB|Mux28~5_combout ;
wire \RB|Register[25][3]~feeder_combout ;
wire \RB|Register[25][3]~q ;
wire \RB|Register[29][3]~q ;
wire \RB|Register[21][3]~feeder_combout ;
wire \RB|Register[21][3]~q ;
wire \RB|Register[17][3]~q ;
wire \RB|Mux28~2_combout ;
wire \RB|Mux28~3_combout ;
wire \RB|Mux28~6_combout ;
wire \RB|Register[30][3]~feeder_combout ;
wire \RB|Register[30][3]~q ;
wire \RB|Register[22][3]~q ;
wire \RB|Register[26][3]~feeder_combout ;
wire \RB|Register[26][3]~q ;
wire \RB|Register[18][3]~q ;
wire \RB|Mux28~0_combout ;
wire \RB|Mux28~1_combout ;
wire \RB|Register[27][3]~feeder_combout ;
wire \RB|Register[27][3]~q ;
wire \RB|Register[31][3]~q ;
wire \RB|Register[23][3]~feeder_combout ;
wire \RB|Register[23][3]~q ;
wire \RB|Register[19][3]~q ;
wire \RB|Mux28~7_combout ;
wire \RB|Mux28~8_combout ;
wire \RB|Mux28~9_combout ;
wire \RB|Register[2][3]~q ;
wire \RB|Mux28~14_combout ;
wire \RB|Mux28~15_combout ;
wire \RB|Register[5][3]~feeder_combout ;
wire \RB|Register[5][3]~q ;
wire \RB|Register[7][3]~q ;
wire \RB|Register[6][3]~feeder_combout ;
wire \RB|Register[6][3]~q ;
wire \RB|Register[4][3]~q ;
wire \RB|Mux28~12_combout ;
wire \RB|Mux28~13_combout ;
wire \RB|Mux28~16_combout ;
wire \RB|Register[11][3]~feeder_combout ;
wire \RB|Register[11][3]~q ;
wire \RB|Register[10][3]~q ;
wire \RB|Register[9][3]~feeder_combout ;
wire \RB|Register[9][3]~q ;
wire \RB|Register[8][3]~q ;
wire \RB|Mux28~10_combout ;
wire \RB|Mux28~11_combout ;
wire \RB|Register[13][3]~feeder_combout ;
wire \RB|Register[13][3]~q ;
wire \RB|Register[15][3]~q ;
wire \RB|Register[14][3]~feeder_combout ;
wire \RB|Register[14][3]~q ;
wire \RB|Register[12][3]~q ;
wire \RB|Mux28~17_combout ;
wire \RB|Mux28~18_combout ;
wire \RB|Mux28~19_combout ;
wire \RB|Mux28~20_combout ;
wire \muxK|Q[3]~12_combout ;
wire \alu|Mux12~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout ;
wire \RB|Register~70_combout ;
wire \RB|Register[34][12]~59_combout ;
wire \RB|Register[34][8]~q ;
wire \alu|Mux9~5_combout ;
wire \RB|Register[29][6]~feeder_combout ;
wire \RB|Register[29][6]~q ;
wire \RB|Register[21][6]~q ;
wire \RB|Register[25][6]~feeder_combout ;
wire \RB|Register[25][6]~q ;
wire \RB|Register[17][6]~q ;
wire \RB|Mux25~0_combout ;
wire \RB|Mux25~1_combout ;
wire \RB|Register[26][6]~feeder_combout ;
wire \RB|Register[26][6]~q ;
wire \RB|Register[30][6]~q ;
wire \RB|Register[22][6]~feeder_combout ;
wire \RB|Register[22][6]~q ;
wire \RB|Register[18][6]~q ;
wire \RB|Mux25~2_combout ;
wire \RB|Mux25~3_combout ;
wire \RB|Register[24][6]~feeder_combout ;
wire \RB|Register[24][6]~q ;
wire \RB|Register[20][6]~feeder_combout ;
wire \RB|Register[20][6]~q ;
wire \RB|Register[16][6]~q ;
wire \RB|Mux25~4_combout ;
wire \RB|Register[28][6]~q ;
wire \RB|Mux25~5_combout ;
wire \RB|Mux25~6_combout ;
wire \RB|Register[23][6]~feeder_combout ;
wire \RB|Register[23][6]~q ;
wire \RB|Register[31][6]~q ;
wire \RB|Register[27][6]~feeder_combout ;
wire \RB|Register[27][6]~q ;
wire \RB|Register[19][6]~q ;
wire \RB|Mux25~7_combout ;
wire \RB|Mux25~8_combout ;
wire \RB|Mux25~9_combout ;
wire \RB|Register[7][6]~feeder_combout ;
wire \RB|Register[7][6]~q ;
wire \RB|Register[6][6]~q ;
wire \RB|Register[4][6]~q ;
wire \RB|Register[5][6]~feeder_combout ;
wire \RB|Register[5][6]~q ;
wire \RB|Mux25~10_combout ;
wire \RB|Mux25~11_combout ;
wire \RB|Register[1][6]~feeder_combout ;
wire \RB|Register[1][6]~q ;
wire \RB|Register[0][6]~feeder_combout ;
wire \RB|Register[0][6]~q ;
wire \RB|Register[2][6]~q ;
wire \RB|Mux25~14_combout ;
wire \RB|Register[3][6]~q ;
wire \RB|Mux25~15_combout ;
wire \RB|Register[9][6]~feeder_combout ;
wire \RB|Register[9][6]~q ;
wire \RB|Register[11][6]~q ;
wire \RB|Register[10][6]~feeder_combout ;
wire \RB|Register[10][6]~q ;
wire \RB|Register[8][6]~q ;
wire \RB|Mux25~12_combout ;
wire \RB|Mux25~13_combout ;
wire \RB|Mux25~16_combout ;
wire \RB|Register[14][6]~feeder_combout ;
wire \RB|Register[14][6]~q ;
wire \RB|Register[15][6]~q ;
wire \RB|Register[13][6]~feeder_combout ;
wire \RB|Register[13][6]~q ;
wire \RB|Register[12][6]~q ;
wire \RB|Mux25~17_combout ;
wire \RB|Mux25~18_combout ;
wire \RB|Mux25~19_combout ;
wire \RB|Mux25~20_combout ;
wire \muxK|Q[6]~9_combout ;
wire \alu|Mux9~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ;
wire \RB|Register~75_combout ;
wire \RB|Register[34][5]~q ;
wire \alu|Mux11~5_combout ;
wire \RB|Register[7][4]~feeder_combout ;
wire \RB|Register[7][4]~q ;
wire \RB|Register[6][4]~q ;
wire \RB|Register[4][4]~q ;
wire \RB|Register[5][4]~feeder_combout ;
wire \RB|Register[5][4]~q ;
wire \RB|Mux27~10_combout ;
wire \RB|Mux27~11_combout ;
wire \RB|Register[9][4]~feeder_combout ;
wire \RB|Register[9][4]~q ;
wire \RB|Register[11][4]~q ;
wire \RB|Register[10][4]~feeder_combout ;
wire \RB|Register[10][4]~q ;
wire \RB|Register[8][4]~q ;
wire \RB|Mux27~12_combout ;
wire \RB|Mux27~13_combout ;
wire \RB|Register[3][4]~q ;
wire \RB|Register[1][4]~q ;
wire \RB|Register[0][4]~q ;
wire \RB|Register[2][4]~q ;
wire \RB|Mux27~14_combout ;
wire \RB|Mux27~15_combout ;
wire \RB|Mux27~16_combout ;
wire \RB|Register[14][4]~feeder_combout ;
wire \RB|Register[14][4]~q ;
wire \RB|Register[15][4]~q ;
wire \RB|Register[13][4]~feeder_combout ;
wire \RB|Register[13][4]~q ;
wire \RB|Register[12][4]~q ;
wire \RB|Mux27~17_combout ;
wire \RB|Mux27~18_combout ;
wire \RB|Mux27~19_combout ;
wire \RB|Register[23][4]~feeder_combout ;
wire \RB|Register[23][4]~q ;
wire \RB|Register[31][4]~q ;
wire \RB|Register[27][4]~feeder_combout ;
wire \RB|Register[27][4]~q ;
wire \RB|Register[19][4]~q ;
wire \RB|Mux27~7_combout ;
wire \RB|Mux27~8_combout ;
wire \RB|Register[29][4]~q ;
wire \RB|Register[21][4]~q ;
wire \RB|Register[25][4]~feeder_combout ;
wire \RB|Register[25][4]~q ;
wire \RB|Register[17][4]~q ;
wire \RB|Mux27~0_combout ;
wire \RB|Mux27~1_combout ;
wire \RB|Register[26][4]~feeder_combout ;
wire \RB|Register[26][4]~q ;
wire \RB|Register[30][4]~q ;
wire \RB|Register[22][4]~q ;
wire \RB|Register[18][4]~q ;
wire \RB|Mux27~2_combout ;
wire \RB|Mux27~3_combout ;
wire \RB|Register[24][4]~feeder_combout ;
wire \RB|Register[24][4]~q ;
wire \RB|Register[28][4]~q ;
wire \RB|Register[20][4]~feeder_combout ;
wire \RB|Register[20][4]~q ;
wire \RB|Register[16][4]~q ;
wire \RB|Mux27~4_combout ;
wire \RB|Mux27~5_combout ;
wire \RB|Mux27~6_combout ;
wire \RB|Mux27~9_combout ;
wire \RB|Mux27~20_combout ;
wire \muxK|Q[4]~11_combout ;
wire \alu|Mux11~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ;
wire \alu|Mod0|auto_generated|divider|divider|selnose[68]~6_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ;
wire \muxK|Q[14]~1_combout ;
wire \alu|Mux1~2_combout ;
wire \alu|Mux4~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|selnose[34]~3_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[0]~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[0]~0_combout ;
wire \alu|Mux0~5_combout ;
wire \RB|Register[5][15]~feeder_combout ;
wire \RB|Register[5][15]~q ;
wire \RB|Register[7][15]~q ;
wire \RB|Register[6][15]~feeder_combout ;
wire \RB|Register[6][15]~q ;
wire \RB|Register[4][15]~q ;
wire \RB|Mux16~12_combout ;
wire \RB|Mux16~13_combout ;
wire \RB|Register[3][15]~q ;
wire \RB|Register[2][15]~q ;
wire \RB|Register[0][15]~q ;
wire \RB|Register[1][15]~q ;
wire \RB|Mux16~14_combout ;
wire \RB|Mux16~15_combout ;
wire \RB|Mux16~16_combout ;
wire \RB|Register[11][15]~feeder_combout ;
wire \RB|Register[11][15]~q ;
wire \RB|Register[10][15]~q ;
wire \RB|Register[9][15]~feeder_combout ;
wire \RB|Register[9][15]~q ;
wire \RB|Register[8][15]~q ;
wire \RB|Mux16~10_combout ;
wire \RB|Mux16~11_combout ;
wire \RB|Register[15][15]~q ;
wire \RB|Register[13][15]~q ;
wire \RB|Register[14][15]~q ;
wire \RB|Register[12][15]~q ;
wire \RB|Mux16~17_combout ;
wire \RB|Mux16~18_combout ;
wire \RB|Mux16~19_combout ;
wire \RB|Register[27][15]~feeder_combout ;
wire \RB|Register[27][15]~q ;
wire \RB|Register[31][15]~q ;
wire \RB|Register[23][15]~feeder_combout ;
wire \RB|Register[23][15]~q ;
wire \RB|Register[19][15]~q ;
wire \RB|Mux16~7_combout ;
wire \RB|Mux16~8_combout ;
wire \RB|Register[25][15]~feeder_combout ;
wire \RB|Register[25][15]~q ;
wire \RB|Register[29][15]~q ;
wire \RB|Register[21][15]~feeder_combout ;
wire \RB|Register[21][15]~q ;
wire \RB|Register[17][15]~q ;
wire \RB|Mux16~2_combout ;
wire \RB|Mux16~3_combout ;
wire \RB|Register[20][15]~feeder_combout ;
wire \RB|Register[20][15]~q ;
wire \RB|Register[16][15]~q ;
wire \RB|Register[24][15]~feeder_combout ;
wire \RB|Register[24][15]~q ;
wire \RB|Mux16~4_combout ;
wire \RB|Register[28][15]~q ;
wire \RB|Mux16~5_combout ;
wire \RB|Mux16~6_combout ;
wire \RB|Register[30][15]~feeder_combout ;
wire \RB|Register[30][15]~q ;
wire \RB|Register[22][15]~q ;
wire \RB|Register[26][15]~feeder_combout ;
wire \RB|Register[26][15]~q ;
wire \RB|Register[18][15]~q ;
wire \RB|Mux16~0_combout ;
wire \RB|Mux16~1_combout ;
wire \RB|Mux16~9_combout ;
wire \RB|Mux16~20_combout ;
wire \muxK|Q[15]~0_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout ;
wire \alu|Mod0|auto_generated|divider|divider|selnose[17]~4_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \alu|Mux2~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[32]~7_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[50]~9_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[67]~13_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[85]~17_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[96]~29_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[113]~36_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[112]~37_combout ;
wire \alu|Mux8~0_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[128]~46_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[145]~55_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[162]~65_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[179]~76_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[196]~88_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[129]~45_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[146]~54_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[163]~64_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[181]~74_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[180]~75_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[199]~85_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[213]~101_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[230]~115_combout ;
wire \alu|Mux15~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[238]~107_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[240]~128_combout ;
wire \alu|Mux15~3_combout ;
wire \alu|Mux15~4_combout ;
wire \alu|Mux15~5_combout ;
wire \RB|Register[14][0]~feeder_combout ;
wire \RB|Register[14][0]~q ;
wire \RB|Register[15][0]~q ;
wire \RB|Register[13][0]~feeder_combout ;
wire \RB|Register[13][0]~q ;
wire \RB|Register[12][0]~q ;
wire \RB|Mux31~17_combout ;
wire \RB|Mux31~18_combout ;
wire \RB|Register[7][0]~feeder_combout ;
wire \RB|Register[7][0]~q ;
wire \RB|Register[6][0]~q ;
wire \RB|Register[4][0]~q ;
wire \RB|Register[5][0]~feeder_combout ;
wire \RB|Register[5][0]~q ;
wire \RB|Mux31~10_combout ;
wire \RB|Mux31~11_combout ;
wire \RB|Register[3][0]~q ;
wire \RB|Register[0][0]~q ;
wire \RB|Register[2][0]~q ;
wire \RB|Mux31~14_combout ;
wire \RB|Register[1][0]~q ;
wire \RB|Mux31~15_combout ;
wire \RB|Register[9][0]~q ;
wire \RB|Register[11][0]~q ;
wire \RB|Register[10][0]~feeder_combout ;
wire \RB|Register[10][0]~q ;
wire \RB|Register[8][0]~q ;
wire \RB|Mux31~12_combout ;
wire \RB|Mux31~13_combout ;
wire \RB|Mux31~16_combout ;
wire \RB|Mux31~19_combout ;
wire \RB|Register[29][0]~feeder_combout ;
wire \RB|Register[29][0]~q ;
wire \RB|Register[21][0]~q ;
wire \RB|Register[25][0]~feeder_combout ;
wire \RB|Register[25][0]~q ;
wire \RB|Register[17][0]~q ;
wire \RB|Mux31~0_combout ;
wire \RB|Mux31~1_combout ;
wire \RB|Register[23][0]~feeder_combout ;
wire \RB|Register[23][0]~q ;
wire \RB|Register[31][0]~q ;
wire \RB|Register[27][0]~q ;
wire \RB|Register[19][0]~q ;
wire \RB|Mux31~7_combout ;
wire \RB|Mux31~8_combout ;
wire \RB|Register[24][0]~q ;
wire \RB|Register[28][0]~q ;
wire \RB|Register[20][0]~q ;
wire \RB|Register[16][0]~q ;
wire \RB|Mux31~4_combout ;
wire \RB|Mux31~5_combout ;
wire \RB|Register[26][0]~feeder_combout ;
wire \RB|Register[26][0]~q ;
wire \RB|Register[30][0]~q ;
wire \RB|Register[22][0]~feeder_combout ;
wire \RB|Register[22][0]~q ;
wire \RB|Register[18][0]~q ;
wire \RB|Mux31~2_combout ;
wire \RB|Mux31~3_combout ;
wire \RB|Mux31~6_combout ;
wire \RB|Mux31~9_combout ;
wire \RB|Mux31~20_combout ;
wire \muxK|Q[0]~15_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[247]~134_combout ;
wire \alu|Mux8~1_combout ;
wire \alu|Mux8~2_combout ;
wire \alu|Mux8~3_combout ;
wire \RB|Register[11][7]~feeder_combout ;
wire \RB|Register[11][7]~q ;
wire \RB|Register[10][7]~q ;
wire \RB|Register[8][7]~q ;
wire \RB|Register[9][7]~feeder_combout ;
wire \RB|Register[9][7]~q ;
wire \RB|Mux24~10_combout ;
wire \RB|Mux24~11_combout ;
wire \RB|Register[14][7]~feeder_combout ;
wire \RB|Register[14][7]~q ;
wire \RB|Register[12][7]~q ;
wire \RB|Mux24~17_combout ;
wire \RB|Register[15][7]~q ;
wire \RB|Register[13][7]~feeder_combout ;
wire \RB|Register[13][7]~q ;
wire \RB|Mux24~18_combout ;
wire \RB|Register[3][7]~q ;
wire \RB|Register[2][7]~q ;
wire \RB|Register[1][7]~feeder_combout ;
wire \RB|Register[1][7]~q ;
wire \RB|Register[0][7]~feeder_combout ;
wire \RB|Register[0][7]~q ;
wire \RB|Mux24~14_combout ;
wire \RB|Mux24~15_combout ;
wire \RB|Register[5][7]~feeder_combout ;
wire \RB|Register[5][7]~q ;
wire \RB|Register[7][7]~q ;
wire \RB|Register[4][7]~q ;
wire \RB|Register[6][7]~feeder_combout ;
wire \RB|Register[6][7]~q ;
wire \RB|Mux24~12_combout ;
wire \RB|Mux24~13_combout ;
wire \RB|Mux24~16_combout ;
wire \RB|Mux24~19_combout ;
wire \RB|Register[23][7]~feeder_combout ;
wire \RB|Register[23][7]~q ;
wire \RB|Register[19][7]~q ;
wire \RB|Mux24~7_combout ;
wire \RB|Register[31][7]~q ;
wire \RB|Register[27][7]~feeder_combout ;
wire \RB|Register[27][7]~q ;
wire \RB|Mux24~8_combout ;
wire \RB|Register[22][7]~q ;
wire \RB|Register[26][7]~feeder_combout ;
wire \RB|Register[26][7]~q ;
wire \RB|Register[18][7]~q ;
wire \RB|Mux24~0_combout ;
wire \RB|Register[30][7]~q ;
wire \RB|Mux24~1_combout ;
wire \RB|Register[25][7]~feeder_combout ;
wire \RB|Register[25][7]~q ;
wire \RB|Register[29][7]~q ;
wire \RB|Register[21][7]~feeder_combout ;
wire \RB|Register[21][7]~q ;
wire \RB|Register[17][7]~q ;
wire \RB|Mux24~2_combout ;
wire \RB|Mux24~3_combout ;
wire \RB|Register[20][7]~feeder_combout ;
wire \RB|Register[20][7]~q ;
wire \RB|Register[28][7]~q ;
wire \RB|Register[16][7]~q ;
wire \RB|Register[24][7]~feeder_combout ;
wire \RB|Register[24][7]~q ;
wire \RB|Mux24~4_combout ;
wire \RB|Mux24~5_combout ;
wire \RB|Mux24~6_combout ;
wire \RB|Mux24~9_combout ;
wire \RB|Mux24~20_combout ;
wire \muxK|Q[7]~8_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[130]~44_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[147]~53_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[164]~63_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[182]~73_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[202]~82_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[219]~95_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[236]~109_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[253]~127_combout ;
wire \alu|Mux2~3_combout ;
wire \alu|Mux2~6_combout ;
wire \alu|Mux2~4_combout ;
wire \RB|Register[15][13]~q ;
wire \RB|Register[13][13]~q ;
wire \RB|Register[14][13]~feeder_combout ;
wire \RB|Register[14][13]~q ;
wire \RB|Register[12][13]~q ;
wire \RB|Mux18~17_combout ;
wire \RB|Mux18~18_combout ;
wire \RB|Register[11][13]~feeder_combout ;
wire \RB|Register[11][13]~q ;
wire \RB|Register[10][13]~q ;
wire \RB|Register[9][13]~feeder_combout ;
wire \RB|Register[9][13]~q ;
wire \RB|Register[8][13]~q ;
wire \RB|Mux18~10_combout ;
wire \RB|Mux18~11_combout ;
wire \RB|Register[3][13]~q ;
wire \RB|Register[2][13]~q ;
wire \RB|Register[1][13]~q ;
wire \RB|Register[0][13]~q ;
wire \RB|Mux18~14_combout ;
wire \RB|Mux18~15_combout ;
wire \RB|Register[5][13]~feeder_combout ;
wire \RB|Register[5][13]~q ;
wire \RB|Register[7][13]~q ;
wire \RB|Register[6][13]~feeder_combout ;
wire \RB|Register[6][13]~q ;
wire \RB|Register[4][13]~q ;
wire \RB|Mux18~12_combout ;
wire \RB|Mux18~13_combout ;
wire \RB|Mux18~16_combout ;
wire \RB|Mux18~19_combout ;
wire \RB|Register[19][13]~q ;
wire \RB|Register[23][13]~feeder_combout ;
wire \RB|Register[23][13]~q ;
wire \RB|Mux18~7_combout ;
wire \RB|Register[27][13]~q ;
wire \RB|Register[31][13]~q ;
wire \RB|Mux18~8_combout ;
wire \RB|Register[20][13]~feeder_combout ;
wire \RB|Register[20][13]~q ;
wire \RB|Register[28][13]~q ;
wire \RB|Register[16][13]~q ;
wire \RB|Register[24][13]~feeder_combout ;
wire \RB|Register[24][13]~q ;
wire \RB|Mux18~4_combout ;
wire \RB|Mux18~5_combout ;
wire \RB|Register[25][13]~feeder_combout ;
wire \RB|Register[25][13]~q ;
wire \RB|Register[29][13]~q ;
wire \RB|Register[21][13]~feeder_combout ;
wire \RB|Register[21][13]~q ;
wire \RB|Register[17][13]~q ;
wire \RB|Mux18~2_combout ;
wire \RB|Mux18~3_combout ;
wire \RB|Mux18~6_combout ;
wire \RB|Register[30][13]~feeder_combout ;
wire \RB|Register[30][13]~q ;
wire \RB|Register[22][13]~q ;
wire \RB|Register[26][13]~feeder_combout ;
wire \RB|Register[26][13]~q ;
wire \RB|Register[18][13]~q ;
wire \RB|Mux18~0_combout ;
wire \RB|Mux18~1_combout ;
wire \RB|Mux18~9_combout ;
wire \RB|Mux18~20_combout ;
wire \muxK|Q[13]~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[51]~8_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[68]~12_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[80]~22_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[97]~28_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[114]~35_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[131]~43_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[165]~62_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[183]~72_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[200]~84_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[217]~97_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[234]~111_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[251]~124_combout ;
wire \alu|Mux4~3_combout ;
wire \alu|Mux4~6_combout ;
wire \alu|Mux4~4_combout ;
wire \RB|Register[9][11]~feeder_combout ;
wire \RB|Register[9][11]~q ;
wire \RB|Register[8][11]~q ;
wire \RB|Mux20~10_combout ;
wire \RB|Register[11][11]~feeder_combout ;
wire \RB|Register[11][11]~q ;
wire \RB|Register[10][11]~q ;
wire \RB|Mux20~11_combout ;
wire \RB|Register[5][11]~feeder_combout ;
wire \RB|Register[5][11]~q ;
wire \RB|Register[7][11]~q ;
wire \RB|Register[6][11]~feeder_combout ;
wire \RB|Register[6][11]~q ;
wire \RB|Register[4][11]~q ;
wire \RB|Mux20~12_combout ;
wire \RB|Mux20~13_combout ;
wire \RB|Register[3][11]~q ;
wire \RB|Register[2][11]~q ;
wire \RB|Register[0][11]~q ;
wire \RB|Register[1][11]~q ;
wire \RB|Mux20~14_combout ;
wire \RB|Mux20~15_combout ;
wire \RB|Mux20~16_combout ;
wire \RB|Register[13][11]~feeder_combout ;
wire \RB|Register[13][11]~q ;
wire \RB|Register[15][11]~q ;
wire \RB|Register[14][11]~q ;
wire \RB|Register[12][11]~q ;
wire \RB|Mux20~17_combout ;
wire \RB|Mux20~18_combout ;
wire \RB|Mux20~19_combout ;
wire \RB|Register[23][11]~feeder_combout ;
wire \RB|Register[23][11]~q ;
wire \RB|Register[19][11]~q ;
wire \RB|Mux20~7_combout ;
wire \RB|Register[27][11]~feeder_combout ;
wire \RB|Register[27][11]~q ;
wire \RB|Register[31][11]~q ;
wire \RB|Mux20~8_combout ;
wire \RB|Register[30][11]~feeder_combout ;
wire \RB|Register[30][11]~q ;
wire \RB|Register[22][11]~q ;
wire \RB|Register[26][11]~feeder_combout ;
wire \RB|Register[26][11]~q ;
wire \RB|Register[18][11]~q ;
wire \RB|Mux20~0_combout ;
wire \RB|Mux20~1_combout ;
wire \RB|Register[25][11]~feeder_combout ;
wire \RB|Register[25][11]~q ;
wire \RB|Register[29][11]~q ;
wire \RB|Register[21][11]~feeder_combout ;
wire \RB|Register[21][11]~q ;
wire \RB|Register[17][11]~q ;
wire \RB|Mux20~2_combout ;
wire \RB|Mux20~3_combout ;
wire \RB|Register[20][11]~feeder_combout ;
wire \RB|Register[20][11]~q ;
wire \RB|Register[28][11]~q ;
wire \RB|Register[16][11]~q ;
wire \RB|Register[24][11]~feeder_combout ;
wire \RB|Register[24][11]~q ;
wire \RB|Mux20~4_combout ;
wire \RB|Mux20~5_combout ;
wire \RB|Mux20~6_combout ;
wire \RB|Mux20~9_combout ;
wire \RB|Mux20~20_combout ;
wire \muxK|Q[11]~4_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[64]~16_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[81]~21_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[98]~27_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[115]~34_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[132]~42_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[149]~51_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[166]~61_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[185]~70_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[203]~81_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[220]~94_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[237]~108_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[254]~126_combout ;
wire \alu|Mux1~3_combout ;
wire \alu|Mux1~4_combout ;
wire \alu|Mux1~5_combout ;
wire \RB|Register[29][14]~feeder_combout ;
wire \RB|Register[29][14]~q ;
wire \RB|Register[21][14]~q ;
wire \RB|Register[25][14]~feeder_combout ;
wire \RB|Register[25][14]~q ;
wire \RB|Register[17][14]~q ;
wire \RB|Mux17~0_combout ;
wire \RB|Mux17~1_combout ;
wire \RB|Register[23][14]~feeder_combout ;
wire \RB|Register[23][14]~q ;
wire \RB|Register[31][14]~q ;
wire \RB|Register[27][14]~feeder_combout ;
wire \RB|Register[27][14]~q ;
wire \RB|Register[19][14]~q ;
wire \RB|Mux17~7_combout ;
wire \RB|Mux17~8_combout ;
wire \RB|Register[24][14]~feeder_combout ;
wire \RB|Register[24][14]~q ;
wire \RB|Register[28][14]~q ;
wire \RB|Register[20][14]~feeder_combout ;
wire \RB|Register[20][14]~q ;
wire \RB|Register[16][14]~q ;
wire \RB|Mux17~4_combout ;
wire \RB|Mux17~5_combout ;
wire \RB|Register[26][14]~feeder_combout ;
wire \RB|Register[26][14]~q ;
wire \RB|Register[22][14]~feeder_combout ;
wire \RB|Register[22][14]~q ;
wire \RB|Register[18][14]~q ;
wire \RB|Mux17~2_combout ;
wire \RB|Register[30][14]~q ;
wire \RB|Mux17~3_combout ;
wire \RB|Mux17~6_combout ;
wire \RB|Mux17~9_combout ;
wire \RB|Register[7][14]~feeder_combout ;
wire \RB|Register[7][14]~q ;
wire \RB|Register[6][14]~q ;
wire \RB|Register[4][14]~q ;
wire \RB|Register[5][14]~feeder_combout ;
wire \RB|Register[5][14]~q ;
wire \RB|Mux17~10_combout ;
wire \RB|Mux17~11_combout ;
wire \RB|Register[15][14]~q ;
wire \RB|Register[14][14]~q ;
wire \RB|Register[13][14]~feeder_combout ;
wire \RB|Register[13][14]~q ;
wire \RB|Register[12][14]~q ;
wire \RB|Mux17~17_combout ;
wire \RB|Mux17~18_combout ;
wire \RB|Register[3][14]~q ;
wire \RB|Register[1][14]~q ;
wire \RB|Register[0][14]~q ;
wire \RB|Register[2][14]~q ;
wire \RB|Mux17~14_combout ;
wire \RB|Mux17~15_combout ;
wire \RB|Register[9][14]~feeder_combout ;
wire \RB|Register[9][14]~q ;
wire \RB|Register[11][14]~q ;
wire \RB|Register[10][14]~feeder_combout ;
wire \RB|Register[10][14]~q ;
wire \RB|Register[8][14]~q ;
wire \RB|Mux17~12_combout ;
wire \RB|Mux17~13_combout ;
wire \RB|Mux17~16_combout ;
wire \RB|Mux17~19_combout ;
wire \RB|Mux17~20_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[34]~5_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[48]~11_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[65]~15_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[82]~20_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[99]~26_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[116]~33_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[133]~41_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[151]~49_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[168]~59_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[176]~79_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[193]~91_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[210]~104_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[227]~118_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[244]~131_combout ;
wire \alu|Mux11~3_combout ;
wire \alu|Mux11~4_combout ;
wire \RB|Register~74_combout ;
wire \RB|Register[34][4]~q ;
wire \RB|Mux11~2_combout ;
wire \RB|Register[32][4]~q ;
wire \RB|Mux11~0_combout ;
wire \RB|Mux11~1_combout ;
wire \RB|Mux11~3_combout ;
wire \alu|Mod0|auto_generated|divider|divider|selnose[51]~5_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[49]~10_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[66]~14_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[83]~19_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[100]~25_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[117]~32_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[134]~40_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[144]~56_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[161]~66_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[178]~77_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[195]~89_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[212]~102_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[229]~116_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[246]~133_combout ;
wire \alu|Mux9~3_combout ;
wire \alu|Mux9~4_combout ;
wire \RB|Register~71_combout ;
wire \RB|Register[34][6]~q ;
wire \RB|Mux9~2_combout ;
wire \RB|Register[32][6]~q ;
wire \RB|Mux9~0_combout ;
wire \RB|Mux9~1_combout ;
wire \RB|Mux9~3_combout ;
wire \alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[84]~18_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[101]~24_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[118]~31_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[135]~39_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[169]~58_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[186]~69_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[192]~92_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[209]~105_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[226]~119_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[243]~137_combout ;
wire \alu|Mux12~3_combout ;
wire \alu|Mux12~4_combout ;
wire \RB|Register~73_combout ;
wire \RB|Register[34][3]~q ;
wire \RB|WRdata[3]~feeder_combout ;
wire \alu|Mux8~4_combout ;
wire \RB|Register~72_combout ;
wire \RB|Register[34][7]~q ;
wire \RB|Mux8~2_combout ;
wire \RB|Register[32][7]~q ;
wire \RB|Mux8~0_combout ;
wire \RB|Mux8~1_combout ;
wire \RB|Mux8~3_combout ;
wire \alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[102]~23_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[119]~30_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[136]~38_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[153]~47_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[170]~57_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[187]~68_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[204]~80_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[221]~93_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[224]~121_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[241]~129_combout ;
wire \alu|Mux14~3_combout ;
wire \alu|Mux14~4_combout ;
wire \RB|Register~62_combout ;
wire \RB|Register[34][1]~q ;
wire \RB|Register~63_combout ;
wire \RB|Register[34][0]~q ;
wire \RB|Mux15~2_combout ;
wire \RB|Register[32][0]~q ;
wire \RB|Mux15~0_combout ;
wire \RB|Mux15~1_combout ;
wire \RB|Mux15~3_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[160]~67_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[177]~78_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[194]~90_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[211]~103_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[228]~117_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[245]~132_combout ;
wire \alu|Mux10~3_combout ;
wire \alu|Mux10~4_combout ;
wire \alu|Mux10~5_combout ;
wire \RB|Register[3][5]~q ;
wire \RB|Mux10~2_combout ;
wire \RB|Register[32][5]~q ;
wire \RB|Mux10~0_combout ;
wire \RB|Mux10~1_combout ;
wire \RB|Mux10~3_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[197]~87_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[214]~100_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[231]~114_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[248]~135_combout ;
wire \alu|Mux7~3_combout ;
wire \alu|Mux7~4_combout ;
wire \alu|Mux7~5_combout ;
wire \RB|Register[3][8]~feeder_combout ;
wire \RB|Register[3][8]~q ;
wire \RB|Mux7~2_combout ;
wire \RB|Register[32][8]~q ;
wire \RB|Mux7~0_combout ;
wire \RB|Mux7~1_combout ;
wire \RB|Mux7~3_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[216]~98_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[233]~112_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[250]~125_combout ;
wire \alu|Mux5~3_combout ;
wire \alu|Mux5~4_combout ;
wire \RB|Register~68_combout ;
wire \RB|Register[34][10]~q ;
wire \RB|WRdata[10]~feeder_combout ;
wire \alu|Mux4~5_combout ;
wire \RB|Register~69_combout ;
wire \RB|Register[34][11]~q ;
wire \RB|Mux4~2_combout ;
wire \RB|Register[32][11]~q ;
wire \RB|Mux4~0_combout ;
wire \RB|Mux4~1_combout ;
wire \RB|Mux4~3_combout ;
wire \alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[167]~60_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[184]~71_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[201]~83_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[218]~96_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[235]~110_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[252]~123_combout ;
wire \alu|Mux3~7_combout ;
wire \alu|Mux3~10_combout ;
wire \alu|Mux3~8_combout ;
wire \RB|Register[23][12]~feeder_combout ;
wire \RB|Register[23][12]~q ;
wire \RB|Register[31][12]~q ;
wire \RB|Register[27][12]~feeder_combout ;
wire \RB|Register[27][12]~q ;
wire \RB|Register[19][12]~q ;
wire \RB|Mux19~7_combout ;
wire \RB|Mux19~8_combout ;
wire \RB|Register[29][12]~feeder_combout ;
wire \RB|Register[29][12]~q ;
wire \RB|Register[21][12]~q ;
wire \RB|Register[25][12]~feeder_combout ;
wire \RB|Register[25][12]~q ;
wire \RB|Register[17][12]~q ;
wire \RB|Mux19~0_combout ;
wire \RB|Mux19~1_combout ;
wire \RB|Register[26][12]~feeder_combout ;
wire \RB|Register[26][12]~q ;
wire \RB|Register[30][12]~q ;
wire \RB|Register[22][12]~feeder_combout ;
wire \RB|Register[22][12]~q ;
wire \RB|Register[18][12]~q ;
wire \RB|Mux19~2_combout ;
wire \RB|Mux19~3_combout ;
wire \RB|Register[24][12]~feeder_combout ;
wire \RB|Register[24][12]~q ;
wire \RB|Register[28][12]~q ;
wire \RB|Register[20][12]~feeder_combout ;
wire \RB|Register[20][12]~q ;
wire \RB|Register[16][12]~q ;
wire \RB|Mux19~4_combout ;
wire \RB|Mux19~5_combout ;
wire \RB|Mux19~6_combout ;
wire \RB|Mux19~9_combout ;
wire \RB|Register[9][12]~feeder_combout ;
wire \RB|Register[9][12]~q ;
wire \RB|Register[11][12]~q ;
wire \RB|Register[10][12]~q ;
wire \RB|Register[8][12]~q ;
wire \RB|Mux19~12_combout ;
wire \RB|Mux19~13_combout ;
wire \RB|Register[2][12]~q ;
wire \RB|Mux19~14_combout ;
wire \RB|Mux19~15_combout ;
wire \RB|Mux19~16_combout ;
wire \RB|Register[7][12]~feeder_combout ;
wire \RB|Register[7][12]~q ;
wire \RB|Register[6][12]~q ;
wire \RB|Register[4][12]~q ;
wire \RB|Register[5][12]~feeder_combout ;
wire \RB|Register[5][12]~q ;
wire \RB|Mux19~10_combout ;
wire \RB|Mux19~11_combout ;
wire \RB|Register[15][12]~q ;
wire \RB|Register[14][12]~q ;
wire \RB|Register[13][12]~feeder_combout ;
wire \RB|Register[13][12]~q ;
wire \RB|Register[12][12]~q ;
wire \RB|Mux19~17_combout ;
wire \RB|Mux19~18_combout ;
wire \RB|Mux19~19_combout ;
wire \RB|Mux19~20_combout ;
wire \muxK|Q[12]~3_combout ;
wire \alu|Mux3~9_combout ;
wire \RB|Register~64_combout ;
wire \RB|Register[34][12]~q ;
wire \alu|Mux2~5_combout ;
wire \RB|Register~65_combout ;
wire \RB|Register[34][13]~q ;
wire \RB|Mux2~0_combout ;
wire \RB|Mux2~1_combout ;
wire \alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[198]~86_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[215]~99_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[232]~113_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[249]~136_combout ;
wire \alu|Mux6~3_combout ;
wire \alu|Mux6~4_combout ;
wire \RB|Register~67_combout ;
wire \RB|Register[34][9]~q ;
wire \RB|Register~66_combout ;
wire \RB|Register[34][14]~q ;
wire \RB|Mux1~0_combout ;
wire \RB|Mux1~1_combout ;
wire \alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[208]~106_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[225]~120_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[242]~130_combout ;
wire \alu|Mux13~3_combout ;
wire \alu|Mux13~4_combout ;
wire \RB|Register~61_combout ;
wire \RB|Register[34][2]~q ;
wire \RB|Register~58_combout ;
wire \RB|Register[34][15]~q ;
wire \RB|Mux0~0_combout ;
wire \RB|Mux0~1_combout ;
wire \alu|Mux0~2_combout ;
wire \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout ;
wire \alu|Mod0|auto_generated|divider|divider|StageOut[255]~122_combout ;
wire \alu|Mux0~3_combout ;
wire \alu|Mux0~4_combout ;
wire \pc|pc_output[3]~11_combout ;
wire \pc|pc_output[3]~12_combout ;
wire \pc|pc_output[3]~3_combout ;
wire \pc|pc_output[3]~4_combout ;
wire \pc|pc_output[3]~5_combout ;
wire \pc|pc_output[3]~6_combout ;
wire \pc|pc_output[3]~2_combout ;
wire \pc|pc_output[3]~7_combout ;
wire \pc|pc_output[3]~8_combout ;
wire \pc|Selector0~0_combout ;
wire \pc|Selector0~1_combout ;
wire \pc|hold~0_combout ;
wire \pc|hold~1_combout ;
wire \pc|hold~q ;
wire \pc|pc_output[11]~9_combout ;
wire \pc|pc_output[11]~10_combout ;
wire \InstReg|Q[10]~feeder_combout ;
wire \pc|Add2~20_combout ;
wire \pc|Add0~20_combout ;
wire \pc|Selector1~0_combout ;
wire \pc|Selector1~1_combout ;
wire \InstReg|Q[9]~feeder_combout ;
wire \pc|Add2~18_combout ;
wire \pc|Add0~18_combout ;
wire \pc|Add1~18_combout ;
wire \pc|Selector2~0_combout ;
wire \pc|Selector2~1_combout ;
wire \pc|Add2~16_combout ;
wire \pc|Add1~16_combout ;
wire \pc|Add0~16_combout ;
wire \pc|Selector3~0_combout ;
wire \pc|Selector3~1_combout ;
wire \InstReg|Q[7]~feeder_combout ;
wire \pc|Add2~14_combout ;
wire \pc|Add0~14_combout ;
wire \pc|Add1~14_combout ;
wire \pc|Selector4~0_combout ;
wire \pc|Selector4~1_combout ;
wire \pc|Add2~12_combout ;
wire \pc|Add1~12_combout ;
wire \pc|Add0~12_combout ;
wire \pc|Selector5~0_combout ;
wire \pc|Selector5~1_combout ;
wire \InstReg|Q[5]~feeder_combout ;
wire \pc|Add2~10_combout ;
wire \pc|Add0~10_combout ;
wire \pc|Add1~10_combout ;
wire \pc|Selector6~0_combout ;
wire \pc|Selector6~1_combout ;
wire \pc|Add2~8_combout ;
wire \pc|Add0~8_combout ;
wire \pc|Selector7~0_combout ;
wire \pc|Selector7~1_combout ;
wire \pc|Add2~6_combout ;
wire \pc|Add0~6_combout ;
wire \pc|Add1~6_combout ;
wire \pc|Selector8~0_combout ;
wire \pc|Selector8~1_combout ;
wire \pc|Add2~4_combout ;
wire \pc|Add1~4_combout ;
wire \pc|Add0~4_combout ;
wire \pc|Selector9~0_combout ;
wire \pc|Selector9~1_combout ;
wire \InstReg|Q[1]~feeder_combout ;
wire \pc|Add2~2_combout ;
wire \pc|Add0~2_combout ;
wire \pc|Selector10~0_combout ;
wire \pc|Selector10~1_combout ;
wire \pc|Add2~0_combout ;
wire \pc|Add0~0_combout ;
wire \pc|Selector11~0_combout ;
wire \pc|Selector11~1_combout ;
wire \MIRstage|Selector25~0_combout ;
wire \MIRstage|ROM2~6_combout ;
wire \MIRstage|ROM1~5_combout ;
wire \MIRstage|Selector26~0_combout ;
wire \MIRstage|ROM3~6_combout ;
wire \MIRstage|Selector26~1_combout ;
wire \MIRstage|Selector26~2_combout ;
wire \MIRstage|ROM0~0_combout ;
wire \MIRstage|Selector27~2_combout ;
wire \MIRstage|Selector27~1_combout ;
wire \MIRstage|Selector27~0_combout ;
wire \MIRstage|Selector27~3_combout ;
wire \MIRstage|Selector28~0_combout ;
wire \MIRstage|ROM3~7_combout ;
wire \MIRstage|Selector29~0_combout ;
wire \MIRstage|Selector29~1_combout ;
wire \MIRstage|Selector30~0_combout ;
wire \MIRstage|Selector30~1_combout ;
wire \MIRstage|ROM3~8_combout ;
wire \MIRstage|ROM0~1_combout ;
wire \MIRstage|Selector31~1_combout ;
wire \MIRstage|Selector31~0_combout ;
wire \MIRstage|Selector31~2_combout ;
wire [4:0] \pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [32:0] \exeStage|Q ;
wire [23:0] \program|altsyncram_component|auto_generated|q_a ;
wire [32:0] \MIRstage|MIR ;
wire [32:0] \OperandStage|Q ;
wire [15:0] \inst3|altsyncram_component|auto_generated|q_a ;
wire [23:0] \InstReg|Q ;
wire [11:0] \pc|pc_output ;
wire [11:0] \pc|pc_aux ;
wire [271:0] \alu|Mod0|auto_generated|divider|divider|sel ;
wire [32:0] \RetireStage|Q ;
wire [15:0] \RB|WRdata ;
wire [15:0] \RB|A ;

wire [4:0] \pll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [1:0] \program|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \program|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \program|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \program|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \program|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \program|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \program|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \program|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \program|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \program|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \program|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \program|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;

assign \pll|altpll_component|auto_generated|wire_pll1_clk [0] = \pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [1] = \pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [2] = \pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [3] = \pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [4] = \pll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \program|altsyncram_component|auto_generated|q_a [22] = \program|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \program|altsyncram_component|auto_generated|q_a [23] = \program|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \program|altsyncram_component|auto_generated|q_a [20] = \program|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \program|altsyncram_component|auto_generated|q_a [21] = \program|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \program|altsyncram_component|auto_generated|q_a [18] = \program|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \program|altsyncram_component|auto_generated|q_a [19] = \program|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \program|altsyncram_component|auto_generated|q_a [16] = \program|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \program|altsyncram_component|auto_generated|q_a [17] = \program|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \program|altsyncram_component|auto_generated|q_a [14] = \program|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \program|altsyncram_component|auto_generated|q_a [15] = \program|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \program|altsyncram_component|auto_generated|q_a [12] = \program|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \program|altsyncram_component|auto_generated|q_a [13] = \program|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \program|altsyncram_component|auto_generated|q_a [10] = \program|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \program|altsyncram_component|auto_generated|q_a [11] = \program|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \program|altsyncram_component|auto_generated|q_a [8] = \program|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \program|altsyncram_component|auto_generated|q_a [9] = \program|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \program|altsyncram_component|auto_generated|q_a [6] = \program|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \program|altsyncram_component|auto_generated|q_a [7] = \program|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \program|altsyncram_component|auto_generated|q_a [4] = \program|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \program|altsyncram_component|auto_generated|q_a [5] = \program|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \program|altsyncram_component|auto_generated|q_a [2] = \program|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \program|altsyncram_component|auto_generated|q_a [3] = \program|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \program|altsyncram_component|auto_generated|q_a [0] = \program|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \program|altsyncram_component|auto_generated|q_a [1] = \program|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \inst3|altsyncram_component|auto_generated|q_a [2] = \inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \inst3|altsyncram_component|auto_generated|q_a [15] = \inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \inst3|altsyncram_component|auto_generated|q_a [0] = \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst3|altsyncram_component|auto_generated|q_a [1] = \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \inst3|altsyncram_component|auto_generated|q_a [12] = \inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \inst3|altsyncram_component|auto_generated|q_a [13] = \inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \inst3|altsyncram_component|auto_generated|q_a [9] = \inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \inst3|altsyncram_component|auto_generated|q_a [14] = \inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \inst3|altsyncram_component|auto_generated|q_a [10] = \inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \inst3|altsyncram_component|auto_generated|q_a [11] = \inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \inst3|altsyncram_component|auto_generated|q_a [6] = \inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \inst3|altsyncram_component|auto_generated|q_a [8] = \inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \inst3|altsyncram_component|auto_generated|q_a [3] = \inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \inst3|altsyncram_component|auto_generated|q_a [7] = \inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \inst3|altsyncram_component|auto_generated|q_a [4] = \inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \inst3|altsyncram_component|auto_generated|q_a [5] = \inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \clk~output (
	.i(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clk_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk),
	.obar());
// synopsys translate_off
defparam \clk~output .bus_hold = "false";
defparam \clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \inst[23]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[23]),
	.obar());
// synopsys translate_off
defparam \inst[23]~output .bus_hold = "false";
defparam \inst[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \inst[22]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[22]),
	.obar());
// synopsys translate_off
defparam \inst[22]~output .bus_hold = "false";
defparam \inst[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \inst[21]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[21]),
	.obar());
// synopsys translate_off
defparam \inst[21]~output .bus_hold = "false";
defparam \inst[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \inst[20]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[20]),
	.obar());
// synopsys translate_off
defparam \inst[20]~output .bus_hold = "false";
defparam \inst[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \inst[19]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[19]),
	.obar());
// synopsys translate_off
defparam \inst[19]~output .bus_hold = "false";
defparam \inst[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \inst[18]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[18]),
	.obar());
// synopsys translate_off
defparam \inst[18]~output .bus_hold = "false";
defparam \inst[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \inst[17]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[17]),
	.obar());
// synopsys translate_off
defparam \inst[17]~output .bus_hold = "false";
defparam \inst[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \inst[16]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[16]),
	.obar());
// synopsys translate_off
defparam \inst[16]~output .bus_hold = "false";
defparam \inst[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \inst[15]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[15]),
	.obar());
// synopsys translate_off
defparam \inst[15]~output .bus_hold = "false";
defparam \inst[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \inst[14]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[14]),
	.obar());
// synopsys translate_off
defparam \inst[14]~output .bus_hold = "false";
defparam \inst[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \inst[13]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[13]),
	.obar());
// synopsys translate_off
defparam \inst[13]~output .bus_hold = "false";
defparam \inst[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \inst[12]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[12]),
	.obar());
// synopsys translate_off
defparam \inst[12]~output .bus_hold = "false";
defparam \inst[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \inst[11]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[11]),
	.obar());
// synopsys translate_off
defparam \inst[11]~output .bus_hold = "false";
defparam \inst[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \inst[10]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[10]),
	.obar());
// synopsys translate_off
defparam \inst[10]~output .bus_hold = "false";
defparam \inst[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \inst[9]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[9]),
	.obar());
// synopsys translate_off
defparam \inst[9]~output .bus_hold = "false";
defparam \inst[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \inst[8]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[8]),
	.obar());
// synopsys translate_off
defparam \inst[8]~output .bus_hold = "false";
defparam \inst[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \inst[7]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[7]),
	.obar());
// synopsys translate_off
defparam \inst[7]~output .bus_hold = "false";
defparam \inst[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \inst[6]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[6]),
	.obar());
// synopsys translate_off
defparam \inst[6]~output .bus_hold = "false";
defparam \inst[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \inst[5]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[5]),
	.obar());
// synopsys translate_off
defparam \inst[5]~output .bus_hold = "false";
defparam \inst[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \inst[4]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[4]),
	.obar());
// synopsys translate_off
defparam \inst[4]~output .bus_hold = "false";
defparam \inst[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \inst[3]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[3]),
	.obar());
// synopsys translate_off
defparam \inst[3]~output .bus_hold = "false";
defparam \inst[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \inst[2]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[2]),
	.obar());
// synopsys translate_off
defparam \inst[2]~output .bus_hold = "false";
defparam \inst[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \inst[1]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[1]),
	.obar());
// synopsys translate_off
defparam \inst[1]~output .bus_hold = "false";
defparam \inst[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \inst[0]~output (
	.i(\program|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[0]),
	.obar());
// synopsys translate_off
defparam \inst[0]~output .bus_hold = "false";
defparam \inst[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \latchAout[15]~output (
	.i(\muxK|Q[15]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(latchAout[15]),
	.obar());
// synopsys translate_off
defparam \latchAout[15]~output .bus_hold = "false";
defparam \latchAout[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \latchAout[14]~output (
	.i(\muxK|Q[14]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(latchAout[14]),
	.obar());
// synopsys translate_off
defparam \latchAout[14]~output .bus_hold = "false";
defparam \latchAout[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneive_io_obuf \latchAout[13]~output (
	.i(\muxK|Q[13]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(latchAout[13]),
	.obar());
// synopsys translate_off
defparam \latchAout[13]~output .bus_hold = "false";
defparam \latchAout[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N2
cycloneive_io_obuf \latchAout[12]~output (
	.i(\muxK|Q[12]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(latchAout[12]),
	.obar());
// synopsys translate_off
defparam \latchAout[12]~output .bus_hold = "false";
defparam \latchAout[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y16_N9
cycloneive_io_obuf \latchAout[11]~output (
	.i(\muxK|Q[11]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(latchAout[11]),
	.obar());
// synopsys translate_off
defparam \latchAout[11]~output .bus_hold = "false";
defparam \latchAout[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cycloneive_io_obuf \latchAout[10]~output (
	.i(\muxK|Q[10]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(latchAout[10]),
	.obar());
// synopsys translate_off
defparam \latchAout[10]~output .bus_hold = "false";
defparam \latchAout[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \latchAout[9]~output (
	.i(\muxK|Q[9]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(latchAout[9]),
	.obar());
// synopsys translate_off
defparam \latchAout[9]~output .bus_hold = "false";
defparam \latchAout[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \latchAout[8]~output (
	.i(\muxK|Q[8]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(latchAout[8]),
	.obar());
// synopsys translate_off
defparam \latchAout[8]~output .bus_hold = "false";
defparam \latchAout[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \latchAout[7]~output (
	.i(\muxK|Q[7]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(latchAout[7]),
	.obar());
// synopsys translate_off
defparam \latchAout[7]~output .bus_hold = "false";
defparam \latchAout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \latchAout[6]~output (
	.i(\muxK|Q[6]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(latchAout[6]),
	.obar());
// synopsys translate_off
defparam \latchAout[6]~output .bus_hold = "false";
defparam \latchAout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cycloneive_io_obuf \latchAout[5]~output (
	.i(\muxK|Q[5]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(latchAout[5]),
	.obar());
// synopsys translate_off
defparam \latchAout[5]~output .bus_hold = "false";
defparam \latchAout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N23
cycloneive_io_obuf \latchAout[4]~output (
	.i(\muxK|Q[4]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(latchAout[4]),
	.obar());
// synopsys translate_off
defparam \latchAout[4]~output .bus_hold = "false";
defparam \latchAout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \latchAout[3]~output (
	.i(\muxK|Q[3]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(latchAout[3]),
	.obar());
// synopsys translate_off
defparam \latchAout[3]~output .bus_hold = "false";
defparam \latchAout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \latchAout[2]~output (
	.i(\muxK|Q[2]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(latchAout[2]),
	.obar());
// synopsys translate_off
defparam \latchAout[2]~output .bus_hold = "false";
defparam \latchAout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \latchAout[1]~output (
	.i(\muxK|Q[1]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(latchAout[1]),
	.obar());
// synopsys translate_off
defparam \latchAout[1]~output .bus_hold = "false";
defparam \latchAout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \latchAout[0]~output (
	.i(\muxK|Q[0]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(latchAout[0]),
	.obar());
// synopsys translate_off
defparam \latchAout[0]~output .bus_hold = "false";
defparam \latchAout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \MIR_output[32]~output (
	.i(\MIRstage|MIR [32]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[32]),
	.obar());
// synopsys translate_off
defparam \MIR_output[32]~output .bus_hold = "false";
defparam \MIR_output[32]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \MIR_output[31]~output (
	.i(\MIRstage|MIR [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[31]),
	.obar());
// synopsys translate_off
defparam \MIR_output[31]~output .bus_hold = "false";
defparam \MIR_output[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \MIR_output[30]~output (
	.i(\MIRstage|MIR [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[30]),
	.obar());
// synopsys translate_off
defparam \MIR_output[30]~output .bus_hold = "false";
defparam \MIR_output[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \MIR_output[29]~output (
	.i(\MIRstage|MIR [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[29]),
	.obar());
// synopsys translate_off
defparam \MIR_output[29]~output .bus_hold = "false";
defparam \MIR_output[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \MIR_output[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[28]),
	.obar());
// synopsys translate_off
defparam \MIR_output[28]~output .bus_hold = "false";
defparam \MIR_output[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \MIR_output[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[27]),
	.obar());
// synopsys translate_off
defparam \MIR_output[27]~output .bus_hold = "false";
defparam \MIR_output[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cycloneive_io_obuf \MIR_output[26]~output (
	.i(\MIRstage|MIR [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[26]),
	.obar());
// synopsys translate_off
defparam \MIR_output[26]~output .bus_hold = "false";
defparam \MIR_output[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \MIR_output[25]~output (
	.i(\MIRstage|MIR [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[25]),
	.obar());
// synopsys translate_off
defparam \MIR_output[25]~output .bus_hold = "false";
defparam \MIR_output[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \MIR_output[24]~output (
	.i(\MIRstage|MIR [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[24]),
	.obar());
// synopsys translate_off
defparam \MIR_output[24]~output .bus_hold = "false";
defparam \MIR_output[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \MIR_output[23]~output (
	.i(\MIRstage|MIR [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[23]),
	.obar());
// synopsys translate_off
defparam \MIR_output[23]~output .bus_hold = "false";
defparam \MIR_output[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \MIR_output[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[22]),
	.obar());
// synopsys translate_off
defparam \MIR_output[22]~output .bus_hold = "false";
defparam \MIR_output[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \MIR_output[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[21]),
	.obar());
// synopsys translate_off
defparam \MIR_output[21]~output .bus_hold = "false";
defparam \MIR_output[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \MIR_output[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[20]),
	.obar());
// synopsys translate_off
defparam \MIR_output[20]~output .bus_hold = "false";
defparam \MIR_output[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \MIR_output[19]~output (
	.i(\MIRstage|MIR [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[19]),
	.obar());
// synopsys translate_off
defparam \MIR_output[19]~output .bus_hold = "false";
defparam \MIR_output[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \MIR_output[18]~output (
	.i(\MIRstage|MIR [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[18]),
	.obar());
// synopsys translate_off
defparam \MIR_output[18]~output .bus_hold = "false";
defparam \MIR_output[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \MIR_output[17]~output (
	.i(\MIRstage|MIR [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[17]),
	.obar());
// synopsys translate_off
defparam \MIR_output[17]~output .bus_hold = "false";
defparam \MIR_output[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \MIR_output[16]~output (
	.i(\MIRstage|MIR [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[16]),
	.obar());
// synopsys translate_off
defparam \MIR_output[16]~output .bus_hold = "false";
defparam \MIR_output[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \MIR_output[15]~output (
	.i(\MIRstage|MIR [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[15]),
	.obar());
// synopsys translate_off
defparam \MIR_output[15]~output .bus_hold = "false";
defparam \MIR_output[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \MIR_output[14]~output (
	.i(\MIRstage|MIR [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[14]),
	.obar());
// synopsys translate_off
defparam \MIR_output[14]~output .bus_hold = "false";
defparam \MIR_output[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \MIR_output[13]~output (
	.i(\MIRstage|MIR [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[13]),
	.obar());
// synopsys translate_off
defparam \MIR_output[13]~output .bus_hold = "false";
defparam \MIR_output[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \MIR_output[12]~output (
	.i(\MIRstage|MIR [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[12]),
	.obar());
// synopsys translate_off
defparam \MIR_output[12]~output .bus_hold = "false";
defparam \MIR_output[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \MIR_output[11]~output (
	.i(\MIRstage|MIR [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[11]),
	.obar());
// synopsys translate_off
defparam \MIR_output[11]~output .bus_hold = "false";
defparam \MIR_output[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneive_io_obuf \MIR_output[10]~output (
	.i(\MIRstage|MIR [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[10]),
	.obar());
// synopsys translate_off
defparam \MIR_output[10]~output .bus_hold = "false";
defparam \MIR_output[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \MIR_output[9]~output (
	.i(\MIRstage|MIR [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[9]),
	.obar());
// synopsys translate_off
defparam \MIR_output[9]~output .bus_hold = "false";
defparam \MIR_output[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \MIR_output[8]~output (
	.i(\MIRstage|MIR [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[8]),
	.obar());
// synopsys translate_off
defparam \MIR_output[8]~output .bus_hold = "false";
defparam \MIR_output[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \MIR_output[7]~output (
	.i(\MIRstage|MIR [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[7]),
	.obar());
// synopsys translate_off
defparam \MIR_output[7]~output .bus_hold = "false";
defparam \MIR_output[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \MIR_output[6]~output (
	.i(\MIRstage|MIR [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[6]),
	.obar());
// synopsys translate_off
defparam \MIR_output[6]~output .bus_hold = "false";
defparam \MIR_output[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \MIR_output[5]~output (
	.i(\MIRstage|MIR [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[5]),
	.obar());
// synopsys translate_off
defparam \MIR_output[5]~output .bus_hold = "false";
defparam \MIR_output[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneive_io_obuf \MIR_output[4]~output (
	.i(\MIRstage|MIR [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[4]),
	.obar());
// synopsys translate_off
defparam \MIR_output[4]~output .bus_hold = "false";
defparam \MIR_output[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \MIR_output[3]~output (
	.i(\MIRstage|MIR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[3]),
	.obar());
// synopsys translate_off
defparam \MIR_output[3]~output .bus_hold = "false";
defparam \MIR_output[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \MIR_output[2]~output (
	.i(\MIRstage|MIR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[2]),
	.obar());
// synopsys translate_off
defparam \MIR_output[2]~output .bus_hold = "false";
defparam \MIR_output[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cycloneive_io_obuf \MIR_output[1]~output (
	.i(\MIRstage|MIR [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[1]),
	.obar());
// synopsys translate_off
defparam \MIR_output[1]~output .bus_hold = "false";
defparam \MIR_output[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneive_io_obuf \MIR_output[0]~output (
	.i(\MIRstage|MIR [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MIR_output[0]),
	.obar());
// synopsys translate_off
defparam \MIR_output[0]~output .bus_hold = "false";
defparam \MIR_output[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \pc_output[11]~output (
	.i(\pc|pc_output [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_output[11]),
	.obar());
// synopsys translate_off
defparam \pc_output[11]~output .bus_hold = "false";
defparam \pc_output[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \pc_output[10]~output (
	.i(\pc|pc_output [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_output[10]),
	.obar());
// synopsys translate_off
defparam \pc_output[10]~output .bus_hold = "false";
defparam \pc_output[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \pc_output[9]~output (
	.i(\pc|pc_output [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_output[9]),
	.obar());
// synopsys translate_off
defparam \pc_output[9]~output .bus_hold = "false";
defparam \pc_output[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \pc_output[8]~output (
	.i(\pc|pc_output [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_output[8]),
	.obar());
// synopsys translate_off
defparam \pc_output[8]~output .bus_hold = "false";
defparam \pc_output[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \pc_output[7]~output (
	.i(\pc|pc_output [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_output[7]),
	.obar());
// synopsys translate_off
defparam \pc_output[7]~output .bus_hold = "false";
defparam \pc_output[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \pc_output[6]~output (
	.i(\pc|pc_output [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_output[6]),
	.obar());
// synopsys translate_off
defparam \pc_output[6]~output .bus_hold = "false";
defparam \pc_output[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \pc_output[5]~output (
	.i(\pc|pc_output [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_output[5]),
	.obar());
// synopsys translate_off
defparam \pc_output[5]~output .bus_hold = "false";
defparam \pc_output[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \pc_output[4]~output (
	.i(\pc|pc_output [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_output[4]),
	.obar());
// synopsys translate_off
defparam \pc_output[4]~output .bus_hold = "false";
defparam \pc_output[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \pc_output[3]~output (
	.i(\pc|pc_output [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_output[3]),
	.obar());
// synopsys translate_off
defparam \pc_output[3]~output .bus_hold = "false";
defparam \pc_output[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \pc_output[2]~output (
	.i(\pc|pc_output [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_output[2]),
	.obar());
// synopsys translate_off
defparam \pc_output[2]~output .bus_hold = "false";
defparam \pc_output[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \pc_output[1]~output (
	.i(\pc|pc_output [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_output[1]),
	.obar());
// synopsys translate_off
defparam \pc_output[1]~output .bus_hold = "false";
defparam \pc_output[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \pc_output[0]~output (
	.i(\pc|pc_output [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_output[0]),
	.obar());
// synopsys translate_off
defparam \pc_output[0]~output .bus_hold = "false";
defparam \pc_output[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N22
cycloneive_io_ibuf \clk_input~input (
	.i(clk_input),
	.ibar(gnd),
	.o(\clk_input~input_o ));
// synopsys translate_off
defparam \clk_input~input .bus_hold = "false";
defparam \clk_input~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_3
cycloneive_pll \pll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk_input~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll|altpll_component|auto_generated|pll1 .c0_high = 250;
defparam \pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c0_low = 250;
defparam \pll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 100;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 10000;
defparam \pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 28;
defparam \pll|altpll_component|auto_generated|pll1 .m = 5;
defparam \pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 250;
defparam \pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_PLL3E0
cycloneive_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clk (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clk_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clk .clock_type = "external clock output";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clk .ena_register_mode = "double register";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N15
cycloneive_io_ibuf \clk0~input (
	.i(clk0),
	.ibar(gnd),
	.o(\clk0~input_o ));
// synopsys translate_off
defparam \clk0~input .bus_hold = "false";
defparam \clk0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \clk0~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk0~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk0~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk0~inputclkctrl .clock_type = "global clock";
defparam \clk0~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneive_lcell_comb \pc|Add1~0 (
// Equation(s):
// \pc|Add1~0_combout  = \pc|pc_output [0] $ (VCC)
// \pc|Add1~1  = CARRY(\pc|pc_output [0])

	.dataa(gnd),
	.datab(\pc|pc_output [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|Add1~0_combout ),
	.cout(\pc|Add1~1 ));
// synopsys translate_off
defparam \pc|Add1~0 .lut_mask = 16'h33CC;
defparam \pc|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneive_lcell_comb \pc|Add1~2 (
// Equation(s):
// \pc|Add1~2_combout  = (\pc|pc_output [1] & (!\pc|Add1~1 )) # (!\pc|pc_output [1] & ((\pc|Add1~1 ) # (GND)))
// \pc|Add1~3  = CARRY((!\pc|Add1~1 ) # (!\pc|pc_output [1]))

	.dataa(\pc|pc_output [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add1~1 ),
	.combout(\pc|Add1~2_combout ),
	.cout(\pc|Add1~3 ));
// synopsys translate_off
defparam \pc|Add1~2 .lut_mask = 16'h5A5F;
defparam \pc|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneive_lcell_comb \pc|Add1~4 (
// Equation(s):
// \pc|Add1~4_combout  = (\pc|pc_output [2] & (\pc|Add1~3  $ (GND))) # (!\pc|pc_output [2] & (!\pc|Add1~3  & VCC))
// \pc|Add1~5  = CARRY((\pc|pc_output [2] & !\pc|Add1~3 ))

	.dataa(gnd),
	.datab(\pc|pc_output [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add1~3 ),
	.combout(\pc|Add1~4_combout ),
	.cout(\pc|Add1~5 ));
// synopsys translate_off
defparam \pc|Add1~4 .lut_mask = 16'hC30C;
defparam \pc|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneive_lcell_comb \pc|Add1~6 (
// Equation(s):
// \pc|Add1~6_combout  = (\pc|pc_output [3] & (!\pc|Add1~5 )) # (!\pc|pc_output [3] & ((\pc|Add1~5 ) # (GND)))
// \pc|Add1~7  = CARRY((!\pc|Add1~5 ) # (!\pc|pc_output [3]))

	.dataa(gnd),
	.datab(\pc|pc_output [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add1~5 ),
	.combout(\pc|Add1~6_combout ),
	.cout(\pc|Add1~7 ));
// synopsys translate_off
defparam \pc|Add1~6 .lut_mask = 16'h3C3F;
defparam \pc|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneive_lcell_comb \pc|Add1~8 (
// Equation(s):
// \pc|Add1~8_combout  = (\pc|pc_output [4] & (\pc|Add1~7  $ (GND))) # (!\pc|pc_output [4] & (!\pc|Add1~7  & VCC))
// \pc|Add1~9  = CARRY((\pc|pc_output [4] & !\pc|Add1~7 ))

	.dataa(\pc|pc_output [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add1~7 ),
	.combout(\pc|Add1~8_combout ),
	.cout(\pc|Add1~9 ));
// synopsys translate_off
defparam \pc|Add1~8 .lut_mask = 16'hA50A;
defparam \pc|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneive_lcell_comb \pc|Add1~10 (
// Equation(s):
// \pc|Add1~10_combout  = (\pc|pc_output [5] & (!\pc|Add1~9 )) # (!\pc|pc_output [5] & ((\pc|Add1~9 ) # (GND)))
// \pc|Add1~11  = CARRY((!\pc|Add1~9 ) # (!\pc|pc_output [5]))

	.dataa(\pc|pc_output [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add1~9 ),
	.combout(\pc|Add1~10_combout ),
	.cout(\pc|Add1~11 ));
// synopsys translate_off
defparam \pc|Add1~10 .lut_mask = 16'h5A5F;
defparam \pc|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneive_lcell_comb \pc|Add1~12 (
// Equation(s):
// \pc|Add1~12_combout  = (\pc|pc_output [6] & (\pc|Add1~11  $ (GND))) # (!\pc|pc_output [6] & (!\pc|Add1~11  & VCC))
// \pc|Add1~13  = CARRY((\pc|pc_output [6] & !\pc|Add1~11 ))

	.dataa(gnd),
	.datab(\pc|pc_output [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add1~11 ),
	.combout(\pc|Add1~12_combout ),
	.cout(\pc|Add1~13 ));
// synopsys translate_off
defparam \pc|Add1~12 .lut_mask = 16'hC30C;
defparam \pc|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneive_lcell_comb \pc|Add1~14 (
// Equation(s):
// \pc|Add1~14_combout  = (\pc|pc_output [7] & (!\pc|Add1~13 )) # (!\pc|pc_output [7] & ((\pc|Add1~13 ) # (GND)))
// \pc|Add1~15  = CARRY((!\pc|Add1~13 ) # (!\pc|pc_output [7]))

	.dataa(\pc|pc_output [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add1~13 ),
	.combout(\pc|Add1~14_combout ),
	.cout(\pc|Add1~15 ));
// synopsys translate_off
defparam \pc|Add1~14 .lut_mask = 16'h5A5F;
defparam \pc|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneive_lcell_comb \pc|Add1~16 (
// Equation(s):
// \pc|Add1~16_combout  = (\pc|pc_output [8] & (\pc|Add1~15  $ (GND))) # (!\pc|pc_output [8] & (!\pc|Add1~15  & VCC))
// \pc|Add1~17  = CARRY((\pc|pc_output [8] & !\pc|Add1~15 ))

	.dataa(gnd),
	.datab(\pc|pc_output [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add1~15 ),
	.combout(\pc|Add1~16_combout ),
	.cout(\pc|Add1~17 ));
// synopsys translate_off
defparam \pc|Add1~16 .lut_mask = 16'hC30C;
defparam \pc|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneive_lcell_comb \pc|Add1~18 (
// Equation(s):
// \pc|Add1~18_combout  = (\pc|pc_output [9] & (!\pc|Add1~17 )) # (!\pc|pc_output [9] & ((\pc|Add1~17 ) # (GND)))
// \pc|Add1~19  = CARRY((!\pc|Add1~17 ) # (!\pc|pc_output [9]))

	.dataa(gnd),
	.datab(\pc|pc_output [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add1~17 ),
	.combout(\pc|Add1~18_combout ),
	.cout(\pc|Add1~19 ));
// synopsys translate_off
defparam \pc|Add1~18 .lut_mask = 16'h3C3F;
defparam \pc|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneive_lcell_comb \pc|Add1~20 (
// Equation(s):
// \pc|Add1~20_combout  = (\pc|pc_output [10] & (\pc|Add1~19  $ (GND))) # (!\pc|pc_output [10] & (!\pc|Add1~19  & VCC))
// \pc|Add1~21  = CARRY((\pc|pc_output [10] & !\pc|Add1~19 ))

	.dataa(\pc|pc_output [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add1~19 ),
	.combout(\pc|Add1~20_combout ),
	.cout(\pc|Add1~21 ));
// synopsys translate_off
defparam \pc|Add1~20 .lut_mask = 16'hA50A;
defparam \pc|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X33_Y8_N0
cycloneive_ram_block \program|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk0~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\pc|pc_output [11],\pc|pc_output [10],\pc|pc_output [9],\pc|pc_output [8],\pc|pc_output [7],\pc|pc_output [6],\pc|pc_output [5],\pc|pc_output [4],\pc|pc_output [3],\pc|pc_output [2],\pc|pc_output [1],\pc|pc_output [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .init_file = "PROGRAM.hex";
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "PROGRAM:program|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ALTSYNCRAM";
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N16
cycloneive_lcell_comb \InstReg|Q[13]~feeder (
// Equation(s):
// \InstReg|Q[13]~feeder_combout  = \program|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\program|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\InstReg|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \InstReg|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \InstReg|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N17
dffeas \InstReg|Q[13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\InstReg|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[13] .is_wysiwyg = "true";
defparam \InstReg|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N3
dffeas \InstReg|Q[12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[12] .is_wysiwyg = "true";
defparam \InstReg|Q[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y2_N0
cycloneive_ram_block \program|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk0~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\pc|pc_output [11],\pc|pc_output [10],\pc|pc_output [9],\pc|pc_output [8],\pc|pc_output [7],\pc|pc_output [6],\pc|pc_output [5],\pc|pc_output [4],\pc|pc_output [3],\pc|pc_output [2],\pc|pc_output [1],\pc|pc_output [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .init_file = "PROGRAM.hex";
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "PROGRAM:program|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ALTSYNCRAM";
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

// Location: FF_X31_Y12_N31
dffeas \InstReg|Q[14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[14] .is_wysiwyg = "true";
defparam \InstReg|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N15
dffeas \InstReg|Q[15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[15] .is_wysiwyg = "true";
defparam \InstReg|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N5
dffeas \InstReg|Q[23] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program|altsyncram_component|auto_generated|q_a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[23] .is_wysiwyg = "true";
defparam \InstReg|Q[23] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y1_N0
cycloneive_ram_block \program|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk0~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\pc|pc_output [11],\pc|pc_output [10],\pc|pc_output [9],\pc|pc_output [8],\pc|pc_output [7],\pc|pc_output [6],\pc|pc_output [5],\pc|pc_output [4],\pc|pc_output [3],\pc|pc_output [2],\pc|pc_output [1],\pc|pc_output [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .init_file = "PROGRAM.hex";
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "PROGRAM:program|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ALTSYNCRAM";
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X29_Y7_N19
dffeas \InstReg|Q[19] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program|altsyncram_component|auto_generated|q_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[19] .is_wysiwyg = "true";
defparam \InstReg|Q[19] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y1_N0
cycloneive_ram_block \program|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk0~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\pc|pc_output [11],\pc|pc_output [10],\pc|pc_output [9],\pc|pc_output [8],\pc|pc_output [7],\pc|pc_output [6],\pc|pc_output [5],\pc|pc_output [4],\pc|pc_output [3],\pc|pc_output [2],\pc|pc_output [1],\pc|pc_output [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .init_file = "PROGRAM.hex";
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "PROGRAM:program|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ALTSYNCRAM";
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X30_Y10_N5
dffeas \InstReg|Q[20] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program|altsyncram_component|auto_generated|q_a [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[20] .is_wysiwyg = "true";
defparam \InstReg|Q[20] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y7_N0
cycloneive_ram_block \program|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk0~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\pc|pc_output [11],\pc|pc_output [10],\pc|pc_output [9],\pc|pc_output [8],\pc|pc_output [7],\pc|pc_output [6],\pc|pc_output [5],\pc|pc_output [4],\pc|pc_output [3],\pc|pc_output [2],\pc|pc_output [1],\pc|pc_output [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .init_file = "PROGRAM.hex";
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "PROGRAM:program|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ALTSYNCRAM";
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: FF_X29_Y7_N13
dffeas \InstReg|Q[22] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program|altsyncram_component|auto_generated|q_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[22] .is_wysiwyg = "true";
defparam \InstReg|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N27
dffeas \InstReg|Q[21] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program|altsyncram_component|auto_generated|q_a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[21] .is_wysiwyg = "true";
defparam \InstReg|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N28
cycloneive_lcell_comb \MIRstage|Equal0~0 (
// Equation(s):
// \MIRstage|Equal0~0_combout  = (!\InstReg|Q [19] & (!\InstReg|Q [20] & (!\InstReg|Q [22] & !\InstReg|Q [21])))

	.dataa(\InstReg|Q [19]),
	.datab(\InstReg|Q [20]),
	.datac(\InstReg|Q [22]),
	.datad(\InstReg|Q [21]),
	.cin(gnd),
	.combout(\MIRstage|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Equal0~0 .lut_mask = 16'h0001;
defparam \MIRstage|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N3
dffeas \InstReg|Q[18] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program|altsyncram_component|auto_generated|q_a [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[18] .is_wysiwyg = "true";
defparam \InstReg|Q[18] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y7_N0
cycloneive_ram_block \program|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk0~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\pc|pc_output [11],\pc|pc_output [10],\pc|pc_output [9],\pc|pc_output [8],\pc|pc_output [7],\pc|pc_output [6],\pc|pc_output [5],\pc|pc_output [4],\pc|pc_output [3],\pc|pc_output [2],\pc|pc_output [1],\pc|pc_output [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .init_file = "PROGRAM.hex";
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "PROGRAM:program|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ALTSYNCRAM";
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X29_Y7_N15
dffeas \InstReg|Q[16] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program|altsyncram_component|auto_generated|q_a [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[16] .is_wysiwyg = "true";
defparam \InstReg|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N29
dffeas \InstReg|Q[17] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program|altsyncram_component|auto_generated|q_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[17] .is_wysiwyg = "true";
defparam \InstReg|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N14
cycloneive_lcell_comb \MIRstage|ROM1~6 (
// Equation(s):
// \MIRstage|ROM1~6_combout  = (!\InstReg|Q [18] & (!\InstReg|Q [16] & !\InstReg|Q [17]))

	.dataa(gnd),
	.datab(\InstReg|Q [18]),
	.datac(\InstReg|Q [16]),
	.datad(\InstReg|Q [17]),
	.cin(gnd),
	.combout(\MIRstage|ROM1~6_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM1~6 .lut_mask = 16'h0003;
defparam \MIRstage|ROM1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N14
cycloneive_lcell_comb \pc|Equal0~0 (
// Equation(s):
// \pc|Equal0~0_combout  = (!\InstReg|Q [15] & (\InstReg|Q [23] & (\MIRstage|Equal0~0_combout  & \MIRstage|ROM1~6_combout )))

	.dataa(\InstReg|Q [15]),
	.datab(\InstReg|Q [23]),
	.datac(\MIRstage|Equal0~0_combout ),
	.datad(\MIRstage|ROM1~6_combout ),
	.cin(gnd),
	.combout(\pc|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Equal0~0 .lut_mask = 16'h4000;
defparam \pc|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N26
cycloneive_lcell_comb \pc|Equal5~0 (
// Equation(s):
// \pc|Equal5~0_combout  = (!\InstReg|Q [13] & (\InstReg|Q [12] & (\InstReg|Q [14] & \pc|Equal0~0_combout )))

	.dataa(\InstReg|Q [13]),
	.datab(\InstReg|Q [12]),
	.datac(\InstReg|Q [14]),
	.datad(\pc|Equal0~0_combout ),
	.cin(gnd),
	.combout(\pc|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Equal5~0 .lut_mask = 16'h4000;
defparam \pc|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
cycloneive_lcell_comb \pc|start~feeder (
// Equation(s):
// \pc|start~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc|start~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|start~feeder .lut_mask = 16'hFFFF;
defparam \pc|start~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N29
dffeas \pc|start (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\pc|start~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|start .is_wysiwyg = "true";
defparam \pc|start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N18
cycloneive_lcell_comb \pc|pc_aux[11]~0 (
// Equation(s):
// \pc|pc_aux[11]~0_combout  = (\pc|Equal5~0_combout  & \pc|start~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc|Equal5~0_combout ),
	.datad(\pc|start~q ),
	.cin(gnd),
	.combout(\pc|pc_aux[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_aux[11]~0 .lut_mask = 16'hF000;
defparam \pc|pc_aux[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N29
dffeas \pc|pc_aux[11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|pc_output [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pc|pc_aux[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_aux [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_aux[11] .is_wysiwyg = "true";
defparam \pc|pc_aux[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N27
dffeas \pc|pc_aux[10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|pc_output [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pc|pc_aux[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_aux [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_aux[10] .is_wysiwyg = "true";
defparam \pc|pc_aux[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N25
dffeas \pc|pc_aux[9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|pc_output [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pc|pc_aux[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_aux [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_aux[9] .is_wysiwyg = "true";
defparam \pc|pc_aux[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N23
dffeas \pc|pc_aux[8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|pc_output [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pc|pc_aux[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_aux [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_aux[8] .is_wysiwyg = "true";
defparam \pc|pc_aux[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N21
dffeas \pc|pc_aux[7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|pc_output [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pc|pc_aux[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_aux [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_aux[7] .is_wysiwyg = "true";
defparam \pc|pc_aux[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N19
dffeas \pc|pc_aux[6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|pc_output [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pc|pc_aux[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_aux [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_aux[6] .is_wysiwyg = "true";
defparam \pc|pc_aux[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N17
dffeas \pc|pc_aux[5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|pc_output [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pc|pc_aux[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_aux [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_aux[5] .is_wysiwyg = "true";
defparam \pc|pc_aux[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N15
dffeas \pc|pc_aux[4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|pc_output [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pc|pc_aux[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_aux [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_aux[4] .is_wysiwyg = "true";
defparam \pc|pc_aux[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N13
dffeas \pc|pc_aux[3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|pc_output [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pc|pc_aux[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_aux [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_aux[3] .is_wysiwyg = "true";
defparam \pc|pc_aux[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N11
dffeas \pc|pc_aux[2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|pc_output [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pc|pc_aux[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_aux [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_aux[2] .is_wysiwyg = "true";
defparam \pc|pc_aux[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N9
dffeas \pc|pc_aux[1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|pc_output [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pc|pc_aux[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_aux [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_aux[1] .is_wysiwyg = "true";
defparam \pc|pc_aux[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N7
dffeas \pc|pc_aux[0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|pc_output [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pc|pc_aux[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_aux [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_aux[0] .is_wysiwyg = "true";
defparam \pc|pc_aux[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \pc|Add0~0 (
// Equation(s):
// \pc|Add0~0_combout  = \pc|pc_aux [0] $ (VCC)
// \pc|Add0~1  = CARRY(\pc|pc_aux [0])

	.dataa(\pc|pc_aux [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|Add0~0_combout ),
	.cout(\pc|Add0~1 ));
// synopsys translate_off
defparam \pc|Add0~0 .lut_mask = 16'h55AA;
defparam \pc|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \pc|Add0~2 (
// Equation(s):
// \pc|Add0~2_combout  = (\pc|pc_aux [1] & (!\pc|Add0~1 )) # (!\pc|pc_aux [1] & ((\pc|Add0~1 ) # (GND)))
// \pc|Add0~3  = CARRY((!\pc|Add0~1 ) # (!\pc|pc_aux [1]))

	.dataa(gnd),
	.datab(\pc|pc_aux [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add0~1 ),
	.combout(\pc|Add0~2_combout ),
	.cout(\pc|Add0~3 ));
// synopsys translate_off
defparam \pc|Add0~2 .lut_mask = 16'h3C3F;
defparam \pc|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \pc|Add0~4 (
// Equation(s):
// \pc|Add0~4_combout  = (\pc|pc_aux [2] & (\pc|Add0~3  $ (GND))) # (!\pc|pc_aux [2] & (!\pc|Add0~3  & VCC))
// \pc|Add0~5  = CARRY((\pc|pc_aux [2] & !\pc|Add0~3 ))

	.dataa(\pc|pc_aux [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add0~3 ),
	.combout(\pc|Add0~4_combout ),
	.cout(\pc|Add0~5 ));
// synopsys translate_off
defparam \pc|Add0~4 .lut_mask = 16'hA50A;
defparam \pc|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \pc|Add0~6 (
// Equation(s):
// \pc|Add0~6_combout  = (\pc|pc_aux [3] & (!\pc|Add0~5 )) # (!\pc|pc_aux [3] & ((\pc|Add0~5 ) # (GND)))
// \pc|Add0~7  = CARRY((!\pc|Add0~5 ) # (!\pc|pc_aux [3]))

	.dataa(gnd),
	.datab(\pc|pc_aux [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add0~5 ),
	.combout(\pc|Add0~6_combout ),
	.cout(\pc|Add0~7 ));
// synopsys translate_off
defparam \pc|Add0~6 .lut_mask = 16'h3C3F;
defparam \pc|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \pc|Add0~8 (
// Equation(s):
// \pc|Add0~8_combout  = (\pc|pc_aux [4] & (\pc|Add0~7  $ (GND))) # (!\pc|pc_aux [4] & (!\pc|Add0~7  & VCC))
// \pc|Add0~9  = CARRY((\pc|pc_aux [4] & !\pc|Add0~7 ))

	.dataa(\pc|pc_aux [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add0~7 ),
	.combout(\pc|Add0~8_combout ),
	.cout(\pc|Add0~9 ));
// synopsys translate_off
defparam \pc|Add0~8 .lut_mask = 16'hA50A;
defparam \pc|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \pc|Add0~10 (
// Equation(s):
// \pc|Add0~10_combout  = (\pc|pc_aux [5] & (!\pc|Add0~9 )) # (!\pc|pc_aux [5] & ((\pc|Add0~9 ) # (GND)))
// \pc|Add0~11  = CARRY((!\pc|Add0~9 ) # (!\pc|pc_aux [5]))

	.dataa(gnd),
	.datab(\pc|pc_aux [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add0~9 ),
	.combout(\pc|Add0~10_combout ),
	.cout(\pc|Add0~11 ));
// synopsys translate_off
defparam \pc|Add0~10 .lut_mask = 16'h3C3F;
defparam \pc|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \pc|Add0~12 (
// Equation(s):
// \pc|Add0~12_combout  = (\pc|pc_aux [6] & (\pc|Add0~11  $ (GND))) # (!\pc|pc_aux [6] & (!\pc|Add0~11  & VCC))
// \pc|Add0~13  = CARRY((\pc|pc_aux [6] & !\pc|Add0~11 ))

	.dataa(gnd),
	.datab(\pc|pc_aux [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add0~11 ),
	.combout(\pc|Add0~12_combout ),
	.cout(\pc|Add0~13 ));
// synopsys translate_off
defparam \pc|Add0~12 .lut_mask = 16'hC30C;
defparam \pc|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \pc|Add0~14 (
// Equation(s):
// \pc|Add0~14_combout  = (\pc|pc_aux [7] & (!\pc|Add0~13 )) # (!\pc|pc_aux [7] & ((\pc|Add0~13 ) # (GND)))
// \pc|Add0~15  = CARRY((!\pc|Add0~13 ) # (!\pc|pc_aux [7]))

	.dataa(\pc|pc_aux [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add0~13 ),
	.combout(\pc|Add0~14_combout ),
	.cout(\pc|Add0~15 ));
// synopsys translate_off
defparam \pc|Add0~14 .lut_mask = 16'h5A5F;
defparam \pc|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \pc|Add0~16 (
// Equation(s):
// \pc|Add0~16_combout  = (\pc|pc_aux [8] & (\pc|Add0~15  $ (GND))) # (!\pc|pc_aux [8] & (!\pc|Add0~15  & VCC))
// \pc|Add0~17  = CARRY((\pc|pc_aux [8] & !\pc|Add0~15 ))

	.dataa(gnd),
	.datab(\pc|pc_aux [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add0~15 ),
	.combout(\pc|Add0~16_combout ),
	.cout(\pc|Add0~17 ));
// synopsys translate_off
defparam \pc|Add0~16 .lut_mask = 16'hC30C;
defparam \pc|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \pc|Add0~18 (
// Equation(s):
// \pc|Add0~18_combout  = (\pc|pc_aux [9] & (!\pc|Add0~17 )) # (!\pc|pc_aux [9] & ((\pc|Add0~17 ) # (GND)))
// \pc|Add0~19  = CARRY((!\pc|Add0~17 ) # (!\pc|pc_aux [9]))

	.dataa(gnd),
	.datab(\pc|pc_aux [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add0~17 ),
	.combout(\pc|Add0~18_combout ),
	.cout(\pc|Add0~19 ));
// synopsys translate_off
defparam \pc|Add0~18 .lut_mask = 16'h3C3F;
defparam \pc|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneive_lcell_comb \pc|Add0~20 (
// Equation(s):
// \pc|Add0~20_combout  = (\pc|pc_aux [10] & (\pc|Add0~19  $ (GND))) # (!\pc|pc_aux [10] & (!\pc|Add0~19  & VCC))
// \pc|Add0~21  = CARRY((\pc|pc_aux [10] & !\pc|Add0~19 ))

	.dataa(\pc|pc_aux [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add0~19 ),
	.combout(\pc|Add0~20_combout ),
	.cout(\pc|Add0~21 ));
// synopsys translate_off
defparam \pc|Add0~20 .lut_mask = 16'hA50A;
defparam \pc|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \pc|Add0~22 (
// Equation(s):
// \pc|Add0~22_combout  = \pc|Add0~21  $ (\pc|pc_aux [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|pc_aux [11]),
	.cin(\pc|Add0~21 ),
	.combout(\pc|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Add0~22 .lut_mask = 16'h0FF0;
defparam \pc|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X22_Y2_N0
cycloneive_ram_block \program|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk0~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\pc|pc_output [11],\pc|pc_output [10],\pc|pc_output [9],\pc|pc_output [8],\pc|pc_output [7],\pc|pc_output [6],\pc|pc_output [5],\pc|pc_output [4],\pc|pc_output [3],\pc|pc_output [2],\pc|pc_output [1],\pc|pc_output [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .init_file = "PROGRAM.hex";
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "PROGRAM:program|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ALTSYNCRAM";
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

// Location: FF_X28_Y10_N29
dffeas \InstReg|Q[11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[11] .is_wysiwyg = "true";
defparam \InstReg|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N0
cycloneive_lcell_comb \pc|Add2~0 (
// Equation(s):
// \pc|Add2~0_combout  = (\InstReg|Q [0] & (\pc|pc_output [0] $ (VCC))) # (!\InstReg|Q [0] & (\pc|pc_output [0] & VCC))
// \pc|Add2~1  = CARRY((\InstReg|Q [0] & \pc|pc_output [0]))

	.dataa(\InstReg|Q [0]),
	.datab(\pc|pc_output [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|Add2~0_combout ),
	.cout(\pc|Add2~1 ));
// synopsys translate_off
defparam \pc|Add2~0 .lut_mask = 16'h6688;
defparam \pc|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N2
cycloneive_lcell_comb \pc|Add2~2 (
// Equation(s):
// \pc|Add2~2_combout  = (\pc|pc_output [1] & ((\InstReg|Q [1] & (\pc|Add2~1  & VCC)) # (!\InstReg|Q [1] & (!\pc|Add2~1 )))) # (!\pc|pc_output [1] & ((\InstReg|Q [1] & (!\pc|Add2~1 )) # (!\InstReg|Q [1] & ((\pc|Add2~1 ) # (GND)))))
// \pc|Add2~3  = CARRY((\pc|pc_output [1] & (!\InstReg|Q [1] & !\pc|Add2~1 )) # (!\pc|pc_output [1] & ((!\pc|Add2~1 ) # (!\InstReg|Q [1]))))

	.dataa(\pc|pc_output [1]),
	.datab(\InstReg|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add2~1 ),
	.combout(\pc|Add2~2_combout ),
	.cout(\pc|Add2~3 ));
// synopsys translate_off
defparam \pc|Add2~2 .lut_mask = 16'h9617;
defparam \pc|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N4
cycloneive_lcell_comb \pc|Add2~4 (
// Equation(s):
// \pc|Add2~4_combout  = ((\InstReg|Q [2] $ (\pc|pc_output [2] $ (!\pc|Add2~3 )))) # (GND)
// \pc|Add2~5  = CARRY((\InstReg|Q [2] & ((\pc|pc_output [2]) # (!\pc|Add2~3 ))) # (!\InstReg|Q [2] & (\pc|pc_output [2] & !\pc|Add2~3 )))

	.dataa(\InstReg|Q [2]),
	.datab(\pc|pc_output [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add2~3 ),
	.combout(\pc|Add2~4_combout ),
	.cout(\pc|Add2~5 ));
// synopsys translate_off
defparam \pc|Add2~4 .lut_mask = 16'h698E;
defparam \pc|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
cycloneive_lcell_comb \pc|Add2~6 (
// Equation(s):
// \pc|Add2~6_combout  = (\InstReg|Q [3] & ((\pc|pc_output [3] & (\pc|Add2~5  & VCC)) # (!\pc|pc_output [3] & (!\pc|Add2~5 )))) # (!\InstReg|Q [3] & ((\pc|pc_output [3] & (!\pc|Add2~5 )) # (!\pc|pc_output [3] & ((\pc|Add2~5 ) # (GND)))))
// \pc|Add2~7  = CARRY((\InstReg|Q [3] & (!\pc|pc_output [3] & !\pc|Add2~5 )) # (!\InstReg|Q [3] & ((!\pc|Add2~5 ) # (!\pc|pc_output [3]))))

	.dataa(\InstReg|Q [3]),
	.datab(\pc|pc_output [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add2~5 ),
	.combout(\pc|Add2~6_combout ),
	.cout(\pc|Add2~7 ));
// synopsys translate_off
defparam \pc|Add2~6 .lut_mask = 16'h9617;
defparam \pc|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
cycloneive_lcell_comb \pc|Add2~8 (
// Equation(s):
// \pc|Add2~8_combout  = ((\pc|pc_output [4] $ (\InstReg|Q [4] $ (!\pc|Add2~7 )))) # (GND)
// \pc|Add2~9  = CARRY((\pc|pc_output [4] & ((\InstReg|Q [4]) # (!\pc|Add2~7 ))) # (!\pc|pc_output [4] & (\InstReg|Q [4] & !\pc|Add2~7 )))

	.dataa(\pc|pc_output [4]),
	.datab(\InstReg|Q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add2~7 ),
	.combout(\pc|Add2~8_combout ),
	.cout(\pc|Add2~9 ));
// synopsys translate_off
defparam \pc|Add2~8 .lut_mask = 16'h698E;
defparam \pc|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N10
cycloneive_lcell_comb \pc|Add2~10 (
// Equation(s):
// \pc|Add2~10_combout  = (\pc|pc_output [5] & ((\InstReg|Q [5] & (\pc|Add2~9  & VCC)) # (!\InstReg|Q [5] & (!\pc|Add2~9 )))) # (!\pc|pc_output [5] & ((\InstReg|Q [5] & (!\pc|Add2~9 )) # (!\InstReg|Q [5] & ((\pc|Add2~9 ) # (GND)))))
// \pc|Add2~11  = CARRY((\pc|pc_output [5] & (!\InstReg|Q [5] & !\pc|Add2~9 )) # (!\pc|pc_output [5] & ((!\pc|Add2~9 ) # (!\InstReg|Q [5]))))

	.dataa(\pc|pc_output [5]),
	.datab(\InstReg|Q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add2~9 ),
	.combout(\pc|Add2~10_combout ),
	.cout(\pc|Add2~11 ));
// synopsys translate_off
defparam \pc|Add2~10 .lut_mask = 16'h9617;
defparam \pc|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N12
cycloneive_lcell_comb \pc|Add2~12 (
// Equation(s):
// \pc|Add2~12_combout  = ((\pc|pc_output [6] $ (\InstReg|Q [6] $ (!\pc|Add2~11 )))) # (GND)
// \pc|Add2~13  = CARRY((\pc|pc_output [6] & ((\InstReg|Q [6]) # (!\pc|Add2~11 ))) # (!\pc|pc_output [6] & (\InstReg|Q [6] & !\pc|Add2~11 )))

	.dataa(\pc|pc_output [6]),
	.datab(\InstReg|Q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add2~11 ),
	.combout(\pc|Add2~12_combout ),
	.cout(\pc|Add2~13 ));
// synopsys translate_off
defparam \pc|Add2~12 .lut_mask = 16'h698E;
defparam \pc|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N14
cycloneive_lcell_comb \pc|Add2~14 (
// Equation(s):
// \pc|Add2~14_combout  = (\pc|pc_output [7] & ((\InstReg|Q [7] & (\pc|Add2~13  & VCC)) # (!\InstReg|Q [7] & (!\pc|Add2~13 )))) # (!\pc|pc_output [7] & ((\InstReg|Q [7] & (!\pc|Add2~13 )) # (!\InstReg|Q [7] & ((\pc|Add2~13 ) # (GND)))))
// \pc|Add2~15  = CARRY((\pc|pc_output [7] & (!\InstReg|Q [7] & !\pc|Add2~13 )) # (!\pc|pc_output [7] & ((!\pc|Add2~13 ) # (!\InstReg|Q [7]))))

	.dataa(\pc|pc_output [7]),
	.datab(\InstReg|Q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add2~13 ),
	.combout(\pc|Add2~14_combout ),
	.cout(\pc|Add2~15 ));
// synopsys translate_off
defparam \pc|Add2~14 .lut_mask = 16'h9617;
defparam \pc|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
cycloneive_lcell_comb \pc|Add2~16 (
// Equation(s):
// \pc|Add2~16_combout  = ((\pc|pc_output [8] $ (\InstReg|Q [8] $ (!\pc|Add2~15 )))) # (GND)
// \pc|Add2~17  = CARRY((\pc|pc_output [8] & ((\InstReg|Q [8]) # (!\pc|Add2~15 ))) # (!\pc|pc_output [8] & (\InstReg|Q [8] & !\pc|Add2~15 )))

	.dataa(\pc|pc_output [8]),
	.datab(\InstReg|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add2~15 ),
	.combout(\pc|Add2~16_combout ),
	.cout(\pc|Add2~17 ));
// synopsys translate_off
defparam \pc|Add2~16 .lut_mask = 16'h698E;
defparam \pc|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
cycloneive_lcell_comb \pc|Add2~18 (
// Equation(s):
// \pc|Add2~18_combout  = (\pc|pc_output [9] & ((\InstReg|Q [9] & (\pc|Add2~17  & VCC)) # (!\InstReg|Q [9] & (!\pc|Add2~17 )))) # (!\pc|pc_output [9] & ((\InstReg|Q [9] & (!\pc|Add2~17 )) # (!\InstReg|Q [9] & ((\pc|Add2~17 ) # (GND)))))
// \pc|Add2~19  = CARRY((\pc|pc_output [9] & (!\InstReg|Q [9] & !\pc|Add2~17 )) # (!\pc|pc_output [9] & ((!\pc|Add2~17 ) # (!\InstReg|Q [9]))))

	.dataa(\pc|pc_output [9]),
	.datab(\InstReg|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add2~17 ),
	.combout(\pc|Add2~18_combout ),
	.cout(\pc|Add2~19 ));
// synopsys translate_off
defparam \pc|Add2~18 .lut_mask = 16'h9617;
defparam \pc|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
cycloneive_lcell_comb \pc|Add2~20 (
// Equation(s):
// \pc|Add2~20_combout  = ((\InstReg|Q [10] $ (\pc|pc_output [10] $ (!\pc|Add2~19 )))) # (GND)
// \pc|Add2~21  = CARRY((\InstReg|Q [10] & ((\pc|pc_output [10]) # (!\pc|Add2~19 ))) # (!\InstReg|Q [10] & (\pc|pc_output [10] & !\pc|Add2~19 )))

	.dataa(\InstReg|Q [10]),
	.datab(\pc|pc_output [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Add2~19 ),
	.combout(\pc|Add2~20_combout ),
	.cout(\pc|Add2~21 ));
// synopsys translate_off
defparam \pc|Add2~20 .lut_mask = 16'h698E;
defparam \pc|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N22
cycloneive_lcell_comb \pc|Add2~22 (
// Equation(s):
// \pc|Add2~22_combout  = \pc|pc_output [11] $ (\InstReg|Q [11] $ (\pc|Add2~21 ))

	.dataa(\pc|pc_output [11]),
	.datab(\InstReg|Q [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(\pc|Add2~21 ),
	.combout(\pc|Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Add2~22 .lut_mask = 16'h9696;
defparam \pc|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N20
cycloneive_lcell_comb \pc|pc_output[3]~0 (
// Equation(s):
// \pc|pc_output[3]~0_combout  = ((\InstReg|Q [13]) # (!\pc|Equal0~0_combout )) # (!\InstReg|Q [14])

	.dataa(\InstReg|Q [14]),
	.datab(gnd),
	.datac(\InstReg|Q [13]),
	.datad(\pc|Equal0~0_combout ),
	.cin(gnd),
	.combout(\pc|pc_output[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_output[3]~0 .lut_mask = 16'hF5FF;
defparam \pc|pc_output[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneive_lcell_comb \pc|Add1~22 (
// Equation(s):
// \pc|Add1~22_combout  = \pc|pc_output [11] $ (\pc|Add1~21 )

	.dataa(\pc|pc_output [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pc|Add1~21 ),
	.combout(\pc|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Add1~22 .lut_mask = 16'h5A5A;
defparam \pc|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N30
cycloneive_lcell_comb \pc|pc_output[3]~1 (
// Equation(s):
// \pc|pc_output[3]~1_combout  = (!\InstReg|Q [13] & (\InstReg|Q [12] & (!\InstReg|Q [14] & \pc|Equal0~0_combout )))

	.dataa(\InstReg|Q [13]),
	.datab(\InstReg|Q [12]),
	.datac(\InstReg|Q [14]),
	.datad(\pc|Equal0~0_combout ),
	.cin(gnd),
	.combout(\pc|pc_output[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_output[3]~1 .lut_mask = 16'h0400;
defparam \pc|pc_output[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \MIRstage|ROM3~1 (
// Equation(s):
// \MIRstage|ROM3~1_combout  = (\InstReg|Q [12] & (\InstReg|Q [10] & (!\InstReg|Q [13] & \InstReg|Q [11]))) # (!\InstReg|Q [12] & (((\InstReg|Q [13] & !\InstReg|Q [11]))))

	.dataa(\InstReg|Q [10]),
	.datab(\InstReg|Q [12]),
	.datac(\InstReg|Q [13]),
	.datad(\InstReg|Q [11]),
	.cin(gnd),
	.combout(\MIRstage|ROM3~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM3~1 .lut_mask = 16'h0830;
defparam \MIRstage|ROM3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cycloneive_lcell_comb \MIRstage|ROM4~1 (
// Equation(s):
// \MIRstage|ROM4~1_combout  = (!\InstReg|Q [2] & !\InstReg|Q [3])

	.dataa(gnd),
	.datab(\InstReg|Q [2]),
	.datac(\InstReg|Q [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MIRstage|ROM4~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM4~1 .lut_mask = 16'h0303;
defparam \MIRstage|ROM4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N26
cycloneive_lcell_comb \MIRstage|Equal4~0 (
// Equation(s):
// \MIRstage|Equal4~0_combout  = (!\InstReg|Q [23] & (!\InstReg|Q [21] & !\InstReg|Q [20]))

	.dataa(gnd),
	.datab(\InstReg|Q [23]),
	.datac(\InstReg|Q [21]),
	.datad(\InstReg|Q [20]),
	.cin(gnd),
	.combout(\MIRstage|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Equal4~0 .lut_mask = 16'h0003;
defparam \MIRstage|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N30
cycloneive_lcell_comb \MIRstage|Selector5~0 (
// Equation(s):
// \MIRstage|Selector5~0_combout  = (!\InstReg|Q [22] & (\MIRstage|ROM4~1_combout  & (\MIRstage|Equal4~0_combout  & \InstReg|Q [19])))

	.dataa(\InstReg|Q [22]),
	.datab(\MIRstage|ROM4~1_combout ),
	.datac(\MIRstage|Equal4~0_combout ),
	.datad(\InstReg|Q [19]),
	.cin(gnd),
	.combout(\MIRstage|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector5~0 .lut_mask = 16'h4000;
defparam \MIRstage|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N4
cycloneive_lcell_comb \MIRstage|Equal2~0 (
// Equation(s):
// \MIRstage|Equal2~0_combout  = (!\InstReg|Q [22] & (!\InstReg|Q [23] & !\InstReg|Q [19]))

	.dataa(\InstReg|Q [22]),
	.datab(gnd),
	.datac(\InstReg|Q [23]),
	.datad(\InstReg|Q [19]),
	.cin(gnd),
	.combout(\MIRstage|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Equal2~0 .lut_mask = 16'h0005;
defparam \MIRstage|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N2
cycloneive_lcell_comb \MIRstage|Equal3~0 (
// Equation(s):
// \MIRstage|Equal3~0_combout  = (\MIRstage|Equal2~0_combout  & (\InstReg|Q [20] & !\InstReg|Q [21]))

	.dataa(\MIRstage|Equal2~0_combout ),
	.datab(gnd),
	.datac(\InstReg|Q [20]),
	.datad(\InstReg|Q [21]),
	.cin(gnd),
	.combout(\MIRstage|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Equal3~0 .lut_mask = 16'h00A0;
defparam \MIRstage|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \MIRstage|Selector5~1 (
// Equation(s):
// \MIRstage|Selector5~1_combout  = (\MIRstage|ROM3~1_combout  & ((\MIRstage|Equal3~0_combout ) # ((\InstReg|Q [0] & \MIRstage|Selector5~0_combout )))) # (!\MIRstage|ROM3~1_combout  & (\InstReg|Q [0] & (\MIRstage|Selector5~0_combout )))

	.dataa(\MIRstage|ROM3~1_combout ),
	.datab(\InstReg|Q [0]),
	.datac(\MIRstage|Selector5~0_combout ),
	.datad(\MIRstage|Equal3~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector5~1 .lut_mask = 16'hEAC0;
defparam \MIRstage|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N12
cycloneive_lcell_comb \MIRstage|Equal1~0 (
// Equation(s):
// \MIRstage|Equal1~0_combout  = ((\InstReg|Q [19]) # (!\InstReg|Q [22])) # (!\MIRstage|Equal4~0_combout )

	.dataa(\MIRstage|Equal4~0_combout ),
	.datab(gnd),
	.datac(\InstReg|Q [22]),
	.datad(\InstReg|Q [19]),
	.cin(gnd),
	.combout(\MIRstage|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Equal1~0 .lut_mask = 16'hFF5F;
defparam \MIRstage|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N18
cycloneive_lcell_comb \MIRstage|Selector5~2 (
// Equation(s):
// \MIRstage|Selector5~2_combout  = (!\MIRstage|Equal1~0_combout  & (\InstReg|Q [17] $ (\InstReg|Q [18])))

	.dataa(gnd),
	.datab(\InstReg|Q [17]),
	.datac(\MIRstage|Equal1~0_combout ),
	.datad(\InstReg|Q [18]),
	.cin(gnd),
	.combout(\MIRstage|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector5~2 .lut_mask = 16'h030C;
defparam \MIRstage|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N8
cycloneive_lcell_comb \MIRstage|Equal2~1 (
// Equation(s):
// \MIRstage|Equal2~1_combout  = (\MIRstage|Equal2~0_combout  & (!\InstReg|Q [20] & \InstReg|Q [21]))

	.dataa(\MIRstage|Equal2~0_combout ),
	.datab(gnd),
	.datac(\InstReg|Q [20]),
	.datad(\InstReg|Q [21]),
	.cin(gnd),
	.combout(\MIRstage|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Equal2~1 .lut_mask = 16'h0A00;
defparam \MIRstage|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N4
cycloneive_lcell_comb \MIRstage|ROM2~1 (
// Equation(s):
// \MIRstage|ROM2~1_combout  = (\InstReg|Q [8] & (!\InstReg|Q [7] & ((\InstReg|Q [6])))) # (!\InstReg|Q [8] & (\InstReg|Q [7] $ (((\InstReg|Q [5] & \InstReg|Q [6])))))

	.dataa(\InstReg|Q [8]),
	.datab(\InstReg|Q [7]),
	.datac(\InstReg|Q [5]),
	.datad(\InstReg|Q [6]),
	.cin(gnd),
	.combout(\MIRstage|ROM2~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM2~1 .lut_mask = 16'h3644;
defparam \MIRstage|ROM2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N0
cycloneive_lcell_comb \MIRstage|Selector5~3 (
// Equation(s):
// \MIRstage|Selector5~3_combout  = (\MIRstage|Selector5~1_combout ) # ((\MIRstage|Selector5~2_combout ) # ((\MIRstage|Equal2~1_combout  & \MIRstage|ROM2~1_combout )))

	.dataa(\MIRstage|Selector5~1_combout ),
	.datab(\MIRstage|Selector5~2_combout ),
	.datac(\MIRstage|Equal2~1_combout ),
	.datad(\MIRstage|ROM2~1_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector5~3 .lut_mask = 16'hFEEE;
defparam \MIRstage|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N1
dffeas \MIRstage|MIR[31] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[31] .is_wysiwyg = "true";
defparam \MIRstage|MIR[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N13
dffeas \OperandStage|Q[31] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MIRstage|MIR [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OperandStage|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \OperandStage|Q[31] .is_wysiwyg = "true";
defparam \OperandStage|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \exeStage|Q[31]~feeder (
// Equation(s):
// \exeStage|Q[31]~feeder_combout  = \OperandStage|Q [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OperandStage|Q [31]),
	.cin(gnd),
	.combout(\exeStage|Q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \exeStage|Q[31]~feeder .lut_mask = 16'hFF00;
defparam \exeStage|Q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N19
dffeas \exeStage|Q[31] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\exeStage|Q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exeStage|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \exeStage|Q[31] .is_wysiwyg = "true";
defparam \exeStage|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cycloneive_lcell_comb \MIRstage|ROM4~2 (
// Equation(s):
// \MIRstage|ROM4~2_combout  = (!\InstReg|Q [0] & (!\InstReg|Q [2] & (!\InstReg|Q [3] & \InstReg|Q [1])))

	.dataa(\InstReg|Q [0]),
	.datab(\InstReg|Q [2]),
	.datac(\InstReg|Q [3]),
	.datad(\InstReg|Q [1]),
	.cin(gnd),
	.combout(\MIRstage|ROM4~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM4~2 .lut_mask = 16'h0100;
defparam \MIRstage|ROM4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneive_lcell_comb \MIRstage|ROM3~2 (
// Equation(s):
// \MIRstage|ROM3~2_combout  = (\InstReg|Q [11] & (!\InstReg|Q [10] & (\InstReg|Q [12] & !\InstReg|Q [13]))) # (!\InstReg|Q [11] & (\InstReg|Q [13] & (\InstReg|Q [10] $ (\InstReg|Q [12]))))

	.dataa(\InstReg|Q [11]),
	.datab(\InstReg|Q [10]),
	.datac(\InstReg|Q [12]),
	.datad(\InstReg|Q [13]),
	.cin(gnd),
	.combout(\MIRstage|ROM3~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM3~2 .lut_mask = 16'h1420;
defparam \MIRstage|ROM3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N18
cycloneive_lcell_comb \MIRstage|Equal4~1 (
// Equation(s):
// \MIRstage|Equal4~1_combout  = (\MIRstage|Equal4~0_combout  & (\InstReg|Q [19] & !\InstReg|Q [22]))

	.dataa(\MIRstage|Equal4~0_combout ),
	.datab(gnd),
	.datac(\InstReg|Q [19]),
	.datad(\InstReg|Q [22]),
	.cin(gnd),
	.combout(\MIRstage|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Equal4~1 .lut_mask = 16'h00A0;
defparam \MIRstage|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N4
cycloneive_lcell_comb \MIRstage|MIR[32]~1 (
// Equation(s):
// \MIRstage|MIR[32]~1_combout  = (\MIRstage|Equal4~1_combout ) # ((\InstReg|Q [21] & (!\InstReg|Q [20] & \MIRstage|Equal2~0_combout )))

	.dataa(\MIRstage|Equal4~1_combout ),
	.datab(\InstReg|Q [21]),
	.datac(\InstReg|Q [20]),
	.datad(\MIRstage|Equal2~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|MIR[32]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|MIR[32]~1 .lut_mask = 16'hAEAA;
defparam \MIRstage|MIR[32]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N28
cycloneive_lcell_comb \MIRstage|ROM1~1 (
// Equation(s):
// \MIRstage|ROM1~1_combout  = (\InstReg|Q [19] & (!\InstReg|Q [16] & (!\InstReg|Q [17] & !\InstReg|Q [18]))) # (!\InstReg|Q [19] & (\InstReg|Q [16] & ((!\InstReg|Q [18]) # (!\InstReg|Q [17]))))

	.dataa(\InstReg|Q [19]),
	.datab(\InstReg|Q [16]),
	.datac(\InstReg|Q [17]),
	.datad(\InstReg|Q [18]),
	.cin(gnd),
	.combout(\MIRstage|ROM1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM1~1 .lut_mask = 16'h0446;
defparam \MIRstage|ROM1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N26
cycloneive_lcell_comb \MIRstage|MIR[32]~0 (
// Equation(s):
// \MIRstage|MIR[32]~0_combout  = (!\MIRstage|Equal4~1_combout  & (((\InstReg|Q [21]) # (!\InstReg|Q [20])) # (!\MIRstage|Equal2~0_combout )))

	.dataa(\MIRstage|Equal2~0_combout ),
	.datab(\InstReg|Q [20]),
	.datac(\MIRstage|Equal4~1_combout ),
	.datad(\InstReg|Q [21]),
	.cin(gnd),
	.combout(\MIRstage|MIR[32]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|MIR[32]~0 .lut_mask = 16'h0F07;
defparam \MIRstage|MIR[32]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cycloneive_lcell_comb \MIRstage|Selector6~2 (
// Equation(s):
// \MIRstage|Selector6~2_combout  = (\MIRstage|MIR[32]~1_combout  & (((!\MIRstage|MIR[32]~0_combout )))) # (!\MIRstage|MIR[32]~1_combout  & ((\MIRstage|MIR[32]~0_combout  & ((\MIRstage|ROM1~1_combout ))) # (!\MIRstage|MIR[32]~0_combout  & 
// (\MIRstage|ROM3~2_combout ))))

	.dataa(\MIRstage|ROM3~2_combout ),
	.datab(\MIRstage|MIR[32]~1_combout ),
	.datac(\MIRstage|ROM1~1_combout ),
	.datad(\MIRstage|MIR[32]~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector6~2 .lut_mask = 16'h30EE;
defparam \MIRstage|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N6
cycloneive_lcell_comb \MIRstage|ROM2~2 (
// Equation(s):
// \MIRstage|ROM2~2_combout  = (\InstReg|Q [7] & (!\InstReg|Q [8] & (!\InstReg|Q [5]))) # (!\InstReg|Q [7] & ((\InstReg|Q [5] & (\InstReg|Q [8])) # (!\InstReg|Q [5] & ((\InstReg|Q [6])))))

	.dataa(\InstReg|Q [8]),
	.datab(\InstReg|Q [7]),
	.datac(\InstReg|Q [5]),
	.datad(\InstReg|Q [6]),
	.cin(gnd),
	.combout(\MIRstage|ROM2~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM2~2 .lut_mask = 16'h2724;
defparam \MIRstage|ROM2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cycloneive_lcell_comb \MIRstage|Selector6~3 (
// Equation(s):
// \MIRstage|Selector6~3_combout  = (\MIRstage|Selector6~2_combout  & ((\MIRstage|ROM4~2_combout ) # ((!\MIRstage|MIR[32]~1_combout )))) # (!\MIRstage|Selector6~2_combout  & (((\MIRstage|MIR[32]~1_combout  & \MIRstage|ROM2~2_combout ))))

	.dataa(\MIRstage|ROM4~2_combout ),
	.datab(\MIRstage|Selector6~2_combout ),
	.datac(\MIRstage|MIR[32]~1_combout ),
	.datad(\MIRstage|ROM2~2_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector6~3 .lut_mask = 16'hBC8C;
defparam \MIRstage|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cycloneive_lcell_comb \MIRstage|Selector6~4 (
// Equation(s):
// \MIRstage|Selector6~4_combout  = (\MIRstage|Selector6~3_combout  & ((\MIRstage|Equal2~1_combout ) # ((!\MIRstage|MIR[32]~0_combout ) # (!\MIRstage|Equal1~0_combout ))))

	.dataa(\MIRstage|Equal2~1_combout ),
	.datab(\MIRstage|Selector6~3_combout ),
	.datac(\MIRstage|Equal1~0_combout ),
	.datad(\MIRstage|MIR[32]~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector6~4 .lut_mask = 16'h8CCC;
defparam \MIRstage|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N27
dffeas \MIRstage|MIR[30] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[30] .is_wysiwyg = "true";
defparam \MIRstage|MIR[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N15
dffeas \OperandStage|Q[30] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MIRstage|MIR [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OperandStage|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \OperandStage|Q[30] .is_wysiwyg = "true";
defparam \OperandStage|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \exeStage|Q[30]~feeder (
// Equation(s):
// \exeStage|Q[30]~feeder_combout  = \OperandStage|Q [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OperandStage|Q [30]),
	.cin(gnd),
	.combout(\exeStage|Q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \exeStage|Q[30]~feeder .lut_mask = 16'hFF00;
defparam \exeStage|Q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N25
dffeas \exeStage|Q[30] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\exeStage|Q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exeStage|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \exeStage|Q[30] .is_wysiwyg = "true";
defparam \exeStage|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_lcell_comb \MIRstage|ROM4~0 (
// Equation(s):
// \MIRstage|ROM4~0_combout  = (!\InstReg|Q [3] & (!\InstReg|Q [2] & \InstReg|Q [1]))

	.dataa(gnd),
	.datab(\InstReg|Q [3]),
	.datac(\InstReg|Q [2]),
	.datad(\InstReg|Q [1]),
	.cin(gnd),
	.combout(\MIRstage|ROM4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM4~0 .lut_mask = 16'h0300;
defparam \MIRstage|ROM4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N22
cycloneive_lcell_comb \MIRstage|ROM2~0 (
// Equation(s):
// \MIRstage|ROM2~0_combout  = (\InstReg|Q [8] & (!\InstReg|Q [7] & ((!\InstReg|Q [6])))) # (!\InstReg|Q [8] & (\InstReg|Q [7] & (\InstReg|Q [5] & \InstReg|Q [6])))

	.dataa(\InstReg|Q [8]),
	.datab(\InstReg|Q [7]),
	.datac(\InstReg|Q [5]),
	.datad(\InstReg|Q [6]),
	.cin(gnd),
	.combout(\MIRstage|ROM2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM2~0 .lut_mask = 16'h4022;
defparam \MIRstage|ROM2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N8
cycloneive_lcell_comb \MIRstage|ROM1~0 (
// Equation(s):
// \MIRstage|ROM1~0_combout  = (\InstReg|Q [19] & (!\InstReg|Q [18] & (!\InstReg|Q [16] & !\InstReg|Q [17]))) # (!\InstReg|Q [19] & (\InstReg|Q [18] & ((\InstReg|Q [17]))))

	.dataa(\InstReg|Q [19]),
	.datab(\InstReg|Q [18]),
	.datac(\InstReg|Q [16]),
	.datad(\InstReg|Q [17]),
	.cin(gnd),
	.combout(\MIRstage|ROM1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM1~0 .lut_mask = 16'h4402;
defparam \MIRstage|ROM1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneive_lcell_comb \MIRstage|Selector4~2 (
// Equation(s):
// \MIRstage|Selector4~2_combout  = (\MIRstage|MIR[32]~1_combout  & ((\MIRstage|ROM2~0_combout ) # ((!\MIRstage|MIR[32]~0_combout )))) # (!\MIRstage|MIR[32]~1_combout  & (((\MIRstage|ROM1~0_combout  & \MIRstage|MIR[32]~0_combout ))))

	.dataa(\MIRstage|ROM2~0_combout ),
	.datab(\MIRstage|MIR[32]~1_combout ),
	.datac(\MIRstage|ROM1~0_combout ),
	.datad(\MIRstage|MIR[32]~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector4~2 .lut_mask = 16'hB8CC;
defparam \MIRstage|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneive_lcell_comb \MIRstage|ROM3~0 (
// Equation(s):
// \MIRstage|ROM3~0_combout  = (\InstReg|Q [13] & ((\InstReg|Q [11] & ((!\InstReg|Q [12]))) # (!\InstReg|Q [11] & (!\InstReg|Q [10] & \InstReg|Q [12]))))

	.dataa(\InstReg|Q [11]),
	.datab(\InstReg|Q [10]),
	.datac(\InstReg|Q [12]),
	.datad(\InstReg|Q [13]),
	.cin(gnd),
	.combout(\MIRstage|ROM3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM3~0 .lut_mask = 16'h1A00;
defparam \MIRstage|ROM3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
cycloneive_lcell_comb \MIRstage|Selector4~3 (
// Equation(s):
// \MIRstage|Selector4~3_combout  = (\MIRstage|Selector4~2_combout  & ((\MIRstage|ROM4~0_combout ) # ((\MIRstage|MIR[32]~0_combout )))) # (!\MIRstage|Selector4~2_combout  & (((\MIRstage|ROM3~0_combout  & !\MIRstage|MIR[32]~0_combout ))))

	.dataa(\MIRstage|ROM4~0_combout ),
	.datab(\MIRstage|Selector4~2_combout ),
	.datac(\MIRstage|ROM3~0_combout ),
	.datad(\MIRstage|MIR[32]~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector4~3 .lut_mask = 16'hCCB8;
defparam \MIRstage|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N4
cycloneive_lcell_comb \MIRstage|Selector4~5 (
// Equation(s):
// \MIRstage|Selector4~5_combout  = (\MIRstage|Selector4~3_combout  & ((\MIRstage|Equal2~1_combout ) # ((!\MIRstage|MIR[32]~0_combout ) # (!\MIRstage|Equal1~0_combout ))))

	.dataa(\MIRstage|Equal2~1_combout ),
	.datab(\MIRstage|Selector4~3_combout ),
	.datac(\MIRstage|Equal1~0_combout ),
	.datad(\MIRstage|MIR[32]~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector4~5 .lut_mask = 16'h8CCC;
defparam \MIRstage|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N5
dffeas \MIRstage|MIR[32] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector4~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [32]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[32] .is_wysiwyg = "true";
defparam \MIRstage|MIR[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N7
dffeas \OperandStage|Q[32] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MIRstage|MIR [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OperandStage|Q [32]),
	.prn(vcc));
// synopsys translate_off
defparam \OperandStage|Q[32] .is_wysiwyg = "true";
defparam \OperandStage|Q[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \exeStage|Q[32]~feeder (
// Equation(s):
// \exeStage|Q[32]~feeder_combout  = \OperandStage|Q [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OperandStage|Q [32]),
	.cin(gnd),
	.combout(\exeStage|Q[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \exeStage|Q[32]~feeder .lut_mask = 16'hFF00;
defparam \exeStage|Q[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N9
dffeas \exeStage|Q[32] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\exeStage|Q[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exeStage|Q [32]),
	.prn(vcc));
// synopsys translate_off
defparam \exeStage|Q[32] .is_wysiwyg = "true";
defparam \exeStage|Q[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N4
cycloneive_lcell_comb \alu|Mux3~2 (
// Equation(s):
// \alu|Mux3~2_combout  = (\exeStage|Q [31] & (\exeStage|Q [30] & !\exeStage|Q [32]))

	.dataa(\exeStage|Q [31]),
	.datab(\exeStage|Q [30]),
	.datac(gnd),
	.datad(\exeStage|Q [32]),
	.cin(gnd),
	.combout(\alu|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux3~2 .lut_mask = 16'h0088;
defparam \alu|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N16
cycloneive_lcell_comb \MIRstage|Equal0~1 (
// Equation(s):
// \MIRstage|Equal0~1_combout  = (\MIRstage|Equal0~0_combout  & \InstReg|Q [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MIRstage|Equal0~0_combout ),
	.datad(\InstReg|Q [23]),
	.cin(gnd),
	.combout(\MIRstage|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Equal0~1 .lut_mask = 16'hF000;
defparam \MIRstage|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N0
cycloneive_lcell_comb \MIRstage|Selector12~0 (
// Equation(s):
// \MIRstage|Selector12~0_combout  = (\InstReg|Q [14] & (\MIRstage|Equal0~1_combout  & (\InstReg|Q [13] & !\InstReg|Q [15])))

	.dataa(\InstReg|Q [14]),
	.datab(\MIRstage|Equal0~1_combout ),
	.datac(\InstReg|Q [13]),
	.datad(\InstReg|Q [15]),
	.cin(gnd),
	.combout(\MIRstage|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector12~0 .lut_mask = 16'h0080;
defparam \MIRstage|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \MIRstage|Selector11~0 (
// Equation(s):
// \MIRstage|Selector11~0_combout  = (\MIRstage|Selector12~0_combout  & \InstReg|Q [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MIRstage|Selector12~0_combout ),
	.datad(\InstReg|Q [12]),
	.cin(gnd),
	.combout(\MIRstage|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector11~0 .lut_mask = 16'hF000;
defparam \MIRstage|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \MIRstage|MIR[25] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[25] .is_wysiwyg = "true";
defparam \MIRstage|MIR[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \OperandStage|Q[25]~feeder (
// Equation(s):
// \OperandStage|Q[25]~feeder_combout  = \MIRstage|MIR [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MIRstage|MIR [25]),
	.cin(gnd),
	.combout(\OperandStage|Q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OperandStage|Q[25]~feeder .lut_mask = 16'hFF00;
defparam \OperandStage|Q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N15
dffeas \OperandStage|Q[25] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\OperandStage|Q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OperandStage|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \OperandStage|Q[25] .is_wysiwyg = "true";
defparam \OperandStage|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \MIRstage|Selector12~1 (
// Equation(s):
// \MIRstage|Selector12~1_combout  = (\MIRstage|Selector12~0_combout  & !\InstReg|Q [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MIRstage|Selector12~0_combout ),
	.datad(\InstReg|Q [12]),
	.cin(gnd),
	.combout(\MIRstage|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector12~1 .lut_mask = 16'h00F0;
defparam \MIRstage|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N3
dffeas \MIRstage|MIR[24] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[24] .is_wysiwyg = "true";
defparam \MIRstage|MIR[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \OperandStage|Q[24]~feeder (
// Equation(s):
// \OperandStage|Q[24]~feeder_combout  = \MIRstage|MIR [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MIRstage|MIR [24]),
	.cin(gnd),
	.combout(\OperandStage|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OperandStage|Q[24]~feeder .lut_mask = 16'hFF00;
defparam \OperandStage|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \OperandStage|Q[24] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\OperandStage|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OperandStage|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \OperandStage|Q[24] .is_wysiwyg = "true";
defparam \OperandStage|Q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N13
dffeas \RB|WRdata[15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RB|Register[34][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OperandStage|Q [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|WRdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|WRdata[15] .is_wysiwyg = "true";
defparam \RB|WRdata[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\OperandStage|Q [24]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk0~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|WRdata [15],\RB|WRdata [2]}),
	.portaaddr({\InstReg|Q [11],\InstReg|Q [10],\InstReg|Q [9],\InstReg|Q [8],\InstReg|Q [7],\InstReg|Q [6],\InstReg|Q [5],\InstReg|Q [4],\InstReg|Q [3],\InstReg|Q [2],\InstReg|Q [1],\InstReg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \alu|Mux3~5 (
// Equation(s):
// \alu|Mux3~5_combout  = (!\exeStage|Q [32] & \exeStage|Q [31])

	.dataa(\exeStage|Q [32]),
	.datab(gnd),
	.datac(gnd),
	.datad(\exeStage|Q [31]),
	.cin(gnd),
	.combout(\alu|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux3~5 .lut_mask = 16'h5500;
defparam \alu|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \MIRstage|ROM3~4 (
// Equation(s):
// \MIRstage|ROM3~4_combout  = (\InstReg|Q [12] & (\InstReg|Q [13] & ((\InstReg|Q [11]) # (\InstReg|Q [10]))))

	.dataa(\InstReg|Q [11]),
	.datab(\InstReg|Q [12]),
	.datac(\InstReg|Q [13]),
	.datad(\InstReg|Q [10]),
	.cin(gnd),
	.combout(\MIRstage|ROM3~4_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM3~4 .lut_mask = 16'hC080;
defparam \MIRstage|ROM3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
cycloneive_lcell_comb \MIRstage|ROM4~4 (
// Equation(s):
// \MIRstage|ROM4~4_combout  = (\InstReg|Q [2]) # ((\InstReg|Q [3]) # ((\InstReg|Q [0] & !\InstReg|Q [1])))

	.dataa(\InstReg|Q [0]),
	.datab(\InstReg|Q [2]),
	.datac(\InstReg|Q [3]),
	.datad(\InstReg|Q [1]),
	.cin(gnd),
	.combout(\MIRstage|ROM4~4_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM4~4 .lut_mask = 16'hFCFE;
defparam \MIRstage|ROM4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N22
cycloneive_lcell_comb \MIRstage|Selector13~0 (
// Equation(s):
// \MIRstage|Selector13~0_combout  = (\MIRstage|Equal4~0_combout  & (\InstReg|Q [19] & (!\MIRstage|ROM4~4_combout  & !\InstReg|Q [22])))

	.dataa(\MIRstage|Equal4~0_combout ),
	.datab(\InstReg|Q [19]),
	.datac(\MIRstage|ROM4~4_combout ),
	.datad(\InstReg|Q [22]),
	.cin(gnd),
	.combout(\MIRstage|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector13~0 .lut_mask = 16'h0008;
defparam \MIRstage|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N0
cycloneive_lcell_comb \MIRstage|ROM1~3 (
// Equation(s):
// \MIRstage|ROM1~3_combout  = (\InstReg|Q [19] & ((\InstReg|Q [18]) # ((\InstReg|Q [16]) # (\InstReg|Q [17]))))

	.dataa(\InstReg|Q [19]),
	.datab(\InstReg|Q [18]),
	.datac(\InstReg|Q [16]),
	.datad(\InstReg|Q [17]),
	.cin(gnd),
	.combout(\MIRstage|ROM1~3_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM1~3 .lut_mask = 16'hAAA8;
defparam \MIRstage|ROM1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N20
cycloneive_lcell_comb \MIRstage|Selector10~0 (
// Equation(s):
// \MIRstage|Selector10~0_combout  = (\InstReg|Q [22] & (!\MIRstage|ROM1~3_combout  & (\MIRstage|Equal4~0_combout  & !\InstReg|Q [19])))

	.dataa(\InstReg|Q [22]),
	.datab(\MIRstage|ROM1~3_combout ),
	.datac(\MIRstage|Equal4~0_combout ),
	.datad(\InstReg|Q [19]),
	.cin(gnd),
	.combout(\MIRstage|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector10~0 .lut_mask = 16'h0020;
defparam \MIRstage|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N28
cycloneive_lcell_comb \MIRstage|ROM2~4 (
// Equation(s):
// \MIRstage|ROM2~4_combout  = (\InstReg|Q [8] & \InstReg|Q [7])

	.dataa(gnd),
	.datab(\InstReg|Q [8]),
	.datac(gnd),
	.datad(\InstReg|Q [7]),
	.cin(gnd),
	.combout(\MIRstage|ROM2~4_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM2~4 .lut_mask = 16'hCC00;
defparam \MIRstage|ROM2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \MIRstage|WideNor0 (
// Equation(s):
// \MIRstage|WideNor0~combout  = ((\MIRstage|Equal0~1_combout ) # ((\MIRstage|Equal2~1_combout ) # (!\MIRstage|Equal1~0_combout ))) # (!\MIRstage|MIR[32]~0_combout )

	.dataa(\MIRstage|MIR[32]~0_combout ),
	.datab(\MIRstage|Equal0~1_combout ),
	.datac(\MIRstage|Equal2~1_combout ),
	.datad(\MIRstage|Equal1~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|WideNor0 .lut_mask = 16'hFDFF;
defparam \MIRstage|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \MIRstage|Selector13~1 (
// Equation(s):
// \MIRstage|Selector13~1_combout  = (!\MIRstage|Selector10~0_combout  & (\MIRstage|WideNor0~combout  & ((\MIRstage|ROM2~4_combout ) # (!\MIRstage|Equal2~1_combout ))))

	.dataa(\MIRstage|Selector10~0_combout ),
	.datab(\MIRstage|ROM2~4_combout ),
	.datac(\MIRstage|Equal2~1_combout ),
	.datad(\MIRstage|WideNor0~combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector13~1 .lut_mask = 16'h4500;
defparam \MIRstage|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \MIRstage|Selector13~2 (
// Equation(s):
// \MIRstage|Selector13~2_combout  = (\MIRstage|Selector13~0_combout ) # (((!\MIRstage|ROM3~4_combout  & \MIRstage|Equal3~0_combout )) # (!\MIRstage|Selector13~1_combout ))

	.dataa(\MIRstage|ROM3~4_combout ),
	.datab(\MIRstage|Selector13~0_combout ),
	.datac(\MIRstage|Selector13~1_combout ),
	.datad(\MIRstage|Equal3~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector13~2 .lut_mask = 16'hDFCF;
defparam \MIRstage|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N21
dffeas \MIRstage|MIR[23] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[23] .is_wysiwyg = "true";
defparam \MIRstage|MIR[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N9
dffeas \OperandStage|Q[19] (
	.clk(\clk0~input_o ),
	.d(gnd),
	.asdata(\MIRstage|MIR [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OperandStage|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \OperandStage|Q[19] .is_wysiwyg = "true";
defparam \OperandStage|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneive_lcell_comb \MIRstage|Selector4~4 (
// Equation(s):
// \MIRstage|Selector4~4_combout  = (\MIRstage|Equal2~1_combout ) # ((!\MIRstage|Equal1~0_combout ) # (!\MIRstage|MIR[32]~0_combout ))

	.dataa(\MIRstage|Equal2~1_combout ),
	.datab(\MIRstage|MIR[32]~0_combout ),
	.datac(gnd),
	.datad(\MIRstage|Equal1~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector4~4 .lut_mask = 16'hBBFF;
defparam \MIRstage|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N26
cycloneive_lcell_comb \MIRstage|ROM2~5 (
// Equation(s):
// \MIRstage|ROM2~5_combout  = (!\InstReg|Q [8] & (!\InstReg|Q [6] & !\InstReg|Q [7]))

	.dataa(gnd),
	.datab(\InstReg|Q [8]),
	.datac(\InstReg|Q [6]),
	.datad(\InstReg|Q [7]),
	.cin(gnd),
	.combout(\MIRstage|ROM2~5_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM2~5 .lut_mask = 16'h0003;
defparam \MIRstage|ROM2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
cycloneive_lcell_comb \MIRstage|ROM3~5 (
// Equation(s):
// \MIRstage|ROM3~5_combout  = (\InstReg|Q [12]) # (\InstReg|Q [13])

	.dataa(gnd),
	.datab(\InstReg|Q [12]),
	.datac(gnd),
	.datad(\InstReg|Q [13]),
	.cin(gnd),
	.combout(\MIRstage|ROM3~5_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM3~5 .lut_mask = 16'hFFCC;
defparam \MIRstage|ROM3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N24
cycloneive_lcell_comb \MIRstage|ROM1~4 (
// Equation(s):
// \MIRstage|ROM1~4_combout  = (!\InstReg|Q [19] & (!\InstReg|Q [18] & (!\InstReg|Q [16] & !\InstReg|Q [17])))

	.dataa(\InstReg|Q [19]),
	.datab(\InstReg|Q [18]),
	.datac(\InstReg|Q [16]),
	.datad(\InstReg|Q [17]),
	.cin(gnd),
	.combout(\MIRstage|ROM1~4_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM1~4 .lut_mask = 16'h0001;
defparam \MIRstage|ROM1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneive_lcell_comb \MIRstage|Selector18~0 (
// Equation(s):
// \MIRstage|Selector18~0_combout  = (\MIRstage|MIR[32]~1_combout  & (((!\MIRstage|MIR[32]~0_combout )))) # (!\MIRstage|MIR[32]~1_combout  & ((\MIRstage|MIR[32]~0_combout  & ((\MIRstage|ROM1~4_combout ))) # (!\MIRstage|MIR[32]~0_combout  & 
// (!\MIRstage|ROM3~5_combout ))))

	.dataa(\MIRstage|ROM3~5_combout ),
	.datab(\MIRstage|MIR[32]~1_combout ),
	.datac(\MIRstage|MIR[32]~0_combout ),
	.datad(\MIRstage|ROM1~4_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector18~0 .lut_mask = 16'h3D0D;
defparam \MIRstage|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N8
cycloneive_lcell_comb \MIRstage|Selector18~1 (
// Equation(s):
// \MIRstage|Selector18~1_combout  = (\MIRstage|MIR[32]~1_combout  & ((\MIRstage|Selector18~0_combout  & (!\MIRstage|ROM4~4_combout )) # (!\MIRstage|Selector18~0_combout  & ((\MIRstage|ROM2~5_combout ))))) # (!\MIRstage|MIR[32]~1_combout  & 
// (((\MIRstage|Selector18~0_combout ))))

	.dataa(\MIRstage|ROM4~4_combout ),
	.datab(\MIRstage|MIR[32]~1_combout ),
	.datac(\MIRstage|ROM2~5_combout ),
	.datad(\MIRstage|Selector18~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector18~1 .lut_mask = 16'h77C0;
defparam \MIRstage|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
cycloneive_lcell_comb \MIRstage|Selector18~2 (
// Equation(s):
// \MIRstage|Selector18~2_combout  = ((\MIRstage|Selector4~4_combout  & \MIRstage|Selector18~1_combout )) # (!\MIRstage|WideNor0~combout )

	.dataa(gnd),
	.datab(\MIRstage|Selector4~4_combout ),
	.datac(\MIRstage|Selector18~1_combout ),
	.datad(\MIRstage|WideNor0~combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector18~2 .lut_mask = 16'hC0FF;
defparam \MIRstage|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N31
dffeas \MIRstage|MIR[18] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[18] .is_wysiwyg = "true";
defparam \MIRstage|MIR[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N25
dffeas \OperandStage|Q[18] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MIRstage|MIR [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OperandStage|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \OperandStage|Q[18] .is_wysiwyg = "true";
defparam \OperandStage|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneive_lcell_comb \RB|Mux13~2 (
// Equation(s):
// \RB|Mux13~2_combout  = (\OperandStage|Q [19] & ((\OperandStage|Q [18]) # (\RB|Register[34][2]~q )))

	.dataa(\OperandStage|Q [19]),
	.datab(\OperandStage|Q [18]),
	.datac(gnd),
	.datad(\RB|Register[34][2]~q ),
	.cin(gnd),
	.combout(\RB|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux13~2 .lut_mask = 16'hAA88;
defparam \RB|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneive_lcell_comb \RB|Mux3~0 (
// Equation(s):
// \RB|Mux3~0_combout  = (\OperandStage|Q [18]) # (!\OperandStage|Q [19])

	.dataa(\OperandStage|Q [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(\OperandStage|Q [19]),
	.cin(gnd),
	.combout(\RB|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux3~0 .lut_mask = 16'hAAFF;
defparam \RB|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneive_lcell_comb \alu|Mux13~5 (
// Equation(s):
// \alu|Mux13~5_combout  = (\alu|Mux13~4_combout  & ((\exeStage|Q [32]) # ((!\exeStage|Q [31]) # (!\exeStage|Q [30]))))

	.dataa(\exeStage|Q [32]),
	.datab(\exeStage|Q [30]),
	.datac(\exeStage|Q [31]),
	.datad(\alu|Mux13~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~5 .lut_mask = 16'hBF00;
defparam \alu|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N10
cycloneive_lcell_comb \MIRstage|Selector23~1 (
// Equation(s):
// \MIRstage|Selector23~1_combout  = (\InstReg|Q [22]) # ((\MIRstage|ROM4~1_combout ) # ((!\InstReg|Q [19]) # (!\MIRstage|Equal4~0_combout )))

	.dataa(\InstReg|Q [22]),
	.datab(\MIRstage|ROM4~1_combout ),
	.datac(\MIRstage|Equal4~0_combout ),
	.datad(\InstReg|Q [19]),
	.cin(gnd),
	.combout(\MIRstage|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector23~1 .lut_mask = 16'hEFFF;
defparam \MIRstage|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N16
cycloneive_lcell_comb \MIRstage|Selector23~2 (
// Equation(s):
// \MIRstage|Selector23~2_combout  = (((\InstReg|Q [19]) # (!\MIRstage|Equal4~0_combout )) # (!\MIRstage|ROM1~3_combout )) # (!\InstReg|Q [22])

	.dataa(\InstReg|Q [22]),
	.datab(\MIRstage|ROM1~3_combout ),
	.datac(\MIRstage|Equal4~0_combout ),
	.datad(\InstReg|Q [19]),
	.cin(gnd),
	.combout(\MIRstage|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector23~2 .lut_mask = 16'hFF7F;
defparam \MIRstage|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
cycloneive_lcell_comb \MIRstage|Selector23~3 (
// Equation(s):
// \MIRstage|Selector23~3_combout  = (\MIRstage|Selector23~1_combout  & (\MIRstage|Selector23~2_combout  & ((!\MIRstage|ROM2~4_combout ) # (!\MIRstage|Equal2~1_combout ))))

	.dataa(\MIRstage|Equal2~1_combout ),
	.datab(\MIRstage|Selector23~1_combout ),
	.datac(\MIRstage|Selector23~2_combout ),
	.datad(\MIRstage|ROM2~4_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector23~3 .lut_mask = 16'h40C0;
defparam \MIRstage|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N18
cycloneive_lcell_comb \MIRstage|Selector23~0 (
// Equation(s):
// \MIRstage|Selector23~0_combout  = ((\InstReg|Q [21]) # ((\InstReg|Q [6]) # (!\InstReg|Q [20]))) # (!\MIRstage|Equal2~0_combout )

	.dataa(\MIRstage|Equal2~0_combout ),
	.datab(\InstReg|Q [21]),
	.datac(\InstReg|Q [20]),
	.datad(\InstReg|Q [6]),
	.cin(gnd),
	.combout(\MIRstage|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector23~0 .lut_mask = 16'hFFDF;
defparam \MIRstage|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N2
cycloneive_lcell_comb \MIRstage|Selector23~4 (
// Equation(s):
// \MIRstage|Selector23~4_combout  = (\MIRstage|Selector23~3_combout  & (\MIRstage|Selector23~0_combout  & ((!\MIRstage|Equal0~1_combout ) # (!\InstReg|Q [15]))))

	.dataa(\MIRstage|Selector23~3_combout ),
	.datab(\InstReg|Q [15]),
	.datac(\MIRstage|Equal0~1_combout ),
	.datad(\MIRstage|Selector23~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector23~4 .lut_mask = 16'h2A00;
defparam \MIRstage|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N3
dffeas \MIRstage|MIR[13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector23~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[13] .is_wysiwyg = "true";
defparam \MIRstage|MIR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \OperandStage|Q[13]~feeder (
// Equation(s):
// \OperandStage|Q[13]~feeder_combout  = \MIRstage|MIR [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MIRstage|MIR [13]),
	.cin(gnd),
	.combout(\OperandStage|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OperandStage|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \OperandStage|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N1
dffeas \OperandStage|Q[13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\OperandStage|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OperandStage|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \OperandStage|Q[13] .is_wysiwyg = "true";
defparam \OperandStage|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \exeStage|Q[13]~feeder (
// Equation(s):
// \exeStage|Q[13]~feeder_combout  = \OperandStage|Q [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OperandStage|Q [13]),
	.cin(gnd),
	.combout(\exeStage|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \exeStage|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \exeStage|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \exeStage|Q[13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\exeStage|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exeStage|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \exeStage|Q[13] .is_wysiwyg = "true";
defparam \exeStage|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \RetireStage|Q[13]~feeder (
// Equation(s):
// \RetireStage|Q[13]~feeder_combout  = \exeStage|Q [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\exeStage|Q [13]),
	.cin(gnd),
	.combout(\RetireStage|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RetireStage|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \RetireStage|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \RetireStage|Q[13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RetireStage|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RetireStage|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RetireStage|Q[13] .is_wysiwyg = "true";
defparam \RetireStage|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneive_lcell_comb \MIRstage|Selector24~0 (
// Equation(s):
// \MIRstage|Selector24~0_combout  = (\MIRstage|ROM4~4_combout  & (\MIRstage|Equal0~1_combout  & (!\InstReg|Q [15]))) # (!\MIRstage|ROM4~4_combout  & ((\MIRstage|Equal4~1_combout ) # ((\MIRstage|Equal0~1_combout  & !\InstReg|Q [15]))))

	.dataa(\MIRstage|ROM4~4_combout ),
	.datab(\MIRstage|Equal0~1_combout ),
	.datac(\InstReg|Q [15]),
	.datad(\MIRstage|Equal4~1_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector24~0 .lut_mask = 16'h5D0C;
defparam \MIRstage|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
cycloneive_lcell_comb \MIRstage|Selector24~1 (
// Equation(s):
// \MIRstage|Selector24~1_combout  = ((\MIRstage|Selector24~0_combout ) # ((\MIRstage|Equal3~0_combout  & \InstReg|Q [5]))) # (!\MIRstage|WideNor0~combout )

	.dataa(\MIRstage|Equal3~0_combout ),
	.datab(\MIRstage|WideNor0~combout ),
	.datac(\MIRstage|Selector24~0_combout ),
	.datad(\InstReg|Q [5]),
	.cin(gnd),
	.combout(\MIRstage|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector24~1 .lut_mask = 16'hFBF3;
defparam \MIRstage|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N21
dffeas \MIRstage|MIR[12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[12] .is_wysiwyg = "true";
defparam \MIRstage|MIR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N6
cycloneive_lcell_comb \OperandStage|Q[12]~feeder (
// Equation(s):
// \OperandStage|Q[12]~feeder_combout  = \MIRstage|MIR [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MIRstage|MIR [12]),
	.cin(gnd),
	.combout(\OperandStage|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OperandStage|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \OperandStage|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N7
dffeas \OperandStage|Q[12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\OperandStage|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OperandStage|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \OperandStage|Q[12] .is_wysiwyg = "true";
defparam \OperandStage|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N4
cycloneive_lcell_comb \exeStage|Q[12]~feeder (
// Equation(s):
// \exeStage|Q[12]~feeder_combout  = \OperandStage|Q [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OperandStage|Q [12]),
	.cin(gnd),
	.combout(\exeStage|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \exeStage|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \exeStage|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N5
dffeas \exeStage|Q[12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\exeStage|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exeStage|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \exeStage|Q[12] .is_wysiwyg = "true";
defparam \exeStage|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N25
dffeas \RetireStage|Q[12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\exeStage|Q [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RetireStage|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RetireStage|Q[12] .is_wysiwyg = "true";
defparam \RetireStage|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N12
cycloneive_lcell_comb \MIRstage|Selector20~0 (
// Equation(s):
// \MIRstage|Selector20~0_combout  = (\MIRstage|Equal2~0_combout  & (\InstReg|Q [9] & (\InstReg|Q [20] & !\InstReg|Q [21])))

	.dataa(\MIRstage|Equal2~0_combout ),
	.datab(\InstReg|Q [9]),
	.datac(\InstReg|Q [20]),
	.datad(\InstReg|Q [21]),
	.cin(gnd),
	.combout(\MIRstage|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector20~0 .lut_mask = 16'h0080;
defparam \MIRstage|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N13
dffeas \MIRstage|MIR[16] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[16] .is_wysiwyg = "true";
defparam \MIRstage|MIR[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \OperandStage|Q[16] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MIRstage|MIR [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OperandStage|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \OperandStage|Q[16] .is_wysiwyg = "true";
defparam \OperandStage|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \exeStage|Q[16] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\OperandStage|Q [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exeStage|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \exeStage|Q[16] .is_wysiwyg = "true";
defparam \exeStage|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \RetireStage|Q[16] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\exeStage|Q [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RetireStage|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RetireStage|Q[16] .is_wysiwyg = "true";
defparam \RetireStage|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N22
cycloneive_lcell_comb \MIRstage|Selector21~0 (
// Equation(s):
// \MIRstage|Selector21~0_combout  = (\MIRstage|Equal2~0_combout  & (\InstReg|Q [20] & (\InstReg|Q [8] & !\InstReg|Q [21])))

	.dataa(\MIRstage|Equal2~0_combout ),
	.datab(\InstReg|Q [20]),
	.datac(\InstReg|Q [8]),
	.datad(\InstReg|Q [21]),
	.cin(gnd),
	.combout(\MIRstage|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector21~0 .lut_mask = 16'h0080;
defparam \MIRstage|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N23
dffeas \MIRstage|MIR[15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[15] .is_wysiwyg = "true";
defparam \MIRstage|MIR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \OperandStage|Q[15]~feeder (
// Equation(s):
// \OperandStage|Q[15]~feeder_combout  = \MIRstage|MIR [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MIRstage|MIR [15]),
	.cin(gnd),
	.combout(\OperandStage|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OperandStage|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \OperandStage|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \OperandStage|Q[15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\OperandStage|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OperandStage|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \OperandStage|Q[15] .is_wysiwyg = "true";
defparam \OperandStage|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \exeStage|Q[15]~feeder (
// Equation(s):
// \exeStage|Q[15]~feeder_combout  = \OperandStage|Q [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OperandStage|Q [15]),
	.cin(gnd),
	.combout(\exeStage|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \exeStage|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \exeStage|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \exeStage|Q[15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\exeStage|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exeStage|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \exeStage|Q[15] .is_wysiwyg = "true";
defparam \exeStage|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \RetireStage|Q[15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\exeStage|Q [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RetireStage|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RetireStage|Q[15] .is_wysiwyg = "true";
defparam \RetireStage|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \MIRstage|Selector19~0 (
// Equation(s):
// \MIRstage|Selector19~0_combout  = (\MIRstage|Selector5~0_combout ) # (((\MIRstage|Equal0~1_combout  & !\InstReg|Q [15])) # (!\MIRstage|Selector13~1_combout ))

	.dataa(\MIRstage|Selector5~0_combout ),
	.datab(\MIRstage|Selector13~1_combout ),
	.datac(\MIRstage|Equal0~1_combout ),
	.datad(\InstReg|Q [15]),
	.cin(gnd),
	.combout(\MIRstage|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector19~0 .lut_mask = 16'hBBFB;
defparam \MIRstage|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N19
dffeas \MIRstage|MIR[17] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[17] .is_wysiwyg = "true";
defparam \MIRstage|MIR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \OperandStage|Q[17]~feeder (
// Equation(s):
// \OperandStage|Q[17]~feeder_combout  = \MIRstage|MIR [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MIRstage|MIR [17]),
	.cin(gnd),
	.combout(\OperandStage|Q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OperandStage|Q[17]~feeder .lut_mask = 16'hFF00;
defparam \OperandStage|Q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \OperandStage|Q[17] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\OperandStage|Q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OperandStage|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \OperandStage|Q[17] .is_wysiwyg = "true";
defparam \OperandStage|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \exeStage|Q[17]~feeder (
// Equation(s):
// \exeStage|Q[17]~feeder_combout  = \OperandStage|Q [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OperandStage|Q [17]),
	.cin(gnd),
	.combout(\exeStage|Q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \exeStage|Q[17]~feeder .lut_mask = 16'hFF00;
defparam \exeStage|Q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \exeStage|Q[17] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\exeStage|Q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exeStage|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \exeStage|Q[17] .is_wysiwyg = "true";
defparam \exeStage|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \RetireStage|Q[17]~feeder (
// Equation(s):
// \RetireStage|Q[17]~feeder_combout  = \exeStage|Q [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\exeStage|Q [17]),
	.cin(gnd),
	.combout(\RetireStage|Q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RetireStage|Q[17]~feeder .lut_mask = 16'hFF00;
defparam \RetireStage|Q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \RetireStage|Q[17] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RetireStage|Q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RetireStage|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \RetireStage|Q[17] .is_wysiwyg = "true";
defparam \RetireStage|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N20
cycloneive_lcell_comb \MIRstage|Selector22~0 (
// Equation(s):
// \MIRstage|Selector22~0_combout  = (\MIRstage|Equal2~0_combout  & (\InstReg|Q [7] & (\InstReg|Q [20] & !\InstReg|Q [21])))

	.dataa(\MIRstage|Equal2~0_combout ),
	.datab(\InstReg|Q [7]),
	.datac(\InstReg|Q [20]),
	.datad(\InstReg|Q [21]),
	.cin(gnd),
	.combout(\MIRstage|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector22~0 .lut_mask = 16'h0080;
defparam \MIRstage|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N21
dffeas \MIRstage|MIR[14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[14] .is_wysiwyg = "true";
defparam \MIRstage|MIR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \OperandStage|Q[14]~feeder (
// Equation(s):
// \OperandStage|Q[14]~feeder_combout  = \MIRstage|MIR [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MIRstage|MIR [14]),
	.cin(gnd),
	.combout(\OperandStage|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OperandStage|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \OperandStage|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \OperandStage|Q[14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\OperandStage|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OperandStage|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \OperandStage|Q[14] .is_wysiwyg = "true";
defparam \OperandStage|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \exeStage|Q[14]~feeder (
// Equation(s):
// \exeStage|Q[14]~feeder_combout  = \OperandStage|Q [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OperandStage|Q [14]),
	.cin(gnd),
	.combout(\exeStage|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \exeStage|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \exeStage|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \exeStage|Q[14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\exeStage|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exeStage|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \exeStage|Q[14] .is_wysiwyg = "true";
defparam \exeStage|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \RetireStage|Q[14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\exeStage|Q [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RetireStage|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RetireStage|Q[14] .is_wysiwyg = "true";
defparam \RetireStage|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \RB|Decoder0~6 (
// Equation(s):
// \RB|Decoder0~6_combout  = (!\RetireStage|Q [16] & (!\RetireStage|Q [15] & (!\RetireStage|Q [17] & !\RetireStage|Q [14])))

	.dataa(\RetireStage|Q [16]),
	.datab(\RetireStage|Q [15]),
	.datac(\RetireStage|Q [17]),
	.datad(\RetireStage|Q [14]),
	.cin(gnd),
	.combout(\RB|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Decoder0~6 .lut_mask = 16'h0001;
defparam \RB|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \RB|Register[11][15]~32 (
// Equation(s):
// \RB|Register[11][15]~32_combout  = (!\OperandStage|Q [24] & !\OperandStage|Q [25])

	.dataa(\OperandStage|Q [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(\OperandStage|Q [25]),
	.cin(gnd),
	.combout(\RB|Register[11][15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[11][15]~32 .lut_mask = 16'h0055;
defparam \RB|Register[11][15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N2
cycloneive_lcell_comb \RB|Register[3][15]~54 (
// Equation(s):
// \RB|Register[3][15]~54_combout  = (\RetireStage|Q [13] & (\RetireStage|Q [12] & (\RB|Decoder0~6_combout  & \RB|Register[11][15]~32_combout )))

	.dataa(\RetireStage|Q [13]),
	.datab(\RetireStage|Q [12]),
	.datac(\RB|Decoder0~6_combout ),
	.datad(\RB|Register[11][15]~32_combout ),
	.cin(gnd),
	.combout(\RB|Register[3][15]~54_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[3][15]~54 .lut_mask = 16'h8000;
defparam \RB|Register[3][15]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N7
dffeas \RB|Register[3][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[3][15]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[3][2] .is_wysiwyg = "true";
defparam \RB|Register[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N10
cycloneive_lcell_comb \RB|Register[1][15]~52 (
// Equation(s):
// \RB|Register[1][15]~52_combout  = (!\RetireStage|Q [13] & (\RetireStage|Q [12] & (\RB|Decoder0~6_combout  & \RB|Register[11][15]~32_combout )))

	.dataa(\RetireStage|Q [13]),
	.datab(\RetireStage|Q [12]),
	.datac(\RB|Decoder0~6_combout ),
	.datad(\RB|Register[11][15]~32_combout ),
	.cin(gnd),
	.combout(\RB|Register[1][15]~52_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[1][15]~52 .lut_mask = 16'h4000;
defparam \RB|Register[1][15]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N7
dffeas \RB|Register[1][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[1][15]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[1][2] .is_wysiwyg = "true";
defparam \RB|Register[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \RB|Decoder0~8 (
// Equation(s):
// \RB|Decoder0~8_combout  = (\RetireStage|Q [17] & (!\RetireStage|Q [15] & (!\RetireStage|Q [14] & !\RetireStage|Q [16])))

	.dataa(\RetireStage|Q [17]),
	.datab(\RetireStage|Q [15]),
	.datac(\RetireStage|Q [14]),
	.datad(\RetireStage|Q [16]),
	.cin(gnd),
	.combout(\RB|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Decoder0~8 .lut_mask = 16'h0002;
defparam \RB|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \RB|Register[32][15]~60 (
// Equation(s):
// \RB|Register[32][15]~60_combout  = (!\RetireStage|Q [13] & (\RB|Decoder0~8_combout  & (!\RetireStage|Q [12] & \RB|Register[11][15]~32_combout )))

	.dataa(\RetireStage|Q [13]),
	.datab(\RB|Decoder0~8_combout ),
	.datac(\RetireStage|Q [12]),
	.datad(\RB|Register[11][15]~32_combout ),
	.cin(gnd),
	.combout(\RB|Register[32][15]~60_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[32][15]~60 .lut_mask = 16'h0400;
defparam \RB|Register[32][15]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N29
dffeas \RB|Register[32][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\alu|Mux13~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[32][15]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[32][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[32][2] .is_wysiwyg = "true";
defparam \RB|Register[32][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N4
cycloneive_lcell_comb \RB|Register[0][15]~53 (
// Equation(s):
// \RB|Register[0][15]~53_combout  = (!\RetireStage|Q [13] & (!\RetireStage|Q [12] & (\RB|Decoder0~6_combout  & \RB|Register[11][15]~32_combout )))

	.dataa(\RetireStage|Q [13]),
	.datab(\RetireStage|Q [12]),
	.datac(\RB|Decoder0~6_combout ),
	.datad(\RB|Register[11][15]~32_combout ),
	.cin(gnd),
	.combout(\RB|Register[0][15]~53_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[0][15]~53 .lut_mask = 16'h1000;
defparam \RB|Register[0][15]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N9
dffeas \RB|Register[0][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[0][15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[0][2] .is_wysiwyg = "true";
defparam \RB|Register[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneive_lcell_comb \RB|Mux13~0 (
// Equation(s):
// \RB|Mux13~0_combout  = (\OperandStage|Q [19] & ((\RB|Register[32][2]~q ) # ((\OperandStage|Q [18])))) # (!\OperandStage|Q [19] & (((\RB|Register[0][2]~q  & !\OperandStage|Q [18]))))

	.dataa(\RB|Register[32][2]~q ),
	.datab(\OperandStage|Q [19]),
	.datac(\RB|Register[0][2]~q ),
	.datad(\OperandStage|Q [18]),
	.cin(gnd),
	.combout(\RB|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux13~0 .lut_mask = 16'hCCB8;
defparam \RB|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneive_lcell_comb \RB|Mux13~1 (
// Equation(s):
// \RB|Mux13~1_combout  = (\OperandStage|Q [18] & (\RB|Register[1][2]~q  & !\RB|Mux13~0_combout )) # (!\OperandStage|Q [18] & ((\RB|Mux13~0_combout )))

	.dataa(gnd),
	.datab(\OperandStage|Q [18]),
	.datac(\RB|Register[1][2]~q ),
	.datad(\RB|Mux13~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux13~1 .lut_mask = 16'h33C0;
defparam \RB|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cycloneive_lcell_comb \RB|Mux13~3 (
// Equation(s):
// \RB|Mux13~3_combout  = (\RB|Mux13~2_combout  & (((\RB|Register[3][2]~q )) # (!\RB|Mux3~0_combout ))) # (!\RB|Mux13~2_combout  & (\RB|Mux3~0_combout  & ((\RB|Mux13~1_combout ))))

	.dataa(\RB|Mux13~2_combout ),
	.datab(\RB|Mux3~0_combout ),
	.datac(\RB|Register[3][2]~q ),
	.datad(\RB|Mux13~1_combout ),
	.cin(gnd),
	.combout(\RB|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux13~3 .lut_mask = 16'hE6A2;
defparam \RB|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N6
cycloneive_lcell_comb \RB|Equal0~0 (
// Equation(s):
// \RB|Equal0~0_combout  = (\OperandStage|Q [19] & \OperandStage|Q [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\OperandStage|Q [19]),
	.datad(\OperandStage|Q [18]),
	.cin(gnd),
	.combout(\RB|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Equal0~0 .lut_mask = 16'hF000;
defparam \RB|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \RB|Equal0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RB|Equal0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RB|Equal0~0clkctrl_outclk ));
// synopsys translate_off
defparam \RB|Equal0~0clkctrl .clock_type = "global clock";
defparam \RB|Equal0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cycloneive_lcell_comb \MIRstage|Selector32~0 (
// Equation(s):
// \MIRstage|Selector32~0_combout  = (\MIRstage|Equal2~0_combout  & (\InstReg|Q [4] & (\InstReg|Q [21] $ (\InstReg|Q [20]))))

	.dataa(\MIRstage|Equal2~0_combout ),
	.datab(\InstReg|Q [21]),
	.datac(\InstReg|Q [20]),
	.datad(\InstReg|Q [4]),
	.cin(gnd),
	.combout(\MIRstage|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector32~0 .lut_mask = 16'h2800;
defparam \MIRstage|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N31
dffeas \MIRstage|MIR[4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[4] .is_wysiwyg = "true";
defparam \MIRstage|MIR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
cycloneive_lcell_comb \OperandStage|Q[4]~feeder (
// Equation(s):
// \OperandStage|Q[4]~feeder_combout  = \MIRstage|MIR [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MIRstage|MIR [4]),
	.cin(gnd),
	.combout(\OperandStage|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OperandStage|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \OperandStage|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N25
dffeas \OperandStage|Q[4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\OperandStage|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OperandStage|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \OperandStage|Q[4] .is_wysiwyg = "true";
defparam \OperandStage|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N10
cycloneive_lcell_comb \MIRstage|Selector34~0 (
// Equation(s):
// \MIRstage|Selector34~0_combout  = (\MIRstage|Equal2~0_combout  & (\InstReg|Q [2] & (\InstReg|Q [20] $ (\InstReg|Q [21]))))

	.dataa(\MIRstage|Equal2~0_combout ),
	.datab(\InstReg|Q [20]),
	.datac(\InstReg|Q [2]),
	.datad(\InstReg|Q [21]),
	.cin(gnd),
	.combout(\MIRstage|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector34~0 .lut_mask = 16'h2080;
defparam \MIRstage|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N11
dffeas \MIRstage|MIR[2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[2] .is_wysiwyg = "true";
defparam \MIRstage|MIR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N23
dffeas \OperandStage|Q[2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MIRstage|MIR [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OperandStage|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \OperandStage|Q[2] .is_wysiwyg = "true";
defparam \OperandStage|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneive_lcell_comb \RB|Register[7][2]~feeder (
// Equation(s):
// \RB|Register[7][2]~feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux13~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[7][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[7][2]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[7][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \RB|Decoder0~5 (
// Equation(s):
// \RB|Decoder0~5_combout  = (!\RetireStage|Q [16] & (!\RetireStage|Q [15] & (!\RetireStage|Q [17] & \RetireStage|Q [14])))

	.dataa(\RetireStage|Q [16]),
	.datab(\RetireStage|Q [15]),
	.datac(\RetireStage|Q [17]),
	.datad(\RetireStage|Q [14]),
	.cin(gnd),
	.combout(\RB|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Decoder0~5 .lut_mask = 16'h0100;
defparam \RB|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
cycloneive_lcell_comb \RB|Register[7][15]~51 (
// Equation(s):
// \RB|Register[7][15]~51_combout  = (\RetireStage|Q [13] & (\RB|Decoder0~5_combout  & (\RB|Register[11][15]~32_combout  & \RetireStage|Q [12])))

	.dataa(\RetireStage|Q [13]),
	.datab(\RB|Decoder0~5_combout ),
	.datac(\RB|Register[11][15]~32_combout ),
	.datad(\RetireStage|Q [12]),
	.cin(gnd),
	.combout(\RB|Register[7][15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[7][15]~51 .lut_mask = 16'h8000;
defparam \RB|Register[7][15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N13
dffeas \RB|Register[7][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[7][15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[7][2] .is_wysiwyg = "true";
defparam \RB|Register[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N16
cycloneive_lcell_comb \MIRstage|Selector35~0 (
// Equation(s):
// \MIRstage|Selector35~0_combout  = (\InstReg|Q [1] & (\MIRstage|Equal2~0_combout  & (\InstReg|Q [21] $ (\InstReg|Q [20]))))

	.dataa(\InstReg|Q [1]),
	.datab(\InstReg|Q [21]),
	.datac(\InstReg|Q [20]),
	.datad(\MIRstage|Equal2~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector35~0 .lut_mask = 16'h2800;
defparam \MIRstage|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N17
dffeas \MIRstage|MIR[1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[1] .is_wysiwyg = "true";
defparam \MIRstage|MIR[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N21
dffeas \OperandStage|Q[1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MIRstage|MIR [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OperandStage|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \OperandStage|Q[1] .is_wysiwyg = "true";
defparam \OperandStage|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \RB|Register[30][15]~33 (
// Equation(s):
// \RB|Register[30][15]~33_combout  = (\RetireStage|Q [13] & !\RetireStage|Q [12])

	.dataa(\RetireStage|Q [13]),
	.datab(gnd),
	.datac(\RetireStage|Q [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[30][15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[30][15]~33 .lut_mask = 16'h0A0A;
defparam \RB|Register[30][15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneive_lcell_comb \RB|Register[6][15]~81 (
// Equation(s):
// \RB|Register[6][15]~81_combout  = (\RB|Register[30][15]~33_combout  & (!\OperandStage|Q [24] & (\RB|Decoder0~5_combout  & !\OperandStage|Q [25])))

	.dataa(\RB|Register[30][15]~33_combout ),
	.datab(\OperandStage|Q [24]),
	.datac(\RB|Decoder0~5_combout ),
	.datad(\OperandStage|Q [25]),
	.cin(gnd),
	.combout(\RB|Register[6][15]~81_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[6][15]~81 .lut_mask = 16'h0020;
defparam \RB|Register[6][15]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N15
dffeas \RB|Register[6][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[6][15]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[6][2] .is_wysiwyg = "true";
defparam \RB|Register[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N6
cycloneive_lcell_comb \MIRstage|Selector36~0 (
// Equation(s):
// \MIRstage|Selector36~0_combout  = (\MIRstage|Equal2~0_combout  & (\InstReg|Q [0] & (\InstReg|Q [20] $ (\InstReg|Q [21]))))

	.dataa(\MIRstage|Equal2~0_combout ),
	.datab(\InstReg|Q [20]),
	.datac(\InstReg|Q [0]),
	.datad(\InstReg|Q [21]),
	.cin(gnd),
	.combout(\MIRstage|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector36~0 .lut_mask = 16'h2080;
defparam \MIRstage|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N7
dffeas \MIRstage|MIR[0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[0] .is_wysiwyg = "true";
defparam \MIRstage|MIR[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N21
dffeas \OperandStage|Q[0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MIRstage|MIR [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OperandStage|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \OperandStage|Q[0] .is_wysiwyg = "true";
defparam \OperandStage|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneive_lcell_comb \RB|Register[5][2]~feeder (
// Equation(s):
// \RB|Register[5][2]~feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux13~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[5][2]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneive_lcell_comb \RB|Register[5][15]~49 (
// Equation(s):
// \RB|Register[5][15]~49_combout  = (!\RetireStage|Q [13] & (\RB|Decoder0~5_combout  & (\RB|Register[11][15]~32_combout  & \RetireStage|Q [12])))

	.dataa(\RetireStage|Q [13]),
	.datab(\RB|Decoder0~5_combout ),
	.datac(\RB|Register[11][15]~32_combout ),
	.datad(\RetireStage|Q [12]),
	.cin(gnd),
	.combout(\RB|Register[5][15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[5][15]~49 .lut_mask = 16'h4000;
defparam \RB|Register[5][15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N23
dffeas \RB|Register[5][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[5][15]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[5][2] .is_wysiwyg = "true";
defparam \RB|Register[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N20
cycloneive_lcell_comb \RB|Register[4][15]~50 (
// Equation(s):
// \RB|Register[4][15]~50_combout  = (!\RetireStage|Q [13] & (!\RetireStage|Q [12] & (\RB|Decoder0~5_combout  & \RB|Register[11][15]~32_combout )))

	.dataa(\RetireStage|Q [13]),
	.datab(\RetireStage|Q [12]),
	.datac(\RB|Decoder0~5_combout ),
	.datad(\RB|Register[11][15]~32_combout ),
	.cin(gnd),
	.combout(\RB|Register[4][15]~50_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[4][15]~50 .lut_mask = 16'h1000;
defparam \RB|Register[4][15]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N3
dffeas \RB|Register[4][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[4][15]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[4][2] .is_wysiwyg = "true";
defparam \RB|Register[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneive_lcell_comb \RB|Mux29~10 (
// Equation(s):
// \RB|Mux29~10_combout  = (\OperandStage|Q [0] & ((\RB|Register[5][2]~q ) # ((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & (((\RB|Register[4][2]~q  & !\OperandStage|Q [1]))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[5][2]~q ),
	.datac(\RB|Register[4][2]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux29~10 .lut_mask = 16'hAAD8;
defparam \RB|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneive_lcell_comb \RB|Mux29~11 (
// Equation(s):
// \RB|Mux29~11_combout  = (\OperandStage|Q [1] & ((\RB|Mux29~10_combout  & (\RB|Register[7][2]~q )) # (!\RB|Mux29~10_combout  & ((\RB|Register[6][2]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux29~10_combout ))))

	.dataa(\RB|Register[7][2]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[6][2]~q ),
	.datad(\RB|Mux29~10_combout ),
	.cin(gnd),
	.combout(\RB|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux29~11 .lut_mask = 16'hBBC0;
defparam \RB|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \RB|Register[14][2]~feeder (
// Equation(s):
// \RB|Register[14][2]~feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux13~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[14][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[14][2]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[14][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \RB|Decoder0~7 (
// Equation(s):
// \RB|Decoder0~7_combout  = (!\RetireStage|Q [17] & (\RetireStage|Q [14] & (\RetireStage|Q [15] & !\RetireStage|Q [16])))

	.dataa(\RetireStage|Q [17]),
	.datab(\RetireStage|Q [14]),
	.datac(\RetireStage|Q [15]),
	.datad(\RetireStage|Q [16]),
	.cin(gnd),
	.combout(\RB|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Decoder0~7 .lut_mask = 16'h0040;
defparam \RB|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \RB|Register[14][15]~83 (
// Equation(s):
// \RB|Register[14][15]~83_combout  = (\RB|Decoder0~7_combout  & (\RB|Register[30][15]~33_combout  & (!\OperandStage|Q [25] & !\OperandStage|Q [24])))

	.dataa(\RB|Decoder0~7_combout ),
	.datab(\RB|Register[30][15]~33_combout ),
	.datac(\OperandStage|Q [25]),
	.datad(\OperandStage|Q [24]),
	.cin(gnd),
	.combout(\RB|Register[14][15]~83_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[14][15]~83 .lut_mask = 16'h0008;
defparam \RB|Register[14][15]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N27
dffeas \RB|Register[14][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[14][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[14][15]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[14][2] .is_wysiwyg = "true";
defparam \RB|Register[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneive_lcell_comb \RB|Register[15][15]~57 (
// Equation(s):
// \RB|Register[15][15]~57_combout  = (\RetireStage|Q [13] & (\RB|Decoder0~7_combout  & (\RetireStage|Q [12] & \RB|Register[11][15]~32_combout )))

	.dataa(\RetireStage|Q [13]),
	.datab(\RB|Decoder0~7_combout ),
	.datac(\RetireStage|Q [12]),
	.datad(\RB|Register[11][15]~32_combout ),
	.cin(gnd),
	.combout(\RB|Register[15][15]~57_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[15][15]~57 .lut_mask = 16'h8000;
defparam \RB|Register[15][15]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N9
dffeas \RB|Register[15][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[15][15]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[15][2] .is_wysiwyg = "true";
defparam \RB|Register[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N4
cycloneive_lcell_comb \RB|Register[13][2]~feeder (
// Equation(s):
// \RB|Register[13][2]~feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux13~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[13][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[13][2]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[13][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneive_lcell_comb \RB|Register[13][15]~55 (
// Equation(s):
// \RB|Register[13][15]~55_combout  = (!\RetireStage|Q [13] & (\RB|Decoder0~7_combout  & (\RetireStage|Q [12] & \RB|Register[11][15]~32_combout )))

	.dataa(\RetireStage|Q [13]),
	.datab(\RB|Decoder0~7_combout ),
	.datac(\RetireStage|Q [12]),
	.datad(\RB|Register[11][15]~32_combout ),
	.cin(gnd),
	.combout(\RB|Register[13][15]~55_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[13][15]~55 .lut_mask = 16'h4000;
defparam \RB|Register[13][15]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N5
dffeas \RB|Register[13][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[13][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[13][15]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[13][2] .is_wysiwyg = "true";
defparam \RB|Register[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \RB|Register[12][15]~56 (
// Equation(s):
// \RB|Register[12][15]~56_combout  = (!\RetireStage|Q [13] & (\RB|Decoder0~7_combout  & (!\RetireStage|Q [12] & \RB|Register[11][15]~32_combout )))

	.dataa(\RetireStage|Q [13]),
	.datab(\RB|Decoder0~7_combout ),
	.datac(\RetireStage|Q [12]),
	.datad(\RB|Register[11][15]~32_combout ),
	.cin(gnd),
	.combout(\RB|Register[12][15]~56_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[12][15]~56 .lut_mask = 16'h0400;
defparam \RB|Register[12][15]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N23
dffeas \RB|Register[12][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[12][15]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[12][2] .is_wysiwyg = "true";
defparam \RB|Register[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cycloneive_lcell_comb \RB|Mux29~17 (
// Equation(s):
// \RB|Mux29~17_combout  = (\OperandStage|Q [0] & ((\RB|Register[13][2]~q ) # ((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & (((\RB|Register[12][2]~q  & !\OperandStage|Q [1]))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[13][2]~q ),
	.datac(\RB|Register[12][2]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux29~17 .lut_mask = 16'hAAD8;
defparam \RB|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \RB|Mux29~18 (
// Equation(s):
// \RB|Mux29~18_combout  = (\OperandStage|Q [1] & ((\RB|Mux29~17_combout  & ((\RB|Register[15][2]~q ))) # (!\RB|Mux29~17_combout  & (\RB|Register[14][2]~q )))) # (!\OperandStage|Q [1] & (((\RB|Mux29~17_combout ))))

	.dataa(\RB|Register[14][2]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[15][2]~q ),
	.datad(\RB|Mux29~17_combout ),
	.cin(gnd),
	.combout(\RB|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux29~18 .lut_mask = 16'hF388;
defparam \RB|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \RB|Register[2][15]~82 (
// Equation(s):
// \RB|Register[2][15]~82_combout  = (!\OperandStage|Q [24] & (\RB|Register[30][15]~33_combout  & (\RB|Decoder0~6_combout  & !\OperandStage|Q [25])))

	.dataa(\OperandStage|Q [24]),
	.datab(\RB|Register[30][15]~33_combout ),
	.datac(\RB|Decoder0~6_combout ),
	.datad(\OperandStage|Q [25]),
	.cin(gnd),
	.combout(\RB|Register[2][15]~82_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[2][15]~82 .lut_mask = 16'h0040;
defparam \RB|Register[2][15]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N7
dffeas \RB|Register[2][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[2][15]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[2][2] .is_wysiwyg = "true";
defparam \RB|Register[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N6
cycloneive_lcell_comb \RB|Mux29~14 (
// Equation(s):
// \RB|Mux29~14_combout  = (\OperandStage|Q [1] & ((\OperandStage|Q [0]) # ((\RB|Register[2][2]~q )))) # (!\OperandStage|Q [1] & (!\OperandStage|Q [0] & ((\RB|Register[0][2]~q ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[2][2]~q ),
	.datad(\RB|Register[0][2]~q ),
	.cin(gnd),
	.combout(\RB|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux29~14 .lut_mask = 16'hB9A8;
defparam \RB|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneive_lcell_comb \RB|Mux29~15 (
// Equation(s):
// \RB|Mux29~15_combout  = (\RB|Mux29~14_combout  & (((\RB|Register[3][2]~q )) # (!\OperandStage|Q [0]))) # (!\RB|Mux29~14_combout  & (\OperandStage|Q [0] & (\RB|Register[1][2]~q )))

	.dataa(\RB|Mux29~14_combout ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[1][2]~q ),
	.datad(\RB|Register[3][2]~q ),
	.cin(gnd),
	.combout(\RB|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux29~15 .lut_mask = 16'hEA62;
defparam \RB|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N0
cycloneive_lcell_comb \MIRstage|Selector33~0 (
// Equation(s):
// \MIRstage|Selector33~0_combout  = (\MIRstage|Equal2~0_combout  & (\InstReg|Q [3] & (\InstReg|Q [20] $ (\InstReg|Q [21]))))

	.dataa(\MIRstage|Equal2~0_combout ),
	.datab(\InstReg|Q [20]),
	.datac(\InstReg|Q [3]),
	.datad(\InstReg|Q [21]),
	.cin(gnd),
	.combout(\MIRstage|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector33~0 .lut_mask = 16'h2080;
defparam \MIRstage|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N1
dffeas \MIRstage|MIR[3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[3] .is_wysiwyg = "true";
defparam \MIRstage|MIR[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N13
dffeas \OperandStage|Q[3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MIRstage|MIR [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OperandStage|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \OperandStage|Q[3] .is_wysiwyg = "true";
defparam \OperandStage|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \RB|Register[9][2]~feeder (
// Equation(s):
// \RB|Register[9][2]~feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux13~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[9][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[9][2]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[9][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \RB|Decoder0~4 (
// Equation(s):
// \RB|Decoder0~4_combout  = (!\RetireStage|Q [16] & (\RetireStage|Q [15] & (!\RetireStage|Q [17] & !\RetireStage|Q [14])))

	.dataa(\RetireStage|Q [16]),
	.datab(\RetireStage|Q [15]),
	.datac(\RetireStage|Q [17]),
	.datad(\RetireStage|Q [14]),
	.cin(gnd),
	.combout(\RB|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Decoder0~4 .lut_mask = 16'h0004;
defparam \RB|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N26
cycloneive_lcell_comb \RB|Register[9][15]~46 (
// Equation(s):
// \RB|Register[9][15]~46_combout  = (!\RetireStage|Q [13] & (\RetireStage|Q [12] & (\RB|Decoder0~4_combout  & \RB|Register[11][15]~32_combout )))

	.dataa(\RetireStage|Q [13]),
	.datab(\RetireStage|Q [12]),
	.datac(\RB|Decoder0~4_combout ),
	.datad(\RB|Register[11][15]~32_combout ),
	.cin(gnd),
	.combout(\RB|Register[9][15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[9][15]~46 .lut_mask = 16'h4000;
defparam \RB|Register[9][15]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N13
dffeas \RB|Register[9][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[9][15]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[9][2] .is_wysiwyg = "true";
defparam \RB|Register[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N30
cycloneive_lcell_comb \RB|Register[11][15]~48 (
// Equation(s):
// \RB|Register[11][15]~48_combout  = (\RetireStage|Q [13] & (\RetireStage|Q [12] & (\RB|Decoder0~4_combout  & \RB|Register[11][15]~32_combout )))

	.dataa(\RetireStage|Q [13]),
	.datab(\RetireStage|Q [12]),
	.datac(\RB|Decoder0~4_combout ),
	.datad(\RB|Register[11][15]~32_combout ),
	.cin(gnd),
	.combout(\RB|Register[11][15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[11][15]~48 .lut_mask = 16'h8000;
defparam \RB|Register[11][15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N25
dffeas \RB|Register[11][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[11][15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[11][2] .is_wysiwyg = "true";
defparam \RB|Register[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneive_lcell_comb \RB|Register[10][2]~feeder (
// Equation(s):
// \RB|Register[10][2]~feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux13~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[10][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[10][2]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[10][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \RB|Register[10][15]~80 (
// Equation(s):
// \RB|Register[10][15]~80_combout  = (!\OperandStage|Q [24] & (!\OperandStage|Q [25] & (\RB|Decoder0~4_combout  & \RB|Register[30][15]~33_combout )))

	.dataa(\OperandStage|Q [24]),
	.datab(\OperandStage|Q [25]),
	.datac(\RB|Decoder0~4_combout ),
	.datad(\RB|Register[30][15]~33_combout ),
	.cin(gnd),
	.combout(\RB|Register[10][15]~80_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[10][15]~80 .lut_mask = 16'h1000;
defparam \RB|Register[10][15]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N7
dffeas \RB|Register[10][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[10][15]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[10][2] .is_wysiwyg = "true";
defparam \RB|Register[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N8
cycloneive_lcell_comb \RB|Register[8][15]~47 (
// Equation(s):
// \RB|Register[8][15]~47_combout  = (!\RetireStage|Q [13] & (!\RetireStage|Q [12] & (\RB|Decoder0~4_combout  & \RB|Register[11][15]~32_combout )))

	.dataa(\RetireStage|Q [13]),
	.datab(\RetireStage|Q [12]),
	.datac(\RB|Decoder0~4_combout ),
	.datad(\RB|Register[11][15]~32_combout ),
	.cin(gnd),
	.combout(\RB|Register[8][15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[8][15]~47 .lut_mask = 16'h1000;
defparam \RB|Register[8][15]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N19
dffeas \RB|Register[8][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[8][15]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[8][2] .is_wysiwyg = "true";
defparam \RB|Register[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \RB|Mux29~12 (
// Equation(s):
// \RB|Mux29~12_combout  = (\OperandStage|Q [0] & (((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & (\RB|Register[10][2]~q )) # (!\OperandStage|Q [1] & ((\RB|Register[8][2]~q )))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[10][2]~q ),
	.datac(\RB|Register[8][2]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux29~12 .lut_mask = 16'hEE50;
defparam \RB|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \RB|Mux29~13 (
// Equation(s):
// \RB|Mux29~13_combout  = (\OperandStage|Q [0] & ((\RB|Mux29~12_combout  & ((\RB|Register[11][2]~q ))) # (!\RB|Mux29~12_combout  & (\RB|Register[9][2]~q )))) # (!\OperandStage|Q [0] & (((\RB|Mux29~12_combout ))))

	.dataa(\RB|Register[9][2]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[11][2]~q ),
	.datad(\RB|Mux29~12_combout ),
	.cin(gnd),
	.combout(\RB|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux29~13 .lut_mask = 16'hF388;
defparam \RB|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cycloneive_lcell_comb \RB|Mux29~16 (
// Equation(s):
// \RB|Mux29~16_combout  = (\OperandStage|Q [2] & (((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & ((\RB|Mux29~13_combout ))) # (!\OperandStage|Q [3] & (\RB|Mux29~15_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Mux29~15_combout ),
	.datac(\OperandStage|Q [3]),
	.datad(\RB|Mux29~13_combout ),
	.cin(gnd),
	.combout(\RB|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux29~16 .lut_mask = 16'hF4A4;
defparam \RB|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneive_lcell_comb \RB|Mux29~19 (
// Equation(s):
// \RB|Mux29~19_combout  = (\OperandStage|Q [2] & ((\RB|Mux29~16_combout  & ((\RB|Mux29~18_combout ))) # (!\RB|Mux29~16_combout  & (\RB|Mux29~11_combout )))) # (!\OperandStage|Q [2] & (((\RB|Mux29~16_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Mux29~11_combout ),
	.datac(\RB|Mux29~18_combout ),
	.datad(\RB|Mux29~16_combout ),
	.cin(gnd),
	.combout(\RB|Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux29~19 .lut_mask = 16'hF588;
defparam \RB|Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \RB|Register[29][2]~feeder (
// Equation(s):
// \RB|Register[29][2]~feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux13~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[29][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[29][2]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[29][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \RB|Decoder0~3 (
// Equation(s):
// \RB|Decoder0~3_combout  = (!\RetireStage|Q [17] & (\RetireStage|Q [15] & (\RetireStage|Q [16] & \RetireStage|Q [14])))

	.dataa(\RetireStage|Q [17]),
	.datab(\RetireStage|Q [15]),
	.datac(\RetireStage|Q [16]),
	.datad(\RetireStage|Q [14]),
	.cin(gnd),
	.combout(\RB|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Decoder0~3 .lut_mask = 16'h4000;
defparam \RB|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \RB|Register[29][15]~37 (
// Equation(s):
// \RB|Register[29][15]~37_combout  = (\RB|Register[11][15]~32_combout  & (\RetireStage|Q [12] & (\RB|Decoder0~3_combout  & !\RetireStage|Q [13])))

	.dataa(\RB|Register[11][15]~32_combout ),
	.datab(\RetireStage|Q [12]),
	.datac(\RB|Decoder0~3_combout ),
	.datad(\RetireStage|Q [13]),
	.cin(gnd),
	.combout(\RB|Register[29][15]~37_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[29][15]~37 .lut_mask = 16'h0080;
defparam \RB|Register[29][15]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N17
dffeas \RB|Register[29][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[29][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[29][15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[29][2] .is_wysiwyg = "true";
defparam \RB|Register[29][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \RB|Decoder0~0 (
// Equation(s):
// \RB|Decoder0~0_combout  = (\RetireStage|Q [16] & (!\RetireStage|Q [15] & (!\RetireStage|Q [17] & \RetireStage|Q [14])))

	.dataa(\RetireStage|Q [16]),
	.datab(\RetireStage|Q [15]),
	.datac(\RetireStage|Q [17]),
	.datad(\RetireStage|Q [14]),
	.cin(gnd),
	.combout(\RB|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Decoder0~0 .lut_mask = 16'h0200;
defparam \RB|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \RB|Register[21][15]~35 (
// Equation(s):
// \RB|Register[21][15]~35_combout  = (\RetireStage|Q [12] & (\RB|Decoder0~0_combout  & (!\RetireStage|Q [13] & \RB|Register[11][15]~32_combout )))

	.dataa(\RetireStage|Q [12]),
	.datab(\RB|Decoder0~0_combout ),
	.datac(\RetireStage|Q [13]),
	.datad(\RB|Register[11][15]~32_combout ),
	.cin(gnd),
	.combout(\RB|Register[21][15]~35_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[21][15]~35 .lut_mask = 16'h0800;
defparam \RB|Register[21][15]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N13
dffeas \RB|Register[21][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[21][15]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[21][2] .is_wysiwyg = "true";
defparam \RB|Register[21][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
cycloneive_lcell_comb \RB|Register[25][2]~feeder (
// Equation(s):
// \RB|Register[25][2]~feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux13~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[25][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[25][2]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[25][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \RB|Decoder0~1 (
// Equation(s):
// \RB|Decoder0~1_combout  = (\RetireStage|Q [16] & (\RetireStage|Q [15] & (!\RetireStage|Q [17] & !\RetireStage|Q [14])))

	.dataa(\RetireStage|Q [16]),
	.datab(\RetireStage|Q [15]),
	.datac(\RetireStage|Q [17]),
	.datad(\RetireStage|Q [14]),
	.cin(gnd),
	.combout(\RB|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Decoder0~1 .lut_mask = 16'h0008;
defparam \RB|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \RB|Register[25][15]~34 (
// Equation(s):
// \RB|Register[25][15]~34_combout  = (\RB|Register[11][15]~32_combout  & (\RetireStage|Q [12] & (\RB|Decoder0~1_combout  & !\RetireStage|Q [13])))

	.dataa(\RB|Register[11][15]~32_combout ),
	.datab(\RetireStage|Q [12]),
	.datac(\RB|Decoder0~1_combout ),
	.datad(\RetireStage|Q [13]),
	.cin(gnd),
	.combout(\RB|Register[25][15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[25][15]~34 .lut_mask = 16'h0080;
defparam \RB|Register[25][15]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N27
dffeas \RB|Register[25][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[25][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[25][15]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[25][2] .is_wysiwyg = "true";
defparam \RB|Register[25][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \RB|Decoder0~2 (
// Equation(s):
// \RB|Decoder0~2_combout  = (\RetireStage|Q [16] & (!\RetireStage|Q [15] & (!\RetireStage|Q [17] & !\RetireStage|Q [14])))

	.dataa(\RetireStage|Q [16]),
	.datab(\RetireStage|Q [15]),
	.datac(\RetireStage|Q [17]),
	.datad(\RetireStage|Q [14]),
	.cin(gnd),
	.combout(\RB|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Decoder0~2 .lut_mask = 16'h0002;
defparam \RB|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \RB|Register[17][15]~36 (
// Equation(s):
// \RB|Register[17][15]~36_combout  = (\RB|Register[11][15]~32_combout  & (\RetireStage|Q [12] & (\RB|Decoder0~2_combout  & !\RetireStage|Q [13])))

	.dataa(\RB|Register[11][15]~32_combout ),
	.datab(\RetireStage|Q [12]),
	.datac(\RB|Decoder0~2_combout ),
	.datad(\RetireStage|Q [13]),
	.cin(gnd),
	.combout(\RB|Register[17][15]~36_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[17][15]~36 .lut_mask = 16'h0080;
defparam \RB|Register[17][15]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N31
dffeas \RB|Register[17][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[17][15]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[17][2] .is_wysiwyg = "true";
defparam \RB|Register[17][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \RB|Mux29~0 (
// Equation(s):
// \RB|Mux29~0_combout  = (\OperandStage|Q [2] & (((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & (\RB|Register[25][2]~q )) # (!\OperandStage|Q [3] & ((\RB|Register[17][2]~q )))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[25][2]~q ),
	.datac(\RB|Register[17][2]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux29~0 .lut_mask = 16'hEE50;
defparam \RB|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneive_lcell_comb \RB|Mux29~1 (
// Equation(s):
// \RB|Mux29~1_combout  = (\OperandStage|Q [2] & ((\RB|Mux29~0_combout  & (\RB|Register[29][2]~q )) # (!\RB|Mux29~0_combout  & ((\RB|Register[21][2]~q ))))) # (!\OperandStage|Q [2] & (((\RB|Mux29~0_combout ))))

	.dataa(\RB|Register[29][2]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[21][2]~q ),
	.datad(\RB|Mux29~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux29~1 .lut_mask = 16'hBBC0;
defparam \RB|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneive_lcell_comb \RB|Register[24][2]~feeder (
// Equation(s):
// \RB|Register[24][2]~feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux13~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[24][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[24][2]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[24][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \RB|Register[24][15]~39 (
// Equation(s):
// \RB|Register[24][15]~39_combout  = (\RB|Register[11][15]~32_combout  & (!\RetireStage|Q [12] & (\RB|Decoder0~1_combout  & !\RetireStage|Q [13])))

	.dataa(\RB|Register[11][15]~32_combout ),
	.datab(\RetireStage|Q [12]),
	.datac(\RB|Decoder0~1_combout ),
	.datad(\RetireStage|Q [13]),
	.cin(gnd),
	.combout(\RB|Register[24][15]~39_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[24][15]~39 .lut_mask = 16'h0020;
defparam \RB|Register[24][15]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N1
dffeas \RB|Register[24][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[24][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[24][15]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[24][2] .is_wysiwyg = "true";
defparam \RB|Register[24][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \RB|Register[28][15]~41 (
// Equation(s):
// \RB|Register[28][15]~41_combout  = (\RB|Register[11][15]~32_combout  & (!\RetireStage|Q [12] & (\RB|Decoder0~3_combout  & !\RetireStage|Q [13])))

	.dataa(\RB|Register[11][15]~32_combout ),
	.datab(\RetireStage|Q [12]),
	.datac(\RB|Decoder0~3_combout ),
	.datad(\RetireStage|Q [13]),
	.cin(gnd),
	.combout(\RB|Register[28][15]~41_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[28][15]~41 .lut_mask = 16'h0020;
defparam \RB|Register[28][15]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N3
dffeas \RB|Register[28][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[28][15]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[28][2] .is_wysiwyg = "true";
defparam \RB|Register[28][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneive_lcell_comb \RB|Register[20][2]~feeder (
// Equation(s):
// \RB|Register[20][2]~feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux13~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[20][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[20][2]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[20][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \RB|Register[20][15]~38 (
// Equation(s):
// \RB|Register[20][15]~38_combout  = (\RB|Register[11][15]~32_combout  & (!\RetireStage|Q [12] & (\RB|Decoder0~0_combout  & !\RetireStage|Q [13])))

	.dataa(\RB|Register[11][15]~32_combout ),
	.datab(\RetireStage|Q [12]),
	.datac(\RB|Decoder0~0_combout ),
	.datad(\RetireStage|Q [13]),
	.cin(gnd),
	.combout(\RB|Register[20][15]~38_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[20][15]~38 .lut_mask = 16'h0020;
defparam \RB|Register[20][15]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N5
dffeas \RB|Register[20][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[20][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[20][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[20][2] .is_wysiwyg = "true";
defparam \RB|Register[20][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \RB|Register[16][15]~40 (
// Equation(s):
// \RB|Register[16][15]~40_combout  = (\RB|Register[11][15]~32_combout  & (!\RetireStage|Q [12] & (\RB|Decoder0~2_combout  & !\RetireStage|Q [13])))

	.dataa(\RB|Register[11][15]~32_combout ),
	.datab(\RetireStage|Q [12]),
	.datac(\RB|Decoder0~2_combout ),
	.datad(\RetireStage|Q [13]),
	.cin(gnd),
	.combout(\RB|Register[16][15]~40_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[16][15]~40 .lut_mask = 16'h0020;
defparam \RB|Register[16][15]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N1
dffeas \RB|Register[16][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[16][15]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[16][2] .is_wysiwyg = "true";
defparam \RB|Register[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneive_lcell_comb \RB|Mux29~4 (
// Equation(s):
// \RB|Mux29~4_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[20][2]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[16][2]~q )))))

	.dataa(\RB|Register[20][2]~q ),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[16][2]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux29~4 .lut_mask = 16'hEE30;
defparam \RB|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneive_lcell_comb \RB|Mux29~5 (
// Equation(s):
// \RB|Mux29~5_combout  = (\OperandStage|Q [3] & ((\RB|Mux29~4_combout  & ((\RB|Register[28][2]~q ))) # (!\RB|Mux29~4_combout  & (\RB|Register[24][2]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux29~4_combout ))))

	.dataa(\RB|Register[24][2]~q ),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[28][2]~q ),
	.datad(\RB|Mux29~4_combout ),
	.cin(gnd),
	.combout(\RB|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux29~5 .lut_mask = 16'hF388;
defparam \RB|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \RB|Register[26][2]~feeder (
// Equation(s):
// \RB|Register[26][2]~feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux13~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[26][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[26][2]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[26][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \RB|Register[26][15]~77 (
// Equation(s):
// \RB|Register[26][15]~77_combout  = (!\OperandStage|Q [25] & (\RB|Register[30][15]~33_combout  & (\RB|Decoder0~1_combout  & !\OperandStage|Q [24])))

	.dataa(\OperandStage|Q [25]),
	.datab(\RB|Register[30][15]~33_combout ),
	.datac(\RB|Decoder0~1_combout ),
	.datad(\OperandStage|Q [24]),
	.cin(gnd),
	.combout(\RB|Register[26][15]~77_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[26][15]~77 .lut_mask = 16'h0040;
defparam \RB|Register[26][15]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N17
dffeas \RB|Register[26][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[26][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[26][15]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[26][2] .is_wysiwyg = "true";
defparam \RB|Register[26][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \RB|Register[30][15]~79 (
// Equation(s):
// \RB|Register[30][15]~79_combout  = (\RB|Decoder0~3_combout  & (!\OperandStage|Q [24] & (!\OperandStage|Q [25] & \RB|Register[30][15]~33_combout )))

	.dataa(\RB|Decoder0~3_combout ),
	.datab(\OperandStage|Q [24]),
	.datac(\OperandStage|Q [25]),
	.datad(\RB|Register[30][15]~33_combout ),
	.cin(gnd),
	.combout(\RB|Register[30][15]~79_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[30][15]~79 .lut_mask = 16'h0200;
defparam \RB|Register[30][15]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N11
dffeas \RB|Register[30][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[30][15]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[30][2] .is_wysiwyg = "true";
defparam \RB|Register[30][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \RB|Register[22][2]~feeder (
// Equation(s):
// \RB|Register[22][2]~feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux13~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[22][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[22][2]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[22][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \RB|Register[22][15]~76 (
// Equation(s):
// \RB|Register[22][15]~76_combout  = (\RB|Decoder0~0_combout  & (!\OperandStage|Q [24] & (!\OperandStage|Q [25] & \RB|Register[30][15]~33_combout )))

	.dataa(\RB|Decoder0~0_combout ),
	.datab(\OperandStage|Q [24]),
	.datac(\OperandStage|Q [25]),
	.datad(\RB|Register[30][15]~33_combout ),
	.cin(gnd),
	.combout(\RB|Register[22][15]~76_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[22][15]~76 .lut_mask = 16'h0200;
defparam \RB|Register[22][15]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N19
dffeas \RB|Register[22][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[22][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[22][15]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[22][2] .is_wysiwyg = "true";
defparam \RB|Register[22][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \RB|Register[18][15]~78 (
// Equation(s):
// \RB|Register[18][15]~78_combout  = (\RB|Decoder0~2_combout  & (\RB|Register[30][15]~33_combout  & (!\OperandStage|Q [25] & !\OperandStage|Q [24])))

	.dataa(\RB|Decoder0~2_combout ),
	.datab(\RB|Register[30][15]~33_combout ),
	.datac(\OperandStage|Q [25]),
	.datad(\OperandStage|Q [24]),
	.cin(gnd),
	.combout(\RB|Register[18][15]~78_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[18][15]~78 .lut_mask = 16'h0008;
defparam \RB|Register[18][15]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N1
dffeas \RB|Register[18][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[18][15]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[18][2] .is_wysiwyg = "true";
defparam \RB|Register[18][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \RB|Mux29~2 (
// Equation(s):
// \RB|Mux29~2_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[22][2]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[18][2]~q )))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[22][2]~q ),
	.datac(\RB|Register[18][2]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux29~2 .lut_mask = 16'hEE50;
defparam \RB|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \RB|Mux29~3 (
// Equation(s):
// \RB|Mux29~3_combout  = (\OperandStage|Q [3] & ((\RB|Mux29~2_combout  & ((\RB|Register[30][2]~q ))) # (!\RB|Mux29~2_combout  & (\RB|Register[26][2]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux29~2_combout ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[26][2]~q ),
	.datac(\RB|Register[30][2]~q ),
	.datad(\RB|Mux29~2_combout ),
	.cin(gnd),
	.combout(\RB|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux29~3 .lut_mask = 16'hF588;
defparam \RB|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N14
cycloneive_lcell_comb \RB|Mux29~6 (
// Equation(s):
// \RB|Mux29~6_combout  = (\OperandStage|Q [0] & (\OperandStage|Q [1])) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & ((\RB|Mux29~3_combout ))) # (!\OperandStage|Q [1] & (\RB|Mux29~5_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Mux29~5_combout ),
	.datad(\RB|Mux29~3_combout ),
	.cin(gnd),
	.combout(\RB|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux29~6 .lut_mask = 16'hDC98;
defparam \RB|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \RB|Register[23][2]~feeder (
// Equation(s):
// \RB|Register[23][2]~feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux13~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[23][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[23][2]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[23][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \RB|Register[23][15]~43 (
// Equation(s):
// \RB|Register[23][15]~43_combout  = (\RetireStage|Q [12] & (\RB|Decoder0~0_combout  & (\RetireStage|Q [13] & \RB|Register[11][15]~32_combout )))

	.dataa(\RetireStage|Q [12]),
	.datab(\RB|Decoder0~0_combout ),
	.datac(\RetireStage|Q [13]),
	.datad(\RB|Register[11][15]~32_combout ),
	.cin(gnd),
	.combout(\RB|Register[23][15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[23][15]~43 .lut_mask = 16'h8000;
defparam \RB|Register[23][15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N9
dffeas \RB|Register[23][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[23][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[23][15]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[23][2] .is_wysiwyg = "true";
defparam \RB|Register[23][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \RB|Register[31][15]~45 (
// Equation(s):
// \RB|Register[31][15]~45_combout  = (\RB|Register[11][15]~32_combout  & (\RetireStage|Q [12] & (\RB|Decoder0~3_combout  & \RetireStage|Q [13])))

	.dataa(\RB|Register[11][15]~32_combout ),
	.datab(\RetireStage|Q [12]),
	.datac(\RB|Decoder0~3_combout ),
	.datad(\RetireStage|Q [13]),
	.cin(gnd),
	.combout(\RB|Register[31][15]~45_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[31][15]~45 .lut_mask = 16'h8000;
defparam \RB|Register[31][15]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N17
dffeas \RB|Register[31][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[31][15]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[31][2] .is_wysiwyg = "true";
defparam \RB|Register[31][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneive_lcell_comb \RB|Register[27][2]~feeder (
// Equation(s):
// \RB|Register[27][2]~feeder_combout  = \alu|Mux13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux13~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[27][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[27][2]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[27][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \RB|Register[27][15]~42 (
// Equation(s):
// \RB|Register[27][15]~42_combout  = (\RB|Register[11][15]~32_combout  & (\RetireStage|Q [12] & (\RB|Decoder0~1_combout  & \RetireStage|Q [13])))

	.dataa(\RB|Register[11][15]~32_combout ),
	.datab(\RetireStage|Q [12]),
	.datac(\RB|Decoder0~1_combout ),
	.datad(\RetireStage|Q [13]),
	.cin(gnd),
	.combout(\RB|Register[27][15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[27][15]~42 .lut_mask = 16'h8000;
defparam \RB|Register[27][15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N15
dffeas \RB|Register[27][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[27][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[27][15]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[27][2] .is_wysiwyg = "true";
defparam \RB|Register[27][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \RB|Register[19][15]~44 (
// Equation(s):
// \RB|Register[19][15]~44_combout  = (\RB|Register[11][15]~32_combout  & (\RetireStage|Q [12] & (\RB|Decoder0~2_combout  & \RetireStage|Q [13])))

	.dataa(\RB|Register[11][15]~32_combout ),
	.datab(\RetireStage|Q [12]),
	.datac(\RB|Decoder0~2_combout ),
	.datad(\RetireStage|Q [13]),
	.cin(gnd),
	.combout(\RB|Register[19][15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[19][15]~44 .lut_mask = 16'h8000;
defparam \RB|Register[19][15]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \RB|Register[19][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[19][15]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[19][2] .is_wysiwyg = "true";
defparam \RB|Register[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \RB|Mux29~7 (
// Equation(s):
// \RB|Mux29~7_combout  = (\OperandStage|Q [2] & (((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & (\RB|Register[27][2]~q )) # (!\OperandStage|Q [3] & ((\RB|Register[19][2]~q )))))

	.dataa(\RB|Register[27][2]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[19][2]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux29~7 .lut_mask = 16'hEE30;
defparam \RB|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneive_lcell_comb \RB|Mux29~8 (
// Equation(s):
// \RB|Mux29~8_combout  = (\OperandStage|Q [2] & ((\RB|Mux29~7_combout  & ((\RB|Register[31][2]~q ))) # (!\RB|Mux29~7_combout  & (\RB|Register[23][2]~q )))) # (!\OperandStage|Q [2] & (((\RB|Mux29~7_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[23][2]~q ),
	.datac(\RB|Register[31][2]~q ),
	.datad(\RB|Mux29~7_combout ),
	.cin(gnd),
	.combout(\RB|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux29~8 .lut_mask = 16'hF588;
defparam \RB|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N16
cycloneive_lcell_comb \RB|Mux29~9 (
// Equation(s):
// \RB|Mux29~9_combout  = (\OperandStage|Q [0] & ((\RB|Mux29~6_combout  & ((\RB|Mux29~8_combout ))) # (!\RB|Mux29~6_combout  & (\RB|Mux29~1_combout )))) # (!\OperandStage|Q [0] & (((\RB|Mux29~6_combout ))))

	.dataa(\RB|Mux29~1_combout ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Mux29~6_combout ),
	.datad(\RB|Mux29~8_combout ),
	.cin(gnd),
	.combout(\RB|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux29~9 .lut_mask = 16'hF838;
defparam \RB|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
cycloneive_lcell_comb \RB|Mux29~20 (
// Equation(s):
// \RB|Mux29~20_combout  = (\OperandStage|Q [4] & ((\RB|Mux29~9_combout ))) # (!\OperandStage|Q [4] & (\RB|Mux29~19_combout ))

	.dataa(gnd),
	.datab(\OperandStage|Q [4]),
	.datac(\RB|Mux29~19_combout ),
	.datad(\RB|Mux29~9_combout ),
	.cin(gnd),
	.combout(\RB|Mux29~20_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux29~20 .lut_mask = 16'hFC30;
defparam \RB|Mux29~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cycloneive_lcell_comb \RB|A[2] (
// Equation(s):
// \RB|A [2] = (GLOBAL(\RB|Equal0~0clkctrl_outclk ) & (\RB|A [2])) # (!GLOBAL(\RB|Equal0~0clkctrl_outclk ) & ((\RB|Mux29~20_combout )))

	.dataa(\RB|A [2]),
	.datab(\RB|Equal0~0clkctrl_outclk ),
	.datac(\RB|Mux29~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|A [2]),
	.cout());
// synopsys translate_off
defparam \RB|A[2] .lut_mask = 16'hB8B8;
defparam \RB|A[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N21
dffeas \MIRstage|MIR[26] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[26] .is_wysiwyg = "true";
defparam \MIRstage|MIR[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N1
dffeas \OperandStage|Q[26] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MIRstage|MIR [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OperandStage|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \OperandStage|Q[26] .is_wysiwyg = "true";
defparam \OperandStage|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N28
cycloneive_lcell_comb \muxK|Q[2]~13 (
// Equation(s):
// \muxK|Q[2]~13_combout  = (\OperandStage|Q [26] & ((\InstReg|Q [2]))) # (!\OperandStage|Q [26] & (\RB|A [2]))

	.dataa(\RB|A [2]),
	.datab(\InstReg|Q [2]),
	.datac(\OperandStage|Q [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\muxK|Q[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \muxK|Q[2]~13 .lut_mask = 16'hCACA;
defparam \muxK|Q[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N2
cycloneive_lcell_comb \MIRstage|ROM1~2 (
// Equation(s):
// \MIRstage|ROM1~2_combout  = (!\InstReg|Q [19] & ((\InstReg|Q [16] & ((\InstReg|Q [18]) # (!\InstReg|Q [17]))) # (!\InstReg|Q [16] & (\InstReg|Q [18] & !\InstReg|Q [17]))))

	.dataa(\InstReg|Q [19]),
	.datab(\InstReg|Q [16]),
	.datac(\InstReg|Q [18]),
	.datad(\InstReg|Q [17]),
	.cin(gnd),
	.combout(\MIRstage|ROM1~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM1~2 .lut_mask = 16'h4054;
defparam \MIRstage|ROM1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N0
cycloneive_lcell_comb \MIRstage|ROM2~3 (
// Equation(s):
// \MIRstage|ROM2~3_combout  = (\InstReg|Q [7] & (!\InstReg|Q [8] & (\InstReg|Q [5] $ (\InstReg|Q [6])))) # (!\InstReg|Q [7] & (!\InstReg|Q [5] & (\InstReg|Q [8] $ (\InstReg|Q [6]))))

	.dataa(\InstReg|Q [8]),
	.datab(\InstReg|Q [7]),
	.datac(\InstReg|Q [5]),
	.datad(\InstReg|Q [6]),
	.cin(gnd),
	.combout(\MIRstage|ROM2~3_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM2~3 .lut_mask = 16'h0542;
defparam \MIRstage|ROM2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N10
cycloneive_lcell_comb \MIRstage|Selector7~2 (
// Equation(s):
// \MIRstage|Selector7~2_combout  = (\MIRstage|MIR[32]~1_combout  & (((\MIRstage|ROM2~3_combout ) # (!\MIRstage|MIR[32]~0_combout )))) # (!\MIRstage|MIR[32]~1_combout  & (\MIRstage|ROM1~2_combout  & ((\MIRstage|MIR[32]~0_combout ))))

	.dataa(\MIRstage|ROM1~2_combout ),
	.datab(\MIRstage|MIR[32]~1_combout ),
	.datac(\MIRstage|ROM2~3_combout ),
	.datad(\MIRstage|MIR[32]~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector7~2 .lut_mask = 16'hE2CC;
defparam \MIRstage|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
cycloneive_lcell_comb \MIRstage|ROM3~3 (
// Equation(s):
// \MIRstage|ROM3~3_combout  = (\InstReg|Q [12] & (!\InstReg|Q [13] & ((!\InstReg|Q [11]) # (!\InstReg|Q [10])))) # (!\InstReg|Q [12] & (\InstReg|Q [13] & ((\InstReg|Q [10]) # (!\InstReg|Q [11]))))

	.dataa(\InstReg|Q [10]),
	.datab(\InstReg|Q [12]),
	.datac(\InstReg|Q [11]),
	.datad(\InstReg|Q [13]),
	.cin(gnd),
	.combout(\MIRstage|ROM3~3_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM3~3 .lut_mask = 16'h234C;
defparam \MIRstage|ROM3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
cycloneive_lcell_comb \MIRstage|ROM4~3 (
// Equation(s):
// \MIRstage|ROM4~3_combout  = (!\InstReg|Q [2] & (!\InstReg|Q [3] & (\InstReg|Q [0] $ (\InstReg|Q [1]))))

	.dataa(\InstReg|Q [0]),
	.datab(\InstReg|Q [2]),
	.datac(\InstReg|Q [3]),
	.datad(\InstReg|Q [1]),
	.cin(gnd),
	.combout(\MIRstage|ROM4~3_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM4~3 .lut_mask = 16'h0102;
defparam \MIRstage|ROM4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
cycloneive_lcell_comb \MIRstage|Selector7~3 (
// Equation(s):
// \MIRstage|Selector7~3_combout  = (\MIRstage|Selector7~2_combout  & (((\MIRstage|ROM4~3_combout ) # (\MIRstage|MIR[32]~0_combout )))) # (!\MIRstage|Selector7~2_combout  & (\MIRstage|ROM3~3_combout  & ((!\MIRstage|MIR[32]~0_combout ))))

	.dataa(\MIRstage|Selector7~2_combout ),
	.datab(\MIRstage|ROM3~3_combout ),
	.datac(\MIRstage|ROM4~3_combout ),
	.datad(\MIRstage|MIR[32]~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector7~3 .lut_mask = 16'hAAE4;
defparam \MIRstage|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N6
cycloneive_lcell_comb \MIRstage|Selector7~4 (
// Equation(s):
// \MIRstage|Selector7~4_combout  = (\MIRstage|Selector7~3_combout  & ((\MIRstage|Equal2~1_combout ) # ((!\MIRstage|MIR[32]~0_combout ) # (!\MIRstage|Equal1~0_combout ))))

	.dataa(\MIRstage|Equal2~1_combout ),
	.datab(\MIRstage|Selector7~3_combout ),
	.datac(\MIRstage|Equal1~0_combout ),
	.datad(\MIRstage|MIR[32]~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector7~4 .lut_mask = 16'h8CCC;
defparam \MIRstage|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N7
dffeas \MIRstage|MIR[29] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[29] .is_wysiwyg = "true";
defparam \MIRstage|MIR[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \OperandStage|Q[29]~feeder (
// Equation(s):
// \OperandStage|Q[29]~feeder_combout  = \MIRstage|MIR [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MIRstage|MIR [29]),
	.cin(gnd),
	.combout(\OperandStage|Q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OperandStage|Q[29]~feeder .lut_mask = 16'hFF00;
defparam \OperandStage|Q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N23
dffeas \OperandStage|Q[29] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\OperandStage|Q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OperandStage|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \OperandStage|Q[29] .is_wysiwyg = "true";
defparam \OperandStage|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N15
dffeas \exeStage|Q[29] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\OperandStage|Q [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exeStage|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \exeStage|Q[29] .is_wysiwyg = "true";
defparam \exeStage|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N8
cycloneive_lcell_comb \alu|Mux13~2 (
// Equation(s):
// \alu|Mux13~2_combout  = (\exeStage|Q [29] & (\RB|Mux13~3_combout  & ((\muxK|Q[2]~13_combout ) # (!\exeStage|Q [30])))) # (!\exeStage|Q [29] & (\exeStage|Q [30] $ (((\muxK|Q[2]~13_combout )))))

	.dataa(\exeStage|Q [30]),
	.datab(\exeStage|Q [29]),
	.datac(\RB|Mux13~3_combout ),
	.datad(\muxK|Q[2]~13_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~2 .lut_mask = 16'hD162;
defparam \alu|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N2
cycloneive_lcell_comb \alu|Mux3~4 (
// Equation(s):
// \alu|Mux3~4_combout  = (\exeStage|Q [32]) # ((\exeStage|Q [29] & \exeStage|Q [31]))

	.dataa(\exeStage|Q [32]),
	.datab(\exeStage|Q [29]),
	.datac(gnd),
	.datad(\exeStage|Q [31]),
	.cin(gnd),
	.combout(\alu|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux3~4 .lut_mask = 16'hEEAA;
defparam \alu|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \alu|Mux3~3 (
// Equation(s):
// \alu|Mux3~3_combout  = (!\exeStage|Q [31] & (((\exeStage|Q [30] & !\exeStage|Q [29])) # (!\exeStage|Q [32])))

	.dataa(\exeStage|Q [30]),
	.datab(\exeStage|Q [32]),
	.datac(\exeStage|Q [29]),
	.datad(\exeStage|Q [31]),
	.cin(gnd),
	.combout(\alu|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux3~3 .lut_mask = 16'h003B;
defparam \alu|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N14
cycloneive_lcell_comb \RB|WRdata[14]~feeder (
// Equation(s):
// \RB|WRdata[14]~feeder_combout  = \RB|Register[34][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|Register[34][14]~q ),
	.cin(gnd),
	.combout(\RB|WRdata[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|WRdata[14]~feeder .lut_mask = 16'hFF00;
defparam \RB|WRdata[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N15
dffeas \RB|WRdata[14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|WRdata[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OperandStage|Q [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|WRdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|WRdata[14] .is_wysiwyg = "true";
defparam \RB|WRdata[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\OperandStage|Q [24]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk0~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|WRdata [14],\RB|WRdata [9]}),
	.portaaddr({\InstReg|Q [11],\InstReg|Q [10],\InstReg|Q [9],\InstReg|Q [8],\InstReg|Q [7],\InstReg|Q [6],\InstReg|Q [5],\InstReg|Q [4],\InstReg|Q [3],\InstReg|Q [2],\InstReg|Q [1],\InstReg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N2
cycloneive_lcell_comb \RB|Mux6~2 (
// Equation(s):
// \RB|Mux6~2_combout  = (\OperandStage|Q [19] & ((\OperandStage|Q [18]) # (\RB|Register[34][9]~q )))

	.dataa(\OperandStage|Q [18]),
	.datab(\OperandStage|Q [19]),
	.datac(gnd),
	.datad(\RB|Register[34][9]~q ),
	.cin(gnd),
	.combout(\RB|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux6~2 .lut_mask = 16'hCC88;
defparam \RB|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneive_lcell_comb \alu|Mux6~5 (
// Equation(s):
// \alu|Mux6~5_combout  = (\alu|Mux6~4_combout  & (((\exeStage|Q [32]) # (!\exeStage|Q [31])) # (!\exeStage|Q [30])))

	.dataa(\exeStage|Q [30]),
	.datab(\exeStage|Q [32]),
	.datac(\exeStage|Q [31]),
	.datad(\alu|Mux6~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux6~5 .lut_mask = 16'hDF00;
defparam \alu|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N5
dffeas \RB|Register[3][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[3][15]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[3][9] .is_wysiwyg = "true";
defparam \RB|Register[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneive_lcell_comb \RB|Register[0][9]~feeder (
// Equation(s):
// \RB|Register[0][9]~feeder_combout  = \alu|Mux6~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux6~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[0][9]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N7
dffeas \RB|Register[0][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[0][15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[0][9] .is_wysiwyg = "true";
defparam \RB|Register[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N1
dffeas \RB|Register[32][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\alu|Mux6~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[32][15]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[32][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[32][9] .is_wysiwyg = "true";
defparam \RB|Register[32][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneive_lcell_comb \RB|Mux6~0 (
// Equation(s):
// \RB|Mux6~0_combout  = (\OperandStage|Q [19] & (((\OperandStage|Q [18]) # (\RB|Register[32][9]~q )))) # (!\OperandStage|Q [19] & (\RB|Register[0][9]~q  & (!\OperandStage|Q [18])))

	.dataa(\OperandStage|Q [19]),
	.datab(\RB|Register[0][9]~q ),
	.datac(\OperandStage|Q [18]),
	.datad(\RB|Register[32][9]~q ),
	.cin(gnd),
	.combout(\RB|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux6~0 .lut_mask = 16'hAEA4;
defparam \RB|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N5
dffeas \RB|Register[1][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[1][15]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[1][9] .is_wysiwyg = "true";
defparam \RB|Register[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneive_lcell_comb \RB|Mux6~1 (
// Equation(s):
// \RB|Mux6~1_combout  = (\RB|Mux6~0_combout  & ((!\OperandStage|Q [18]))) # (!\RB|Mux6~0_combout  & (\RB|Register[1][9]~q  & \OperandStage|Q [18]))

	.dataa(\RB|Mux6~0_combout ),
	.datab(gnd),
	.datac(\RB|Register[1][9]~q ),
	.datad(\OperandStage|Q [18]),
	.cin(gnd),
	.combout(\RB|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux6~1 .lut_mask = 16'h50AA;
defparam \RB|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
cycloneive_lcell_comb \RB|Mux6~3 (
// Equation(s):
// \RB|Mux6~3_combout  = (\RB|Mux3~0_combout  & ((\RB|Mux6~2_combout  & (\RB|Register[3][9]~q )) # (!\RB|Mux6~2_combout  & ((\RB|Mux6~1_combout ))))) # (!\RB|Mux3~0_combout  & (\RB|Mux6~2_combout ))

	.dataa(\RB|Mux3~0_combout ),
	.datab(\RB|Mux6~2_combout ),
	.datac(\RB|Register[3][9]~q ),
	.datad(\RB|Mux6~1_combout ),
	.cin(gnd),
	.combout(\RB|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux6~3 .lut_mask = 16'hE6C4;
defparam \RB|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneive_lcell_comb \RB|Register[25][9]~feeder (
// Equation(s):
// \RB|Register[25][9]~feeder_combout  = \alu|Mux6~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux6~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[25][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[25][9]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[25][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N17
dffeas \RB|Register[25][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[25][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[25][15]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[25][9] .is_wysiwyg = "true";
defparam \RB|Register[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N25
dffeas \RB|Register[29][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[29][15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[29][9] .is_wysiwyg = "true";
defparam \RB|Register[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N19
dffeas \RB|Register[17][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[17][15]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[17][9] .is_wysiwyg = "true";
defparam \RB|Register[17][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneive_lcell_comb \RB|Register[21][9]~feeder (
// Equation(s):
// \RB|Register[21][9]~feeder_combout  = \alu|Mux6~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux6~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[21][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[21][9]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[21][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N3
dffeas \RB|Register[21][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[21][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[21][15]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[21][9] .is_wysiwyg = "true";
defparam \RB|Register[21][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
cycloneive_lcell_comb \RB|Mux22~2 (
// Equation(s):
// \RB|Mux22~2_combout  = (\OperandStage|Q [2] & ((\OperandStage|Q [3]) # ((\RB|Register[21][9]~q )))) # (!\OperandStage|Q [2] & (!\OperandStage|Q [3] & (\RB|Register[17][9]~q )))

	.dataa(\OperandStage|Q [2]),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[17][9]~q ),
	.datad(\RB|Register[21][9]~q ),
	.cin(gnd),
	.combout(\RB|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux22~2 .lut_mask = 16'hBA98;
defparam \RB|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
cycloneive_lcell_comb \RB|Mux22~3 (
// Equation(s):
// \RB|Mux22~3_combout  = (\OperandStage|Q [3] & ((\RB|Mux22~2_combout  & ((\RB|Register[29][9]~q ))) # (!\RB|Mux22~2_combout  & (\RB|Register[25][9]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux22~2_combout ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[25][9]~q ),
	.datac(\RB|Register[29][9]~q ),
	.datad(\RB|Mux22~2_combout ),
	.cin(gnd),
	.combout(\RB|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux22~3 .lut_mask = 16'hF588;
defparam \RB|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N9
dffeas \RB|Register[16][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[16][15]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[16][9] .is_wysiwyg = "true";
defparam \RB|Register[16][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N19
dffeas \RB|Register[24][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[24][15]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[24][9] .is_wysiwyg = "true";
defparam \RB|Register[24][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneive_lcell_comb \RB|Mux22~4 (
// Equation(s):
// \RB|Mux22~4_combout  = (\OperandStage|Q [2] & (\OperandStage|Q [3])) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & ((\RB|Register[24][9]~q ))) # (!\OperandStage|Q [3] & (\RB|Register[16][9]~q ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[16][9]~q ),
	.datad(\RB|Register[24][9]~q ),
	.cin(gnd),
	.combout(\RB|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux22~4 .lut_mask = 16'hDC98;
defparam \RB|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N27
dffeas \RB|Register[28][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[28][15]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[28][9] .is_wysiwyg = "true";
defparam \RB|Register[28][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N21
dffeas \RB|Register[20][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[20][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[20][9] .is_wysiwyg = "true";
defparam \RB|Register[20][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneive_lcell_comb \RB|Mux22~5 (
// Equation(s):
// \RB|Mux22~5_combout  = (\OperandStage|Q [2] & ((\RB|Mux22~4_combout  & (\RB|Register[28][9]~q )) # (!\RB|Mux22~4_combout  & ((\RB|Register[20][9]~q ))))) # (!\OperandStage|Q [2] & (\RB|Mux22~4_combout ))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Mux22~4_combout ),
	.datac(\RB|Register[28][9]~q ),
	.datad(\RB|Register[20][9]~q ),
	.cin(gnd),
	.combout(\RB|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux22~5 .lut_mask = 16'hE6C4;
defparam \RB|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \RB|Mux22~6 (
// Equation(s):
// \RB|Mux22~6_combout  = (\OperandStage|Q [1] & (\OperandStage|Q [0])) # (!\OperandStage|Q [1] & ((\OperandStage|Q [0] & (\RB|Mux22~3_combout )) # (!\OperandStage|Q [0] & ((\RB|Mux22~5_combout )))))

	.dataa(\OperandStage|Q [1]),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Mux22~3_combout ),
	.datad(\RB|Mux22~5_combout ),
	.cin(gnd),
	.combout(\RB|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux22~6 .lut_mask = 16'hD9C8;
defparam \RB|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N3
dffeas \RB|Register[27][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[27][15]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[27][9] .is_wysiwyg = "true";
defparam \RB|Register[27][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N21
dffeas \RB|Register[31][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[31][15]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[31][9] .is_wysiwyg = "true";
defparam \RB|Register[31][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N4
cycloneive_lcell_comb \RB|Register[23][9]~feeder (
// Equation(s):
// \RB|Register[23][9]~feeder_combout  = \alu|Mux6~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux6~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[23][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[23][9]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[23][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N5
dffeas \RB|Register[23][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[23][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[23][15]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[23][9] .is_wysiwyg = "true";
defparam \RB|Register[23][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N11
dffeas \RB|Register[19][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[19][15]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[19][9] .is_wysiwyg = "true";
defparam \RB|Register[19][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N10
cycloneive_lcell_comb \RB|Mux22~7 (
// Equation(s):
// \RB|Mux22~7_combout  = (\OperandStage|Q [2] & ((\RB|Register[23][9]~q ) # ((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & (((\RB|Register[19][9]~q  & !\OperandStage|Q [3]))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[23][9]~q ),
	.datac(\RB|Register[19][9]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux22~7 .lut_mask = 16'hAAD8;
defparam \RB|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneive_lcell_comb \RB|Mux22~8 (
// Equation(s):
// \RB|Mux22~8_combout  = (\OperandStage|Q [3] & ((\RB|Mux22~7_combout  & ((\RB|Register[31][9]~q ))) # (!\RB|Mux22~7_combout  & (\RB|Register[27][9]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux22~7_combout ))))

	.dataa(\RB|Register[27][9]~q ),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[31][9]~q ),
	.datad(\RB|Mux22~7_combout ),
	.cin(gnd),
	.combout(\RB|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux22~8 .lut_mask = 16'hF388;
defparam \RB|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \RB|Register[30][9]~feeder (
// Equation(s):
// \RB|Register[30][9]~feeder_combout  = \alu|Mux6~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux6~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[30][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[30][9]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[30][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N23
dffeas \RB|Register[30][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[30][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[30][15]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[30][9] .is_wysiwyg = "true";
defparam \RB|Register[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N5
dffeas \RB|Register[22][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[22][15]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[22][9] .is_wysiwyg = "true";
defparam \RB|Register[22][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \RB|Register[26][9]~feeder (
// Equation(s):
// \RB|Register[26][9]~feeder_combout  = \alu|Mux6~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux6~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[26][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[26][9]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[26][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N15
dffeas \RB|Register[26][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[26][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[26][15]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[26][9] .is_wysiwyg = "true";
defparam \RB|Register[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N7
dffeas \RB|Register[18][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[18][15]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[18][9] .is_wysiwyg = "true";
defparam \RB|Register[18][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \RB|Mux22~0 (
// Equation(s):
// \RB|Mux22~0_combout  = (\OperandStage|Q [2] & (((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & (\RB|Register[26][9]~q )) # (!\OperandStage|Q [3] & ((\RB|Register[18][9]~q )))))

	.dataa(\RB|Register[26][9]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[18][9]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux22~0 .lut_mask = 16'hEE30;
defparam \RB|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \RB|Mux22~1 (
// Equation(s):
// \RB|Mux22~1_combout  = (\OperandStage|Q [2] & ((\RB|Mux22~0_combout  & (\RB|Register[30][9]~q )) # (!\RB|Mux22~0_combout  & ((\RB|Register[22][9]~q ))))) # (!\OperandStage|Q [2] & (((\RB|Mux22~0_combout ))))

	.dataa(\RB|Register[30][9]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[22][9]~q ),
	.datad(\RB|Mux22~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux22~1 .lut_mask = 16'hBBC0;
defparam \RB|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneive_lcell_comb \RB|Mux22~9 (
// Equation(s):
// \RB|Mux22~9_combout  = (\OperandStage|Q [1] & ((\RB|Mux22~6_combout  & (\RB|Mux22~8_combout )) # (!\RB|Mux22~6_combout  & ((\RB|Mux22~1_combout ))))) # (!\OperandStage|Q [1] & (\RB|Mux22~6_combout ))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Mux22~6_combout ),
	.datac(\RB|Mux22~8_combout ),
	.datad(\RB|Mux22~1_combout ),
	.cin(gnd),
	.combout(\RB|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux22~9 .lut_mask = 16'hE6C4;
defparam \RB|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
cycloneive_lcell_comb \RB|Register[9][9]~feeder (
// Equation(s):
// \RB|Register[9][9]~feeder_combout  = \alu|Mux6~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux6~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[9][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[9][9]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[9][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N1
dffeas \RB|Register[9][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[9][15]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[9][9] .is_wysiwyg = "true";
defparam \RB|Register[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N23
dffeas \RB|Register[8][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[8][15]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[8][9] .is_wysiwyg = "true";
defparam \RB|Register[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cycloneive_lcell_comb \RB|Mux22~10 (
// Equation(s):
// \RB|Mux22~10_combout  = (\OperandStage|Q [1] & (((\OperandStage|Q [0])))) # (!\OperandStage|Q [1] & ((\OperandStage|Q [0] & (\RB|Register[9][9]~q )) # (!\OperandStage|Q [0] & ((\RB|Register[8][9]~q )))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Register[9][9]~q ),
	.datac(\RB|Register[8][9]~q ),
	.datad(\OperandStage|Q [0]),
	.cin(gnd),
	.combout(\RB|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux22~10 .lut_mask = 16'hEE50;
defparam \RB|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N22
cycloneive_lcell_comb \RB|Register[11][9]~feeder (
// Equation(s):
// \RB|Register[11][9]~feeder_combout  = \alu|Mux6~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux6~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[11][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[11][9]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[11][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N23
dffeas \RB|Register[11][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[11][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[11][15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[11][9] .is_wysiwyg = "true";
defparam \RB|Register[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N5
dffeas \RB|Register[10][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[10][15]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[10][9] .is_wysiwyg = "true";
defparam \RB|Register[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N4
cycloneive_lcell_comb \RB|Mux22~11 (
// Equation(s):
// \RB|Mux22~11_combout  = (\RB|Mux22~10_combout  & ((\RB|Register[11][9]~q ) # ((!\OperandStage|Q [1])))) # (!\RB|Mux22~10_combout  & (((\RB|Register[10][9]~q  & \OperandStage|Q [1]))))

	.dataa(\RB|Mux22~10_combout ),
	.datab(\RB|Register[11][9]~q ),
	.datac(\RB|Register[10][9]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux22~11 .lut_mask = 16'hD8AA;
defparam \RB|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cycloneive_lcell_comb \RB|Register[5][9]~feeder (
// Equation(s):
// \RB|Register[5][9]~feeder_combout  = \alu|Mux6~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux6~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[5][9]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N17
dffeas \RB|Register[5][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[5][15]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[5][9] .is_wysiwyg = "true";
defparam \RB|Register[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N31
dffeas \RB|Register[7][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[7][15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[7][9] .is_wysiwyg = "true";
defparam \RB|Register[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
cycloneive_lcell_comb \RB|Register[6][9]~feeder (
// Equation(s):
// \RB|Register[6][9]~feeder_combout  = \alu|Mux6~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux6~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[6][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[6][9]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[6][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N7
dffeas \RB|Register[6][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[6][15]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[6][9] .is_wysiwyg = "true";
defparam \RB|Register[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N9
dffeas \RB|Register[4][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[4][15]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[4][9] .is_wysiwyg = "true";
defparam \RB|Register[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneive_lcell_comb \RB|Mux22~12 (
// Equation(s):
// \RB|Mux22~12_combout  = (\OperandStage|Q [0] & (((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & (\RB|Register[6][9]~q )) # (!\OperandStage|Q [1] & ((\RB|Register[4][9]~q )))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[6][9]~q ),
	.datac(\RB|Register[4][9]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux22~12 .lut_mask = 16'hEE50;
defparam \RB|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cycloneive_lcell_comb \RB|Mux22~13 (
// Equation(s):
// \RB|Mux22~13_combout  = (\OperandStage|Q [0] & ((\RB|Mux22~12_combout  & ((\RB|Register[7][9]~q ))) # (!\RB|Mux22~12_combout  & (\RB|Register[5][9]~q )))) # (!\OperandStage|Q [0] & (((\RB|Mux22~12_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[5][9]~q ),
	.datac(\RB|Register[7][9]~q ),
	.datad(\RB|Mux22~12_combout ),
	.cin(gnd),
	.combout(\RB|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux22~13 .lut_mask = 16'hF588;
defparam \RB|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N1
dffeas \RB|Register[2][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[2][15]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[2][9] .is_wysiwyg = "true";
defparam \RB|Register[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneive_lcell_comb \RB|Mux22~14 (
// Equation(s):
// \RB|Mux22~14_combout  = (\OperandStage|Q [0] & (((\RB|Register[1][9]~q ) # (\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & (\RB|Register[0][9]~q  & ((!\OperandStage|Q [1]))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[0][9]~q ),
	.datac(\RB|Register[1][9]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux22~14 .lut_mask = 16'hAAE4;
defparam \RB|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneive_lcell_comb \RB|Mux22~15 (
// Equation(s):
// \RB|Mux22~15_combout  = (\OperandStage|Q [1] & ((\RB|Mux22~14_combout  & (\RB|Register[3][9]~q )) # (!\RB|Mux22~14_combout  & ((\RB|Register[2][9]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux22~14_combout ))))

	.dataa(\RB|Register[3][9]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[2][9]~q ),
	.datad(\RB|Mux22~14_combout ),
	.cin(gnd),
	.combout(\RB|Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux22~15 .lut_mask = 16'hBBC0;
defparam \RB|Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneive_lcell_comb \RB|Mux22~16 (
// Equation(s):
// \RB|Mux22~16_combout  = (\OperandStage|Q [2] & ((\OperandStage|Q [3]) # ((\RB|Mux22~13_combout )))) # (!\OperandStage|Q [2] & (!\OperandStage|Q [3] & ((\RB|Mux22~15_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Mux22~13_combout ),
	.datad(\RB|Mux22~15_combout ),
	.cin(gnd),
	.combout(\RB|Mux22~16_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux22~16 .lut_mask = 16'hB9A8;
defparam \RB|Mux22~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
cycloneive_lcell_comb \RB|Register[13][9]~feeder (
// Equation(s):
// \RB|Register[13][9]~feeder_combout  = \alu|Mux6~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux6~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[13][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[13][9]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[13][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N9
dffeas \RB|Register[13][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[13][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[13][15]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[13][9] .is_wysiwyg = "true";
defparam \RB|Register[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N23
dffeas \RB|Register[15][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[15][15]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[15][9] .is_wysiwyg = "true";
defparam \RB|Register[15][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cycloneive_lcell_comb \RB|Register[12][9]~feeder (
// Equation(s):
// \RB|Register[12][9]~feeder_combout  = \alu|Mux6~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux6~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[12][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[12][9]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[12][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N27
dffeas \RB|Register[12][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[12][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[12][15]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[12][9] .is_wysiwyg = "true";
defparam \RB|Register[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \RB|Register[14][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[14][15]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[14][9] .is_wysiwyg = "true";
defparam \RB|Register[14][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \RB|Mux22~17 (
// Equation(s):
// \RB|Mux22~17_combout  = (\OperandStage|Q [0] & (((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & ((\RB|Register[14][9]~q ))) # (!\OperandStage|Q [1] & (\RB|Register[12][9]~q ))))

	.dataa(\RB|Register[12][9]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[14][9]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux22~17_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux22~17 .lut_mask = 16'hFC22;
defparam \RB|Mux22~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \RB|Mux22~18 (
// Equation(s):
// \RB|Mux22~18_combout  = (\OperandStage|Q [0] & ((\RB|Mux22~17_combout  & ((\RB|Register[15][9]~q ))) # (!\RB|Mux22~17_combout  & (\RB|Register[13][9]~q )))) # (!\OperandStage|Q [0] & (((\RB|Mux22~17_combout ))))

	.dataa(\RB|Register[13][9]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[15][9]~q ),
	.datad(\RB|Mux22~17_combout ),
	.cin(gnd),
	.combout(\RB|Mux22~18_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux22~18 .lut_mask = 16'hF388;
defparam \RB|Mux22~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneive_lcell_comb \RB|Mux22~19 (
// Equation(s):
// \RB|Mux22~19_combout  = (\OperandStage|Q [3] & ((\RB|Mux22~16_combout  & ((\RB|Mux22~18_combout ))) # (!\RB|Mux22~16_combout  & (\RB|Mux22~11_combout )))) # (!\OperandStage|Q [3] & (((\RB|Mux22~16_combout ))))

	.dataa(\RB|Mux22~11_combout ),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Mux22~16_combout ),
	.datad(\RB|Mux22~18_combout ),
	.cin(gnd),
	.combout(\RB|Mux22~19_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux22~19 .lut_mask = 16'hF838;
defparam \RB|Mux22~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \RB|Mux22~20 (
// Equation(s):
// \RB|Mux22~20_combout  = (\OperandStage|Q [4] & (\RB|Mux22~9_combout )) # (!\OperandStage|Q [4] & ((\RB|Mux22~19_combout )))

	.dataa(gnd),
	.datab(\OperandStage|Q [4]),
	.datac(\RB|Mux22~9_combout ),
	.datad(\RB|Mux22~19_combout ),
	.cin(gnd),
	.combout(\RB|Mux22~20_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux22~20 .lut_mask = 16'hF3C0;
defparam \RB|Mux22~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \RB|A[9] (
// Equation(s):
// \RB|A [9] = (GLOBAL(\RB|Equal0~0clkctrl_outclk ) & (\RB|A [9])) # (!GLOBAL(\RB|Equal0~0clkctrl_outclk ) & ((\RB|Mux22~20_combout )))

	.dataa(\RB|A [9]),
	.datab(gnd),
	.datac(\RB|Equal0~0clkctrl_outclk ),
	.datad(\RB|Mux22~20_combout ),
	.cin(gnd),
	.combout(\RB|A [9]),
	.cout());
// synopsys translate_off
defparam \RB|A[9] .lut_mask = 16'hAFA0;
defparam \RB|A[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cycloneive_lcell_comb \muxK|Q[9]~6 (
// Equation(s):
// \muxK|Q[9]~6_combout  = (\RB|A [9] & !\OperandStage|Q [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RB|A [9]),
	.datad(\OperandStage|Q [26]),
	.cin(gnd),
	.combout(\muxK|Q[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \muxK|Q[9]~6 .lut_mask = 16'h00F0;
defparam \muxK|Q[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \alu|Mux6~2 (
// Equation(s):
// \alu|Mux6~2_combout  = (\exeStage|Q [29] & (\RB|Mux6~3_combout  & ((\muxK|Q[9]~6_combout ) # (!\exeStage|Q [30])))) # (!\exeStage|Q [29] & ((\exeStage|Q [30] $ (\muxK|Q[9]~6_combout ))))

	.dataa(\RB|Mux6~3_combout ),
	.datab(\exeStage|Q [30]),
	.datac(\muxK|Q[9]~6_combout ),
	.datad(\exeStage|Q [29]),
	.cin(gnd),
	.combout(\alu|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux6~2 .lut_mask = 16'hA23C;
defparam \alu|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N8
cycloneive_lcell_comb \RB|WRdata[13]~feeder (
// Equation(s):
// \RB|WRdata[13]~feeder_combout  = \RB|Register[34][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|Register[34][13]~q ),
	.cin(gnd),
	.combout(\RB|WRdata[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|WRdata[13]~feeder .lut_mask = 16'hFF00;
defparam \RB|WRdata[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N9
dffeas \RB|WRdata[13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|WRdata[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OperandStage|Q [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|WRdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|WRdata[13] .is_wysiwyg = "true";
defparam \RB|WRdata[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\OperandStage|Q [24]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk0~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|WRdata [13],\RB|WRdata [12]}),
	.portaaddr({\InstReg|Q [11],\InstReg|Q [10],\InstReg|Q [9],\InstReg|Q [8],\InstReg|Q [7],\InstReg|Q [6],\InstReg|Q [5],\InstReg|Q [4],\InstReg|Q [3],\InstReg|Q [2],\InstReg|Q [1],\InstReg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X32_Y16_N23
dffeas \RB|Register[3][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[3][15]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[3][12] .is_wysiwyg = "true";
defparam \RB|Register[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N24
cycloneive_lcell_comb \RB|Register[1][12]~feeder (
// Equation(s):
// \RB|Register[1][12]~feeder_combout  = \alu|Mux3~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux3~8_combout ),
	.cin(gnd),
	.combout(\RB|Register[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[1][12]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N25
dffeas \RB|Register[1][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[1][15]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[1][12] .is_wysiwyg = "true";
defparam \RB|Register[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N21
dffeas \RB|Register[0][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[0][15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[0][12] .is_wysiwyg = "true";
defparam \RB|Register[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneive_lcell_comb \RB|Mux3~1 (
// Equation(s):
// \RB|Mux3~1_combout  = (\OperandStage|Q [19] & (((\OperandStage|Q [18])))) # (!\OperandStage|Q [19] & ((\OperandStage|Q [18] & (\RB|Register[1][12]~q )) # (!\OperandStage|Q [18] & ((\RB|Register[0][12]~q )))))

	.dataa(\OperandStage|Q [19]),
	.datab(\RB|Register[1][12]~q ),
	.datac(\RB|Register[0][12]~q ),
	.datad(\OperandStage|Q [18]),
	.cin(gnd),
	.combout(\RB|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux3~1 .lut_mask = 16'hEE50;
defparam \RB|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneive_lcell_comb \RB|Mux3~2 (
// Equation(s):
// \RB|Mux3~2_combout  = (\OperandStage|Q [19] & ((\RB|Mux3~1_combout  & ((\RB|Register[3][12]~q ))) # (!\RB|Mux3~1_combout  & (\RB|Register[34][12]~q )))) # (!\OperandStage|Q [19] & (((\RB|Mux3~1_combout ))))

	.dataa(\OperandStage|Q [19]),
	.datab(\RB|Register[34][12]~q ),
	.datac(\RB|Register[3][12]~q ),
	.datad(\RB|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RB|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux3~2 .lut_mask = 16'hF588;
defparam \RB|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_lcell_comb \alu|Mux3~6 (
// Equation(s):
// \alu|Mux3~6_combout  = (\exeStage|Q [29] & (\RB|Mux3~2_combout  & ((\muxK|Q[12]~3_combout ) # (!\exeStage|Q [30])))) # (!\exeStage|Q [29] & (\exeStage|Q [30] $ ((\muxK|Q[12]~3_combout ))))

	.dataa(\exeStage|Q [30]),
	.datab(\exeStage|Q [29]),
	.datac(\muxK|Q[12]~3_combout ),
	.datad(\RB|Mux3~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux3~6 .lut_mask = 16'hD612;
defparam \alu|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|selnose[187]~0 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  = (!\RB|Mux0~1_combout  & (!\RB|Mux1~1_combout  & (!\RB|Mux3~2_combout  & !\RB|Mux2~1_combout )))

	.dataa(\RB|Mux0~1_combout ),
	.datab(\RB|Mux1~1_combout ),
	.datac(\RB|Mux3~2_combout ),
	.datad(\RB|Mux2~1_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|selnose[187]~0 .lut_mask = 16'h0001;
defparam \alu|Mod0|auto_generated|divider|divider|selnose[187]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N29
dffeas \RB|WRdata[11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RB|Register[34][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OperandStage|Q [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|WRdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|WRdata[11] .is_wysiwyg = "true";
defparam \RB|WRdata[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\OperandStage|Q [24]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk0~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|WRdata [11],\RB|WRdata [10]}),
	.portaaddr({\InstReg|Q [11],\InstReg|Q [10],\InstReg|Q [9],\InstReg|Q [8],\InstReg|Q [7],\InstReg|Q [6],\InstReg|Q [5],\InstReg|Q [4],\InstReg|Q [3],\InstReg|Q [2],\InstReg|Q [1],\InstReg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneive_lcell_comb \alu|Mux5~5 (
// Equation(s):
// \alu|Mux5~5_combout  = (\alu|Mux5~4_combout  & (((\exeStage|Q [32]) # (!\exeStage|Q [31])) # (!\exeStage|Q [30])))

	.dataa(\exeStage|Q [30]),
	.datab(\exeStage|Q [31]),
	.datac(\exeStage|Q [32]),
	.datad(\alu|Mux5~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux5~5 .lut_mask = 16'hF700;
defparam \alu|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N26
cycloneive_lcell_comb \RB|Register[27][10]~feeder (
// Equation(s):
// \RB|Register[27][10]~feeder_combout  = \alu|Mux5~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux5~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[27][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[27][10]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[27][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N27
dffeas \RB|Register[27][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[27][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[27][15]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[27][10] .is_wysiwyg = "true";
defparam \RB|Register[27][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N25
dffeas \RB|Register[19][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[19][15]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[19][10] .is_wysiwyg = "true";
defparam \RB|Register[19][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N24
cycloneive_lcell_comb \RB|Mux21~7 (
// Equation(s):
// \RB|Mux21~7_combout  = (\OperandStage|Q [2] & (((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & (\RB|Register[27][10]~q )) # (!\OperandStage|Q [3] & ((\RB|Register[19][10]~q )))))

	.dataa(\RB|Register[27][10]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[19][10]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux21~7 .lut_mask = 16'hEE30;
defparam \RB|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N15
dffeas \RB|Register[31][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[31][15]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[31][10] .is_wysiwyg = "true";
defparam \RB|Register[31][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N8
cycloneive_lcell_comb \RB|Register[23][10]~feeder (
// Equation(s):
// \RB|Register[23][10]~feeder_combout  = \alu|Mux5~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux5~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[23][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[23][10]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[23][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N9
dffeas \RB|Register[23][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[23][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[23][15]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[23][10] .is_wysiwyg = "true";
defparam \RB|Register[23][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N14
cycloneive_lcell_comb \RB|Mux21~8 (
// Equation(s):
// \RB|Mux21~8_combout  = (\OperandStage|Q [2] & ((\RB|Mux21~7_combout  & (\RB|Register[31][10]~q )) # (!\RB|Mux21~7_combout  & ((\RB|Register[23][10]~q ))))) # (!\OperandStage|Q [2] & (\RB|Mux21~7_combout ))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Mux21~7_combout ),
	.datac(\RB|Register[31][10]~q ),
	.datad(\RB|Register[23][10]~q ),
	.cin(gnd),
	.combout(\RB|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux21~8 .lut_mask = 16'hE6C4;
defparam \RB|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \RB|Register[26][10]~feeder (
// Equation(s):
// \RB|Register[26][10]~feeder_combout  = \alu|Mux5~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux5~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[26][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[26][10]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[26][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N1
dffeas \RB|Register[26][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[26][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[26][15]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[26][10] .is_wysiwyg = "true";
defparam \RB|Register[26][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \RB|Register[22][10]~feeder (
// Equation(s):
// \RB|Register[22][10]~feeder_combout  = \alu|Mux5~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux5~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[22][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[22][10]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[22][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N27
dffeas \RB|Register[22][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[22][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[22][15]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[22][10] .is_wysiwyg = "true";
defparam \RB|Register[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N15
dffeas \RB|Register[18][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[18][15]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[18][10] .is_wysiwyg = "true";
defparam \RB|Register[18][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \RB|Mux21~2 (
// Equation(s):
// \RB|Mux21~2_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[22][10]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[18][10]~q )))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[22][10]~q ),
	.datac(\RB|Register[18][10]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux21~2 .lut_mask = 16'hEE50;
defparam \RB|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N21
dffeas \RB|Register[30][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[30][15]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[30][10] .is_wysiwyg = "true";
defparam \RB|Register[30][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \RB|Mux21~3 (
// Equation(s):
// \RB|Mux21~3_combout  = (\RB|Mux21~2_combout  & (((\RB|Register[30][10]~q ) # (!\OperandStage|Q [3])))) # (!\RB|Mux21~2_combout  & (\RB|Register[26][10]~q  & ((\OperandStage|Q [3]))))

	.dataa(\RB|Register[26][10]~q ),
	.datab(\RB|Mux21~2_combout ),
	.datac(\RB|Register[30][10]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux21~3 .lut_mask = 16'hE2CC;
defparam \RB|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneive_lcell_comb \RB|Register[24][10]~feeder (
// Equation(s):
// \RB|Register[24][10]~feeder_combout  = \alu|Mux5~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux5~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[24][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[24][10]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[24][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N7
dffeas \RB|Register[24][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[24][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[24][15]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[24][10] .is_wysiwyg = "true";
defparam \RB|Register[24][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N7
dffeas \RB|Register[28][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[28][15]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[28][10] .is_wysiwyg = "true";
defparam \RB|Register[28][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneive_lcell_comb \RB|Register[20][10]~feeder (
// Equation(s):
// \RB|Register[20][10]~feeder_combout  = \alu|Mux5~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux5~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[20][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[20][10]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[20][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N7
dffeas \RB|Register[20][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[20][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[20][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[20][10] .is_wysiwyg = "true";
defparam \RB|Register[20][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N21
dffeas \RB|Register[16][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[16][15]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[16][10] .is_wysiwyg = "true";
defparam \RB|Register[16][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneive_lcell_comb \RB|Mux21~4 (
// Equation(s):
// \RB|Mux21~4_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[20][10]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[16][10]~q )))))

	.dataa(\RB|Register[20][10]~q ),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[16][10]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux21~4 .lut_mask = 16'hEE30;
defparam \RB|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneive_lcell_comb \RB|Mux21~5 (
// Equation(s):
// \RB|Mux21~5_combout  = (\OperandStage|Q [3] & ((\RB|Mux21~4_combout  & ((\RB|Register[28][10]~q ))) # (!\RB|Mux21~4_combout  & (\RB|Register[24][10]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux21~4_combout ))))

	.dataa(\RB|Register[24][10]~q ),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[28][10]~q ),
	.datad(\RB|Mux21~4_combout ),
	.cin(gnd),
	.combout(\RB|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux21~5 .lut_mask = 16'hF388;
defparam \RB|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N6
cycloneive_lcell_comb \RB|Mux21~6 (
// Equation(s):
// \RB|Mux21~6_combout  = (\OperandStage|Q [0] & (\OperandStage|Q [1])) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & (\RB|Mux21~3_combout )) # (!\OperandStage|Q [1] & ((\RB|Mux21~5_combout )))))

	.dataa(\OperandStage|Q [0]),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Mux21~3_combout ),
	.datad(\RB|Mux21~5_combout ),
	.cin(gnd),
	.combout(\RB|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux21~6 .lut_mask = 16'hD9C8;
defparam \RB|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneive_lcell_comb \RB|Register[29][10]~feeder (
// Equation(s):
// \RB|Register[29][10]~feeder_combout  = \alu|Mux5~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux5~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[29][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[29][10]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[29][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N3
dffeas \RB|Register[29][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[29][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[29][15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[29][10] .is_wysiwyg = "true";
defparam \RB|Register[29][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N25
dffeas \RB|Register[21][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[21][15]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[21][10] .is_wysiwyg = "true";
defparam \RB|Register[21][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cycloneive_lcell_comb \RB|Register[25][10]~feeder (
// Equation(s):
// \RB|Register[25][10]~feeder_combout  = \alu|Mux5~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux5~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[25][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[25][10]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[25][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N7
dffeas \RB|Register[25][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[25][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[25][15]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[25][10] .is_wysiwyg = "true";
defparam \RB|Register[25][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N13
dffeas \RB|Register[17][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[17][15]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[17][10] .is_wysiwyg = "true";
defparam \RB|Register[17][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cycloneive_lcell_comb \RB|Mux21~0 (
// Equation(s):
// \RB|Mux21~0_combout  = (\OperandStage|Q [2] & (((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & (\RB|Register[25][10]~q )) # (!\OperandStage|Q [3] & ((\RB|Register[17][10]~q )))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[25][10]~q ),
	.datac(\RB|Register[17][10]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux21~0 .lut_mask = 16'hEE50;
defparam \RB|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneive_lcell_comb \RB|Mux21~1 (
// Equation(s):
// \RB|Mux21~1_combout  = (\OperandStage|Q [2] & ((\RB|Mux21~0_combout  & (\RB|Register[29][10]~q )) # (!\RB|Mux21~0_combout  & ((\RB|Register[21][10]~q ))))) # (!\OperandStage|Q [2] & (((\RB|Mux21~0_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[29][10]~q ),
	.datac(\RB|Register[21][10]~q ),
	.datad(\RB|Mux21~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux21~1 .lut_mask = 16'hDDA0;
defparam \RB|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N22
cycloneive_lcell_comb \RB|Mux21~9 (
// Equation(s):
// \RB|Mux21~9_combout  = (\OperandStage|Q [0] & ((\RB|Mux21~6_combout  & (\RB|Mux21~8_combout )) # (!\RB|Mux21~6_combout  & ((\RB|Mux21~1_combout ))))) # (!\OperandStage|Q [0] & (((\RB|Mux21~6_combout ))))

	.dataa(\RB|Mux21~8_combout ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Mux21~6_combout ),
	.datad(\RB|Mux21~1_combout ),
	.cin(gnd),
	.combout(\RB|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux21~9 .lut_mask = 16'hBCB0;
defparam \RB|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N28
cycloneive_lcell_comb \RB|Register[9][10]~feeder (
// Equation(s):
// \RB|Register[9][10]~feeder_combout  = \alu|Mux5~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux5~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[9][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[9][10]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[9][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N29
dffeas \RB|Register[9][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[9][15]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[9][10] .is_wysiwyg = "true";
defparam \RB|Register[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N27
dffeas \RB|Register[11][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[11][15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[11][10] .is_wysiwyg = "true";
defparam \RB|Register[11][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
cycloneive_lcell_comb \RB|Register[10][10]~feeder (
// Equation(s):
// \RB|Register[10][10]~feeder_combout  = \alu|Mux5~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux5~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[10][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[10][10]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[10][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N17
dffeas \RB|Register[10][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[10][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[10][15]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[10][10] .is_wysiwyg = "true";
defparam \RB|Register[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N11
dffeas \RB|Register[8][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[8][15]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[8][10] .is_wysiwyg = "true";
defparam \RB|Register[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneive_lcell_comb \RB|Mux21~12 (
// Equation(s):
// \RB|Mux21~12_combout  = (\OperandStage|Q [1] & ((\RB|Register[10][10]~q ) # ((\OperandStage|Q [0])))) # (!\OperandStage|Q [1] & (((\RB|Register[8][10]~q  & !\OperandStage|Q [0]))))

	.dataa(\RB|Register[10][10]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[8][10]~q ),
	.datad(\OperandStage|Q [0]),
	.cin(gnd),
	.combout(\RB|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux21~12 .lut_mask = 16'hCCB8;
defparam \RB|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
cycloneive_lcell_comb \RB|Mux21~13 (
// Equation(s):
// \RB|Mux21~13_combout  = (\OperandStage|Q [0] & ((\RB|Mux21~12_combout  & ((\RB|Register[11][10]~q ))) # (!\RB|Mux21~12_combout  & (\RB|Register[9][10]~q )))) # (!\OperandStage|Q [0] & (((\RB|Mux21~12_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[9][10]~q ),
	.datac(\RB|Register[11][10]~q ),
	.datad(\RB|Mux21~12_combout ),
	.cin(gnd),
	.combout(\RB|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux21~13 .lut_mask = 16'hF588;
defparam \RB|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N23
dffeas \RB|Register[1][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[1][15]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[1][10] .is_wysiwyg = "true";
defparam \RB|Register[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N11
dffeas \RB|Register[3][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[3][15]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[3][10] .is_wysiwyg = "true";
defparam \RB|Register[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N12
cycloneive_lcell_comb \RB|Register[0][10]~feeder (
// Equation(s):
// \RB|Register[0][10]~feeder_combout  = \alu|Mux5~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux5~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[0][10]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N13
dffeas \RB|Register[0][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[0][15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[0][10] .is_wysiwyg = "true";
defparam \RB|Register[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N27
dffeas \RB|Register[2][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[2][15]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[2][10] .is_wysiwyg = "true";
defparam \RB|Register[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N26
cycloneive_lcell_comb \RB|Mux21~14 (
// Equation(s):
// \RB|Mux21~14_combout  = (\OperandStage|Q [0] & (((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & ((\RB|Register[2][10]~q ))) # (!\OperandStage|Q [1] & (\RB|Register[0][10]~q ))))

	.dataa(\RB|Register[0][10]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[2][10]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux21~14 .lut_mask = 16'hFC22;
defparam \RB|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N30
cycloneive_lcell_comb \RB|Mux21~15 (
// Equation(s):
// \RB|Mux21~15_combout  = (\RB|Mux21~14_combout  & (((\RB|Register[3][10]~q ) # (!\OperandStage|Q [0])))) # (!\RB|Mux21~14_combout  & (\RB|Register[1][10]~q  & ((\OperandStage|Q [0]))))

	.dataa(\RB|Register[1][10]~q ),
	.datab(\RB|Register[3][10]~q ),
	.datac(\RB|Mux21~14_combout ),
	.datad(\OperandStage|Q [0]),
	.cin(gnd),
	.combout(\RB|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux21~15 .lut_mask = 16'hCAF0;
defparam \RB|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N28
cycloneive_lcell_comb \RB|Mux21~16 (
// Equation(s):
// \RB|Mux21~16_combout  = (\OperandStage|Q [2] & (\OperandStage|Q [3])) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & (\RB|Mux21~13_combout )) # (!\OperandStage|Q [3] & ((\RB|Mux21~15_combout )))))

	.dataa(\OperandStage|Q [2]),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Mux21~13_combout ),
	.datad(\RB|Mux21~15_combout ),
	.cin(gnd),
	.combout(\RB|Mux21~16_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux21~16 .lut_mask = 16'hD9C8;
defparam \RB|Mux21~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneive_lcell_comb \RB|Register[7][10]~feeder (
// Equation(s):
// \RB|Register[7][10]~feeder_combout  = \alu|Mux5~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux5~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[7][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[7][10]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[7][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N27
dffeas \RB|Register[7][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[7][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[7][15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[7][10] .is_wysiwyg = "true";
defparam \RB|Register[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N25
dffeas \RB|Register[6][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[6][15]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[6][10] .is_wysiwyg = "true";
defparam \RB|Register[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N19
dffeas \RB|Register[4][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[4][15]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[4][10] .is_wysiwyg = "true";
defparam \RB|Register[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneive_lcell_comb \RB|Register[5][10]~feeder (
// Equation(s):
// \RB|Register[5][10]~feeder_combout  = \alu|Mux5~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux5~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[5][10]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N5
dffeas \RB|Register[5][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[5][15]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[5][10] .is_wysiwyg = "true";
defparam \RB|Register[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneive_lcell_comb \RB|Mux21~10 (
// Equation(s):
// \RB|Mux21~10_combout  = (\OperandStage|Q [0] & ((\OperandStage|Q [1]) # ((\RB|Register[5][10]~q )))) # (!\OperandStage|Q [0] & (!\OperandStage|Q [1] & (\RB|Register[4][10]~q )))

	.dataa(\OperandStage|Q [0]),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[4][10]~q ),
	.datad(\RB|Register[5][10]~q ),
	.cin(gnd),
	.combout(\RB|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux21~10 .lut_mask = 16'hBA98;
defparam \RB|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneive_lcell_comb \RB|Mux21~11 (
// Equation(s):
// \RB|Mux21~11_combout  = (\OperandStage|Q [1] & ((\RB|Mux21~10_combout  & (\RB|Register[7][10]~q )) # (!\RB|Mux21~10_combout  & ((\RB|Register[6][10]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux21~10_combout ))))

	.dataa(\RB|Register[7][10]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[6][10]~q ),
	.datad(\RB|Mux21~10_combout ),
	.cin(gnd),
	.combout(\RB|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux21~11 .lut_mask = 16'hBBC0;
defparam \RB|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \RB|Register[14][10]~feeder (
// Equation(s):
// \RB|Register[14][10]~feeder_combout  = \alu|Mux5~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux5~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[14][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[14][10]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[14][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N29
dffeas \RB|Register[14][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[14][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[14][15]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[14][10] .is_wysiwyg = "true";
defparam \RB|Register[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N7
dffeas \RB|Register[15][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[15][15]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[15][10] .is_wysiwyg = "true";
defparam \RB|Register[15][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
cycloneive_lcell_comb \RB|Register[13][10]~feeder (
// Equation(s):
// \RB|Register[13][10]~feeder_combout  = \alu|Mux5~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux5~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[13][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[13][10]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[13][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N1
dffeas \RB|Register[13][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[13][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[13][15]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[13][10] .is_wysiwyg = "true";
defparam \RB|Register[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N19
dffeas \RB|Register[12][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[12][15]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[12][10] .is_wysiwyg = "true";
defparam \RB|Register[12][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
cycloneive_lcell_comb \RB|Mux21~17 (
// Equation(s):
// \RB|Mux21~17_combout  = (\OperandStage|Q [0] & ((\RB|Register[13][10]~q ) # ((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & (((\RB|Register[12][10]~q  & !\OperandStage|Q [1]))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[13][10]~q ),
	.datac(\RB|Register[12][10]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux21~17_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux21~17 .lut_mask = 16'hAAD8;
defparam \RB|Mux21~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \RB|Mux21~18 (
// Equation(s):
// \RB|Mux21~18_combout  = (\OperandStage|Q [1] & ((\RB|Mux21~17_combout  & ((\RB|Register[15][10]~q ))) # (!\RB|Mux21~17_combout  & (\RB|Register[14][10]~q )))) # (!\OperandStage|Q [1] & (((\RB|Mux21~17_combout ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Register[14][10]~q ),
	.datac(\RB|Register[15][10]~q ),
	.datad(\RB|Mux21~17_combout ),
	.cin(gnd),
	.combout(\RB|Mux21~18_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux21~18 .lut_mask = 16'hF588;
defparam \RB|Mux21~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N26
cycloneive_lcell_comb \RB|Mux21~19 (
// Equation(s):
// \RB|Mux21~19_combout  = (\OperandStage|Q [2] & ((\RB|Mux21~16_combout  & ((\RB|Mux21~18_combout ))) # (!\RB|Mux21~16_combout  & (\RB|Mux21~11_combout )))) # (!\OperandStage|Q [2] & (\RB|Mux21~16_combout ))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Mux21~16_combout ),
	.datac(\RB|Mux21~11_combout ),
	.datad(\RB|Mux21~18_combout ),
	.cin(gnd),
	.combout(\RB|Mux21~19_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux21~19 .lut_mask = 16'hEC64;
defparam \RB|Mux21~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N4
cycloneive_lcell_comb \RB|Mux21~20 (
// Equation(s):
// \RB|Mux21~20_combout  = (\OperandStage|Q [4] & (\RB|Mux21~9_combout )) # (!\OperandStage|Q [4] & ((\RB|Mux21~19_combout )))

	.dataa(\OperandStage|Q [4]),
	.datab(gnd),
	.datac(\RB|Mux21~9_combout ),
	.datad(\RB|Mux21~19_combout ),
	.cin(gnd),
	.combout(\RB|Mux21~20_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux21~20 .lut_mask = 16'hF5A0;
defparam \RB|Mux21~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N18
cycloneive_lcell_comb \RB|A[10] (
// Equation(s):
// \RB|A [10] = (GLOBAL(\RB|Equal0~0clkctrl_outclk ) & (\RB|A [10])) # (!GLOBAL(\RB|Equal0~0clkctrl_outclk ) & ((\RB|Mux21~20_combout )))

	.dataa(gnd),
	.datab(\RB|A [10]),
	.datac(\RB|Mux21~20_combout ),
	.datad(\RB|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RB|A [10]),
	.cout());
// synopsys translate_off
defparam \RB|A[10] .lut_mask = 16'hCCF0;
defparam \RB|A[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N8
cycloneive_lcell_comb \muxK|Q[10]~5 (
// Equation(s):
// \muxK|Q[10]~5_combout  = (!\OperandStage|Q [26] & \RB|A [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\OperandStage|Q [26]),
	.datad(\RB|A [10]),
	.cin(gnd),
	.combout(\muxK|Q[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \muxK|Q[10]~5 .lut_mask = 16'h0F00;
defparam \muxK|Q[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
cycloneive_lcell_comb \RB|Mux5~2 (
// Equation(s):
// \RB|Mux5~2_combout  = (\OperandStage|Q [19] & ((\RB|Register[34][10]~q ) # (\OperandStage|Q [18])))

	.dataa(\RB|Register[34][10]~q ),
	.datab(\OperandStage|Q [19]),
	.datac(gnd),
	.datad(\OperandStage|Q [18]),
	.cin(gnd),
	.combout(\RB|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux5~2 .lut_mask = 16'hCC88;
defparam \RB|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N1
dffeas \RB|Register[32][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\alu|Mux5~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[32][15]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[32][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[32][10] .is_wysiwyg = "true";
defparam \RB|Register[32][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N8
cycloneive_lcell_comb \RB|Mux5~0 (
// Equation(s):
// \RB|Mux5~0_combout  = (\OperandStage|Q [18] & (((\OperandStage|Q [19])))) # (!\OperandStage|Q [18] & ((\OperandStage|Q [19] & ((\RB|Register[32][10]~q ))) # (!\OperandStage|Q [19] & (\RB|Register[0][10]~q ))))

	.dataa(\RB|Register[0][10]~q ),
	.datab(\RB|Register[32][10]~q ),
	.datac(\OperandStage|Q [18]),
	.datad(\OperandStage|Q [19]),
	.cin(gnd),
	.combout(\RB|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux5~0 .lut_mask = 16'hFC0A;
defparam \RB|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneive_lcell_comb \RB|Mux5~1 (
// Equation(s):
// \RB|Mux5~1_combout  = (\OperandStage|Q [18] & (\RB|Register[1][10]~q  & !\RB|Mux5~0_combout )) # (!\OperandStage|Q [18] & ((\RB|Mux5~0_combout )))

	.dataa(gnd),
	.datab(\OperandStage|Q [18]),
	.datac(\RB|Register[1][10]~q ),
	.datad(\RB|Mux5~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux5~1 .lut_mask = 16'h33C0;
defparam \RB|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
cycloneive_lcell_comb \RB|Mux5~3 (
// Equation(s):
// \RB|Mux5~3_combout  = (\RB|Mux3~0_combout  & ((\RB|Mux5~2_combout  & (\RB|Register[3][10]~q )) # (!\RB|Mux5~2_combout  & ((\RB|Mux5~1_combout ))))) # (!\RB|Mux3~0_combout  & (\RB|Mux5~2_combout ))

	.dataa(\RB|Mux3~0_combout ),
	.datab(\RB|Mux5~2_combout ),
	.datac(\RB|Register[3][10]~q ),
	.datad(\RB|Mux5~1_combout ),
	.cin(gnd),
	.combout(\RB|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux5~3 .lut_mask = 16'hE6C4;
defparam \RB|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneive_lcell_comb \alu|Mux5~2 (
// Equation(s):
// \alu|Mux5~2_combout  = (\exeStage|Q [29] & (\RB|Mux5~3_combout  & ((\muxK|Q[10]~5_combout ) # (!\exeStage|Q [30])))) # (!\exeStage|Q [29] & (\muxK|Q[10]~5_combout  $ (((\exeStage|Q [30])))))

	.dataa(\exeStage|Q [29]),
	.datab(\muxK|Q[10]~5_combout ),
	.datac(\RB|Mux5~3_combout ),
	.datad(\exeStage|Q [30]),
	.cin(gnd),
	.combout(\alu|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux5~2 .lut_mask = 16'h91E4;
defparam \alu|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N18
cycloneive_lcell_comb \RB|Register[23][8]~feeder (
// Equation(s):
// \RB|Register[23][8]~feeder_combout  = \alu|Mux7~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux7~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[23][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[23][8]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[23][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N19
dffeas \RB|Register[23][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[23][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[23][15]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[23][8] .is_wysiwyg = "true";
defparam \RB|Register[23][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N29
dffeas \RB|Register[31][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[31][15]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[31][8] .is_wysiwyg = "true";
defparam \RB|Register[31][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N23
dffeas \RB|Register[19][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[19][15]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[19][8] .is_wysiwyg = "true";
defparam \RB|Register[19][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N20
cycloneive_lcell_comb \RB|Register[27][8]~feeder (
// Equation(s):
// \RB|Register[27][8]~feeder_combout  = \alu|Mux7~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux7~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[27][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[27][8]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[27][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N21
dffeas \RB|Register[27][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[27][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[27][15]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[27][8] .is_wysiwyg = "true";
defparam \RB|Register[27][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N22
cycloneive_lcell_comb \RB|Mux23~7 (
// Equation(s):
// \RB|Mux23~7_combout  = (\OperandStage|Q [3] & ((\OperandStage|Q [2]) # ((\RB|Register[27][8]~q )))) # (!\OperandStage|Q [3] & (!\OperandStage|Q [2] & (\RB|Register[19][8]~q )))

	.dataa(\OperandStage|Q [3]),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[19][8]~q ),
	.datad(\RB|Register[27][8]~q ),
	.cin(gnd),
	.combout(\RB|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux23~7 .lut_mask = 16'hBA98;
defparam \RB|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N28
cycloneive_lcell_comb \RB|Mux23~8 (
// Equation(s):
// \RB|Mux23~8_combout  = (\OperandStage|Q [2] & ((\RB|Mux23~7_combout  & ((\RB|Register[31][8]~q ))) # (!\RB|Mux23~7_combout  & (\RB|Register[23][8]~q )))) # (!\OperandStage|Q [2] & (((\RB|Mux23~7_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[23][8]~q ),
	.datac(\RB|Register[31][8]~q ),
	.datad(\RB|Mux23~7_combout ),
	.cin(gnd),
	.combout(\RB|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux23~8 .lut_mask = 16'hF588;
defparam \RB|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneive_lcell_comb \RB|Register[29][8]~feeder (
// Equation(s):
// \RB|Register[29][8]~feeder_combout  = \alu|Mux7~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux7~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[29][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[29][8]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[29][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N7
dffeas \RB|Register[29][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[29][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[29][15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[29][8] .is_wysiwyg = "true";
defparam \RB|Register[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N5
dffeas \RB|Register[21][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[21][15]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[21][8] .is_wysiwyg = "true";
defparam \RB|Register[21][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
cycloneive_lcell_comb \RB|Register[25][8]~feeder (
// Equation(s):
// \RB|Register[25][8]~feeder_combout  = \alu|Mux7~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux7~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[25][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[25][8]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[25][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N19
dffeas \RB|Register[25][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[25][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[25][15]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[25][8] .is_wysiwyg = "true";
defparam \RB|Register[25][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N15
dffeas \RB|Register[17][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[17][15]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[17][8] .is_wysiwyg = "true";
defparam \RB|Register[17][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N14
cycloneive_lcell_comb \RB|Mux23~0 (
// Equation(s):
// \RB|Mux23~0_combout  = (\OperandStage|Q [2] & (((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & (\RB|Register[25][8]~q )) # (!\OperandStage|Q [3] & ((\RB|Register[17][8]~q )))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[25][8]~q ),
	.datac(\RB|Register[17][8]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux23~0 .lut_mask = 16'hEE50;
defparam \RB|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneive_lcell_comb \RB|Mux23~1 (
// Equation(s):
// \RB|Mux23~1_combout  = (\OperandStage|Q [2] & ((\RB|Mux23~0_combout  & (\RB|Register[29][8]~q )) # (!\RB|Mux23~0_combout  & ((\RB|Register[21][8]~q ))))) # (!\OperandStage|Q [2] & (((\RB|Mux23~0_combout ))))

	.dataa(\RB|Register[29][8]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[21][8]~q ),
	.datad(\RB|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux23~1 .lut_mask = 16'hBBC0;
defparam \RB|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \RB|Register[26][8]~feeder (
// Equation(s):
// \RB|Register[26][8]~feeder_combout  = \alu|Mux7~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux7~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[26][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[26][8]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[26][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N5
dffeas \RB|Register[26][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[26][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[26][15]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[26][8] .is_wysiwyg = "true";
defparam \RB|Register[26][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N31
dffeas \RB|Register[30][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[30][15]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[30][8] .is_wysiwyg = "true";
defparam \RB|Register[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \RB|Register[22][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[22][15]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[22][8] .is_wysiwyg = "true";
defparam \RB|Register[22][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N13
dffeas \RB|Register[18][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[18][15]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[18][8] .is_wysiwyg = "true";
defparam \RB|Register[18][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \RB|Mux23~2 (
// Equation(s):
// \RB|Mux23~2_combout  = (\OperandStage|Q [2] & ((\RB|Register[22][8]~q ) # ((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & (((\RB|Register[18][8]~q  & !\OperandStage|Q [3]))))

	.dataa(\RB|Register[22][8]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[18][8]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux23~2 .lut_mask = 16'hCCB8;
defparam \RB|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \RB|Mux23~3 (
// Equation(s):
// \RB|Mux23~3_combout  = (\OperandStage|Q [3] & ((\RB|Mux23~2_combout  & ((\RB|Register[30][8]~q ))) # (!\RB|Mux23~2_combout  & (\RB|Register[26][8]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux23~2_combout ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[26][8]~q ),
	.datac(\RB|Register[30][8]~q ),
	.datad(\RB|Mux23~2_combout ),
	.cin(gnd),
	.combout(\RB|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux23~3 .lut_mask = 16'hF588;
defparam \RB|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneive_lcell_comb \RB|Register[24][8]~feeder (
// Equation(s):
// \RB|Register[24][8]~feeder_combout  = \alu|Mux7~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux7~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[24][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[24][8]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[24][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N25
dffeas \RB|Register[24][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[24][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[24][15]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[24][8] .is_wysiwyg = "true";
defparam \RB|Register[24][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N11
dffeas \RB|Register[28][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[28][15]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[28][8] .is_wysiwyg = "true";
defparam \RB|Register[28][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneive_lcell_comb \RB|Register[20][8]~feeder (
// Equation(s):
// \RB|Register[20][8]~feeder_combout  = \alu|Mux7~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux7~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[20][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[20][8]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[20][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N1
dffeas \RB|Register[20][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[20][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[20][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[20][8] .is_wysiwyg = "true";
defparam \RB|Register[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N29
dffeas \RB|Register[16][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[16][15]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[16][8] .is_wysiwyg = "true";
defparam \RB|Register[16][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneive_lcell_comb \RB|Mux23~4 (
// Equation(s):
// \RB|Mux23~4_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[20][8]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[16][8]~q )))))

	.dataa(\RB|Register[20][8]~q ),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[16][8]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux23~4 .lut_mask = 16'hEE30;
defparam \RB|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneive_lcell_comb \RB|Mux23~5 (
// Equation(s):
// \RB|Mux23~5_combout  = (\OperandStage|Q [3] & ((\RB|Mux23~4_combout  & ((\RB|Register[28][8]~q ))) # (!\RB|Mux23~4_combout  & (\RB|Register[24][8]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux23~4_combout ))))

	.dataa(\RB|Register[24][8]~q ),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[28][8]~q ),
	.datad(\RB|Mux23~4_combout ),
	.cin(gnd),
	.combout(\RB|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux23~5 .lut_mask = 16'hF388;
defparam \RB|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N0
cycloneive_lcell_comb \RB|Mux23~6 (
// Equation(s):
// \RB|Mux23~6_combout  = (\OperandStage|Q [0] & (\OperandStage|Q [1])) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & (\RB|Mux23~3_combout )) # (!\OperandStage|Q [1] & ((\RB|Mux23~5_combout )))))

	.dataa(\OperandStage|Q [0]),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Mux23~3_combout ),
	.datad(\RB|Mux23~5_combout ),
	.cin(gnd),
	.combout(\RB|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux23~6 .lut_mask = 16'hD9C8;
defparam \RB|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cycloneive_lcell_comb \RB|Mux23~9 (
// Equation(s):
// \RB|Mux23~9_combout  = (\OperandStage|Q [0] & ((\RB|Mux23~6_combout  & (\RB|Mux23~8_combout )) # (!\RB|Mux23~6_combout  & ((\RB|Mux23~1_combout ))))) # (!\OperandStage|Q [0] & (((\RB|Mux23~6_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Mux23~8_combout ),
	.datac(\RB|Mux23~1_combout ),
	.datad(\RB|Mux23~6_combout ),
	.cin(gnd),
	.combout(\RB|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux23~9 .lut_mask = 16'hDDA0;
defparam \RB|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N8
cycloneive_lcell_comb \RB|Register[1][8]~feeder (
// Equation(s):
// \RB|Register[1][8]~feeder_combout  = \alu|Mux7~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux7~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[1][8]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N9
dffeas \RB|Register[1][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[1][15]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[1][8] .is_wysiwyg = "true";
defparam \RB|Register[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N6
cycloneive_lcell_comb \RB|Register[0][8]~feeder (
// Equation(s):
// \RB|Register[0][8]~feeder_combout  = \alu|Mux7~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux7~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[0][8]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N7
dffeas \RB|Register[0][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[0][15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[0][8] .is_wysiwyg = "true";
defparam \RB|Register[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N29
dffeas \RB|Register[2][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[2][15]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[2][8] .is_wysiwyg = "true";
defparam \RB|Register[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N28
cycloneive_lcell_comb \RB|Mux23~14 (
// Equation(s):
// \RB|Mux23~14_combout  = (\OperandStage|Q [0] & (((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & ((\RB|Register[2][8]~q ))) # (!\OperandStage|Q [1] & (\RB|Register[0][8]~q ))))

	.dataa(\RB|Register[0][8]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[2][8]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux23~14 .lut_mask = 16'hFC22;
defparam \RB|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N20
cycloneive_lcell_comb \RB|Mux23~15 (
// Equation(s):
// \RB|Mux23~15_combout  = (\OperandStage|Q [0] & ((\RB|Mux23~14_combout  & (\RB|Register[3][8]~q )) # (!\RB|Mux23~14_combout  & ((\RB|Register[1][8]~q ))))) # (!\OperandStage|Q [0] & (((\RB|Mux23~14_combout ))))

	.dataa(\RB|Register[3][8]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[1][8]~q ),
	.datad(\RB|Mux23~14_combout ),
	.cin(gnd),
	.combout(\RB|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux23~15 .lut_mask = 16'hBBC0;
defparam \RB|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
cycloneive_lcell_comb \RB|Register[9][8]~feeder (
// Equation(s):
// \RB|Register[9][8]~feeder_combout  = \alu|Mux7~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux7~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[9][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[9][8]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[9][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N25
dffeas \RB|Register[9][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[9][15]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[9][8] .is_wysiwyg = "true";
defparam \RB|Register[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N3
dffeas \RB|Register[11][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[11][15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[11][8] .is_wysiwyg = "true";
defparam \RB|Register[11][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N28
cycloneive_lcell_comb \RB|Register[10][8]~feeder (
// Equation(s):
// \RB|Register[10][8]~feeder_combout  = \alu|Mux7~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux7~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[10][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[10][8]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[10][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N29
dffeas \RB|Register[10][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[10][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[10][15]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[10][8] .is_wysiwyg = "true";
defparam \RB|Register[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N19
dffeas \RB|Register[8][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[8][15]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[8][8] .is_wysiwyg = "true";
defparam \RB|Register[8][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N18
cycloneive_lcell_comb \RB|Mux23~12 (
// Equation(s):
// \RB|Mux23~12_combout  = (\OperandStage|Q [1] & ((\RB|Register[10][8]~q ) # ((\OperandStage|Q [0])))) # (!\OperandStage|Q [1] & (((\RB|Register[8][8]~q  & !\OperandStage|Q [0]))))

	.dataa(\RB|Register[10][8]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[8][8]~q ),
	.datad(\OperandStage|Q [0]),
	.cin(gnd),
	.combout(\RB|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux23~12 .lut_mask = 16'hCCB8;
defparam \RB|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N2
cycloneive_lcell_comb \RB|Mux23~13 (
// Equation(s):
// \RB|Mux23~13_combout  = (\OperandStage|Q [0] & ((\RB|Mux23~12_combout  & ((\RB|Register[11][8]~q ))) # (!\RB|Mux23~12_combout  & (\RB|Register[9][8]~q )))) # (!\OperandStage|Q [0] & (((\RB|Mux23~12_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[9][8]~q ),
	.datac(\RB|Register[11][8]~q ),
	.datad(\RB|Mux23~12_combout ),
	.cin(gnd),
	.combout(\RB|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux23~13 .lut_mask = 16'hF588;
defparam \RB|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cycloneive_lcell_comb \RB|Mux23~16 (
// Equation(s):
// \RB|Mux23~16_combout  = (\OperandStage|Q [2] & (((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & ((\RB|Mux23~13_combout ))) # (!\OperandStage|Q [3] & (\RB|Mux23~15_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Mux23~15_combout ),
	.datac(\OperandStage|Q [3]),
	.datad(\RB|Mux23~13_combout ),
	.cin(gnd),
	.combout(\RB|Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux23~16 .lut_mask = 16'hF4A4;
defparam \RB|Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \RB|Register[14][8]~feeder (
// Equation(s):
// \RB|Register[14][8]~feeder_combout  = \alu|Mux7~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux7~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[14][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[14][8]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[14][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \RB|Register[14][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[14][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[14][15]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[14][8] .is_wysiwyg = "true";
defparam \RB|Register[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \RB|Register[15][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[15][15]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[15][8] .is_wysiwyg = "true";
defparam \RB|Register[15][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \RB|Register[13][8]~feeder (
// Equation(s):
// \RB|Register[13][8]~feeder_combout  = \alu|Mux7~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux7~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[13][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[13][8]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[13][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N17
dffeas \RB|Register[13][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[13][15]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[13][8] .is_wysiwyg = "true";
defparam \RB|Register[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N29
dffeas \RB|Register[12][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[12][15]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[12][8] .is_wysiwyg = "true";
defparam \RB|Register[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneive_lcell_comb \RB|Mux23~17 (
// Equation(s):
// \RB|Mux23~17_combout  = (\OperandStage|Q [0] & ((\RB|Register[13][8]~q ) # ((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & (((\RB|Register[12][8]~q  & !\OperandStage|Q [1]))))

	.dataa(\RB|Register[13][8]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[12][8]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux23~17 .lut_mask = 16'hCCB8;
defparam \RB|Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \RB|Mux23~18 (
// Equation(s):
// \RB|Mux23~18_combout  = (\OperandStage|Q [1] & ((\RB|Mux23~17_combout  & ((\RB|Register[15][8]~q ))) # (!\RB|Mux23~17_combout  & (\RB|Register[14][8]~q )))) # (!\OperandStage|Q [1] & (((\RB|Mux23~17_combout ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Register[14][8]~q ),
	.datac(\RB|Register[15][8]~q ),
	.datad(\RB|Mux23~17_combout ),
	.cin(gnd),
	.combout(\RB|Mux23~18_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux23~18 .lut_mask = 16'hF588;
defparam \RB|Mux23~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneive_lcell_comb \RB|Register[7][8]~feeder (
// Equation(s):
// \RB|Register[7][8]~feeder_combout  = \alu|Mux7~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux7~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[7][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[7][8]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[7][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N31
dffeas \RB|Register[7][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[7][15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[7][8] .is_wysiwyg = "true";
defparam \RB|Register[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N5
dffeas \RB|Register[6][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[6][15]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[6][8] .is_wysiwyg = "true";
defparam \RB|Register[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneive_lcell_comb \RB|Register[5][8]~feeder (
// Equation(s):
// \RB|Register[5][8]~feeder_combout  = \alu|Mux7~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux7~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[5][8]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N17
dffeas \RB|Register[5][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[5][15]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[5][8] .is_wysiwyg = "true";
defparam \RB|Register[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N27
dffeas \RB|Register[4][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[4][15]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[4][8] .is_wysiwyg = "true";
defparam \RB|Register[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneive_lcell_comb \RB|Mux23~10 (
// Equation(s):
// \RB|Mux23~10_combout  = (\OperandStage|Q [0] & ((\RB|Register[5][8]~q ) # ((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & (((\RB|Register[4][8]~q  & !\OperandStage|Q [1]))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[5][8]~q ),
	.datac(\RB|Register[4][8]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux23~10 .lut_mask = 16'hAAD8;
defparam \RB|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneive_lcell_comb \RB|Mux23~11 (
// Equation(s):
// \RB|Mux23~11_combout  = (\OperandStage|Q [1] & ((\RB|Mux23~10_combout  & (\RB|Register[7][8]~q )) # (!\RB|Mux23~10_combout  & ((\RB|Register[6][8]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux23~10_combout ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Register[7][8]~q ),
	.datac(\RB|Register[6][8]~q ),
	.datad(\RB|Mux23~10_combout ),
	.cin(gnd),
	.combout(\RB|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux23~11 .lut_mask = 16'hDDA0;
defparam \RB|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
cycloneive_lcell_comb \RB|Mux23~19 (
// Equation(s):
// \RB|Mux23~19_combout  = (\OperandStage|Q [2] & ((\RB|Mux23~16_combout  & (\RB|Mux23~18_combout )) # (!\RB|Mux23~16_combout  & ((\RB|Mux23~11_combout ))))) # (!\OperandStage|Q [2] & (\RB|Mux23~16_combout ))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Mux23~16_combout ),
	.datac(\RB|Mux23~18_combout ),
	.datad(\RB|Mux23~11_combout ),
	.cin(gnd),
	.combout(\RB|Mux23~19_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux23~19 .lut_mask = 16'hE6C4;
defparam \RB|Mux23~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N18
cycloneive_lcell_comb \RB|Mux23~20 (
// Equation(s):
// \RB|Mux23~20_combout  = (\OperandStage|Q [4] & (\RB|Mux23~9_combout )) # (!\OperandStage|Q [4] & ((\RB|Mux23~19_combout )))

	.dataa(gnd),
	.datab(\OperandStage|Q [4]),
	.datac(\RB|Mux23~9_combout ),
	.datad(\RB|Mux23~19_combout ),
	.cin(gnd),
	.combout(\RB|Mux23~20_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux23~20 .lut_mask = 16'hF3C0;
defparam \RB|Mux23~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
cycloneive_lcell_comb \RB|A[8] (
// Equation(s):
// \RB|A [8] = (GLOBAL(\RB|Equal0~0clkctrl_outclk ) & (\RB|A [8])) # (!GLOBAL(\RB|Equal0~0clkctrl_outclk ) & ((\RB|Mux23~20_combout )))

	.dataa(\RB|A [8]),
	.datab(gnd),
	.datac(\RB|Mux23~20_combout ),
	.datad(\RB|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RB|A [8]),
	.cout());
// synopsys translate_off
defparam \RB|A[8] .lut_mask = 16'hAAF0;
defparam \RB|A[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N30
cycloneive_lcell_comb \muxK|Q[8]~7 (
// Equation(s):
// \muxK|Q[8]~7_combout  = (\OperandStage|Q [26] & (\InstReg|Q [8])) # (!\OperandStage|Q [26] & ((\RB|A [8])))

	.dataa(gnd),
	.datab(\InstReg|Q [8]),
	.datac(\OperandStage|Q [26]),
	.datad(\RB|A [8]),
	.cin(gnd),
	.combout(\muxK|Q[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \muxK|Q[8]~7 .lut_mask = 16'hCFC0;
defparam \muxK|Q[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cycloneive_lcell_comb \alu|Mux7~2 (
// Equation(s):
// \alu|Mux7~2_combout  = (\exeStage|Q [29] & (\RB|Mux7~3_combout  & ((\muxK|Q[8]~7_combout ) # (!\exeStage|Q [30])))) # (!\exeStage|Q [29] & ((\exeStage|Q [30] $ (\muxK|Q[8]~7_combout ))))

	.dataa(\RB|Mux7~3_combout ),
	.datab(\exeStage|Q [30]),
	.datac(\exeStage|Q [29]),
	.datad(\muxK|Q[8]~7_combout ),
	.cin(gnd),
	.combout(\alu|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux7~2 .lut_mask = 16'hA32C;
defparam \alu|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \RB|Register[11][5]~feeder (
// Equation(s):
// \RB|Register[11][5]~feeder_combout  = \alu|Mux10~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux10~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[11][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[11][5]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[11][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N9
dffeas \RB|Register[11][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[11][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[11][15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[11][5] .is_wysiwyg = "true";
defparam \RB|Register[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N29
dffeas \RB|Register[10][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[10][15]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[10][5] .is_wysiwyg = "true";
defparam \RB|Register[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \RB|Register[9][5]~feeder (
// Equation(s):
// \RB|Register[9][5]~feeder_combout  = \alu|Mux10~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux10~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[9][5]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N31
dffeas \RB|Register[9][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[9][15]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[9][5] .is_wysiwyg = "true";
defparam \RB|Register[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N23
dffeas \RB|Register[8][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[8][15]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[8][5] .is_wysiwyg = "true";
defparam \RB|Register[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \RB|Mux26~10 (
// Equation(s):
// \RB|Mux26~10_combout  = (\OperandStage|Q [0] & ((\RB|Register[9][5]~q ) # ((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & (((\RB|Register[8][5]~q  & !\OperandStage|Q [1]))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[9][5]~q ),
	.datac(\RB|Register[8][5]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux26~10 .lut_mask = 16'hAAD8;
defparam \RB|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \RB|Mux26~11 (
// Equation(s):
// \RB|Mux26~11_combout  = (\OperandStage|Q [1] & ((\RB|Mux26~10_combout  & (\RB|Register[11][5]~q )) # (!\RB|Mux26~10_combout  & ((\RB|Register[10][5]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux26~10_combout ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Register[11][5]~q ),
	.datac(\RB|Register[10][5]~q ),
	.datad(\RB|Mux26~10_combout ),
	.cin(gnd),
	.combout(\RB|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux26~11 .lut_mask = 16'hDDA0;
defparam \RB|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneive_lcell_comb \RB|Register[13][5]~feeder (
// Equation(s):
// \RB|Register[13][5]~feeder_combout  = \alu|Mux10~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux10~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[13][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[13][5]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[13][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N5
dffeas \RB|Register[13][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[13][15]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[13][5] .is_wysiwyg = "true";
defparam \RB|Register[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N31
dffeas \RB|Register[15][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[15][15]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[15][5] .is_wysiwyg = "true";
defparam \RB|Register[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneive_lcell_comb \RB|Register[14][5]~feeder (
// Equation(s):
// \RB|Register[14][5]~feeder_combout  = \alu|Mux10~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux10~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[14][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[14][5]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[14][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N13
dffeas \RB|Register[14][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[14][15]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[14][5] .is_wysiwyg = "true";
defparam \RB|Register[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N19
dffeas \RB|Register[12][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[12][15]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[12][5] .is_wysiwyg = "true";
defparam \RB|Register[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneive_lcell_comb \RB|Mux26~17 (
// Equation(s):
// \RB|Mux26~17_combout  = (\OperandStage|Q [0] & (((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & (\RB|Register[14][5]~q )) # (!\OperandStage|Q [1] & ((\RB|Register[12][5]~q )))))

	.dataa(\RB|Register[14][5]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[12][5]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux26~17_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux26~17 .lut_mask = 16'hEE30;
defparam \RB|Mux26~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneive_lcell_comb \RB|Mux26~18 (
// Equation(s):
// \RB|Mux26~18_combout  = (\OperandStage|Q [0] & ((\RB|Mux26~17_combout  & ((\RB|Register[15][5]~q ))) # (!\RB|Mux26~17_combout  & (\RB|Register[13][5]~q )))) # (!\OperandStage|Q [0] & (((\RB|Mux26~17_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[13][5]~q ),
	.datac(\RB|Register[15][5]~q ),
	.datad(\RB|Mux26~17_combout ),
	.cin(gnd),
	.combout(\RB|Mux26~18_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux26~18 .lut_mask = 16'hF588;
defparam \RB|Mux26~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N21
dffeas \RB|Register[2][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[2][15]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[2][5] .is_wysiwyg = "true";
defparam \RB|Register[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N19
dffeas \RB|Register[1][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[1][15]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[1][5] .is_wysiwyg = "true";
defparam \RB|Register[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N1
dffeas \RB|Register[0][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[0][15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[0][5] .is_wysiwyg = "true";
defparam \RB|Register[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N0
cycloneive_lcell_comb \RB|Mux26~14 (
// Equation(s):
// \RB|Mux26~14_combout  = (\OperandStage|Q [1] & (((\OperandStage|Q [0])))) # (!\OperandStage|Q [1] & ((\OperandStage|Q [0] & (\RB|Register[1][5]~q )) # (!\OperandStage|Q [0] & ((\RB|Register[0][5]~q )))))

	.dataa(\RB|Register[1][5]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[0][5]~q ),
	.datad(\OperandStage|Q [0]),
	.cin(gnd),
	.combout(\RB|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux26~14 .lut_mask = 16'hEE30;
defparam \RB|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \RB|Mux26~15 (
// Equation(s):
// \RB|Mux26~15_combout  = (\OperandStage|Q [1] & ((\RB|Mux26~14_combout  & (\RB|Register[3][5]~q )) # (!\RB|Mux26~14_combout  & ((\RB|Register[2][5]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux26~14_combout ))))

	.dataa(\RB|Register[3][5]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[2][5]~q ),
	.datad(\RB|Mux26~14_combout ),
	.cin(gnd),
	.combout(\RB|Mux26~15_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux26~15 .lut_mask = 16'hBBC0;
defparam \RB|Mux26~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneive_lcell_comb \RB|Register[5][5]~feeder (
// Equation(s):
// \RB|Register[5][5]~feeder_combout  = \alu|Mux10~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux10~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[5][5]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N1
dffeas \RB|Register[5][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[5][15]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[5][5] .is_wysiwyg = "true";
defparam \RB|Register[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N19
dffeas \RB|Register[7][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[7][15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[7][5] .is_wysiwyg = "true";
defparam \RB|Register[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
cycloneive_lcell_comb \RB|Register[6][5]~feeder (
// Equation(s):
// \RB|Register[6][5]~feeder_combout  = \alu|Mux10~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux10~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[6][5]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N3
dffeas \RB|Register[6][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[6][15]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[6][5] .is_wysiwyg = "true";
defparam \RB|Register[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N25
dffeas \RB|Register[4][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[4][15]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[4][5] .is_wysiwyg = "true";
defparam \RB|Register[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneive_lcell_comb \RB|Mux26~12 (
// Equation(s):
// \RB|Mux26~12_combout  = (\OperandStage|Q [0] & (((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & (\RB|Register[6][5]~q )) # (!\OperandStage|Q [1] & ((\RB|Register[4][5]~q )))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[6][5]~q ),
	.datac(\RB|Register[4][5]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux26~12 .lut_mask = 16'hEE50;
defparam \RB|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneive_lcell_comb \RB|Mux26~13 (
// Equation(s):
// \RB|Mux26~13_combout  = (\OperandStage|Q [0] & ((\RB|Mux26~12_combout  & ((\RB|Register[7][5]~q ))) # (!\RB|Mux26~12_combout  & (\RB|Register[5][5]~q )))) # (!\OperandStage|Q [0] & (((\RB|Mux26~12_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[5][5]~q ),
	.datac(\RB|Register[7][5]~q ),
	.datad(\RB|Mux26~12_combout ),
	.cin(gnd),
	.combout(\RB|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux26~13 .lut_mask = 16'hF588;
defparam \RB|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \RB|Mux26~16 (
// Equation(s):
// \RB|Mux26~16_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & ((\RB|Mux26~13_combout ))) # (!\OperandStage|Q [2] & (\RB|Mux26~15_combout ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Mux26~15_combout ),
	.datac(\OperandStage|Q [2]),
	.datad(\RB|Mux26~13_combout ),
	.cin(gnd),
	.combout(\RB|Mux26~16_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux26~16 .lut_mask = 16'hF4A4;
defparam \RB|Mux26~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \RB|Mux26~19 (
// Equation(s):
// \RB|Mux26~19_combout  = (\OperandStage|Q [3] & ((\RB|Mux26~16_combout  & ((\RB|Mux26~18_combout ))) # (!\RB|Mux26~16_combout  & (\RB|Mux26~11_combout )))) # (!\OperandStage|Q [3] & (((\RB|Mux26~16_combout ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Mux26~11_combout ),
	.datac(\RB|Mux26~18_combout ),
	.datad(\RB|Mux26~16_combout ),
	.cin(gnd),
	.combout(\RB|Mux26~19_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux26~19 .lut_mask = 16'hF588;
defparam \RB|Mux26~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \RB|Register[27][5]~feeder (
// Equation(s):
// \RB|Register[27][5]~feeder_combout  = \alu|Mux10~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux10~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[27][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[27][5]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[27][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N1
dffeas \RB|Register[27][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[27][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[27][15]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[27][5] .is_wysiwyg = "true";
defparam \RB|Register[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N7
dffeas \RB|Register[31][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[31][15]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[31][5] .is_wysiwyg = "true";
defparam \RB|Register[31][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \RB|Register[23][5]~feeder (
// Equation(s):
// \RB|Register[23][5]~feeder_combout  = \alu|Mux10~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux10~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[23][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[23][5]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[23][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N5
dffeas \RB|Register[23][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[23][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[23][15]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[23][5] .is_wysiwyg = "true";
defparam \RB|Register[23][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N3
dffeas \RB|Register[19][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[19][15]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[19][5] .is_wysiwyg = "true";
defparam \RB|Register[19][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneive_lcell_comb \RB|Mux26~7 (
// Equation(s):
// \RB|Mux26~7_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[23][5]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[19][5]~q )))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[23][5]~q ),
	.datac(\RB|Register[19][5]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux26~7 .lut_mask = 16'hEE50;
defparam \RB|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneive_lcell_comb \RB|Mux26~8 (
// Equation(s):
// \RB|Mux26~8_combout  = (\OperandStage|Q [3] & ((\RB|Mux26~7_combout  & ((\RB|Register[31][5]~q ))) # (!\RB|Mux26~7_combout  & (\RB|Register[27][5]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux26~7_combout ))))

	.dataa(\RB|Register[27][5]~q ),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[31][5]~q ),
	.datad(\RB|Mux26~7_combout ),
	.cin(gnd),
	.combout(\RB|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux26~8 .lut_mask = 16'hF388;
defparam \RB|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cycloneive_lcell_comb \RB|Register[25][5]~feeder (
// Equation(s):
// \RB|Register[25][5]~feeder_combout  = \alu|Mux10~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux10~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[25][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[25][5]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[25][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N29
dffeas \RB|Register[25][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[25][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[25][15]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[25][5] .is_wysiwyg = "true";
defparam \RB|Register[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N7
dffeas \RB|Register[29][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[29][15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[29][5] .is_wysiwyg = "true";
defparam \RB|Register[29][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneive_lcell_comb \RB|Register[21][5]~feeder (
// Equation(s):
// \RB|Register[21][5]~feeder_combout  = \alu|Mux10~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux10~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[21][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[21][5]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[21][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N1
dffeas \RB|Register[21][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[21][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[21][15]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[21][5] .is_wysiwyg = "true";
defparam \RB|Register[21][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N13
dffeas \RB|Register[17][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[17][15]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[17][5] .is_wysiwyg = "true";
defparam \RB|Register[17][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneive_lcell_comb \RB|Mux26~2 (
// Equation(s):
// \RB|Mux26~2_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[21][5]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[17][5]~q )))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[21][5]~q ),
	.datac(\RB|Register[17][5]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux26~2 .lut_mask = 16'hEE50;
defparam \RB|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \RB|Mux26~3 (
// Equation(s):
// \RB|Mux26~3_combout  = (\OperandStage|Q [3] & ((\RB|Mux26~2_combout  & ((\RB|Register[29][5]~q ))) # (!\RB|Mux26~2_combout  & (\RB|Register[25][5]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux26~2_combout ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[25][5]~q ),
	.datac(\RB|Register[29][5]~q ),
	.datad(\RB|Mux26~2_combout ),
	.cin(gnd),
	.combout(\RB|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux26~3 .lut_mask = 16'hF588;
defparam \RB|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneive_lcell_comb \RB|Register[20][5]~feeder (
// Equation(s):
// \RB|Register[20][5]~feeder_combout  = \alu|Mux10~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux10~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[20][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[20][5]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[20][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N11
dffeas \RB|Register[20][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[20][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[20][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[20][5] .is_wysiwyg = "true";
defparam \RB|Register[20][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N7
dffeas \RB|Register[28][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[28][15]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[28][5] .is_wysiwyg = "true";
defparam \RB|Register[28][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneive_lcell_comb \RB|Register[24][5]~feeder (
// Equation(s):
// \RB|Register[24][5]~feeder_combout  = \alu|Mux10~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux10~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[24][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[24][5]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[24][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N3
dffeas \RB|Register[24][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[24][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[24][15]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[24][5] .is_wysiwyg = "true";
defparam \RB|Register[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N13
dffeas \RB|Register[16][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[16][15]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[16][5] .is_wysiwyg = "true";
defparam \RB|Register[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneive_lcell_comb \RB|Mux26~4 (
// Equation(s):
// \RB|Mux26~4_combout  = (\OperandStage|Q [3] & ((\RB|Register[24][5]~q ) # ((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & (((\RB|Register[16][5]~q  & !\OperandStage|Q [2]))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[24][5]~q ),
	.datac(\RB|Register[16][5]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux26~4 .lut_mask = 16'hAAD8;
defparam \RB|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneive_lcell_comb \RB|Mux26~5 (
// Equation(s):
// \RB|Mux26~5_combout  = (\OperandStage|Q [2] & ((\RB|Mux26~4_combout  & ((\RB|Register[28][5]~q ))) # (!\RB|Mux26~4_combout  & (\RB|Register[20][5]~q )))) # (!\OperandStage|Q [2] & (((\RB|Mux26~4_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[20][5]~q ),
	.datac(\RB|Register[28][5]~q ),
	.datad(\RB|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RB|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux26~5 .lut_mask = 16'hF588;
defparam \RB|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \RB|Mux26~6 (
// Equation(s):
// \RB|Mux26~6_combout  = (\OperandStage|Q [1] & (\OperandStage|Q [0])) # (!\OperandStage|Q [1] & ((\OperandStage|Q [0] & (\RB|Mux26~3_combout )) # (!\OperandStage|Q [0] & ((\RB|Mux26~5_combout )))))

	.dataa(\OperandStage|Q [1]),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Mux26~3_combout ),
	.datad(\RB|Mux26~5_combout ),
	.cin(gnd),
	.combout(\RB|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux26~6 .lut_mask = 16'hD9C8;
defparam \RB|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \RB|Register[30][5]~feeder (
// Equation(s):
// \RB|Register[30][5]~feeder_combout  = \alu|Mux10~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux10~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[30][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[30][5]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[30][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \RB|Register[30][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[30][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[30][15]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[30][5] .is_wysiwyg = "true";
defparam \RB|Register[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N23
dffeas \RB|Register[22][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[22][15]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[22][5] .is_wysiwyg = "true";
defparam \RB|Register[22][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \RB|Register[26][5]~feeder (
// Equation(s):
// \RB|Register[26][5]~feeder_combout  = \alu|Mux10~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux10~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[26][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[26][5]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[26][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N23
dffeas \RB|Register[26][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[26][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[26][15]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[26][5] .is_wysiwyg = "true";
defparam \RB|Register[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \RB|Register[18][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[18][15]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[18][5] .is_wysiwyg = "true";
defparam \RB|Register[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \RB|Mux26~0 (
// Equation(s):
// \RB|Mux26~0_combout  = (\OperandStage|Q [2] & (((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & (\RB|Register[26][5]~q )) # (!\OperandStage|Q [3] & ((\RB|Register[18][5]~q )))))

	.dataa(\RB|Register[26][5]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[18][5]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux26~0 .lut_mask = 16'hEE30;
defparam \RB|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \RB|Mux26~1 (
// Equation(s):
// \RB|Mux26~1_combout  = (\OperandStage|Q [2] & ((\RB|Mux26~0_combout  & (\RB|Register[30][5]~q )) # (!\RB|Mux26~0_combout  & ((\RB|Register[22][5]~q ))))) # (!\OperandStage|Q [2] & (((\RB|Mux26~0_combout ))))

	.dataa(\RB|Register[30][5]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[22][5]~q ),
	.datad(\RB|Mux26~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux26~1 .lut_mask = 16'hBBC0;
defparam \RB|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \RB|Mux26~9 (
// Equation(s):
// \RB|Mux26~9_combout  = (\OperandStage|Q [1] & ((\RB|Mux26~6_combout  & (\RB|Mux26~8_combout )) # (!\RB|Mux26~6_combout  & ((\RB|Mux26~1_combout ))))) # (!\OperandStage|Q [1] & (((\RB|Mux26~6_combout ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Mux26~8_combout ),
	.datac(\RB|Mux26~6_combout ),
	.datad(\RB|Mux26~1_combout ),
	.cin(gnd),
	.combout(\RB|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux26~9 .lut_mask = 16'hDAD0;
defparam \RB|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \RB|Mux26~20 (
// Equation(s):
// \RB|Mux26~20_combout  = (\OperandStage|Q [4] & ((\RB|Mux26~9_combout ))) # (!\OperandStage|Q [4] & (\RB|Mux26~19_combout ))

	.dataa(\OperandStage|Q [4]),
	.datab(\RB|Mux26~19_combout ),
	.datac(gnd),
	.datad(\RB|Mux26~9_combout ),
	.cin(gnd),
	.combout(\RB|Mux26~20_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux26~20 .lut_mask = 16'hEE44;
defparam \RB|Mux26~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneive_lcell_comb \RB|A[5] (
// Equation(s):
// \RB|A [5] = (GLOBAL(\RB|Equal0~0clkctrl_outclk ) & (\RB|A [5])) # (!GLOBAL(\RB|Equal0~0clkctrl_outclk ) & ((\RB|Mux26~20_combout )))

	.dataa(gnd),
	.datab(\RB|A [5]),
	.datac(\RB|Equal0~0clkctrl_outclk ),
	.datad(\RB|Mux26~20_combout ),
	.cin(gnd),
	.combout(\RB|A [5]),
	.cout());
// synopsys translate_off
defparam \RB|A[5] .lut_mask = 16'hCFC0;
defparam \RB|A[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \muxK|Q[5]~10 (
// Equation(s):
// \muxK|Q[5]~10_combout  = (\OperandStage|Q [26] & ((\InstReg|Q [5]))) # (!\OperandStage|Q [26] & (\RB|A [5]))

	.dataa(\RB|A [5]),
	.datab(\InstReg|Q [5]),
	.datac(gnd),
	.datad(\OperandStage|Q [26]),
	.cin(gnd),
	.combout(\muxK|Q[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \muxK|Q[5]~10 .lut_mask = 16'hCCAA;
defparam \muxK|Q[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneive_lcell_comb \alu|Mux10~2 (
// Equation(s):
// \alu|Mux10~2_combout  = (\exeStage|Q [29] & (\RB|Mux10~3_combout  & ((\muxK|Q[5]~10_combout ) # (!\exeStage|Q [30])))) # (!\exeStage|Q [29] & (\exeStage|Q [30] $ (((\muxK|Q[5]~10_combout )))))

	.dataa(\exeStage|Q [30]),
	.datab(\exeStage|Q [29]),
	.datac(\RB|Mux10~3_combout ),
	.datad(\muxK|Q[5]~10_combout ),
	.cin(gnd),
	.combout(\alu|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux10~2 .lut_mask = 16'hD162;
defparam \alu|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N7
dffeas \RB|WRdata[0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RB|Register[34][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OperandStage|Q [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|WRdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|WRdata[0] .is_wysiwyg = "true";
defparam \RB|WRdata[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y10_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\OperandStage|Q [24]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk0~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|WRdata [1],\RB|WRdata [0]}),
	.portaaddr({\InstReg|Q [11],\InstReg|Q [10],\InstReg|Q [9],\InstReg|Q [8],\InstReg|Q [7],\InstReg|Q [6],\InstReg|Q [5],\InstReg|Q [4],\InstReg|Q [3],\InstReg|Q [2],\InstReg|Q [1],\InstReg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \alu|Mux14~5 (
// Equation(s):
// \alu|Mux14~5_combout  = (\alu|Mux14~4_combout  & (((\exeStage|Q [32]) # (!\exeStage|Q [30])) # (!\exeStage|Q [31])))

	.dataa(\exeStage|Q [31]),
	.datab(\exeStage|Q [30]),
	.datac(\alu|Mux14~4_combout ),
	.datad(\exeStage|Q [32]),
	.cin(gnd),
	.combout(\alu|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~5 .lut_mask = 16'hF070;
defparam \alu|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N29
dffeas \RB|Register[3][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[3][15]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[3][1] .is_wysiwyg = "true";
defparam \RB|Register[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
cycloneive_lcell_comb \RB|Mux14~2 (
// Equation(s):
// \RB|Mux14~2_combout  = (\OperandStage|Q [19] & ((\RB|Register[34][1]~q ) # (\OperandStage|Q [18])))

	.dataa(\RB|Register[34][1]~q ),
	.datab(\OperandStage|Q [19]),
	.datac(gnd),
	.datad(\OperandStage|Q [18]),
	.cin(gnd),
	.combout(\RB|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux14~2 .lut_mask = 16'hCC88;
defparam \RB|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N31
dffeas \RB|Register[1][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[1][15]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[1][1] .is_wysiwyg = "true";
defparam \RB|Register[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N15
dffeas \RB|Register[32][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\alu|Mux14~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[32][15]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[32][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[32][1] .is_wysiwyg = "true";
defparam \RB|Register[32][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N23
dffeas \RB|Register[0][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[0][15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[0][1] .is_wysiwyg = "true";
defparam \RB|Register[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N28
cycloneive_lcell_comb \RB|Mux14~0 (
// Equation(s):
// \RB|Mux14~0_combout  = (\OperandStage|Q [18] & (((\OperandStage|Q [19])))) # (!\OperandStage|Q [18] & ((\OperandStage|Q [19] & (\RB|Register[32][1]~q )) # (!\OperandStage|Q [19] & ((\RB|Register[0][1]~q )))))

	.dataa(\RB|Register[32][1]~q ),
	.datab(\OperandStage|Q [18]),
	.datac(\RB|Register[0][1]~q ),
	.datad(\OperandStage|Q [19]),
	.cin(gnd),
	.combout(\RB|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux14~0 .lut_mask = 16'hEE30;
defparam \RB|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneive_lcell_comb \RB|Mux14~1 (
// Equation(s):
// \RB|Mux14~1_combout  = (\OperandStage|Q [18] & (\RB|Register[1][1]~q  & !\RB|Mux14~0_combout )) # (!\OperandStage|Q [18] & ((\RB|Mux14~0_combout )))

	.dataa(\OperandStage|Q [18]),
	.datab(gnd),
	.datac(\RB|Register[1][1]~q ),
	.datad(\RB|Mux14~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux14~1 .lut_mask = 16'h55A0;
defparam \RB|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
cycloneive_lcell_comb \RB|Mux14~3 (
// Equation(s):
// \RB|Mux14~3_combout  = (\RB|Mux3~0_combout  & ((\RB|Mux14~2_combout  & (\RB|Register[3][1]~q )) # (!\RB|Mux14~2_combout  & ((\RB|Mux14~1_combout ))))) # (!\RB|Mux3~0_combout  & (((\RB|Mux14~2_combout ))))

	.dataa(\RB|Mux3~0_combout ),
	.datab(\RB|Register[3][1]~q ),
	.datac(\RB|Mux14~2_combout ),
	.datad(\RB|Mux14~1_combout ),
	.cin(gnd),
	.combout(\RB|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux14~3 .lut_mask = 16'hDAD0;
defparam \RB|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \RB|Register[27][1]~feeder (
// Equation(s):
// \RB|Register[27][1]~feeder_combout  = \alu|Mux14~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux14~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[27][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[27][1]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[27][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N27
dffeas \RB|Register[27][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[27][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[27][15]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[27][1] .is_wysiwyg = "true";
defparam \RB|Register[27][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N31
dffeas \RB|Register[31][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[31][15]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[31][1] .is_wysiwyg = "true";
defparam \RB|Register[31][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneive_lcell_comb \RB|Register[23][1]~feeder (
// Equation(s):
// \RB|Register[23][1]~feeder_combout  = \alu|Mux14~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux14~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[23][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[23][1]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[23][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N29
dffeas \RB|Register[23][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[23][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[23][15]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[23][1] .is_wysiwyg = "true";
defparam \RB|Register[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N27
dffeas \RB|Register[19][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[19][15]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[19][1] .is_wysiwyg = "true";
defparam \RB|Register[19][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \RB|Mux30~7 (
// Equation(s):
// \RB|Mux30~7_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[23][1]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[19][1]~q )))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[23][1]~q ),
	.datac(\RB|Register[19][1]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux30~7 .lut_mask = 16'hEE50;
defparam \RB|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneive_lcell_comb \RB|Mux30~8 (
// Equation(s):
// \RB|Mux30~8_combout  = (\OperandStage|Q [3] & ((\RB|Mux30~7_combout  & ((\RB|Register[31][1]~q ))) # (!\RB|Mux30~7_combout  & (\RB|Register[27][1]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux30~7_combout ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[27][1]~q ),
	.datac(\RB|Register[31][1]~q ),
	.datad(\RB|Mux30~7_combout ),
	.cin(gnd),
	.combout(\RB|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux30~8 .lut_mask = 16'hF588;
defparam \RB|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \RB|Register[22][1]~feeder (
// Equation(s):
// \RB|Register[22][1]~feeder_combout  = \alu|Mux14~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux14~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[22][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[22][1]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[22][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N31
dffeas \RB|Register[22][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[22][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[22][15]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[22][1] .is_wysiwyg = "true";
defparam \RB|Register[22][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N3
dffeas \RB|Register[30][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[30][15]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[30][1] .is_wysiwyg = "true";
defparam \RB|Register[30][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \RB|Register[26][1]~feeder (
// Equation(s):
// \RB|Register[26][1]~feeder_combout  = \alu|Mux14~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux14~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[26][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[26][1]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[26][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N29
dffeas \RB|Register[26][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[26][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[26][15]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[26][1] .is_wysiwyg = "true";
defparam \RB|Register[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \RB|Register[18][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[18][15]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[18][1] .is_wysiwyg = "true";
defparam \RB|Register[18][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \RB|Mux30~0 (
// Equation(s):
// \RB|Mux30~0_combout  = (\OperandStage|Q [3] & ((\RB|Register[26][1]~q ) # ((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & (((\RB|Register[18][1]~q  & !\OperandStage|Q [2]))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[26][1]~q ),
	.datac(\RB|Register[18][1]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux30~0 .lut_mask = 16'hAAD8;
defparam \RB|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \RB|Mux30~1 (
// Equation(s):
// \RB|Mux30~1_combout  = (\OperandStage|Q [2] & ((\RB|Mux30~0_combout  & ((\RB|Register[30][1]~q ))) # (!\RB|Mux30~0_combout  & (\RB|Register[22][1]~q )))) # (!\OperandStage|Q [2] & (((\RB|Mux30~0_combout ))))

	.dataa(\RB|Register[22][1]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[30][1]~q ),
	.datad(\RB|Mux30~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux30~1 .lut_mask = 16'hF388;
defparam \RB|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cycloneive_lcell_comb \RB|Register[25][1]~feeder (
// Equation(s):
// \RB|Register[25][1]~feeder_combout  = \alu|Mux14~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux14~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[25][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[25][1]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[25][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N21
dffeas \RB|Register[25][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[25][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[25][15]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[25][1] .is_wysiwyg = "true";
defparam \RB|Register[25][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneive_lcell_comb \RB|Register[21][1]~feeder (
// Equation(s):
// \RB|Register[21][1]~feeder_combout  = \alu|Mux14~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux14~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[21][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[21][1]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[21][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N29
dffeas \RB|Register[21][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[21][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[21][15]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[21][1] .is_wysiwyg = "true";
defparam \RB|Register[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N3
dffeas \RB|Register[17][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[17][15]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[17][1] .is_wysiwyg = "true";
defparam \RB|Register[17][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \RB|Mux30~2 (
// Equation(s):
// \RB|Mux30~2_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[21][1]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[17][1]~q )))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[21][1]~q ),
	.datac(\RB|Register[17][1]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux30~2 .lut_mask = 16'hEE50;
defparam \RB|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N1
dffeas \RB|Register[29][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[29][15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[29][1] .is_wysiwyg = "true";
defparam \RB|Register[29][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \RB|Mux30~3 (
// Equation(s):
// \RB|Mux30~3_combout  = (\RB|Mux30~2_combout  & (((\RB|Register[29][1]~q ) # (!\OperandStage|Q [3])))) # (!\RB|Mux30~2_combout  & (\RB|Register[25][1]~q  & ((\OperandStage|Q [3]))))

	.dataa(\RB|Register[25][1]~q ),
	.datab(\RB|Mux30~2_combout ),
	.datac(\RB|Register[29][1]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux30~3 .lut_mask = 16'hE2CC;
defparam \RB|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneive_lcell_comb \RB|Register[20][1]~feeder (
// Equation(s):
// \RB|Register[20][1]~feeder_combout  = \alu|Mux14~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux14~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[20][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[20][1]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[20][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N15
dffeas \RB|Register[20][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[20][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[20][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[20][1] .is_wysiwyg = "true";
defparam \RB|Register[20][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N31
dffeas \RB|Register[28][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[28][15]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[28][1] .is_wysiwyg = "true";
defparam \RB|Register[28][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N17
dffeas \RB|Register[16][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[16][15]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[16][1] .is_wysiwyg = "true";
defparam \RB|Register[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneive_lcell_comb \RB|Register[24][1]~feeder (
// Equation(s):
// \RB|Register[24][1]~feeder_combout  = \alu|Mux14~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux14~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[24][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[24][1]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[24][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N27
dffeas \RB|Register[24][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[24][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[24][15]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[24][1] .is_wysiwyg = "true";
defparam \RB|Register[24][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneive_lcell_comb \RB|Mux30~4 (
// Equation(s):
// \RB|Mux30~4_combout  = (\OperandStage|Q [2] & (\OperandStage|Q [3])) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & ((\RB|Register[24][1]~q ))) # (!\OperandStage|Q [3] & (\RB|Register[16][1]~q ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[16][1]~q ),
	.datad(\RB|Register[24][1]~q ),
	.cin(gnd),
	.combout(\RB|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux30~4 .lut_mask = 16'hDC98;
defparam \RB|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneive_lcell_comb \RB|Mux30~5 (
// Equation(s):
// \RB|Mux30~5_combout  = (\OperandStage|Q [2] & ((\RB|Mux30~4_combout  & ((\RB|Register[28][1]~q ))) # (!\RB|Mux30~4_combout  & (\RB|Register[20][1]~q )))) # (!\OperandStage|Q [2] & (((\RB|Mux30~4_combout ))))

	.dataa(\RB|Register[20][1]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[28][1]~q ),
	.datad(\RB|Mux30~4_combout ),
	.cin(gnd),
	.combout(\RB|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux30~5 .lut_mask = 16'hF388;
defparam \RB|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneive_lcell_comb \RB|Mux30~6 (
// Equation(s):
// \RB|Mux30~6_combout  = (\OperandStage|Q [1] & (\OperandStage|Q [0])) # (!\OperandStage|Q [1] & ((\OperandStage|Q [0] & (\RB|Mux30~3_combout )) # (!\OperandStage|Q [0] & ((\RB|Mux30~5_combout )))))

	.dataa(\OperandStage|Q [1]),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Mux30~3_combout ),
	.datad(\RB|Mux30~5_combout ),
	.cin(gnd),
	.combout(\RB|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux30~6 .lut_mask = 16'hD9C8;
defparam \RB|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneive_lcell_comb \RB|Mux30~9 (
// Equation(s):
// \RB|Mux30~9_combout  = (\OperandStage|Q [1] & ((\RB|Mux30~6_combout  & (\RB|Mux30~8_combout )) # (!\RB|Mux30~6_combout  & ((\RB|Mux30~1_combout ))))) # (!\OperandStage|Q [1] & (((\RB|Mux30~6_combout ))))

	.dataa(\RB|Mux30~8_combout ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Mux30~1_combout ),
	.datad(\RB|Mux30~6_combout ),
	.cin(gnd),
	.combout(\RB|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux30~9 .lut_mask = 16'hBBC0;
defparam \RB|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \RB|Register[11][1]~feeder (
// Equation(s):
// \RB|Register[11][1]~feeder_combout  = \alu|Mux14~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux14~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[11][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[11][1]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[11][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N1
dffeas \RB|Register[11][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[11][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[11][15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[11][1] .is_wysiwyg = "true";
defparam \RB|Register[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N9
dffeas \RB|Register[10][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[10][15]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[10][1] .is_wysiwyg = "true";
defparam \RB|Register[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N27
dffeas \RB|Register[8][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[8][15]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[8][1] .is_wysiwyg = "true";
defparam \RB|Register[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \RB|Register[9][1]~feeder (
// Equation(s):
// \RB|Register[9][1]~feeder_combout  = \alu|Mux14~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux14~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[9][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[9][1]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[9][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N19
dffeas \RB|Register[9][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[9][15]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[9][1] .is_wysiwyg = "true";
defparam \RB|Register[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \RB|Mux30~10 (
// Equation(s):
// \RB|Mux30~10_combout  = (\OperandStage|Q [0] & ((\OperandStage|Q [1]) # ((\RB|Register[9][1]~q )))) # (!\OperandStage|Q [0] & (!\OperandStage|Q [1] & (\RB|Register[8][1]~q )))

	.dataa(\OperandStage|Q [0]),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[8][1]~q ),
	.datad(\RB|Register[9][1]~q ),
	.cin(gnd),
	.combout(\RB|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux30~10 .lut_mask = 16'hBA98;
defparam \RB|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneive_lcell_comb \RB|Mux30~11 (
// Equation(s):
// \RB|Mux30~11_combout  = (\OperandStage|Q [1] & ((\RB|Mux30~10_combout  & (\RB|Register[11][1]~q )) # (!\RB|Mux30~10_combout  & ((\RB|Register[10][1]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux30~10_combout ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Register[11][1]~q ),
	.datac(\RB|Register[10][1]~q ),
	.datad(\RB|Mux30~10_combout ),
	.cin(gnd),
	.combout(\RB|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux30~11 .lut_mask = 16'hDDA0;
defparam \RB|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N11
dffeas \RB|Register[2][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[2][15]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[2][1] .is_wysiwyg = "true";
defparam \RB|Register[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N22
cycloneive_lcell_comb \RB|Mux30~14 (
// Equation(s):
// \RB|Mux30~14_combout  = (\OperandStage|Q [1] & (((\OperandStage|Q [0])))) # (!\OperandStage|Q [1] & ((\OperandStage|Q [0] & (\RB|Register[1][1]~q )) # (!\OperandStage|Q [0] & ((\RB|Register[0][1]~q )))))

	.dataa(\RB|Register[1][1]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[0][1]~q ),
	.datad(\OperandStage|Q [0]),
	.cin(gnd),
	.combout(\RB|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux30~14 .lut_mask = 16'hEE30;
defparam \RB|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneive_lcell_comb \RB|Mux30~15 (
// Equation(s):
// \RB|Mux30~15_combout  = (\OperandStage|Q [1] & ((\RB|Mux30~14_combout  & (\RB|Register[3][1]~q )) # (!\RB|Mux30~14_combout  & ((\RB|Register[2][1]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux30~14_combout ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Register[3][1]~q ),
	.datac(\RB|Register[2][1]~q ),
	.datad(\RB|Mux30~14_combout ),
	.cin(gnd),
	.combout(\RB|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux30~15 .lut_mask = 16'hDDA0;
defparam \RB|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneive_lcell_comb \RB|Register[5][1]~feeder (
// Equation(s):
// \RB|Register[5][1]~feeder_combout  = \alu|Mux14~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux14~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[5][1]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N19
dffeas \RB|Register[5][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[5][15]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[5][1] .is_wysiwyg = "true";
defparam \RB|Register[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N29
dffeas \RB|Register[7][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[7][15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[7][1] .is_wysiwyg = "true";
defparam \RB|Register[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N13
dffeas \RB|Register[4][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[4][15]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[4][1] .is_wysiwyg = "true";
defparam \RB|Register[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cycloneive_lcell_comb \RB|Register[6][1]~feeder (
// Equation(s):
// \RB|Register[6][1]~feeder_combout  = \alu|Mux14~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux14~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[6][1]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N21
dffeas \RB|Register[6][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[6][15]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[6][1] .is_wysiwyg = "true";
defparam \RB|Register[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneive_lcell_comb \RB|Mux30~12 (
// Equation(s):
// \RB|Mux30~12_combout  = (\OperandStage|Q [0] & (\OperandStage|Q [1])) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & ((\RB|Register[6][1]~q ))) # (!\OperandStage|Q [1] & (\RB|Register[4][1]~q ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[4][1]~q ),
	.datad(\RB|Register[6][1]~q ),
	.cin(gnd),
	.combout(\RB|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux30~12 .lut_mask = 16'hDC98;
defparam \RB|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneive_lcell_comb \RB|Mux30~13 (
// Equation(s):
// \RB|Mux30~13_combout  = (\OperandStage|Q [0] & ((\RB|Mux30~12_combout  & ((\RB|Register[7][1]~q ))) # (!\RB|Mux30~12_combout  & (\RB|Register[5][1]~q )))) # (!\OperandStage|Q [0] & (((\RB|Mux30~12_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[5][1]~q ),
	.datac(\RB|Register[7][1]~q ),
	.datad(\RB|Mux30~12_combout ),
	.cin(gnd),
	.combout(\RB|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux30~13 .lut_mask = 16'hF588;
defparam \RB|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneive_lcell_comb \RB|Mux30~16 (
// Equation(s):
// \RB|Mux30~16_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & ((\RB|Mux30~13_combout ))) # (!\OperandStage|Q [2] & (\RB|Mux30~15_combout ))))

	.dataa(\RB|Mux30~15_combout ),
	.datab(\OperandStage|Q [3]),
	.datac(\OperandStage|Q [2]),
	.datad(\RB|Mux30~13_combout ),
	.cin(gnd),
	.combout(\RB|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux30~16 .lut_mask = 16'hF2C2;
defparam \RB|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneive_lcell_comb \RB|Register[14][1]~feeder (
// Equation(s):
// \RB|Register[14][1]~feeder_combout  = \alu|Mux14~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux14~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[14][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[14][1]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[14][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N23
dffeas \RB|Register[14][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[14][15]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[14][1] .is_wysiwyg = "true";
defparam \RB|Register[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N5
dffeas \RB|Register[12][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[12][15]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[12][1] .is_wysiwyg = "true";
defparam \RB|Register[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneive_lcell_comb \RB|Mux30~17 (
// Equation(s):
// \RB|Mux30~17_combout  = (\OperandStage|Q [0] & (((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & (\RB|Register[14][1]~q )) # (!\OperandStage|Q [1] & ((\RB|Register[12][1]~q )))))

	.dataa(\RB|Register[14][1]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[12][1]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux30~17 .lut_mask = 16'hEE30;
defparam \RB|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N9
dffeas \RB|Register[15][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[15][15]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[15][1] .is_wysiwyg = "true";
defparam \RB|Register[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneive_lcell_comb \RB|Register[13][1]~feeder (
// Equation(s):
// \RB|Register[13][1]~feeder_combout  = \alu|Mux14~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux14~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[13][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[13][1]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[13][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N27
dffeas \RB|Register[13][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[13][15]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[13][1] .is_wysiwyg = "true";
defparam \RB|Register[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneive_lcell_comb \RB|Mux30~18 (
// Equation(s):
// \RB|Mux30~18_combout  = (\OperandStage|Q [0] & ((\RB|Mux30~17_combout  & (\RB|Register[15][1]~q )) # (!\RB|Mux30~17_combout  & ((\RB|Register[13][1]~q ))))) # (!\OperandStage|Q [0] & (\RB|Mux30~17_combout ))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Mux30~17_combout ),
	.datac(\RB|Register[15][1]~q ),
	.datad(\RB|Register[13][1]~q ),
	.cin(gnd),
	.combout(\RB|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux30~18 .lut_mask = 16'hE6C4;
defparam \RB|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneive_lcell_comb \RB|Mux30~19 (
// Equation(s):
// \RB|Mux30~19_combout  = (\RB|Mux30~16_combout  & (((\RB|Mux30~18_combout ) # (!\OperandStage|Q [3])))) # (!\RB|Mux30~16_combout  & (\RB|Mux30~11_combout  & (\OperandStage|Q [3])))

	.dataa(\RB|Mux30~11_combout ),
	.datab(\RB|Mux30~16_combout ),
	.datac(\OperandStage|Q [3]),
	.datad(\RB|Mux30~18_combout ),
	.cin(gnd),
	.combout(\RB|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux30~19 .lut_mask = 16'hEC2C;
defparam \RB|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneive_lcell_comb \RB|Mux30~20 (
// Equation(s):
// \RB|Mux30~20_combout  = (\OperandStage|Q [4] & (\RB|Mux30~9_combout )) # (!\OperandStage|Q [4] & ((\RB|Mux30~19_combout )))

	.dataa(\OperandStage|Q [4]),
	.datab(gnd),
	.datac(\RB|Mux30~9_combout ),
	.datad(\RB|Mux30~19_combout ),
	.cin(gnd),
	.combout(\RB|Mux30~20_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux30~20 .lut_mask = 16'hF5A0;
defparam \RB|Mux30~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneive_lcell_comb \RB|A[1] (
// Equation(s):
// \RB|A [1] = (GLOBAL(\RB|Equal0~0clkctrl_outclk ) & ((\RB|A [1]))) # (!GLOBAL(\RB|Equal0~0clkctrl_outclk ) & (\RB|Mux30~20_combout ))

	.dataa(gnd),
	.datab(\RB|Mux30~20_combout ),
	.datac(\RB|A [1]),
	.datad(\RB|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RB|A [1]),
	.cout());
// synopsys translate_off
defparam \RB|A[1] .lut_mask = 16'hF0CC;
defparam \RB|A[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \muxK|Q[1]~14 (
// Equation(s):
// \muxK|Q[1]~14_combout  = (\OperandStage|Q [26] & ((\InstReg|Q [1]))) # (!\OperandStage|Q [26] & (\RB|A [1]))

	.dataa(\OperandStage|Q [26]),
	.datab(gnd),
	.datac(\RB|A [1]),
	.datad(\InstReg|Q [1]),
	.cin(gnd),
	.combout(\muxK|Q[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \muxK|Q[1]~14 .lut_mask = 16'hFA50;
defparam \muxK|Q[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \alu|Mux14~2 (
// Equation(s):
// \alu|Mux14~2_combout  = (\exeStage|Q [29] & (\RB|Mux14~3_combout  & ((\muxK|Q[1]~14_combout ) # (!\exeStage|Q [30])))) # (!\exeStage|Q [29] & ((\exeStage|Q [30] $ (\muxK|Q[1]~14_combout ))))

	.dataa(\RB|Mux14~3_combout ),
	.datab(\exeStage|Q [30]),
	.datac(\muxK|Q[1]~14_combout ),
	.datad(\exeStage|Q [29]),
	.cin(gnd),
	.combout(\alu|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~2 .lut_mask = 16'hA23C;
defparam \alu|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout  = (\RB|Mux15~3_combout  & (\muxK|Q[1]~14_combout  $ (VCC))) # (!\RB|Mux15~3_combout  & ((\muxK|Q[1]~14_combout ) # (GND)))
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1  = CARRY((\muxK|Q[1]~14_combout ) # (!\RB|Mux15~3_combout ))

	.dataa(\RB|Mux15~3_combout ),
	.datab(\muxK|Q[1]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|selnose[136]~1 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout  = (!\RB|Mux5~3_combout  & (!\RB|Mux6~3_combout  & (\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & !\RB|Mux4~3_combout )))

	.dataa(\RB|Mux5~3_combout ),
	.datab(\RB|Mux6~3_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout ),
	.datad(\RB|Mux4~3_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|selnose[136]~1 .lut_mask = 16'h0010;
defparam \alu|Mod0|auto_generated|divider|divider|selnose[136]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|sel[119] (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|sel [119] = (\RB|Mux7~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout )

	.dataa(gnd),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout ),
	.datac(gnd),
	.datad(\RB|Mux7~3_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|sel [119]),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|sel[119] .lut_mask = 16'hFF33;
defparam \alu|Mod0|auto_generated|divider|divider|sel[119] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N4
cycloneive_lcell_comb \RB|WRdata[7]~feeder (
// Equation(s):
// \RB|WRdata[7]~feeder_combout  = \RB|Register[34][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|Register[34][7]~q ),
	.cin(gnd),
	.combout(\RB|WRdata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|WRdata[7]~feeder .lut_mask = 16'hFF00;
defparam \RB|WRdata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N5
dffeas \RB|WRdata[7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|WRdata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OperandStage|Q [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|WRdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|WRdata[7] .is_wysiwyg = "true";
defparam \RB|WRdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y9_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\OperandStage|Q [24]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk0~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|WRdata [7],\RB|WRdata [3]}),
	.portaaddr({\InstReg|Q [11],\InstReg|Q [10],\InstReg|Q [9],\InstReg|Q [8],\InstReg|Q [7],\InstReg|Q [6],\InstReg|Q [5],\InstReg|Q [4],\InstReg|Q [3],\InstReg|Q [2],\InstReg|Q [1],\InstReg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneive_lcell_comb \alu|Mux12~5 (
// Equation(s):
// \alu|Mux12~5_combout  = (\alu|Mux12~4_combout  & (((\exeStage|Q [32]) # (!\exeStage|Q [30])) # (!\exeStage|Q [31])))

	.dataa(\exeStage|Q [31]),
	.datab(\exeStage|Q [32]),
	.datac(\alu|Mux12~4_combout ),
	.datad(\exeStage|Q [30]),
	.cin(gnd),
	.combout(\alu|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~5 .lut_mask = 16'hD0F0;
defparam \alu|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N3
dffeas \RB|Register[3][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[3][15]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[3][3] .is_wysiwyg = "true";
defparam \RB|Register[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneive_lcell_comb \RB|Mux12~2 (
// Equation(s):
// \RB|Mux12~2_combout  = (\OperandStage|Q [19] & ((\OperandStage|Q [18]) # (\RB|Register[34][3]~q )))

	.dataa(gnd),
	.datab(\OperandStage|Q [18]),
	.datac(\OperandStage|Q [19]),
	.datad(\RB|Register[34][3]~q ),
	.cin(gnd),
	.combout(\RB|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux12~2 .lut_mask = 16'hF0C0;
defparam \RB|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N27
dffeas \RB|Register[1][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[1][15]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[1][3] .is_wysiwyg = "true";
defparam \RB|Register[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N25
dffeas \RB|Register[0][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[0][15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[0][3] .is_wysiwyg = "true";
defparam \RB|Register[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N23
dffeas \RB|Register[32][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\alu|Mux12~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[32][15]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[32][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[32][3] .is_wysiwyg = "true";
defparam \RB|Register[32][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneive_lcell_comb \RB|Mux12~0 (
// Equation(s):
// \RB|Mux12~0_combout  = (\OperandStage|Q [19] & (((\OperandStage|Q [18]) # (\RB|Register[32][3]~q )))) # (!\OperandStage|Q [19] & (\RB|Register[0][3]~q  & (!\OperandStage|Q [18])))

	.dataa(\OperandStage|Q [19]),
	.datab(\RB|Register[0][3]~q ),
	.datac(\OperandStage|Q [18]),
	.datad(\RB|Register[32][3]~q ),
	.cin(gnd),
	.combout(\RB|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux12~0 .lut_mask = 16'hAEA4;
defparam \RB|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneive_lcell_comb \RB|Mux12~1 (
// Equation(s):
// \RB|Mux12~1_combout  = (\OperandStage|Q [18] & (\RB|Register[1][3]~q  & !\RB|Mux12~0_combout )) # (!\OperandStage|Q [18] & ((\RB|Mux12~0_combout )))

	.dataa(\OperandStage|Q [18]),
	.datab(gnd),
	.datac(\RB|Register[1][3]~q ),
	.datad(\RB|Mux12~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux12~1 .lut_mask = 16'h55A0;
defparam \RB|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
cycloneive_lcell_comb \RB|Mux12~3 (
// Equation(s):
// \RB|Mux12~3_combout  = (\RB|Mux3~0_combout  & ((\RB|Mux12~2_combout  & (\RB|Register[3][3]~q )) # (!\RB|Mux12~2_combout  & ((\RB|Mux12~1_combout ))))) # (!\RB|Mux3~0_combout  & (((\RB|Mux12~2_combout ))))

	.dataa(\RB|Register[3][3]~q ),
	.datab(\RB|Mux3~0_combout ),
	.datac(\RB|Mux12~2_combout ),
	.datad(\RB|Mux12~1_combout ),
	.cin(gnd),
	.combout(\RB|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux12~3 .lut_mask = 16'hBCB0;
defparam \RB|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneive_lcell_comb \RB|Register[20][3]~feeder (
// Equation(s):
// \RB|Register[20][3]~feeder_combout  = \alu|Mux12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux12~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[20][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[20][3]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[20][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N3
dffeas \RB|Register[20][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[20][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[20][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[20][3] .is_wysiwyg = "true";
defparam \RB|Register[20][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N15
dffeas \RB|Register[28][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[28][15]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[28][3] .is_wysiwyg = "true";
defparam \RB|Register[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N25
dffeas \RB|Register[16][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[16][15]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[16][3] .is_wysiwyg = "true";
defparam \RB|Register[16][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneive_lcell_comb \RB|Register[24][3]~feeder (
// Equation(s):
// \RB|Register[24][3]~feeder_combout  = \alu|Mux12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux12~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[24][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[24][3]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[24][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N23
dffeas \RB|Register[24][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[24][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[24][15]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[24][3] .is_wysiwyg = "true";
defparam \RB|Register[24][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneive_lcell_comb \RB|Mux28~4 (
// Equation(s):
// \RB|Mux28~4_combout  = (\OperandStage|Q [2] & (\OperandStage|Q [3])) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & ((\RB|Register[24][3]~q ))) # (!\OperandStage|Q [3] & (\RB|Register[16][3]~q ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[16][3]~q ),
	.datad(\RB|Register[24][3]~q ),
	.cin(gnd),
	.combout(\RB|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux28~4 .lut_mask = 16'hDC98;
defparam \RB|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
cycloneive_lcell_comb \RB|Mux28~5 (
// Equation(s):
// \RB|Mux28~5_combout  = (\OperandStage|Q [2] & ((\RB|Mux28~4_combout  & ((\RB|Register[28][3]~q ))) # (!\RB|Mux28~4_combout  & (\RB|Register[20][3]~q )))) # (!\OperandStage|Q [2] & (((\RB|Mux28~4_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[20][3]~q ),
	.datac(\RB|Register[28][3]~q ),
	.datad(\RB|Mux28~4_combout ),
	.cin(gnd),
	.combout(\RB|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux28~5 .lut_mask = 16'hF588;
defparam \RB|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cycloneive_lcell_comb \RB|Register[25][3]~feeder (
// Equation(s):
// \RB|Register[25][3]~feeder_combout  = \alu|Mux12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux12~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[25][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[25][3]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[25][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N1
dffeas \RB|Register[25][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[25][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[25][15]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[25][3] .is_wysiwyg = "true";
defparam \RB|Register[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N25
dffeas \RB|Register[29][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[29][15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[29][3] .is_wysiwyg = "true";
defparam \RB|Register[29][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneive_lcell_comb \RB|Register[21][3]~feeder (
// Equation(s):
// \RB|Register[21][3]~feeder_combout  = \alu|Mux12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux12~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[21][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[21][3]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[21][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N23
dffeas \RB|Register[21][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[21][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[21][15]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[21][3] .is_wysiwyg = "true";
defparam \RB|Register[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N11
dffeas \RB|Register[17][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[17][15]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[17][3] .is_wysiwyg = "true";
defparam \RB|Register[17][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \RB|Mux28~2 (
// Equation(s):
// \RB|Mux28~2_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[21][3]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[17][3]~q )))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[21][3]~q ),
	.datac(\RB|Register[17][3]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux28~2 .lut_mask = 16'hEE50;
defparam \RB|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \RB|Mux28~3 (
// Equation(s):
// \RB|Mux28~3_combout  = (\OperandStage|Q [3] & ((\RB|Mux28~2_combout  & ((\RB|Register[29][3]~q ))) # (!\RB|Mux28~2_combout  & (\RB|Register[25][3]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux28~2_combout ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[25][3]~q ),
	.datac(\RB|Register[29][3]~q ),
	.datad(\RB|Mux28~2_combout ),
	.cin(gnd),
	.combout(\RB|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux28~3 .lut_mask = 16'hF588;
defparam \RB|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneive_lcell_comb \RB|Mux28~6 (
// Equation(s):
// \RB|Mux28~6_combout  = (\OperandStage|Q [0] & (((\OperandStage|Q [1]) # (\RB|Mux28~3_combout )))) # (!\OperandStage|Q [0] & (\RB|Mux28~5_combout  & (!\OperandStage|Q [1])))

	.dataa(\RB|Mux28~5_combout ),
	.datab(\OperandStage|Q [0]),
	.datac(\OperandStage|Q [1]),
	.datad(\RB|Mux28~3_combout ),
	.cin(gnd),
	.combout(\RB|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux28~6 .lut_mask = 16'hCEC2;
defparam \RB|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \RB|Register[30][3]~feeder (
// Equation(s):
// \RB|Register[30][3]~feeder_combout  = \alu|Mux12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux12~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[30][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[30][3]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[30][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N31
dffeas \RB|Register[30][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[30][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[30][15]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[30][3] .is_wysiwyg = "true";
defparam \RB|Register[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N15
dffeas \RB|Register[22][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[22][15]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[22][3] .is_wysiwyg = "true";
defparam \RB|Register[22][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \RB|Register[26][3]~feeder (
// Equation(s):
// \RB|Register[26][3]~feeder_combout  = \alu|Mux12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux12~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[26][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[26][3]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[26][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N3
dffeas \RB|Register[26][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[26][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[26][15]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[26][3] .is_wysiwyg = "true";
defparam \RB|Register[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N1
dffeas \RB|Register[18][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[18][15]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[18][3] .is_wysiwyg = "true";
defparam \RB|Register[18][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \RB|Mux28~0 (
// Equation(s):
// \RB|Mux28~0_combout  = (\OperandStage|Q [2] & (((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & (\RB|Register[26][3]~q )) # (!\OperandStage|Q [3] & ((\RB|Register[18][3]~q )))))

	.dataa(\RB|Register[26][3]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[18][3]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux28~0 .lut_mask = 16'hEE30;
defparam \RB|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \RB|Mux28~1 (
// Equation(s):
// \RB|Mux28~1_combout  = (\OperandStage|Q [2] & ((\RB|Mux28~0_combout  & (\RB|Register[30][3]~q )) # (!\RB|Mux28~0_combout  & ((\RB|Register[22][3]~q ))))) # (!\OperandStage|Q [2] & (((\RB|Mux28~0_combout ))))

	.dataa(\RB|Register[30][3]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[22][3]~q ),
	.datad(\RB|Mux28~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux28~1 .lut_mask = 16'hBBC0;
defparam \RB|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneive_lcell_comb \RB|Register[27][3]~feeder (
// Equation(s):
// \RB|Register[27][3]~feeder_combout  = \alu|Mux12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux12~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[27][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[27][3]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[27][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N21
dffeas \RB|Register[27][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[27][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[27][15]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[27][3] .is_wysiwyg = "true";
defparam \RB|Register[27][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N23
dffeas \RB|Register[31][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[31][15]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[31][3] .is_wysiwyg = "true";
defparam \RB|Register[31][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \RB|Register[23][3]~feeder (
// Equation(s):
// \RB|Register[23][3]~feeder_combout  = \alu|Mux12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux12~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[23][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[23][3]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[23][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \RB|Register[23][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[23][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[23][15]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[23][3] .is_wysiwyg = "true";
defparam \RB|Register[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N11
dffeas \RB|Register[19][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[19][15]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[19][3] .is_wysiwyg = "true";
defparam \RB|Register[19][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \RB|Mux28~7 (
// Equation(s):
// \RB|Mux28~7_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[23][3]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[19][3]~q )))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[23][3]~q ),
	.datac(\RB|Register[19][3]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux28~7 .lut_mask = 16'hEE50;
defparam \RB|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneive_lcell_comb \RB|Mux28~8 (
// Equation(s):
// \RB|Mux28~8_combout  = (\OperandStage|Q [3] & ((\RB|Mux28~7_combout  & ((\RB|Register[31][3]~q ))) # (!\RB|Mux28~7_combout  & (\RB|Register[27][3]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux28~7_combout ))))

	.dataa(\RB|Register[27][3]~q ),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[31][3]~q ),
	.datad(\RB|Mux28~7_combout ),
	.cin(gnd),
	.combout(\RB|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux28~8 .lut_mask = 16'hF388;
defparam \RB|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneive_lcell_comb \RB|Mux28~9 (
// Equation(s):
// \RB|Mux28~9_combout  = (\OperandStage|Q [1] & ((\RB|Mux28~6_combout  & ((\RB|Mux28~8_combout ))) # (!\RB|Mux28~6_combout  & (\RB|Mux28~1_combout )))) # (!\OperandStage|Q [1] & (\RB|Mux28~6_combout ))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Mux28~6_combout ),
	.datac(\RB|Mux28~1_combout ),
	.datad(\RB|Mux28~8_combout ),
	.cin(gnd),
	.combout(\RB|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux28~9 .lut_mask = 16'hEC64;
defparam \RB|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N11
dffeas \RB|Register[2][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[2][15]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[2][3] .is_wysiwyg = "true";
defparam \RB|Register[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N24
cycloneive_lcell_comb \RB|Mux28~14 (
// Equation(s):
// \RB|Mux28~14_combout  = (\OperandStage|Q [0] & ((\RB|Register[1][3]~q ) # ((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & (((\RB|Register[0][3]~q  & !\OperandStage|Q [1]))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[1][3]~q ),
	.datac(\RB|Register[0][3]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux28~14 .lut_mask = 16'hAAD8;
defparam \RB|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneive_lcell_comb \RB|Mux28~15 (
// Equation(s):
// \RB|Mux28~15_combout  = (\OperandStage|Q [1] & ((\RB|Mux28~14_combout  & (\RB|Register[3][3]~q )) # (!\RB|Mux28~14_combout  & ((\RB|Register[2][3]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux28~14_combout ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Register[3][3]~q ),
	.datac(\RB|Register[2][3]~q ),
	.datad(\RB|Mux28~14_combout ),
	.cin(gnd),
	.combout(\RB|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux28~15 .lut_mask = 16'hDDA0;
defparam \RB|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneive_lcell_comb \RB|Register[5][3]~feeder (
// Equation(s):
// \RB|Register[5][3]~feeder_combout  = \alu|Mux12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux12~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[5][3]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N13
dffeas \RB|Register[5][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[5][15]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[5][3] .is_wysiwyg = "true";
defparam \RB|Register[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N15
dffeas \RB|Register[7][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[7][15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[7][3] .is_wysiwyg = "true";
defparam \RB|Register[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneive_lcell_comb \RB|Register[6][3]~feeder (
// Equation(s):
// \RB|Register[6][3]~feeder_combout  = \alu|Mux12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux12~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[6][3]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N13
dffeas \RB|Register[6][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[6][15]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[6][3] .is_wysiwyg = "true";
defparam \RB|Register[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N29
dffeas \RB|Register[4][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[4][15]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[4][3] .is_wysiwyg = "true";
defparam \RB|Register[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneive_lcell_comb \RB|Mux28~12 (
// Equation(s):
// \RB|Mux28~12_combout  = (\OperandStage|Q [0] & (((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & (\RB|Register[6][3]~q )) # (!\OperandStage|Q [1] & ((\RB|Register[4][3]~q )))))

	.dataa(\RB|Register[6][3]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[4][3]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux28~12 .lut_mask = 16'hEE30;
defparam \RB|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N14
cycloneive_lcell_comb \RB|Mux28~13 (
// Equation(s):
// \RB|Mux28~13_combout  = (\OperandStage|Q [0] & ((\RB|Mux28~12_combout  & ((\RB|Register[7][3]~q ))) # (!\RB|Mux28~12_combout  & (\RB|Register[5][3]~q )))) # (!\OperandStage|Q [0] & (((\RB|Mux28~12_combout ))))

	.dataa(\RB|Register[5][3]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[7][3]~q ),
	.datad(\RB|Mux28~12_combout ),
	.cin(gnd),
	.combout(\RB|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux28~13 .lut_mask = 16'hF388;
defparam \RB|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneive_lcell_comb \RB|Mux28~16 (
// Equation(s):
// \RB|Mux28~16_combout  = (\OperandStage|Q [2] & (((\OperandStage|Q [3]) # (\RB|Mux28~13_combout )))) # (!\OperandStage|Q [2] & (\RB|Mux28~15_combout  & (!\OperandStage|Q [3])))

	.dataa(\RB|Mux28~15_combout ),
	.datab(\OperandStage|Q [2]),
	.datac(\OperandStage|Q [3]),
	.datad(\RB|Mux28~13_combout ),
	.cin(gnd),
	.combout(\RB|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux28~16 .lut_mask = 16'hCEC2;
defparam \RB|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \RB|Register[11][3]~feeder (
// Equation(s):
// \RB|Register[11][3]~feeder_combout  = \alu|Mux12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux12~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[11][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[11][3]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[11][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N17
dffeas \RB|Register[11][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[11][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[11][15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[11][3] .is_wysiwyg = "true";
defparam \RB|Register[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N17
dffeas \RB|Register[10][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[10][15]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[10][3] .is_wysiwyg = "true";
defparam \RB|Register[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneive_lcell_comb \RB|Register[9][3]~feeder (
// Equation(s):
// \RB|Register[9][3]~feeder_combout  = \alu|Mux12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux12~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[9][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[9][3]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[9][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N3
dffeas \RB|Register[9][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[9][15]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[9][3] .is_wysiwyg = "true";
defparam \RB|Register[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N7
dffeas \RB|Register[8][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[8][15]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[8][3] .is_wysiwyg = "true";
defparam \RB|Register[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \RB|Mux28~10 (
// Equation(s):
// \RB|Mux28~10_combout  = (\OperandStage|Q [0] & ((\RB|Register[9][3]~q ) # ((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & (((\RB|Register[8][3]~q  & !\OperandStage|Q [1]))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[9][3]~q ),
	.datac(\RB|Register[8][3]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux28~10 .lut_mask = 16'hAAD8;
defparam \RB|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \RB|Mux28~11 (
// Equation(s):
// \RB|Mux28~11_combout  = (\OperandStage|Q [1] & ((\RB|Mux28~10_combout  & (\RB|Register[11][3]~q )) # (!\RB|Mux28~10_combout  & ((\RB|Register[10][3]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux28~10_combout ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Register[11][3]~q ),
	.datac(\RB|Register[10][3]~q ),
	.datad(\RB|Mux28~10_combout ),
	.cin(gnd),
	.combout(\RB|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux28~11 .lut_mask = 16'hDDA0;
defparam \RB|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \RB|Register[13][3]~feeder (
// Equation(s):
// \RB|Register[13][3]~feeder_combout  = \alu|Mux12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux12~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[13][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[13][3]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[13][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N3
dffeas \RB|Register[13][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[13][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[13][15]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[13][3] .is_wysiwyg = "true";
defparam \RB|Register[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N1
dffeas \RB|Register[15][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[15][15]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[15][3] .is_wysiwyg = "true";
defparam \RB|Register[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneive_lcell_comb \RB|Register[14][3]~feeder (
// Equation(s):
// \RB|Register[14][3]~feeder_combout  = \alu|Mux12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux12~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[14][3]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N31
dffeas \RB|Register[14][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[14][15]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[14][3] .is_wysiwyg = "true";
defparam \RB|Register[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N25
dffeas \RB|Register[12][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[12][15]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[12][3] .is_wysiwyg = "true";
defparam \RB|Register[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneive_lcell_comb \RB|Mux28~17 (
// Equation(s):
// \RB|Mux28~17_combout  = (\OperandStage|Q [0] & (((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & (\RB|Register[14][3]~q )) # (!\OperandStage|Q [1] & ((\RB|Register[12][3]~q )))))

	.dataa(\RB|Register[14][3]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[12][3]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux28~17 .lut_mask = 16'hEE30;
defparam \RB|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneive_lcell_comb \RB|Mux28~18 (
// Equation(s):
// \RB|Mux28~18_combout  = (\OperandStage|Q [0] & ((\RB|Mux28~17_combout  & ((\RB|Register[15][3]~q ))) # (!\RB|Mux28~17_combout  & (\RB|Register[13][3]~q )))) # (!\OperandStage|Q [0] & (((\RB|Mux28~17_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[13][3]~q ),
	.datac(\RB|Register[15][3]~q ),
	.datad(\RB|Mux28~17_combout ),
	.cin(gnd),
	.combout(\RB|Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux28~18 .lut_mask = 16'hF588;
defparam \RB|Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneive_lcell_comb \RB|Mux28~19 (
// Equation(s):
// \RB|Mux28~19_combout  = (\RB|Mux28~16_combout  & (((\RB|Mux28~18_combout )) # (!\OperandStage|Q [3]))) # (!\RB|Mux28~16_combout  & (\OperandStage|Q [3] & (\RB|Mux28~11_combout )))

	.dataa(\RB|Mux28~16_combout ),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Mux28~11_combout ),
	.datad(\RB|Mux28~18_combout ),
	.cin(gnd),
	.combout(\RB|Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux28~19 .lut_mask = 16'hEA62;
defparam \RB|Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cycloneive_lcell_comb \RB|Mux28~20 (
// Equation(s):
// \RB|Mux28~20_combout  = (\OperandStage|Q [4] & (\RB|Mux28~9_combout )) # (!\OperandStage|Q [4] & ((\RB|Mux28~19_combout )))

	.dataa(gnd),
	.datab(\OperandStage|Q [4]),
	.datac(\RB|Mux28~9_combout ),
	.datad(\RB|Mux28~19_combout ),
	.cin(gnd),
	.combout(\RB|Mux28~20_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux28~20 .lut_mask = 16'hF3C0;
defparam \RB|Mux28~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneive_lcell_comb \RB|A[3] (
// Equation(s):
// \RB|A [3] = (GLOBAL(\RB|Equal0~0clkctrl_outclk ) & ((\RB|A [3]))) # (!GLOBAL(\RB|Equal0~0clkctrl_outclk ) & (\RB|Mux28~20_combout ))

	.dataa(gnd),
	.datab(\RB|Mux28~20_combout ),
	.datac(\RB|Equal0~0clkctrl_outclk ),
	.datad(\RB|A [3]),
	.cin(gnd),
	.combout(\RB|A [3]),
	.cout());
// synopsys translate_off
defparam \RB|A[3] .lut_mask = 16'hFC0C;
defparam \RB|A[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \muxK|Q[3]~12 (
// Equation(s):
// \muxK|Q[3]~12_combout  = (\OperandStage|Q [26] & ((\InstReg|Q [3]))) # (!\OperandStage|Q [26] & (\RB|A [3]))

	.dataa(\OperandStage|Q [26]),
	.datab(gnd),
	.datac(\RB|A [3]),
	.datad(\InstReg|Q [3]),
	.cin(gnd),
	.combout(\muxK|Q[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \muxK|Q[3]~12 .lut_mask = 16'hFA50;
defparam \muxK|Q[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneive_lcell_comb \alu|Mux12~2 (
// Equation(s):
// \alu|Mux12~2_combout  = (\exeStage|Q [29] & (\RB|Mux12~3_combout  & ((\muxK|Q[3]~12_combout ) # (!\exeStage|Q [30])))) # (!\exeStage|Q [29] & (\exeStage|Q [30] $ ((\muxK|Q[3]~12_combout ))))

	.dataa(\exeStage|Q [30]),
	.datab(\muxK|Q[3]~12_combout ),
	.datac(\RB|Mux12~3_combout ),
	.datad(\exeStage|Q [29]),
	.cin(gnd),
	.combout(\alu|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~2 .lut_mask = 16'hD066;
defparam \alu|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|selnose[153]~8 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout  = (!\RB|Mux5~3_combout  & (\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & !\RB|Mux4~3_combout ))

	.dataa(gnd),
	.datab(\RB|Mux5~3_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout ),
	.datad(\RB|Mux4~3_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|selnose[153]~8 .lut_mask = 16'h0030;
defparam \alu|Mod0|auto_generated|divider|divider|selnose[153]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N21
dffeas \RB|WRdata[6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RB|Register[34][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OperandStage|Q [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|WRdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|WRdata[6] .is_wysiwyg = "true";
defparam \RB|WRdata[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\OperandStage|Q [24]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk0~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|WRdata [8],\RB|WRdata [6]}),
	.portaaddr({\InstReg|Q [11],\InstReg|Q [10],\InstReg|Q [9],\InstReg|Q [8],\InstReg|Q [7],\InstReg|Q [6],\InstReg|Q [5],\InstReg|Q [4],\InstReg|Q [3],\InstReg|Q [2],\InstReg|Q [1],\InstReg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \RB|Register~70 (
// Equation(s):
// \RB|Register~70_combout  = (\OperandStage|Q [25] & (\inst3|altsyncram_component|auto_generated|q_a [8])) # (!\OperandStage|Q [25] & (((!\alu|Mux3~2_combout  & \alu|Mux7~4_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [8]),
	.datab(\OperandStage|Q [25]),
	.datac(\alu|Mux3~2_combout ),
	.datad(\alu|Mux7~4_combout ),
	.cin(gnd),
	.combout(\RB|Register~70_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register~70 .lut_mask = 16'h8B88;
defparam \RB|Register~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \RB|Register[34][12]~59 (
// Equation(s):
// \RB|Register[34][12]~59_combout  = (!\OperandStage|Q [24] & ((\OperandStage|Q [25]) # ((\RB|Register[30][15]~33_combout  & \RB|Decoder0~8_combout ))))

	.dataa(\OperandStage|Q [24]),
	.datab(\RB|Register[30][15]~33_combout ),
	.datac(\OperandStage|Q [25]),
	.datad(\RB|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\RB|Register[34][12]~59_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[34][12]~59 .lut_mask = 16'h5450;
defparam \RB|Register[34][12]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N7
dffeas \RB|Register[34][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[34][12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[34][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[34][8] .is_wysiwyg = "true";
defparam \RB|Register[34][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N19
dffeas \RB|WRdata[8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RB|Register[34][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OperandStage|Q [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|WRdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|WRdata[8] .is_wysiwyg = "true";
defparam \RB|WRdata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \alu|Mux9~5 (
// Equation(s):
// \alu|Mux9~5_combout  = (\alu|Mux9~4_combout  & (((\exeStage|Q [32]) # (!\exeStage|Q [31])) # (!\exeStage|Q [30])))

	.dataa(\exeStage|Q [30]),
	.datab(\exeStage|Q [31]),
	.datac(\exeStage|Q [32]),
	.datad(\alu|Mux9~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux9~5 .lut_mask = 16'hF700;
defparam \alu|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \RB|Register[29][6]~feeder (
// Equation(s):
// \RB|Register[29][6]~feeder_combout  = \alu|Mux9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux9~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[29][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[29][6]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[29][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N19
dffeas \RB|Register[29][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[29][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[29][15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[29][6] .is_wysiwyg = "true";
defparam \RB|Register[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N31
dffeas \RB|Register[21][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[21][15]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[21][6] .is_wysiwyg = "true";
defparam \RB|Register[21][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
cycloneive_lcell_comb \RB|Register[25][6]~feeder (
// Equation(s):
// \RB|Register[25][6]~feeder_combout  = \alu|Mux9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux9~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[25][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[25][6]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[25][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N3
dffeas \RB|Register[25][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[25][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[25][15]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[25][6] .is_wysiwyg = "true";
defparam \RB|Register[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N21
dffeas \RB|Register[17][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[17][15]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[17][6] .is_wysiwyg = "true";
defparam \RB|Register[17][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \RB|Mux25~0 (
// Equation(s):
// \RB|Mux25~0_combout  = (\OperandStage|Q [3] & ((\RB|Register[25][6]~q ) # ((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & (((\RB|Register[17][6]~q  & !\OperandStage|Q [2]))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[25][6]~q ),
	.datac(\RB|Register[17][6]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux25~0 .lut_mask = 16'hAAD8;
defparam \RB|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneive_lcell_comb \RB|Mux25~1 (
// Equation(s):
// \RB|Mux25~1_combout  = (\OperandStage|Q [2] & ((\RB|Mux25~0_combout  & (\RB|Register[29][6]~q )) # (!\RB|Mux25~0_combout  & ((\RB|Register[21][6]~q ))))) # (!\OperandStage|Q [2] & (((\RB|Mux25~0_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[29][6]~q ),
	.datac(\RB|Register[21][6]~q ),
	.datad(\RB|Mux25~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux25~1 .lut_mask = 16'hDDA0;
defparam \RB|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \RB|Register[26][6]~feeder (
// Equation(s):
// \RB|Register[26][6]~feeder_combout  = \alu|Mux9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux9~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[26][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[26][6]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[26][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \RB|Register[26][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[26][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[26][15]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[26][6] .is_wysiwyg = "true";
defparam \RB|Register[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \RB|Register[30][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[30][15]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[30][6] .is_wysiwyg = "true";
defparam \RB|Register[30][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \RB|Register[22][6]~feeder (
// Equation(s):
// \RB|Register[22][6]~feeder_combout  = \alu|Mux9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux9~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[22][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[22][6]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[22][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N29
dffeas \RB|Register[22][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[22][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[22][15]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[22][6] .is_wysiwyg = "true";
defparam \RB|Register[22][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N29
dffeas \RB|Register[18][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[18][15]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[18][6] .is_wysiwyg = "true";
defparam \RB|Register[18][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \RB|Mux25~2 (
// Equation(s):
// \RB|Mux25~2_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[22][6]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[18][6]~q )))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[22][6]~q ),
	.datac(\RB|Register[18][6]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux25~2 .lut_mask = 16'hEE50;
defparam \RB|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \RB|Mux25~3 (
// Equation(s):
// \RB|Mux25~3_combout  = (\OperandStage|Q [3] & ((\RB|Mux25~2_combout  & ((\RB|Register[30][6]~q ))) # (!\RB|Mux25~2_combout  & (\RB|Register[26][6]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux25~2_combout ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[26][6]~q ),
	.datac(\RB|Register[30][6]~q ),
	.datad(\RB|Mux25~2_combout ),
	.cin(gnd),
	.combout(\RB|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux25~3 .lut_mask = 16'hF588;
defparam \RB|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneive_lcell_comb \RB|Register[24][6]~feeder (
// Equation(s):
// \RB|Register[24][6]~feeder_combout  = \alu|Mux9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux9~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[24][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[24][6]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[24][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N19
dffeas \RB|Register[24][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[24][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[24][15]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[24][6] .is_wysiwyg = "true";
defparam \RB|Register[24][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneive_lcell_comb \RB|Register[20][6]~feeder (
// Equation(s):
// \RB|Register[20][6]~feeder_combout  = \alu|Mux9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux9~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[20][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[20][6]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[20][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N13
dffeas \RB|Register[20][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[20][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[20][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[20][6] .is_wysiwyg = "true";
defparam \RB|Register[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N5
dffeas \RB|Register[16][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[16][15]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[16][6] .is_wysiwyg = "true";
defparam \RB|Register[16][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneive_lcell_comb \RB|Mux25~4 (
// Equation(s):
// \RB|Mux25~4_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[20][6]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[16][6]~q )))))

	.dataa(\RB|Register[20][6]~q ),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[16][6]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux25~4 .lut_mask = 16'hEE30;
defparam \RB|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N19
dffeas \RB|Register[28][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[28][15]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[28][6] .is_wysiwyg = "true";
defparam \RB|Register[28][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneive_lcell_comb \RB|Mux25~5 (
// Equation(s):
// \RB|Mux25~5_combout  = (\RB|Mux25~4_combout  & (((\RB|Register[28][6]~q ) # (!\OperandStage|Q [3])))) # (!\RB|Mux25~4_combout  & (\RB|Register[24][6]~q  & ((\OperandStage|Q [3]))))

	.dataa(\RB|Register[24][6]~q ),
	.datab(\RB|Mux25~4_combout ),
	.datac(\RB|Register[28][6]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux25~5 .lut_mask = 16'hE2CC;
defparam \RB|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \RB|Mux25~6 (
// Equation(s):
// \RB|Mux25~6_combout  = (\OperandStage|Q [1] & ((\OperandStage|Q [0]) # ((\RB|Mux25~3_combout )))) # (!\OperandStage|Q [1] & (!\OperandStage|Q [0] & ((\RB|Mux25~5_combout ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Mux25~3_combout ),
	.datad(\RB|Mux25~5_combout ),
	.cin(gnd),
	.combout(\RB|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux25~6 .lut_mask = 16'hB9A8;
defparam \RB|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \RB|Register[23][6]~feeder (
// Equation(s):
// \RB|Register[23][6]~feeder_combout  = \alu|Mux9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux9~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[23][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[23][6]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[23][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N21
dffeas \RB|Register[23][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[23][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[23][15]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[23][6] .is_wysiwyg = "true";
defparam \RB|Register[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N29
dffeas \RB|Register[31][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[31][15]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[31][6] .is_wysiwyg = "true";
defparam \RB|Register[31][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneive_lcell_comb \RB|Register[27][6]~feeder (
// Equation(s):
// \RB|Register[27][6]~feeder_combout  = \alu|Mux9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux9~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[27][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[27][6]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[27][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N31
dffeas \RB|Register[27][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[27][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[27][15]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[27][6] .is_wysiwyg = "true";
defparam \RB|Register[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N15
dffeas \RB|Register[19][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[19][15]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[19][6] .is_wysiwyg = "true";
defparam \RB|Register[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneive_lcell_comb \RB|Mux25~7 (
// Equation(s):
// \RB|Mux25~7_combout  = (\OperandStage|Q [3] & ((\RB|Register[27][6]~q ) # ((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & (((\RB|Register[19][6]~q  & !\OperandStage|Q [2]))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[27][6]~q ),
	.datac(\RB|Register[19][6]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux25~7 .lut_mask = 16'hAAD8;
defparam \RB|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneive_lcell_comb \RB|Mux25~8 (
// Equation(s):
// \RB|Mux25~8_combout  = (\OperandStage|Q [2] & ((\RB|Mux25~7_combout  & ((\RB|Register[31][6]~q ))) # (!\RB|Mux25~7_combout  & (\RB|Register[23][6]~q )))) # (!\OperandStage|Q [2] & (((\RB|Mux25~7_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[23][6]~q ),
	.datac(\RB|Register[31][6]~q ),
	.datad(\RB|Mux25~7_combout ),
	.cin(gnd),
	.combout(\RB|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux25~8 .lut_mask = 16'hF588;
defparam \RB|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \RB|Mux25~9 (
// Equation(s):
// \RB|Mux25~9_combout  = (\OperandStage|Q [0] & ((\RB|Mux25~6_combout  & ((\RB|Mux25~8_combout ))) # (!\RB|Mux25~6_combout  & (\RB|Mux25~1_combout )))) # (!\OperandStage|Q [0] & (((\RB|Mux25~6_combout ))))

	.dataa(\RB|Mux25~1_combout ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Mux25~6_combout ),
	.datad(\RB|Mux25~8_combout ),
	.cin(gnd),
	.combout(\RB|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux25~9 .lut_mask = 16'hF838;
defparam \RB|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneive_lcell_comb \RB|Register[7][6]~feeder (
// Equation(s):
// \RB|Register[7][6]~feeder_combout  = \alu|Mux9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux9~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[7][6]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N21
dffeas \RB|Register[7][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[7][15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[7][6] .is_wysiwyg = "true";
defparam \RB|Register[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N1
dffeas \RB|Register[6][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[6][15]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[6][6] .is_wysiwyg = "true";
defparam \RB|Register[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N11
dffeas \RB|Register[4][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[4][15]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[4][6] .is_wysiwyg = "true";
defparam \RB|Register[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneive_lcell_comb \RB|Register[5][6]~feeder (
// Equation(s):
// \RB|Register[5][6]~feeder_combout  = \alu|Mux9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux9~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[5][6]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N7
dffeas \RB|Register[5][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[5][15]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[5][6] .is_wysiwyg = "true";
defparam \RB|Register[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneive_lcell_comb \RB|Mux25~10 (
// Equation(s):
// \RB|Mux25~10_combout  = (\OperandStage|Q [0] & ((\OperandStage|Q [1]) # ((\RB|Register[5][6]~q )))) # (!\OperandStage|Q [0] & (!\OperandStage|Q [1] & (\RB|Register[4][6]~q )))

	.dataa(\OperandStage|Q [0]),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[4][6]~q ),
	.datad(\RB|Register[5][6]~q ),
	.cin(gnd),
	.combout(\RB|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux25~10 .lut_mask = 16'hBA98;
defparam \RB|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cycloneive_lcell_comb \RB|Mux25~11 (
// Equation(s):
// \RB|Mux25~11_combout  = (\OperandStage|Q [1] & ((\RB|Mux25~10_combout  & (\RB|Register[7][6]~q )) # (!\RB|Mux25~10_combout  & ((\RB|Register[6][6]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux25~10_combout ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Register[7][6]~q ),
	.datac(\RB|Register[6][6]~q ),
	.datad(\RB|Mux25~10_combout ),
	.cin(gnd),
	.combout(\RB|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux25~11 .lut_mask = 16'hDDA0;
defparam \RB|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N4
cycloneive_lcell_comb \RB|Register[1][6]~feeder (
// Equation(s):
// \RB|Register[1][6]~feeder_combout  = \alu|Mux9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux9~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[1][6]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N5
dffeas \RB|Register[1][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[1][15]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[1][6] .is_wysiwyg = "true";
defparam \RB|Register[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N22
cycloneive_lcell_comb \RB|Register[0][6]~feeder (
// Equation(s):
// \RB|Register[0][6]~feeder_combout  = \alu|Mux9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux9~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[0][6]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N23
dffeas \RB|Register[0][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[0][15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[0][6] .is_wysiwyg = "true";
defparam \RB|Register[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N25
dffeas \RB|Register[2][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[2][15]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[2][6] .is_wysiwyg = "true";
defparam \RB|Register[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N24
cycloneive_lcell_comb \RB|Mux25~14 (
// Equation(s):
// \RB|Mux25~14_combout  = (\OperandStage|Q [0] & (((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & ((\RB|Register[2][6]~q ))) # (!\OperandStage|Q [1] & (\RB|Register[0][6]~q ))))

	.dataa(\RB|Register[0][6]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[2][6]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux25~14 .lut_mask = 16'hFC22;
defparam \RB|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N23
dffeas \RB|Register[3][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[3][15]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[3][6] .is_wysiwyg = "true";
defparam \RB|Register[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
cycloneive_lcell_comb \RB|Mux25~15 (
// Equation(s):
// \RB|Mux25~15_combout  = (\OperandStage|Q [0] & ((\RB|Mux25~14_combout  & ((\RB|Register[3][6]~q ))) # (!\RB|Mux25~14_combout  & (\RB|Register[1][6]~q )))) # (!\OperandStage|Q [0] & (((\RB|Mux25~14_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[1][6]~q ),
	.datac(\RB|Mux25~14_combout ),
	.datad(\RB|Register[3][6]~q ),
	.cin(gnd),
	.combout(\RB|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux25~15 .lut_mask = 16'hF858;
defparam \RB|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \RB|Register[9][6]~feeder (
// Equation(s):
// \RB|Register[9][6]~feeder_combout  = \alu|Mux9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux9~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[9][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[9][6]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[9][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N21
dffeas \RB|Register[9][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[9][15]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[9][6] .is_wysiwyg = "true";
defparam \RB|Register[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N11
dffeas \RB|Register[11][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[11][15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[11][6] .is_wysiwyg = "true";
defparam \RB|Register[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \RB|Register[10][6]~feeder (
// Equation(s):
// \RB|Register[10][6]~feeder_combout  = \alu|Mux9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux9~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[10][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[10][6]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[10][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N11
dffeas \RB|Register[10][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[10][15]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[10][6] .is_wysiwyg = "true";
defparam \RB|Register[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \RB|Register[8][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[8][15]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[8][6] .is_wysiwyg = "true";
defparam \RB|Register[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \RB|Mux25~12 (
// Equation(s):
// \RB|Mux25~12_combout  = (\OperandStage|Q [0] & (((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & (\RB|Register[10][6]~q )) # (!\OperandStage|Q [1] & ((\RB|Register[8][6]~q )))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[10][6]~q ),
	.datac(\RB|Register[8][6]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux25~12 .lut_mask = 16'hEE50;
defparam \RB|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N10
cycloneive_lcell_comb \RB|Mux25~13 (
// Equation(s):
// \RB|Mux25~13_combout  = (\OperandStage|Q [0] & ((\RB|Mux25~12_combout  & ((\RB|Register[11][6]~q ))) # (!\RB|Mux25~12_combout  & (\RB|Register[9][6]~q )))) # (!\OperandStage|Q [0] & (((\RB|Mux25~12_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[9][6]~q ),
	.datac(\RB|Register[11][6]~q ),
	.datad(\RB|Mux25~12_combout ),
	.cin(gnd),
	.combout(\RB|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux25~13 .lut_mask = 16'hF588;
defparam \RB|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N8
cycloneive_lcell_comb \RB|Mux25~16 (
// Equation(s):
// \RB|Mux25~16_combout  = (\OperandStage|Q [2] & (\OperandStage|Q [3])) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & ((\RB|Mux25~13_combout ))) # (!\OperandStage|Q [3] & (\RB|Mux25~15_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Mux25~15_combout ),
	.datad(\RB|Mux25~13_combout ),
	.cin(gnd),
	.combout(\RB|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux25~16 .lut_mask = 16'hDC98;
defparam \RB|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \RB|Register[14][6]~feeder (
// Equation(s):
// \RB|Register[14][6]~feeder_combout  = \alu|Mux9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux9~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[14][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[14][6]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[14][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N25
dffeas \RB|Register[14][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[14][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[14][15]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[14][6] .is_wysiwyg = "true";
defparam \RB|Register[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N15
dffeas \RB|Register[15][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[15][15]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[15][6] .is_wysiwyg = "true";
defparam \RB|Register[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneive_lcell_comb \RB|Register[13][6]~feeder (
// Equation(s):
// \RB|Register[13][6]~feeder_combout  = \alu|Mux9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux9~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[13][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[13][6]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[13][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N7
dffeas \RB|Register[13][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[13][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[13][15]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[13][6] .is_wysiwyg = "true";
defparam \RB|Register[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N15
dffeas \RB|Register[12][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[12][15]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[12][6] .is_wysiwyg = "true";
defparam \RB|Register[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneive_lcell_comb \RB|Mux25~17 (
// Equation(s):
// \RB|Mux25~17_combout  = (\OperandStage|Q [0] & ((\RB|Register[13][6]~q ) # ((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & (((\RB|Register[12][6]~q  & !\OperandStage|Q [1]))))

	.dataa(\RB|Register[13][6]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[12][6]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux25~17 .lut_mask = 16'hCCB8;
defparam \RB|Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \RB|Mux25~18 (
// Equation(s):
// \RB|Mux25~18_combout  = (\OperandStage|Q [1] & ((\RB|Mux25~17_combout  & ((\RB|Register[15][6]~q ))) # (!\RB|Mux25~17_combout  & (\RB|Register[14][6]~q )))) # (!\OperandStage|Q [1] & (((\RB|Mux25~17_combout ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Register[14][6]~q ),
	.datac(\RB|Register[15][6]~q ),
	.datad(\RB|Mux25~17_combout ),
	.cin(gnd),
	.combout(\RB|Mux25~18_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux25~18 .lut_mask = 16'hF588;
defparam \RB|Mux25~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N22
cycloneive_lcell_comb \RB|Mux25~19 (
// Equation(s):
// \RB|Mux25~19_combout  = (\OperandStage|Q [2] & ((\RB|Mux25~16_combout  & ((\RB|Mux25~18_combout ))) # (!\RB|Mux25~16_combout  & (\RB|Mux25~11_combout )))) # (!\OperandStage|Q [2] & (((\RB|Mux25~16_combout ))))

	.dataa(\RB|Mux25~11_combout ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Mux25~16_combout ),
	.datad(\RB|Mux25~18_combout ),
	.cin(gnd),
	.combout(\RB|Mux25~19_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux25~19 .lut_mask = 16'hF838;
defparam \RB|Mux25~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneive_lcell_comb \RB|Mux25~20 (
// Equation(s):
// \RB|Mux25~20_combout  = (\OperandStage|Q [4] & (\RB|Mux25~9_combout )) # (!\OperandStage|Q [4] & ((\RB|Mux25~19_combout )))

	.dataa(gnd),
	.datab(\RB|Mux25~9_combout ),
	.datac(\OperandStage|Q [4]),
	.datad(\RB|Mux25~19_combout ),
	.cin(gnd),
	.combout(\RB|Mux25~20_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux25~20 .lut_mask = 16'hCFC0;
defparam \RB|Mux25~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneive_lcell_comb \RB|A[6] (
// Equation(s):
// \RB|A [6] = (GLOBAL(\RB|Equal0~0clkctrl_outclk ) & (\RB|A [6])) # (!GLOBAL(\RB|Equal0~0clkctrl_outclk ) & ((\RB|Mux25~20_combout )))

	.dataa(gnd),
	.datab(\RB|A [6]),
	.datac(\RB|Equal0~0clkctrl_outclk ),
	.datad(\RB|Mux25~20_combout ),
	.cin(gnd),
	.combout(\RB|A [6]),
	.cout());
// synopsys translate_off
defparam \RB|A[6] .lut_mask = 16'hCFC0;
defparam \RB|A[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N0
cycloneive_lcell_comb \muxK|Q[6]~9 (
// Equation(s):
// \muxK|Q[6]~9_combout  = (\OperandStage|Q [26] & (\InstReg|Q [6])) # (!\OperandStage|Q [26] & ((\RB|A [6])))

	.dataa(gnd),
	.datab(\InstReg|Q [6]),
	.datac(\OperandStage|Q [26]),
	.datad(\RB|A [6]),
	.cin(gnd),
	.combout(\muxK|Q[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \muxK|Q[6]~9 .lut_mask = 16'hCFC0;
defparam \muxK|Q[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
cycloneive_lcell_comb \alu|Mux9~2 (
// Equation(s):
// \alu|Mux9~2_combout  = (\exeStage|Q [29] & (\RB|Mux9~3_combout  & ((\muxK|Q[6]~9_combout ) # (!\exeStage|Q [30])))) # (!\exeStage|Q [29] & (\exeStage|Q [30] $ (((\muxK|Q[6]~9_combout )))))

	.dataa(\exeStage|Q [30]),
	.datab(\RB|Mux9~3_combout ),
	.datac(\muxK|Q[6]~9_combout ),
	.datad(\exeStage|Q [29]),
	.cin(gnd),
	.combout(\alu|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux9~2 .lut_mask = 16'hC45A;
defparam \alu|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout  = (\RB|Mux15~3_combout  & (\muxK|Q[6]~9_combout  $ (VCC))) # (!\RB|Mux15~3_combout  & ((\muxK|Q[6]~9_combout ) # (GND)))
// \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1  = CARRY((\muxK|Q[6]~9_combout ) # (!\RB|Mux15~3_combout ))

	.dataa(\RB|Mux15~3_combout ),
	.datab(\muxK|Q[6]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N31
dffeas \RB|WRdata[4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RB|Register[34][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OperandStage|Q [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|WRdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|WRdata[4] .is_wysiwyg = "true";
defparam \RB|WRdata[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\OperandStage|Q [24]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk0~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|WRdata [5],\RB|WRdata [4]}),
	.portaaddr({\InstReg|Q [11],\InstReg|Q [10],\InstReg|Q [9],\InstReg|Q [8],\InstReg|Q [7],\InstReg|Q [6],\InstReg|Q [5],\InstReg|Q [4],\InstReg|Q [3],\InstReg|Q [2],\InstReg|Q [1],\InstReg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \RB|Register~75 (
// Equation(s):
// \RB|Register~75_combout  = (\OperandStage|Q [25] & (((\inst3|altsyncram_component|auto_generated|q_a [5])))) # (!\OperandStage|Q [25] & (!\alu|Mux3~2_combout  & ((\alu|Mux10~4_combout ))))

	.dataa(\alu|Mux3~2_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [5]),
	.datac(\OperandStage|Q [25]),
	.datad(\alu|Mux10~4_combout ),
	.cin(gnd),
	.combout(\RB|Register~75_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register~75 .lut_mask = 16'hC5C0;
defparam \RB|Register~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N23
dffeas \RB|Register[34][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[34][12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[34][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[34][5] .is_wysiwyg = "true";
defparam \RB|Register[34][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \RB|WRdata[5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RB|Register[34][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OperandStage|Q [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|WRdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|WRdata[5] .is_wysiwyg = "true";
defparam \RB|WRdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \alu|Mux11~5 (
// Equation(s):
// \alu|Mux11~5_combout  = (\alu|Mux11~4_combout  & (((\exeStage|Q [32]) # (!\exeStage|Q [31])) # (!\exeStage|Q [30])))

	.dataa(\exeStage|Q [30]),
	.datab(\exeStage|Q [31]),
	.datac(\exeStage|Q [32]),
	.datad(\alu|Mux11~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux11~5 .lut_mask = 16'hF700;
defparam \alu|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneive_lcell_comb \RB|Register[7][4]~feeder (
// Equation(s):
// \RB|Register[7][4]~feeder_combout  = \alu|Mux11~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux11~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[7][4]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N19
dffeas \RB|Register[7][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[7][15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[7][4] .is_wysiwyg = "true";
defparam \RB|Register[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N17
dffeas \RB|Register[6][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[6][15]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[6][4] .is_wysiwyg = "true";
defparam \RB|Register[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N23
dffeas \RB|Register[4][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[4][15]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[4][4] .is_wysiwyg = "true";
defparam \RB|Register[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneive_lcell_comb \RB|Register[5][4]~feeder (
// Equation(s):
// \RB|Register[5][4]~feeder_combout  = \alu|Mux11~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux11~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[5][4]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N29
dffeas \RB|Register[5][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[5][15]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[5][4] .is_wysiwyg = "true";
defparam \RB|Register[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneive_lcell_comb \RB|Mux27~10 (
// Equation(s):
// \RB|Mux27~10_combout  = (\OperandStage|Q [0] & ((\OperandStage|Q [1]) # ((\RB|Register[5][4]~q )))) # (!\OperandStage|Q [0] & (!\OperandStage|Q [1] & (\RB|Register[4][4]~q )))

	.dataa(\OperandStage|Q [0]),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[4][4]~q ),
	.datad(\RB|Register[5][4]~q ),
	.cin(gnd),
	.combout(\RB|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux27~10 .lut_mask = 16'hBA98;
defparam \RB|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneive_lcell_comb \RB|Mux27~11 (
// Equation(s):
// \RB|Mux27~11_combout  = (\OperandStage|Q [1] & ((\RB|Mux27~10_combout  & (\RB|Register[7][4]~q )) # (!\RB|Mux27~10_combout  & ((\RB|Register[6][4]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux27~10_combout ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Register[7][4]~q ),
	.datac(\RB|Register[6][4]~q ),
	.datad(\RB|Mux27~10_combout ),
	.cin(gnd),
	.combout(\RB|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux27~11 .lut_mask = 16'hDDA0;
defparam \RB|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \RB|Register[9][4]~feeder (
// Equation(s):
// \RB|Register[9][4]~feeder_combout  = \alu|Mux11~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux11~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[9][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[9][4]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[9][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \RB|Register[9][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[9][15]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[9][4] .is_wysiwyg = "true";
defparam \RB|Register[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N21
dffeas \RB|Register[11][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[11][15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[11][4] .is_wysiwyg = "true";
defparam \RB|Register[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \RB|Register[10][4]~feeder (
// Equation(s):
// \RB|Register[10][4]~feeder_combout  = \alu|Mux11~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux11~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[10][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[10][4]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[10][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N23
dffeas \RB|Register[10][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[10][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[10][15]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[10][4] .is_wysiwyg = "true";
defparam \RB|Register[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N3
dffeas \RB|Register[8][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[8][15]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[8][4] .is_wysiwyg = "true";
defparam \RB|Register[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \RB|Mux27~12 (
// Equation(s):
// \RB|Mux27~12_combout  = (\OperandStage|Q [0] & (((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & (\RB|Register[10][4]~q )) # (!\OperandStage|Q [1] & ((\RB|Register[8][4]~q )))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[10][4]~q ),
	.datac(\RB|Register[8][4]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux27~12 .lut_mask = 16'hEE50;
defparam \RB|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \RB|Mux27~13 (
// Equation(s):
// \RB|Mux27~13_combout  = (\OperandStage|Q [0] & ((\RB|Mux27~12_combout  & ((\RB|Register[11][4]~q ))) # (!\RB|Mux27~12_combout  & (\RB|Register[9][4]~q )))) # (!\OperandStage|Q [0] & (((\RB|Mux27~12_combout ))))

	.dataa(\RB|Register[9][4]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[11][4]~q ),
	.datad(\RB|Mux27~12_combout ),
	.cin(gnd),
	.combout(\RB|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux27~13 .lut_mask = 16'hF388;
defparam \RB|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N9
dffeas \RB|Register[3][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[3][15]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[3][4] .is_wysiwyg = "true";
defparam \RB|Register[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N29
dffeas \RB|Register[1][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[1][15]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[1][4] .is_wysiwyg = "true";
defparam \RB|Register[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N19
dffeas \RB|Register[0][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[0][15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[0][4] .is_wysiwyg = "true";
defparam \RB|Register[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \RB|Register[2][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[2][15]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[2][4] .is_wysiwyg = "true";
defparam \RB|Register[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \RB|Mux27~14 (
// Equation(s):
// \RB|Mux27~14_combout  = (\OperandStage|Q [0] & (((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & ((\RB|Register[2][4]~q ))) # (!\OperandStage|Q [1] & (\RB|Register[0][4]~q ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[0][4]~q ),
	.datac(\RB|Register[2][4]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux27~14 .lut_mask = 16'hFA44;
defparam \RB|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \RB|Mux27~15 (
// Equation(s):
// \RB|Mux27~15_combout  = (\OperandStage|Q [0] & ((\RB|Mux27~14_combout  & (\RB|Register[3][4]~q )) # (!\RB|Mux27~14_combout  & ((\RB|Register[1][4]~q ))))) # (!\OperandStage|Q [0] & (((\RB|Mux27~14_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[3][4]~q ),
	.datac(\RB|Register[1][4]~q ),
	.datad(\RB|Mux27~14_combout ),
	.cin(gnd),
	.combout(\RB|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux27~15 .lut_mask = 16'hDDA0;
defparam \RB|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \RB|Mux27~16 (
// Equation(s):
// \RB|Mux27~16_combout  = (\OperandStage|Q [3] & ((\OperandStage|Q [2]) # ((\RB|Mux27~13_combout )))) # (!\OperandStage|Q [3] & (!\OperandStage|Q [2] & ((\RB|Mux27~15_combout ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Mux27~13_combout ),
	.datad(\RB|Mux27~15_combout ),
	.cin(gnd),
	.combout(\RB|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux27~16 .lut_mask = 16'hB9A8;
defparam \RB|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \RB|Register[14][4]~feeder (
// Equation(s):
// \RB|Register[14][4]~feeder_combout  = \alu|Mux11~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux11~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[14][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[14][4]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[14][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \RB|Register[14][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[14][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[14][15]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[14][4] .is_wysiwyg = "true";
defparam \RB|Register[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N21
dffeas \RB|Register[15][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[15][15]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[15][4] .is_wysiwyg = "true";
defparam \RB|Register[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneive_lcell_comb \RB|Register[13][4]~feeder (
// Equation(s):
// \RB|Register[13][4]~feeder_combout  = \alu|Mux11~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux11~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[13][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[13][4]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[13][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N21
dffeas \RB|Register[13][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[13][15]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[13][4] .is_wysiwyg = "true";
defparam \RB|Register[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N9
dffeas \RB|Register[12][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[12][15]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[12][4] .is_wysiwyg = "true";
defparam \RB|Register[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneive_lcell_comb \RB|Mux27~17 (
// Equation(s):
// \RB|Mux27~17_combout  = (\OperandStage|Q [0] & ((\RB|Register[13][4]~q ) # ((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & (((\RB|Register[12][4]~q  & !\OperandStage|Q [1]))))

	.dataa(\RB|Register[13][4]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[12][4]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux27~17 .lut_mask = 16'hCCB8;
defparam \RB|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \RB|Mux27~18 (
// Equation(s):
// \RB|Mux27~18_combout  = (\OperandStage|Q [1] & ((\RB|Mux27~17_combout  & ((\RB|Register[15][4]~q ))) # (!\RB|Mux27~17_combout  & (\RB|Register[14][4]~q )))) # (!\OperandStage|Q [1] & (((\RB|Mux27~17_combout ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Register[14][4]~q ),
	.datac(\RB|Register[15][4]~q ),
	.datad(\RB|Mux27~17_combout ),
	.cin(gnd),
	.combout(\RB|Mux27~18_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux27~18 .lut_mask = 16'hF588;
defparam \RB|Mux27~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \RB|Mux27~19 (
// Equation(s):
// \RB|Mux27~19_combout  = (\RB|Mux27~16_combout  & (((\RB|Mux27~18_combout ) # (!\OperandStage|Q [2])))) # (!\RB|Mux27~16_combout  & (\RB|Mux27~11_combout  & (\OperandStage|Q [2])))

	.dataa(\RB|Mux27~11_combout ),
	.datab(\RB|Mux27~16_combout ),
	.datac(\OperandStage|Q [2]),
	.datad(\RB|Mux27~18_combout ),
	.cin(gnd),
	.combout(\RB|Mux27~19_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux27~19 .lut_mask = 16'hEC2C;
defparam \RB|Mux27~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \RB|Register[23][4]~feeder (
// Equation(s):
// \RB|Register[23][4]~feeder_combout  = \alu|Mux11~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux11~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[23][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[23][4]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[23][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N13
dffeas \RB|Register[23][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[23][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[23][15]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[23][4] .is_wysiwyg = "true";
defparam \RB|Register[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N13
dffeas \RB|Register[31][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[31][15]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[31][4] .is_wysiwyg = "true";
defparam \RB|Register[31][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneive_lcell_comb \RB|Register[27][4]~feeder (
// Equation(s):
// \RB|Register[27][4]~feeder_combout  = \alu|Mux11~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux11~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[27][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[27][4]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[27][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N7
dffeas \RB|Register[27][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[27][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[27][15]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[27][4] .is_wysiwyg = "true";
defparam \RB|Register[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N31
dffeas \RB|Register[19][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[19][15]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[19][4] .is_wysiwyg = "true";
defparam \RB|Register[19][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneive_lcell_comb \RB|Mux27~7 (
// Equation(s):
// \RB|Mux27~7_combout  = (\OperandStage|Q [2] & (((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & (\RB|Register[27][4]~q )) # (!\OperandStage|Q [3] & ((\RB|Register[19][4]~q )))))

	.dataa(\RB|Register[27][4]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[19][4]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux27~7 .lut_mask = 16'hEE30;
defparam \RB|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneive_lcell_comb \RB|Mux27~8 (
// Equation(s):
// \RB|Mux27~8_combout  = (\OperandStage|Q [2] & ((\RB|Mux27~7_combout  & ((\RB|Register[31][4]~q ))) # (!\RB|Mux27~7_combout  & (\RB|Register[23][4]~q )))) # (!\OperandStage|Q [2] & (((\RB|Mux27~7_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[23][4]~q ),
	.datac(\RB|Register[31][4]~q ),
	.datad(\RB|Mux27~7_combout ),
	.cin(gnd),
	.combout(\RB|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux27~8 .lut_mask = 16'hF588;
defparam \RB|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N15
dffeas \RB|Register[29][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[29][15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[29][4] .is_wysiwyg = "true";
defparam \RB|Register[29][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N21
dffeas \RB|Register[21][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[21][15]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[21][4] .is_wysiwyg = "true";
defparam \RB|Register[21][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
cycloneive_lcell_comb \RB|Register[25][4]~feeder (
// Equation(s):
// \RB|Register[25][4]~feeder_combout  = \alu|Mux11~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux11~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[25][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[25][4]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[25][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N15
dffeas \RB|Register[25][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[25][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[25][15]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[25][4] .is_wysiwyg = "true";
defparam \RB|Register[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N29
dffeas \RB|Register[17][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[17][15]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[17][4] .is_wysiwyg = "true";
defparam \RB|Register[17][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \RB|Mux27~0 (
// Equation(s):
// \RB|Mux27~0_combout  = (\OperandStage|Q [2] & (((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & (\RB|Register[25][4]~q )) # (!\OperandStage|Q [3] & ((\RB|Register[17][4]~q )))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[25][4]~q ),
	.datac(\RB|Register[17][4]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux27~0 .lut_mask = 16'hEE50;
defparam \RB|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \RB|Mux27~1 (
// Equation(s):
// \RB|Mux27~1_combout  = (\OperandStage|Q [2] & ((\RB|Mux27~0_combout  & (\RB|Register[29][4]~q )) # (!\RB|Mux27~0_combout  & ((\RB|Register[21][4]~q ))))) # (!\OperandStage|Q [2] & (((\RB|Mux27~0_combout ))))

	.dataa(\RB|Register[29][4]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[21][4]~q ),
	.datad(\RB|Mux27~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux27~1 .lut_mask = 16'hBBC0;
defparam \RB|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \RB|Register[26][4]~feeder (
// Equation(s):
// \RB|Register[26][4]~feeder_combout  = \alu|Mux11~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux11~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[26][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[26][4]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[26][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N9
dffeas \RB|Register[26][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[26][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[26][15]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[26][4] .is_wysiwyg = "true";
defparam \RB|Register[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \RB|Register[30][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[30][15]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[30][4] .is_wysiwyg = "true";
defparam \RB|Register[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N1
dffeas \RB|Register[22][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[22][15]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[22][4] .is_wysiwyg = "true";
defparam \RB|Register[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \RB|Register[18][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[18][15]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[18][4] .is_wysiwyg = "true";
defparam \RB|Register[18][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \RB|Mux27~2 (
// Equation(s):
// \RB|Mux27~2_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[22][4]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[18][4]~q )))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[22][4]~q ),
	.datac(\RB|Register[18][4]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux27~2 .lut_mask = 16'hEE50;
defparam \RB|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \RB|Mux27~3 (
// Equation(s):
// \RB|Mux27~3_combout  = (\OperandStage|Q [3] & ((\RB|Mux27~2_combout  & ((\RB|Register[30][4]~q ))) # (!\RB|Mux27~2_combout  & (\RB|Register[26][4]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux27~2_combout ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[26][4]~q ),
	.datac(\RB|Register[30][4]~q ),
	.datad(\RB|Mux27~2_combout ),
	.cin(gnd),
	.combout(\RB|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux27~3 .lut_mask = 16'hF588;
defparam \RB|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneive_lcell_comb \RB|Register[24][4]~feeder (
// Equation(s):
// \RB|Register[24][4]~feeder_combout  = \alu|Mux11~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux11~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[24][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[24][4]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[24][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N9
dffeas \RB|Register[24][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[24][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[24][15]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[24][4] .is_wysiwyg = "true";
defparam \RB|Register[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N23
dffeas \RB|Register[28][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[28][15]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[28][4] .is_wysiwyg = "true";
defparam \RB|Register[28][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneive_lcell_comb \RB|Register[20][4]~feeder (
// Equation(s):
// \RB|Register[20][4]~feeder_combout  = \alu|Mux11~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux11~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[20][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[20][4]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[20][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N25
dffeas \RB|Register[20][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[20][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[20][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[20][4] .is_wysiwyg = "true";
defparam \RB|Register[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N21
dffeas \RB|Register[16][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[16][15]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[16][4] .is_wysiwyg = "true";
defparam \RB|Register[16][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneive_lcell_comb \RB|Mux27~4 (
// Equation(s):
// \RB|Mux27~4_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[20][4]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[16][4]~q )))))

	.dataa(\RB|Register[20][4]~q ),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[16][4]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux27~4 .lut_mask = 16'hEE30;
defparam \RB|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneive_lcell_comb \RB|Mux27~5 (
// Equation(s):
// \RB|Mux27~5_combout  = (\OperandStage|Q [3] & ((\RB|Mux27~4_combout  & ((\RB|Register[28][4]~q ))) # (!\RB|Mux27~4_combout  & (\RB|Register[24][4]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux27~4_combout ))))

	.dataa(\RB|Register[24][4]~q ),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[28][4]~q ),
	.datad(\RB|Mux27~4_combout ),
	.cin(gnd),
	.combout(\RB|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux27~5 .lut_mask = 16'hF388;
defparam \RB|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \RB|Mux27~6 (
// Equation(s):
// \RB|Mux27~6_combout  = (\OperandStage|Q [0] & (\OperandStage|Q [1])) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & (\RB|Mux27~3_combout )) # (!\OperandStage|Q [1] & ((\RB|Mux27~5_combout )))))

	.dataa(\OperandStage|Q [0]),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Mux27~3_combout ),
	.datad(\RB|Mux27~5_combout ),
	.cin(gnd),
	.combout(\RB|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux27~6 .lut_mask = 16'hD9C8;
defparam \RB|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \RB|Mux27~9 (
// Equation(s):
// \RB|Mux27~9_combout  = (\OperandStage|Q [0] & ((\RB|Mux27~6_combout  & (\RB|Mux27~8_combout )) # (!\RB|Mux27~6_combout  & ((\RB|Mux27~1_combout ))))) # (!\OperandStage|Q [0] & (((\RB|Mux27~6_combout ))))

	.dataa(\RB|Mux27~8_combout ),
	.datab(\RB|Mux27~1_combout ),
	.datac(\OperandStage|Q [0]),
	.datad(\RB|Mux27~6_combout ),
	.cin(gnd),
	.combout(\RB|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux27~9 .lut_mask = 16'hAFC0;
defparam \RB|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \RB|Mux27~20 (
// Equation(s):
// \RB|Mux27~20_combout  = (\OperandStage|Q [4] & ((\RB|Mux27~9_combout ))) # (!\OperandStage|Q [4] & (\RB|Mux27~19_combout ))

	.dataa(gnd),
	.datab(\OperandStage|Q [4]),
	.datac(\RB|Mux27~19_combout ),
	.datad(\RB|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RB|Mux27~20_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux27~20 .lut_mask = 16'hFC30;
defparam \RB|Mux27~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \RB|A[4] (
// Equation(s):
// \RB|A [4] = (GLOBAL(\RB|Equal0~0clkctrl_outclk ) & (\RB|A [4])) # (!GLOBAL(\RB|Equal0~0clkctrl_outclk ) & ((\RB|Mux27~20_combout )))

	.dataa(\RB|A [4]),
	.datab(\RB|Mux27~20_combout ),
	.datac(gnd),
	.datad(\RB|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RB|A [4]),
	.cout());
// synopsys translate_off
defparam \RB|A[4] .lut_mask = 16'hAACC;
defparam \RB|A[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
cycloneive_lcell_comb \muxK|Q[4]~11 (
// Equation(s):
// \muxK|Q[4]~11_combout  = (\OperandStage|Q [26] & ((\InstReg|Q [4]))) # (!\OperandStage|Q [26] & (\RB|A [4]))

	.dataa(\RB|A [4]),
	.datab(\OperandStage|Q [26]),
	.datac(gnd),
	.datad(\InstReg|Q [4]),
	.cin(gnd),
	.combout(\muxK|Q[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \muxK|Q[4]~11 .lut_mask = 16'hEE22;
defparam \muxK|Q[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \alu|Mux11~2 (
// Equation(s):
// \alu|Mux11~2_combout  = (\exeStage|Q [29] & (\RB|Mux11~3_combout  & ((\muxK|Q[4]~11_combout ) # (!\exeStage|Q [30])))) # (!\exeStage|Q [29] & ((\muxK|Q[4]~11_combout  $ (\exeStage|Q [30]))))

	.dataa(\RB|Mux11~3_combout ),
	.datab(\muxK|Q[4]~11_combout ),
	.datac(\exeStage|Q [29]),
	.datad(\exeStage|Q [30]),
	.cin(gnd),
	.combout(\alu|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux11~2 .lut_mask = 16'h83AC;
defparam \alu|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout  = (\muxK|Q[4]~11_combout  & ((GND) # (!\RB|Mux15~3_combout ))) # (!\muxK|Q[4]~11_combout  & (\RB|Mux15~3_combout  $ (GND)))
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1  = CARRY((\muxK|Q[4]~11_combout ) # (!\RB|Mux15~3_combout ))

	.dataa(\muxK|Q[4]~11_combout ),
	.datab(\RB|Mux15~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|selnose[68]~6 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|selnose[68]~6_combout  = (!\RB|Mux10~3_combout  & \alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RB|Mux10~3_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|selnose[68]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|selnose[68]~6 .lut_mask = 16'h0F00;
defparam \alu|Mod0|auto_generated|divider|divider|selnose[68]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N16
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout  = (\RB|Mux15~3_combout  & (\muxK|Q[12]~3_combout  $ (VCC))) # (!\RB|Mux15~3_combout  & ((\muxK|Q[12]~3_combout ) # (GND)))
// \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1  = CARRY((\muxK|Q[12]~3_combout ) # (!\RB|Mux15~3_combout ))

	.dataa(\RB|Mux15~3_combout ),
	.datab(\muxK|Q[12]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
cycloneive_lcell_comb \muxK|Q[14]~1 (
// Equation(s):
// \muxK|Q[14]~1_combout  = (!\OperandStage|Q [26] & \RB|A [14])

	.dataa(gnd),
	.datab(\OperandStage|Q [26]),
	.datac(gnd),
	.datad(\RB|A [14]),
	.cin(gnd),
	.combout(\muxK|Q[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxK|Q[14]~1 .lut_mask = 16'h3300;
defparam \muxK|Q[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cycloneive_lcell_comb \alu|Mux1~2 (
// Equation(s):
// \alu|Mux1~2_combout  = (\exeStage|Q [29] & (\RB|Mux1~1_combout  & ((\muxK|Q[14]~1_combout ) # (!\exeStage|Q [30])))) # (!\exeStage|Q [29] & ((\exeStage|Q [30] $ (\muxK|Q[14]~1_combout ))))

	.dataa(\RB|Mux1~1_combout ),
	.datab(\exeStage|Q [30]),
	.datac(\muxK|Q[14]~1_combout ),
	.datad(\exeStage|Q [29]),
	.cin(gnd),
	.combout(\alu|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux1~2 .lut_mask = 16'hA23C;
defparam \alu|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneive_lcell_comb \alu|Mux4~2 (
// Equation(s):
// \alu|Mux4~2_combout  = (\exeStage|Q [29] & (\RB|Mux4~3_combout  & ((\muxK|Q[11]~4_combout ) # (!\exeStage|Q [30])))) # (!\exeStage|Q [29] & ((\muxK|Q[11]~4_combout  $ (\exeStage|Q [30]))))

	.dataa(\RB|Mux4~3_combout ),
	.datab(\muxK|Q[11]~4_combout ),
	.datac(\exeStage|Q [29]),
	.datad(\exeStage|Q [30]),
	.cin(gnd),
	.combout(\alu|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux4~2 .lut_mask = 16'h83AC;
defparam \alu|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|selnose[34]~3 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|selnose[34]~3_combout  = (!\RB|Mux12~3_combout  & (!\RB|Mux11~3_combout  & (!\RB|Mux10~3_combout  & \alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout )))

	.dataa(\RB|Mux12~3_combout ),
	.datab(\RB|Mux11~3_combout ),
	.datac(\RB|Mux10~3_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|selnose[34]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|selnose[34]~3 .lut_mask = 16'h0100;
defparam \alu|Mod0|auto_generated|divider|divider|selnose[34]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[0]~2 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[0]~2_combout  = (!\RB|Mux13~3_combout  & \alu|Mod0|auto_generated|divider|divider|selnose[34]~3_combout )

	.dataa(\RB|Mux13~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mod0|auto_generated|divider|divider|selnose[34]~3_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[0]~2 .lut_mask = 16'h5500;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[0]~0 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[0]~0_combout  = (\RB|Mux14~3_combout ) # (!\RB|Mux15~3_combout )

	.dataa(gnd),
	.datab(\RB|Mux14~3_combout ),
	.datac(gnd),
	.datad(\RB|Mux15~3_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[0]~0 .lut_mask = 16'hCCFF;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneive_lcell_comb \alu|Mux0~5 (
// Equation(s):
// \alu|Mux0~5_combout  = (\alu|Mux0~4_combout  & ((\exeStage|Q [32]) # ((!\exeStage|Q [31]) # (!\exeStage|Q [30]))))

	.dataa(\exeStage|Q [32]),
	.datab(\exeStage|Q [30]),
	.datac(\exeStage|Q [31]),
	.datad(\alu|Mux0~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~5 .lut_mask = 16'hBF00;
defparam \alu|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cycloneive_lcell_comb \RB|Register[5][15]~feeder (
// Equation(s):
// \RB|Register[5][15]~feeder_combout  = \alu|Mux0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux0~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[5][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[5][15]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[5][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N29
dffeas \RB|Register[5][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[5][15]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[5][15] .is_wysiwyg = "true";
defparam \RB|Register[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N7
dffeas \RB|Register[7][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[7][15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[7][15] .is_wysiwyg = "true";
defparam \RB|Register[7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneive_lcell_comb \RB|Register[6][15]~feeder (
// Equation(s):
// \RB|Register[6][15]~feeder_combout  = \alu|Mux0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux0~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[6][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[6][15]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[6][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N9
dffeas \RB|Register[6][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[6][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[6][15]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[6][15] .is_wysiwyg = "true";
defparam \RB|Register[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N19
dffeas \RB|Register[4][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[4][15]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[4][15] .is_wysiwyg = "true";
defparam \RB|Register[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneive_lcell_comb \RB|Mux16~12 (
// Equation(s):
// \RB|Mux16~12_combout  = (\OperandStage|Q [1] & ((\RB|Register[6][15]~q ) # ((\OperandStage|Q [0])))) # (!\OperandStage|Q [1] & (((\RB|Register[4][15]~q  & !\OperandStage|Q [0]))))

	.dataa(\RB|Register[6][15]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[4][15]~q ),
	.datad(\OperandStage|Q [0]),
	.cin(gnd),
	.combout(\RB|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux16~12 .lut_mask = 16'hCCB8;
defparam \RB|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N6
cycloneive_lcell_comb \RB|Mux16~13 (
// Equation(s):
// \RB|Mux16~13_combout  = (\OperandStage|Q [0] & ((\RB|Mux16~12_combout  & ((\RB|Register[7][15]~q ))) # (!\RB|Mux16~12_combout  & (\RB|Register[5][15]~q )))) # (!\OperandStage|Q [0] & (((\RB|Mux16~12_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[5][15]~q ),
	.datac(\RB|Register[7][15]~q ),
	.datad(\RB|Mux16~12_combout ),
	.cin(gnd),
	.combout(\RB|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux16~13 .lut_mask = 16'hF588;
defparam \RB|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N27
dffeas \RB|Register[3][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[3][15]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[3][15] .is_wysiwyg = "true";
defparam \RB|Register[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N25
dffeas \RB|Register[2][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[2][15]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[2][15] .is_wysiwyg = "true";
defparam \RB|Register[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N29
dffeas \RB|Register[0][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[0][15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[0][15] .is_wysiwyg = "true";
defparam \RB|Register[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N3
dffeas \RB|Register[1][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[1][15]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[1][15] .is_wysiwyg = "true";
defparam \RB|Register[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N2
cycloneive_lcell_comb \RB|Mux16~14 (
// Equation(s):
// \RB|Mux16~14_combout  = (\OperandStage|Q [1] & (((\OperandStage|Q [0])))) # (!\OperandStage|Q [1] & ((\OperandStage|Q [0] & ((\RB|Register[1][15]~q ))) # (!\OperandStage|Q [0] & (\RB|Register[0][15]~q ))))

	.dataa(\RB|Register[0][15]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[1][15]~q ),
	.datad(\OperandStage|Q [0]),
	.cin(gnd),
	.combout(\RB|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux16~14 .lut_mask = 16'hFC22;
defparam \RB|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N24
cycloneive_lcell_comb \RB|Mux16~15 (
// Equation(s):
// \RB|Mux16~15_combout  = (\OperandStage|Q [1] & ((\RB|Mux16~14_combout  & (\RB|Register[3][15]~q )) # (!\RB|Mux16~14_combout  & ((\RB|Register[2][15]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux16~14_combout ))))

	.dataa(\RB|Register[3][15]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[2][15]~q ),
	.datad(\RB|Mux16~14_combout ),
	.cin(gnd),
	.combout(\RB|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux16~15 .lut_mask = 16'hBBC0;
defparam \RB|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N28
cycloneive_lcell_comb \RB|Mux16~16 (
// Equation(s):
// \RB|Mux16~16_combout  = (\OperandStage|Q [3] & (\OperandStage|Q [2])) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Mux16~13_combout )) # (!\OperandStage|Q [2] & ((\RB|Mux16~15_combout )))))

	.dataa(\OperandStage|Q [3]),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Mux16~13_combout ),
	.datad(\RB|Mux16~15_combout ),
	.cin(gnd),
	.combout(\RB|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux16~16 .lut_mask = 16'hD9C8;
defparam \RB|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N6
cycloneive_lcell_comb \RB|Register[11][15]~feeder (
// Equation(s):
// \RB|Register[11][15]~feeder_combout  = \alu|Mux0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux0~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[11][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[11][15]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[11][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N7
dffeas \RB|Register[11][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[11][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[11][15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[11][15] .is_wysiwyg = "true";
defparam \RB|Register[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N27
dffeas \RB|Register[10][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[10][15]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[10][15] .is_wysiwyg = "true";
defparam \RB|Register[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
cycloneive_lcell_comb \RB|Register[9][15]~feeder (
// Equation(s):
// \RB|Register[9][15]~feeder_combout  = \alu|Mux0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux0~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[9][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[9][15]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[9][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N21
dffeas \RB|Register[9][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[9][15]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[9][15] .is_wysiwyg = "true";
defparam \RB|Register[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N1
dffeas \RB|Register[8][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[8][15]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[8][15] .is_wysiwyg = "true";
defparam \RB|Register[8][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
cycloneive_lcell_comb \RB|Mux16~10 (
// Equation(s):
// \RB|Mux16~10_combout  = (\OperandStage|Q [1] & (((\OperandStage|Q [0])))) # (!\OperandStage|Q [1] & ((\OperandStage|Q [0] & (\RB|Register[9][15]~q )) # (!\OperandStage|Q [0] & ((\RB|Register[8][15]~q )))))

	.dataa(\RB|Register[9][15]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[8][15]~q ),
	.datad(\OperandStage|Q [0]),
	.cin(gnd),
	.combout(\RB|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux16~10 .lut_mask = 16'hEE30;
defparam \RB|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N26
cycloneive_lcell_comb \RB|Mux16~11 (
// Equation(s):
// \RB|Mux16~11_combout  = (\OperandStage|Q [1] & ((\RB|Mux16~10_combout  & (\RB|Register[11][15]~q )) # (!\RB|Mux16~10_combout  & ((\RB|Register[10][15]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux16~10_combout ))))

	.dataa(\RB|Register[11][15]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[10][15]~q ),
	.datad(\RB|Mux16~10_combout ),
	.cin(gnd),
	.combout(\RB|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux16~11 .lut_mask = 16'hBBC0;
defparam \RB|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N1
dffeas \RB|Register[15][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\alu|Mux0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[15][15]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[15][15] .is_wysiwyg = "true";
defparam \RB|Register[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N13
dffeas \RB|Register[13][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[13][15]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[13][15] .is_wysiwyg = "true";
defparam \RB|Register[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N29
dffeas \RB|Register[14][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[14][15]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[14][15] .is_wysiwyg = "true";
defparam \RB|Register[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N11
dffeas \RB|Register[12][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[12][15]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[12][15] .is_wysiwyg = "true";
defparam \RB|Register[12][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
cycloneive_lcell_comb \RB|Mux16~17 (
// Equation(s):
// \RB|Mux16~17_combout  = (\OperandStage|Q [0] & (((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & (\RB|Register[14][15]~q )) # (!\OperandStage|Q [1] & ((\RB|Register[12][15]~q )))))

	.dataa(\RB|Register[14][15]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[12][15]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux16~17 .lut_mask = 16'hEE30;
defparam \RB|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cycloneive_lcell_comb \RB|Mux16~18 (
// Equation(s):
// \RB|Mux16~18_combout  = (\OperandStage|Q [0] & ((\RB|Mux16~17_combout  & (\RB|Register[15][15]~q )) # (!\RB|Mux16~17_combout  & ((\RB|Register[13][15]~q ))))) # (!\OperandStage|Q [0] & (((\RB|Mux16~17_combout ))))

	.dataa(\RB|Register[15][15]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[13][15]~q ),
	.datad(\RB|Mux16~17_combout ),
	.cin(gnd),
	.combout(\RB|Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux16~18 .lut_mask = 16'hBBC0;
defparam \RB|Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N22
cycloneive_lcell_comb \RB|Mux16~19 (
// Equation(s):
// \RB|Mux16~19_combout  = (\OperandStage|Q [3] & ((\RB|Mux16~16_combout  & ((\RB|Mux16~18_combout ))) # (!\RB|Mux16~16_combout  & (\RB|Mux16~11_combout )))) # (!\OperandStage|Q [3] & (\RB|Mux16~16_combout ))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Mux16~16_combout ),
	.datac(\RB|Mux16~11_combout ),
	.datad(\RB|Mux16~18_combout ),
	.cin(gnd),
	.combout(\RB|Mux16~19_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux16~19 .lut_mask = 16'hEC64;
defparam \RB|Mux16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N8
cycloneive_lcell_comb \RB|Register[27][15]~feeder (
// Equation(s):
// \RB|Register[27][15]~feeder_combout  = \alu|Mux0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux0~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[27][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[27][15]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[27][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N9
dffeas \RB|Register[27][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[27][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[27][15]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[27][15] .is_wysiwyg = "true";
defparam \RB|Register[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N11
dffeas \RB|Register[31][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[31][15]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[31][15] .is_wysiwyg = "true";
defparam \RB|Register[31][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N24
cycloneive_lcell_comb \RB|Register[23][15]~feeder (
// Equation(s):
// \RB|Register[23][15]~feeder_combout  = \alu|Mux0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[23][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[23][15]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[23][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N25
dffeas \RB|Register[23][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[23][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[23][15]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[23][15] .is_wysiwyg = "true";
defparam \RB|Register[23][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N15
dffeas \RB|Register[19][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[19][15]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[19][15] .is_wysiwyg = "true";
defparam \RB|Register[19][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N14
cycloneive_lcell_comb \RB|Mux16~7 (
// Equation(s):
// \RB|Mux16~7_combout  = (\OperandStage|Q [2] & ((\RB|Register[23][15]~q ) # ((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & (((\RB|Register[19][15]~q  & !\OperandStage|Q [3]))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[23][15]~q ),
	.datac(\RB|Register[19][15]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux16~7 .lut_mask = 16'hAAD8;
defparam \RB|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N10
cycloneive_lcell_comb \RB|Mux16~8 (
// Equation(s):
// \RB|Mux16~8_combout  = (\OperandStage|Q [3] & ((\RB|Mux16~7_combout  & ((\RB|Register[31][15]~q ))) # (!\RB|Mux16~7_combout  & (\RB|Register[27][15]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux16~7_combout ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[27][15]~q ),
	.datac(\RB|Register[31][15]~q ),
	.datad(\RB|Mux16~7_combout ),
	.cin(gnd),
	.combout(\RB|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux16~8 .lut_mask = 16'hF588;
defparam \RB|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
cycloneive_lcell_comb \RB|Register[25][15]~feeder (
// Equation(s):
// \RB|Register[25][15]~feeder_combout  = \alu|Mux0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[25][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[25][15]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[25][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N9
dffeas \RB|Register[25][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[25][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[25][15]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[25][15] .is_wysiwyg = "true";
defparam \RB|Register[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N31
dffeas \RB|Register[29][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[29][15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[29][15] .is_wysiwyg = "true";
defparam \RB|Register[29][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneive_lcell_comb \RB|Register[21][15]~feeder (
// Equation(s):
// \RB|Register[21][15]~feeder_combout  = \alu|Mux0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[21][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[21][15]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[21][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N17
dffeas \RB|Register[21][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[21][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[21][15]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[21][15] .is_wysiwyg = "true";
defparam \RB|Register[21][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N17
dffeas \RB|Register[17][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[17][15]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[17][15] .is_wysiwyg = "true";
defparam \RB|Register[17][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
cycloneive_lcell_comb \RB|Mux16~2 (
// Equation(s):
// \RB|Mux16~2_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[21][15]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[17][15]~q )))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[21][15]~q ),
	.datac(\RB|Register[17][15]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux16~2 .lut_mask = 16'hEE50;
defparam \RB|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N30
cycloneive_lcell_comb \RB|Mux16~3 (
// Equation(s):
// \RB|Mux16~3_combout  = (\OperandStage|Q [3] & ((\RB|Mux16~2_combout  & ((\RB|Register[29][15]~q ))) # (!\RB|Mux16~2_combout  & (\RB|Register[25][15]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux16~2_combout ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[25][15]~q ),
	.datac(\RB|Register[29][15]~q ),
	.datad(\RB|Mux16~2_combout ),
	.cin(gnd),
	.combout(\RB|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux16~3 .lut_mask = 16'hF588;
defparam \RB|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneive_lcell_comb \RB|Register[20][15]~feeder (
// Equation(s):
// \RB|Register[20][15]~feeder_combout  = \alu|Mux0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[20][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[20][15]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[20][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N17
dffeas \RB|Register[20][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[20][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[20][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[20][15] .is_wysiwyg = "true";
defparam \RB|Register[20][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N29
dffeas \RB|Register[16][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[16][15]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[16][15] .is_wysiwyg = "true";
defparam \RB|Register[16][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneive_lcell_comb \RB|Register[24][15]~feeder (
// Equation(s):
// \RB|Register[24][15]~feeder_combout  = \alu|Mux0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[24][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[24][15]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[24][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N29
dffeas \RB|Register[24][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[24][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[24][15]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[24][15] .is_wysiwyg = "true";
defparam \RB|Register[24][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneive_lcell_comb \RB|Mux16~4 (
// Equation(s):
// \RB|Mux16~4_combout  = (\OperandStage|Q [2] & (\OperandStage|Q [3])) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & ((\RB|Register[24][15]~q ))) # (!\OperandStage|Q [3] & (\RB|Register[16][15]~q ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[16][15]~q ),
	.datad(\RB|Register[24][15]~q ),
	.cin(gnd),
	.combout(\RB|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux16~4 .lut_mask = 16'hDC98;
defparam \RB|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N11
dffeas \RB|Register[28][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[28][15]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[28][15] .is_wysiwyg = "true";
defparam \RB|Register[28][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneive_lcell_comb \RB|Mux16~5 (
// Equation(s):
// \RB|Mux16~5_combout  = (\RB|Mux16~4_combout  & (((\RB|Register[28][15]~q ) # (!\OperandStage|Q [2])))) # (!\RB|Mux16~4_combout  & (\RB|Register[20][15]~q  & ((\OperandStage|Q [2]))))

	.dataa(\RB|Register[20][15]~q ),
	.datab(\RB|Mux16~4_combout ),
	.datac(\RB|Register[28][15]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux16~5 .lut_mask = 16'hE2CC;
defparam \RB|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N8
cycloneive_lcell_comb \RB|Mux16~6 (
// Equation(s):
// \RB|Mux16~6_combout  = (\OperandStage|Q [0] & ((\OperandStage|Q [1]) # ((\RB|Mux16~3_combout )))) # (!\OperandStage|Q [0] & (!\OperandStage|Q [1] & ((\RB|Mux16~5_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Mux16~3_combout ),
	.datad(\RB|Mux16~5_combout ),
	.cin(gnd),
	.combout(\RB|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux16~6 .lut_mask = 16'hB9A8;
defparam \RB|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \RB|Register[30][15]~feeder (
// Equation(s):
// \RB|Register[30][15]~feeder_combout  = \alu|Mux0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux0~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[30][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[30][15]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[30][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N5
dffeas \RB|Register[30][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[30][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[30][15]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[30][15] .is_wysiwyg = "true";
defparam \RB|Register[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N9
dffeas \RB|Register[22][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[22][15]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[22][15] .is_wysiwyg = "true";
defparam \RB|Register[22][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \RB|Register[26][15]~feeder (
// Equation(s):
// \RB|Register[26][15]~feeder_combout  = \alu|Mux0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux0~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[26][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[26][15]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[26][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N13
dffeas \RB|Register[26][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[26][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[26][15]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[26][15] .is_wysiwyg = "true";
defparam \RB|Register[26][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N3
dffeas \RB|Register[18][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[18][15]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[18][15] .is_wysiwyg = "true";
defparam \RB|Register[18][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \RB|Mux16~0 (
// Equation(s):
// \RB|Mux16~0_combout  = (\OperandStage|Q [2] & (((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & (\RB|Register[26][15]~q )) # (!\OperandStage|Q [3] & ((\RB|Register[18][15]~q )))))

	.dataa(\RB|Register[26][15]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[18][15]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux16~0 .lut_mask = 16'hEE30;
defparam \RB|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \RB|Mux16~1 (
// Equation(s):
// \RB|Mux16~1_combout  = (\OperandStage|Q [2] & ((\RB|Mux16~0_combout  & (\RB|Register[30][15]~q )) # (!\RB|Mux16~0_combout  & ((\RB|Register[22][15]~q ))))) # (!\OperandStage|Q [2] & (((\RB|Mux16~0_combout ))))

	.dataa(\RB|Register[30][15]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[22][15]~q ),
	.datad(\RB|Mux16~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux16~1 .lut_mask = 16'hBBC0;
defparam \RB|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N10
cycloneive_lcell_comb \RB|Mux16~9 (
// Equation(s):
// \RB|Mux16~9_combout  = (\OperandStage|Q [1] & ((\RB|Mux16~6_combout  & (\RB|Mux16~8_combout )) # (!\RB|Mux16~6_combout  & ((\RB|Mux16~1_combout ))))) # (!\OperandStage|Q [1] & (((\RB|Mux16~6_combout ))))

	.dataa(\RB|Mux16~8_combout ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Mux16~6_combout ),
	.datad(\RB|Mux16~1_combout ),
	.cin(gnd),
	.combout(\RB|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux16~9 .lut_mask = 16'hBCB0;
defparam \RB|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N12
cycloneive_lcell_comb \RB|Mux16~20 (
// Equation(s):
// \RB|Mux16~20_combout  = (\OperandStage|Q [4] & ((\RB|Mux16~9_combout ))) # (!\OperandStage|Q [4] & (\RB|Mux16~19_combout ))

	.dataa(gnd),
	.datab(\OperandStage|Q [4]),
	.datac(\RB|Mux16~19_combout ),
	.datad(\RB|Mux16~9_combout ),
	.cin(gnd),
	.combout(\RB|Mux16~20_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux16~20 .lut_mask = 16'hFC30;
defparam \RB|Mux16~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N16
cycloneive_lcell_comb \RB|A[15] (
// Equation(s):
// \RB|A [15] = (GLOBAL(\RB|Equal0~0clkctrl_outclk ) & ((\RB|A [15]))) # (!GLOBAL(\RB|Equal0~0clkctrl_outclk ) & (\RB|Mux16~20_combout ))

	.dataa(gnd),
	.datab(\RB|Mux16~20_combout ),
	.datac(\RB|Equal0~0clkctrl_outclk ),
	.datad(\RB|A [15]),
	.cin(gnd),
	.combout(\RB|A [15]),
	.cout());
// synopsys translate_off
defparam \RB|A[15] .lut_mask = 16'hFC0C;
defparam \RB|A[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N14
cycloneive_lcell_comb \muxK|Q[15]~0 (
// Equation(s):
// \muxK|Q[15]~0_combout  = (!\OperandStage|Q [26] & \RB|A [15])

	.dataa(gnd),
	.datab(\OperandStage|Q [26]),
	.datac(gnd),
	.datad(\RB|A [15]),
	.cin(gnd),
	.combout(\muxK|Q[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxK|Q[15]~0 .lut_mask = 16'h3300;
defparam \muxK|Q[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[0]~1 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout  = (\muxK|Q[15]~0_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[0]~0_combout ) # ((\RB|Mux13~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|selnose[34]~3_combout 
// ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[0]~0_combout ),
	.datab(\RB|Mux13~3_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|selnose[34]~3_combout ),
	.datad(\muxK|Q[15]~0_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[0]~1 .lut_mask = 16'hEF00;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|selnose[17]~4 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|selnose[17]~4_combout  = ((\RB|Mux14~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout ))) # (!\RB|Mux14~3_combout  
// & (!\alu|Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout  & !\alu|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[0]~2_combout )

	.dataa(\RB|Mux14~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[0]~2_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|selnose[17]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|selnose[17]~4 .lut_mask = 16'h2FBF;
defparam \alu|Mod0|auto_generated|divider|divider|selnose[17]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[16]~4_combout  = (\RB|A [14] & (\OperandStage|Q [26] $ (((\alu|Mod0|auto_generated|divider|divider|selnose[17]~4_combout ) # (!\RB|Mux15~3_combout ))))) # (!\RB|A [14] & (\RB|Mux15~3_combout  & 
// ((!\alu|Mod0|auto_generated|divider|divider|selnose[17]~4_combout ))))

	.dataa(\RB|A [14]),
	.datab(\RB|Mux15~3_combout ),
	.datac(\OperandStage|Q [26]),
	.datad(\alu|Mod0|auto_generated|divider|divider|selnose[17]~4_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = 16'h0AC6;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
cycloneive_lcell_comb \alu|Mux2~2 (
// Equation(s):
// \alu|Mux2~2_combout  = (\exeStage|Q [29] & (\RB|Mux2~1_combout  & ((\muxK|Q[13]~2_combout ) # (!\exeStage|Q [30])))) # (!\exeStage|Q [29] & (\exeStage|Q [30] $ (((\muxK|Q[13]~2_combout )))))

	.dataa(\exeStage|Q [30]),
	.datab(\RB|Mux2~1_combout ),
	.datac(\muxK|Q[13]~2_combout ),
	.datad(\exeStage|Q [29]),
	.cin(gnd),
	.combout(\alu|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux2~2 .lut_mask = 16'hC45A;
defparam \alu|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout  = (\RB|Mux15~3_combout  & (\muxK|Q[9]~6_combout  $ (VCC))) # (!\RB|Mux15~3_combout  & ((\muxK|Q[9]~6_combout ) # (GND)))
// \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1  = CARRY((\muxK|Q[9]~6_combout ) # (!\RB|Mux15~3_combout ))

	.dataa(\RB|Mux15~3_combout ),
	.datab(\muxK|Q[9]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N6
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout  = (\RB|Mux15~3_combout  & (\muxK|Q[13]~2_combout  $ (VCC))) # (!\RB|Mux15~3_combout  & ((\muxK|Q[13]~2_combout ) # (GND)))
// \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1  = CARRY((\muxK|Q[13]~2_combout ) # (!\RB|Mux15~3_combout ))

	.dataa(\RB|Mux15~3_combout ),
	.datab(\muxK|Q[13]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[32]~7 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[32]~7_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[34]~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & ((\muxK|Q[13]~2_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout )))) # (!\alu|Mod0|auto_generated|divider|divider|selnose[34]~3_combout  & (((\muxK|Q[13]~2_combout 
// ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[34]~3_combout ),
	.datac(\muxK|Q[13]~2_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[32]~7 .lut_mask = 16'hF0B8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[32]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout  = (\RB|Mux14~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[32]~7_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[32]~7_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ) # (GND))))) # (!\RB|Mux14~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[32]~7_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[32]~7_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3  = CARRY((\RB|Mux14~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[32]~7_combout ))) # 
// (!\RB|Mux14~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[32]~7_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 )))

	.dataa(\RB|Mux14~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout  = ((\RB|Mux13~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5  = CARRY((\RB|Mux13~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 )) # 
// (!\RB|Mux13~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ))))

	.dataa(\RB|Mux13~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[50]~9 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[50]~9_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[51]~5_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[51]~5_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[51]~5_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[50]~9 .lut_mask = 16'hF0D8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[50]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout  = (\RB|Mux15~3_combout  & (\muxK|Q[11]~4_combout  $ (VCC))) # (!\RB|Mux15~3_combout  & ((\muxK|Q[11]~4_combout ) # (GND)))
// \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1  = CARRY((\muxK|Q[11]~4_combout ) # (!\RB|Mux15~3_combout ))

	.dataa(\RB|Mux15~3_combout ),
	.datab(\muxK|Q[11]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[48]~11_combout  & ((\RB|Mux14~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )) # 
// (!\RB|Mux14~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[48]~11_combout  & ((\RB|Mux14~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ) # (GND))) # (!\RB|Mux14~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[48]~11_combout  & (\RB|Mux14~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[48]~11_combout  & ((\RB|Mux14~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[48]~11_combout ),
	.datab(\RB|Mux14~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[49]~10_combout  $ (\RB|Mux13~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[49]~10_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ) # (!\RB|Mux13~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[49]~10_combout  & (!\RB|Mux13~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.datab(\RB|Mux13~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout  = (\RB|Mux12~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[50]~9_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[50]~9_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ) # (GND))))) # (!\RB|Mux12~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[50]~9_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[50]~9_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7  = CARRY((\RB|Mux12~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[50]~9_combout ))) # 
// (!\RB|Mux12~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[50]~9_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 )))

	.dataa(\RB|Mux12~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[51]~8_combout  $ (\RB|Mux11~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[51]~8_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ) # (!\RB|Mux11~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[51]~8_combout  & (!\RB|Mux11~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[51]~8_combout ),
	.datab(\RB|Mux11~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  = !\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .lut_mask = 16'h0F0F;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N30
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[67]~13 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[67]~13_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[68]~6_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|StageOut[50]~9_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[68]~6_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[50]~9_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[68]~6_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[67]~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[67]~13 .lut_mask = 16'hF0D8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[67]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout  = (\RB|Mux15~3_combout  & (\muxK|Q[10]~5_combout  $ (VCC))) # (!\RB|Mux15~3_combout  & ((\muxK|Q[10]~5_combout ) # (GND)))
// \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1  = CARRY((\muxK|Q[10]~5_combout ) # (!\RB|Mux15~3_combout ))

	.dataa(\RB|Mux15~3_combout ),
	.datab(\muxK|Q[10]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout  = (\RB|Mux14~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[64]~16_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[64]~16_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ) # (GND))))) # (!\RB|Mux14~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[64]~16_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[64]~16_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3  = CARRY((\RB|Mux14~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[64]~16_combout ))) # 
// (!\RB|Mux14~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[64]~16_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )))

	.dataa(\RB|Mux14~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[64]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[65]~15_combout  $ (\RB|Mux13~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[65]~15_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ) # (!\RB|Mux13~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[65]~15_combout  & (!\RB|Mux13~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[65]~15_combout ),
	.datab(\RB|Mux13~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout  = (\RB|Mux12~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[66]~14_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[66]~14_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ) # (GND))))) # (!\RB|Mux12~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[66]~14_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[66]~14_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7  = CARRY((\RB|Mux12~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[66]~14_combout ))) # 
// (!\RB|Mux12~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[66]~14_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )))

	.dataa(\RB|Mux12~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[66]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[67]~13_combout  $ (\RB|Mux11~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[67]~13_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ) # (!\RB|Mux11~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[67]~13_combout  & (!\RB|Mux11~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[67]~13_combout ),
	.datab(\RB|Mux11~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[68]~12_combout  & ((\RB|Mux10~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )) # 
// (!\RB|Mux10~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[68]~12_combout  & ((\RB|Mux10~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ) # (GND))) # (!\RB|Mux10~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[68]~12_combout  & (\RB|Mux10~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[68]~12_combout  & ((\RB|Mux10~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[68]~12_combout ),
	.datab(\RB|Mux10~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[85]~17 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[85]~17_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[68]~12_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[68]~12_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[68]~12_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[85]~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[85]~17 .lut_mask = 16'hCEC4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[85]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout  = (\RB|Mux14~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[80]~22_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[80]~22_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ) # (GND))))) # (!\RB|Mux14~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[80]~22_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[80]~22_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3  = CARRY((\RB|Mux14~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[80]~22_combout ))) # 
// (!\RB|Mux14~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[80]~22_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )))

	.dataa(\RB|Mux14~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[80]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[81]~21_combout  $ (\RB|Mux13~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[81]~21_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ) # (!\RB|Mux13~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[81]~21_combout  & (!\RB|Mux13~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[81]~21_combout ),
	.datab(\RB|Mux13~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout  = (\RB|Mux12~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[82]~20_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[82]~20_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ) # (GND))))) # (!\RB|Mux12~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[82]~20_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[82]~20_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7  = CARRY((\RB|Mux12~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[82]~20_combout ))) # 
// (!\RB|Mux12~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[82]~20_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )))

	.dataa(\RB|Mux12~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[82]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout  = ((\RB|Mux11~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[83]~19_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9  = CARRY((\RB|Mux11~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[83]~19_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )) # 
// (!\RB|Mux11~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[83]~19_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ))))

	.dataa(\RB|Mux11~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[83]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[84]~18_combout  & ((\RB|Mux10~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 )) # 
// (!\RB|Mux10~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[84]~18_combout  & ((\RB|Mux10~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ) # (GND))) # (!\RB|Mux10~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[84]~18_combout  & (\RB|Mux10~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[84]~18_combout  & ((\RB|Mux10~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[84]~18_combout ),
	.datab(\RB|Mux10~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout  = ((\RB|Mux9~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[85]~17_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13  = CARRY((\RB|Mux9~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[85]~17_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 )) # 
// (!\RB|Mux9~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[85]~17_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ))))

	.dataa(\RB|Mux9~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[85]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  = !\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .lut_mask = 16'h0F0F;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[96]~29 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[96]~29_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (((\muxK|Q[9]~6_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout  & ((\muxK|Q[9]~6_combout )))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.datab(\muxK|Q[9]~6_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[96]~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[96]~29 .lut_mask = 16'hCACC;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[96]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout  = (\muxK|Q[8]~7_combout  & ((GND) # (!\RB|Mux15~3_combout ))) # (!\muxK|Q[8]~7_combout  & (\RB|Mux15~3_combout  $ (GND)))
// \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1  = CARRY((\muxK|Q[8]~7_combout ) # (!\RB|Mux15~3_combout ))

	.dataa(\muxK|Q[8]~7_combout ),
	.datab(\RB|Mux15~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[96]~29_combout  & ((\RB|Mux14~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 )) # 
// (!\RB|Mux14~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[96]~29_combout  & ((\RB|Mux14~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ) # (GND))) # (!\RB|Mux14~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[96]~29_combout  & (\RB|Mux14~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[96]~29_combout  & ((\RB|Mux14~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[96]~29_combout ),
	.datab(\RB|Mux14~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[97]~28_combout  $ (\RB|Mux13~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[97]~28_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ) # (!\RB|Mux13~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[97]~28_combout  & (!\RB|Mux13~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[97]~28_combout ),
	.datab(\RB|Mux13~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout  = (\RB|Mux12~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[98]~27_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[98]~27_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ) # (GND))))) # (!\RB|Mux12~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[98]~27_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[98]~27_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7  = CARRY((\RB|Mux12~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[98]~27_combout ))) # 
// (!\RB|Mux12~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[98]~27_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 )))

	.dataa(\RB|Mux12~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[98]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[99]~26_combout  $ (\RB|Mux11~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[99]~26_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ) # (!\RB|Mux11~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[99]~26_combout  & (!\RB|Mux11~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[99]~26_combout ),
	.datab(\RB|Mux11~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  = (\RB|Mux10~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[100]~25_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[100]~25_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ) # (GND))))) # (!\RB|Mux10~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[100]~25_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[100]~25_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11  = CARRY((\RB|Mux10~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[100]~25_combout ))) # 
// (!\RB|Mux10~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[100]~25_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 )))

	.dataa(\RB|Mux10~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[100]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout  = ((\RB|Mux9~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[101]~24_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13  = CARRY((\RB|Mux9~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[101]~24_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 )) # 
// (!\RB|Mux9~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[101]~24_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ))))

	.dataa(\RB|Mux9~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[101]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout  = (\RB|Mux8~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[102]~23_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[102]~23_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ) # (GND))))) # (!\RB|Mux8~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[102]~23_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[102]~23_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15  = CARRY((\RB|Mux8~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[102]~23_combout ))) # 
// (!\RB|Mux8~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[102]~23_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 )))

	.dataa(\RB|Mux8~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[102]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  = \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .lut_mask = 16'hF0F0;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[113]~36 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[113]~36_combout  = (\alu|Mod0|auto_generated|divider|divider|sel [119] & (\alu|Mod0|auto_generated|divider|divider|StageOut[96]~29_combout )) # (!\alu|Mod0|auto_generated|divider|divider|sel [119] & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[96]~29_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout )))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[96]~29_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|sel [119]),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[113]~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[113]~36 .lut_mask = 16'hAAB8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[113]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N2
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[112]~37 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[112]~37_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (((\muxK|Q[8]~7_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\alu|Mod0|auto_generated|divider|divider|sel [119] & ((\muxK|Q[8]~7_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|sel [119] & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.datab(\muxK|Q[8]~7_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|sel [119]),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[112]~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[112]~37 .lut_mask = 16'hCCCA;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[112]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneive_lcell_comb \alu|Mux8~0 (
// Equation(s):
// \alu|Mux8~0_combout  = (\exeStage|Q [29] & (\RB|Mux8~3_combout  & ((\muxK|Q[7]~8_combout ) # (!\exeStage|Q [30])))) # (!\exeStage|Q [29] & (\muxK|Q[7]~8_combout  $ (((\exeStage|Q [30])))))

	.dataa(\muxK|Q[7]~8_combout ),
	.datab(\RB|Mux8~3_combout ),
	.datac(\exeStage|Q [29]),
	.datad(\exeStage|Q [30]),
	.cin(gnd),
	.combout(\alu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux8~0 .lut_mask = 16'h85CA;
defparam \alu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout  = (\RB|Mux15~3_combout  & (\muxK|Q[7]~8_combout  $ (VCC))) # (!\RB|Mux15~3_combout  & ((\muxK|Q[7]~8_combout ) # (GND)))
// \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1  = CARRY((\muxK|Q[7]~8_combout ) # (!\RB|Mux15~3_combout ))

	.dataa(\RB|Mux15~3_combout ),
	.datab(\muxK|Q[7]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[128]~46 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[128]~46_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\muxK|Q[7]~8_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout )))) # (!\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout  & 
// (((\muxK|Q[7]~8_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ),
	.datac(\muxK|Q[7]~8_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[128]~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[128]~46 .lut_mask = 16'hF0D8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[128]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[128]~46_combout  & ((\RB|Mux14~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 )) # 
// (!\RB|Mux14~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[128]~46_combout  & ((\RB|Mux14~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ) # (GND))) # (!\RB|Mux14~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[128]~46_combout  & (\RB|Mux14~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[128]~46_combout  & ((\RB|Mux14~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[128]~46_combout ),
	.datab(\RB|Mux14~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[145]~55 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[145]~55_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[128]~46_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[128]~46_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[128]~46_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[145]~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[145]~55 .lut_mask = 16'hCCE4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[145]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout  = (\muxK|Q[5]~10_combout  & ((GND) # (!\RB|Mux15~3_combout ))) # (!\muxK|Q[5]~10_combout  & (\RB|Mux15~3_combout  $ (GND)))
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1  = CARRY((\muxK|Q[5]~10_combout ) # (!\RB|Mux15~3_combout ))

	.dataa(\muxK|Q[5]~10_combout ),
	.datab(\RB|Mux15~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[144]~56_combout  & ((\RB|Mux14~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 )) # 
// (!\RB|Mux14~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[144]~56_combout  & ((\RB|Mux14~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ) # (GND))) # (!\RB|Mux14~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[144]~56_combout  & (\RB|Mux14~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[144]~56_combout  & ((\RB|Mux14~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[144]~56_combout ),
	.datab(\RB|Mux14~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[145]~55_combout  $ (\RB|Mux13~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[145]~55_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ) # (!\RB|Mux13~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[145]~55_combout  & (!\RB|Mux13~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[145]~55_combout ),
	.datab(\RB|Mux13~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[162]~65 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[162]~65_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[145]~55_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[145]~55_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[145]~55_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[162]~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[162]~65 .lut_mask = 16'hCEC4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[162]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[160]~67_combout  & ((\RB|Mux14~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 )) # 
// (!\RB|Mux14~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[160]~67_combout  & ((\RB|Mux14~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ) # (GND))) # (!\RB|Mux14~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[160]~67_combout  & (\RB|Mux14~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[160]~67_combout  & ((\RB|Mux14~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[160]~67_combout ),
	.datab(\RB|Mux14~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout  = ((\RB|Mux13~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[161]~66_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5  = CARRY((\RB|Mux13~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[161]~66_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 )) # 
// (!\RB|Mux13~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[161]~66_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ))))

	.dataa(\RB|Mux13~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[161]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout  = (\RB|Mux12~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[162]~65_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[162]~65_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ) # (GND))))) # (!\RB|Mux12~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[162]~65_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[162]~65_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7  = CARRY((\RB|Mux12~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[162]~65_combout ))) # 
// (!\RB|Mux12~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[162]~65_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 )))

	.dataa(\RB|Mux12~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[162]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[179]~76 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[179]~76_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[162]~65_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[162]~65_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[162]~65_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[179]~76_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[179]~76 .lut_mask = 16'hCCE4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[179]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout  = (\muxK|Q[3]~12_combout  & ((GND) # (!\RB|Mux15~3_combout ))) # (!\muxK|Q[3]~12_combout  & (\RB|Mux15~3_combout  $ (GND)))
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1  = CARRY((\muxK|Q[3]~12_combout ) # (!\RB|Mux15~3_combout ))

	.dataa(\muxK|Q[3]~12_combout ),
	.datab(\RB|Mux15~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout  = (\RB|Mux14~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[176]~79_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[176]~79_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ) # (GND))))) # (!\RB|Mux14~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[176]~79_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[176]~79_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3  = CARRY((\RB|Mux14~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[176]~79_combout ))) # 
// (!\RB|Mux14~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[176]~79_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 )))

	.dataa(\RB|Mux14~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[176]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[177]~78_combout  $ (\RB|Mux13~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[177]~78_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ) # (!\RB|Mux13~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[177]~78_combout  & (!\RB|Mux13~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[177]~78_combout ),
	.datab(\RB|Mux13~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout  = (\RB|Mux12~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[178]~77_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[178]~77_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ) # (GND))))) # (!\RB|Mux12~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[178]~77_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[178]~77_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7  = CARRY((\RB|Mux12~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[178]~77_combout ))) # 
// (!\RB|Mux12~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[178]~77_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 )))

	.dataa(\RB|Mux12~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[178]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout  = ((\RB|Mux11~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[179]~76_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9  = CARRY((\RB|Mux11~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[179]~76_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 )) # 
// (!\RB|Mux11~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[179]~76_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ))))

	.dataa(\RB|Mux11~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[179]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[196]~88 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[196]~88_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[179]~76_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[179]~76_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[179]~76_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[196]~88_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[196]~88 .lut_mask = 16'hCEC4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[196]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout  = (\RB|Mux15~3_combout  & (\muxK|Q[2]~13_combout  $ (VCC))) # (!\RB|Mux15~3_combout  & ((\muxK|Q[2]~13_combout ) # (GND)))
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1  = CARRY((\muxK|Q[2]~13_combout ) # (!\RB|Mux15~3_combout ))

	.dataa(\RB|Mux15~3_combout ),
	.datab(\muxK|Q[2]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout  = (\RB|Mux14~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[192]~92_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[192]~92_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ) # (GND))))) # (!\RB|Mux14~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[192]~92_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[192]~92_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3  = CARRY((\RB|Mux14~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[192]~92_combout ))) # 
// (!\RB|Mux14~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[192]~92_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 )))

	.dataa(\RB|Mux14~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[192]~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[193]~91_combout  $ (\RB|Mux13~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[193]~91_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ) # (!\RB|Mux13~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[193]~91_combout  & (!\RB|Mux13~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[193]~91_combout ),
	.datab(\RB|Mux13~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout  = (\RB|Mux12~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[194]~90_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[194]~90_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ) # (GND))))) # (!\RB|Mux12~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[194]~90_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[194]~90_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7  = CARRY((\RB|Mux12~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[194]~90_combout ))) # 
// (!\RB|Mux12~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[194]~90_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 )))

	.dataa(\RB|Mux12~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[194]~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout  = ((\RB|Mux11~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[195]~89_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9  = CARRY((\RB|Mux11~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[195]~89_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 )) # 
// (!\RB|Mux11~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[195]~89_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ))))

	.dataa(\RB|Mux11~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[195]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout  = (\RB|Mux10~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[196]~88_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[196]~88_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ) # (GND))))) # (!\RB|Mux10~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[196]~88_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[196]~88_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11  = CARRY((\RB|Mux10~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[196]~88_combout ))) # 
// (!\RB|Mux10~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[196]~88_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 )))

	.dataa(\RB|Mux10~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[196]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout  = (\RB|Mux14~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[112]~37_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[112]~37_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ) # (GND))))) # (!\RB|Mux14~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[112]~37_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[112]~37_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3  = CARRY((\RB|Mux14~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[112]~37_combout ))) # 
// (!\RB|Mux14~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[112]~37_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 )))

	.dataa(\RB|Mux14~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[112]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[129]~45 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[129]~45_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[112]~37_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[112]~37_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[112]~37_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[129]~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[129]~45 .lut_mask = 16'hAAE2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[129]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[129]~45_combout  $ (\RB|Mux13~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[129]~45_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ) # (!\RB|Mux13~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[129]~45_combout  & (!\RB|Mux13~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[129]~45_combout ),
	.datab(\RB|Mux13~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[146]~54 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[146]~54_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[129]~45_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[129]~45_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[129]~45_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[146]~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[146]~54 .lut_mask = 16'hCEC4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[146]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout  = (\RB|Mux12~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[146]~54_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[146]~54_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ) # (GND))))) # (!\RB|Mux12~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[146]~54_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[146]~54_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7  = CARRY((\RB|Mux12~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[146]~54_combout ))) # 
// (!\RB|Mux12~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[146]~54_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 )))

	.dataa(\RB|Mux12~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[146]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[163]~64 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[163]~64_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[146]~54_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[146]~54_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[146]~54_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[163]~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[163]~64 .lut_mask = 16'hCCE4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[163]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[163]~64_combout  $ (\RB|Mux11~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[163]~64_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ) # (!\RB|Mux11~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[163]~64_combout  & (!\RB|Mux11~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[163]~64_combout ),
	.datab(\RB|Mux11~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout  = (\RB|Mux10~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[164]~63_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[164]~63_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ) # (GND))))) # (!\RB|Mux10~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[164]~63_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[164]~63_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11  = CARRY((\RB|Mux10~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[164]~63_combout ))) # 
// (!\RB|Mux10~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[164]~63_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 )))

	.dataa(\RB|Mux10~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[164]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[181]~74 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[181]~74_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[164]~63_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[164]~63_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[164]~63_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[181]~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[181]~74 .lut_mask = 16'hCCE4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[181]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[180]~75 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[180]~75_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[163]~64_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[163]~64_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[163]~64_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[180]~75_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[180]~75 .lut_mask = 16'hCEC4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[180]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout  = (\RB|Mux10~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[180]~75_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[180]~75_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ) # (GND))))) # (!\RB|Mux10~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[180]~75_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[180]~75_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11  = CARRY((\RB|Mux10~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[180]~75_combout ))) # 
// (!\RB|Mux10~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[180]~75_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 )))

	.dataa(\RB|Mux10~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[180]~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[181]~74_combout  $ (\RB|Mux9~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[181]~74_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ) # (!\RB|Mux9~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[181]~74_combout  & (!\RB|Mux9~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[181]~74_combout ),
	.datab(\RB|Mux9~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout  = (\RB|Mux8~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[182]~73_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[182]~73_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ) # (GND))))) # (!\RB|Mux8~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[182]~73_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[182]~73_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15  = CARRY((\RB|Mux8~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[182]~73_combout ))) # 
// (!\RB|Mux8~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[182]~73_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 )))

	.dataa(\RB|Mux8~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[182]~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[199]~85 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[199]~85_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[182]~73_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[182]~73_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[182]~73_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[199]~85_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[199]~85 .lut_mask = 16'hCEC4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[199]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout  = ((\RB|Mux9~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[197]~87_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13  = CARRY((\RB|Mux9~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[197]~87_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 )) # 
// (!\RB|Mux9~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[197]~87_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ))))

	.dataa(\RB|Mux9~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[197]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[198]~86_combout  & ((\RB|Mux8~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 )) # 
// (!\RB|Mux8~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[198]~86_combout  & ((\RB|Mux8~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ) # (GND))) # (!\RB|Mux8~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[198]~86_combout  & (\RB|Mux8~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[198]~86_combout  & ((\RB|Mux8~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[198]~86_combout ),
	.datab(\RB|Mux8~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout  = ((\RB|Mux7~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[199]~85_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17  = CARRY((\RB|Mux7~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[199]~85_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 )) # 
// (!\RB|Mux7~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[199]~85_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ))))

	.dataa(\RB|Mux7~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[199]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[200]~84_combout  & ((\RB|Mux6~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 )) # 
// (!\RB|Mux6~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[200]~84_combout  & ((\RB|Mux6~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ) # (GND))) # (!\RB|Mux6~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[200]~84_combout  & (\RB|Mux6~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[200]~84_combout  & ((\RB|Mux6~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[200]~84_combout ),
	.datab(\RB|Mux6~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout  = ((\RB|Mux5~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[201]~83_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21  = CARRY((\RB|Mux5~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[201]~83_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 )) # 
// (!\RB|Mux5~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[201]~83_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ))))

	.dataa(\RB|Mux5~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[201]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  = (\RB|Mux4~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[202]~82_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[202]~82_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ) # (GND))))) # (!\RB|Mux4~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[202]~82_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[202]~82_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23  = CARRY((\RB|Mux4~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[202]~82_combout ))) # 
// (!\RB|Mux4~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[202]~82_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 )))

	.dataa(\RB|Mux4~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[202]~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout  = ((\RB|Mux3~2_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[203]~81_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25  = CARRY((\RB|Mux3~2_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[203]~81_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 )) # 
// (!\RB|Mux3~2_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[203]~81_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ))))

	.dataa(\RB|Mux3~2_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[203]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[204]~80_combout  & ((\RB|Mux2~1_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 )) # 
// (!\RB|Mux2~1_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[204]~80_combout  & ((\RB|Mux2~1_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ) # (GND))) # (!\RB|Mux2~1_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[204]~80_combout  & (\RB|Mux2~1_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[204]~80_combout  & ((\RB|Mux2~1_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[204]~80_combout ),
	.datab(\RB|Mux2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  = \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 .lut_mask = 16'hF0F0;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[213]~101 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[213]~101_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|StageOut[196]~88_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[196]~88_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[196]~88_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[213]~101_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[213]~101 .lut_mask = 16'hF0D8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[213]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout  = (\RB|Mux14~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[208]~106_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[208]~106_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ) # (GND))))) # (!\RB|Mux14~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[208]~106_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[208]~106_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3  = CARRY((\RB|Mux14~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[208]~106_combout ))) # 
// (!\RB|Mux14~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[208]~106_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 )))

	.dataa(\RB|Mux14~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[208]~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout  = ((\RB|Mux13~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[209]~105_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5  = CARRY((\RB|Mux13~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[209]~105_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 )) # 
// (!\RB|Mux13~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[209]~105_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ))))

	.dataa(\RB|Mux13~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[209]~105_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[210]~104_combout  & ((\RB|Mux12~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 )) # 
// (!\RB|Mux12~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[210]~104_combout  & ((\RB|Mux12~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ) # (GND))) # (!\RB|Mux12~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[210]~104_combout  & (\RB|Mux12~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[210]~104_combout  & ((\RB|Mux12~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[210]~104_combout ),
	.datab(\RB|Mux12~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout  = ((\RB|Mux11~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[211]~103_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9  = CARRY((\RB|Mux11~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[211]~103_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 )) # 
// (!\RB|Mux11~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[211]~103_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ))))

	.dataa(\RB|Mux11~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[211]~103_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[212]~102_combout  & ((\RB|Mux10~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 )) # 
// (!\RB|Mux10~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[212]~102_combout  & ((\RB|Mux10~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ) # (GND))) # (!\RB|Mux10~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[212]~102_combout  & (\RB|Mux10~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[212]~102_combout  & ((\RB|Mux10~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[212]~102_combout ),
	.datab(\RB|Mux10~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[213]~101_combout  $ (\RB|Mux9~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[213]~101_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ) # (!\RB|Mux9~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[213]~101_combout  & (!\RB|Mux9~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[213]~101_combout ),
	.datab(\RB|Mux9~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[230]~115 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[230]~115_combout  = (\RB|Mux0~1_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[213]~101_combout )) # (!\RB|Mux0~1_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[213]~101_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout )))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[213]~101_combout ),
	.datab(\RB|Mux0~1_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[230]~115_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[230]~115 .lut_mask = 16'hAAB8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[230]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneive_lcell_comb \alu|Mux15~2 (
// Equation(s):
// \alu|Mux15~2_combout  = (\exeStage|Q [29] & (\RB|Mux15~3_combout  & ((\muxK|Q[0]~15_combout ) # (!\exeStage|Q [30])))) # (!\exeStage|Q [29] & ((\exeStage|Q [30] $ (\muxK|Q[0]~15_combout ))))

	.dataa(\RB|Mux15~3_combout ),
	.datab(\exeStage|Q [30]),
	.datac(\exeStage|Q [29]),
	.datad(\muxK|Q[0]~15_combout ),
	.cin(gnd),
	.combout(\alu|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~2 .lut_mask = 16'hA32C;
defparam \alu|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout  = (\RB|Mux15~3_combout  & (\muxK|Q[0]~15_combout  $ (VCC))) # (!\RB|Mux15~3_combout  & ((\muxK|Q[0]~15_combout ) # (GND)))
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1  = CARRY((\muxK|Q[0]~15_combout ) # (!\RB|Mux15~3_combout ))

	.dataa(\RB|Mux15~3_combout ),
	.datab(\muxK|Q[0]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout  = (\RB|Mux8~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[214]~100_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[214]~100_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ) # (GND))))) # (!\RB|Mux8~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[214]~100_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[214]~100_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15  = CARRY((\RB|Mux8~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[214]~100_combout ))) # 
// (!\RB|Mux8~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[214]~100_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 )))

	.dataa(\RB|Mux8~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[214]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[215]~99_combout  $ (\RB|Mux7~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[215]~99_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ) # (!\RB|Mux7~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[215]~99_combout  & (!\RB|Mux7~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[215]~99_combout ),
	.datab(\RB|Mux7~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout  = (\RB|Mux6~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[216]~98_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[216]~98_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ) # (GND))))) # (!\RB|Mux6~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[216]~98_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[216]~98_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19  = CARRY((\RB|Mux6~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[216]~98_combout ))) # 
// (!\RB|Mux6~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[216]~98_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 )))

	.dataa(\RB|Mux6~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[216]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[217]~97_combout  $ (\RB|Mux5~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[217]~97_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ) # (!\RB|Mux5~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[217]~97_combout  & (!\RB|Mux5~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[217]~97_combout ),
	.datab(\RB|Mux5~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[218]~96_combout  & ((\RB|Mux4~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 )) # 
// (!\RB|Mux4~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[218]~96_combout  & ((\RB|Mux4~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ) # (GND))) # (!\RB|Mux4~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[218]~96_combout  & (\RB|Mux4~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[218]~96_combout  & ((\RB|Mux4~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[218]~96_combout ),
	.datab(\RB|Mux4~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout  = ((\RB|Mux3~2_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[219]~95_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25  = CARRY((\RB|Mux3~2_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[219]~95_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 )) # 
// (!\RB|Mux3~2_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[219]~95_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ))))

	.dataa(\RB|Mux3~2_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[219]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout  = (\RB|Mux2~1_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[220]~94_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[220]~94_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ) # (GND))))) # (!\RB|Mux2~1_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[220]~94_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[220]~94_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27  = CARRY((\RB|Mux2~1_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[220]~94_combout ))) # 
// (!\RB|Mux2~1_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[220]~94_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 )))

	.dataa(\RB|Mux2~1_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[220]~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout  = ((\RB|Mux1~1_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[221]~93_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~29  = CARRY((\RB|Mux1~1_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[221]~93_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 )) # 
// (!\RB|Mux1~1_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[221]~93_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ))))

	.dataa(\RB|Mux1~1_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[221]~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[238]~107 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[238]~107_combout  = (\RB|Mux0~1_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[221]~93_combout )))) # (!\RB|Mux0~1_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[221]~93_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout ))))

	.dataa(\RB|Mux0~1_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[221]~93_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[238]~107_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[238]~107 .lut_mask = 16'hF0E4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[238]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout  = (\RB|Mux8~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[230]~115_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[230]~115_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ) # (GND))))) # (!\RB|Mux8~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[230]~115_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[230]~115_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15  = CARRY((\RB|Mux8~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[230]~115_combout ))) # 
// (!\RB|Mux8~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[230]~115_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 )))

	.dataa(\RB|Mux8~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[230]~115_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[231]~114_combout  $ (\RB|Mux7~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[231]~114_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 ) # (!\RB|Mux7~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[231]~114_combout  & (!\RB|Mux7~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[231]~114_combout ),
	.datab(\RB|Mux7~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[232]~113_combout  & ((\RB|Mux6~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 )) # 
// (!\RB|Mux6~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[232]~113_combout  & ((\RB|Mux6~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ) # (GND))) # (!\RB|Mux6~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[232]~113_combout  & (\RB|Mux6~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[232]~113_combout  & ((\RB|Mux6~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[232]~113_combout ),
	.datab(\RB|Mux6~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[233]~112_combout  $ (\RB|Mux5~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[233]~112_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 ) # (!\RB|Mux5~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[233]~112_combout  & (!\RB|Mux5~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[233]~112_combout ),
	.datab(\RB|Mux5~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  = (\RB|Mux4~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[234]~111_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[234]~111_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 ) # (GND))))) # (!\RB|Mux4~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[234]~111_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[234]~111_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23  = CARRY((\RB|Mux4~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[234]~111_combout ))) # 
// (!\RB|Mux4~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[234]~111_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 )))

	.dataa(\RB|Mux4~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[234]~111_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout  = ((\RB|Mux3~2_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[235]~110_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25  = CARRY((\RB|Mux3~2_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[235]~110_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 )) # 
// (!\RB|Mux3~2_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[235]~110_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 ))))

	.dataa(\RB|Mux3~2_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[235]~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout  = (\RB|Mux2~1_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[236]~109_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[236]~109_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 ) # (GND))))) # (!\RB|Mux2~1_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[236]~109_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[236]~109_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27  = CARRY((\RB|Mux2~1_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[236]~109_combout ))) # 
// (!\RB|Mux2~1_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[236]~109_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 )))

	.dataa(\RB|Mux2~1_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[236]~109_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[237]~108_combout  $ (\RB|Mux1~1_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[237]~108_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 ) # (!\RB|Mux1~1_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[237]~108_combout  & (!\RB|Mux1~1_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[237]~108_combout ),
	.datab(\RB|Mux1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout  = (\RB|Mux0~1_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[238]~107_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[238]~107_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 ) # (GND))))) # (!\RB|Mux0~1_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[238]~107_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[238]~107_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~31  = CARRY((\RB|Mux0~1_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[238]~107_combout ))) # 
// (!\RB|Mux0~1_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[238]~107_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 )))

	.dataa(\RB|Mux0~1_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[238]~107_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  = \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 .lut_mask = 16'hF0F0;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[240]~128 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[240]~128_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\muxK|Q[0]~15_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout ))

	.dataa(gnd),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datad(\muxK|Q[0]~15_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[240]~128_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[240]~128 .lut_mask = 16'hFC0C;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[240]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneive_lcell_comb \alu|Mux15~3 (
// Equation(s):
// \alu|Mux15~3_combout  = (\alu|Mux3~4_combout  & (((\alu|Mux3~3_combout  & \alu|Mod0|auto_generated|divider|divider|StageOut[240]~128_combout )))) # (!\alu|Mux3~4_combout  & ((\alu|Mux15~2_combout ) # ((!\alu|Mux3~3_combout ))))

	.dataa(\alu|Mux3~4_combout ),
	.datab(\alu|Mux15~2_combout ),
	.datac(\alu|Mux3~3_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[240]~128_combout ),
	.cin(gnd),
	.combout(\alu|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~3 .lut_mask = 16'hE545;
defparam \alu|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cycloneive_lcell_comb \alu|Mux15~4 (
// Equation(s):
// \alu|Mux15~4_combout  = (\alu|Mux3~5_combout  & ((\RB|Mux15~3_combout  & ((\alu|Mux15~3_combout ) # (!\muxK|Q[0]~15_combout ))) # (!\RB|Mux15~3_combout  & ((\muxK|Q[0]~15_combout ))))) # (!\alu|Mux3~5_combout  & (((\alu|Mux15~3_combout ))))

	.dataa(\alu|Mux3~5_combout ),
	.datab(\RB|Mux15~3_combout ),
	.datac(\alu|Mux15~3_combout ),
	.datad(\muxK|Q[0]~15_combout ),
	.cin(gnd),
	.combout(\alu|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~4 .lut_mask = 16'hF2D8;
defparam \alu|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneive_lcell_comb \alu|Mux15~5 (
// Equation(s):
// \alu|Mux15~5_combout  = (\alu|Mux15~4_combout  & ((\exeStage|Q [32]) # ((!\exeStage|Q [31]) # (!\exeStage|Q [30]))))

	.dataa(\exeStage|Q [32]),
	.datab(\exeStage|Q [30]),
	.datac(\exeStage|Q [31]),
	.datad(\alu|Mux15~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~5 .lut_mask = 16'hBF00;
defparam \alu|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneive_lcell_comb \RB|Register[14][0]~feeder (
// Equation(s):
// \RB|Register[14][0]~feeder_combout  = \alu|Mux15~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux15~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[14][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[14][0]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[14][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N3
dffeas \RB|Register[14][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[14][15]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[14][0] .is_wysiwyg = "true";
defparam \RB|Register[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N25
dffeas \RB|Register[15][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[15][15]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[15][0] .is_wysiwyg = "true";
defparam \RB|Register[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneive_lcell_comb \RB|Register[13][0]~feeder (
// Equation(s):
// \RB|Register[13][0]~feeder_combout  = \alu|Mux15~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux15~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[13][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[13][0]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[13][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N11
dffeas \RB|Register[13][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[13][15]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[13][0] .is_wysiwyg = "true";
defparam \RB|Register[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N1
dffeas \RB|Register[12][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[12][15]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[12][0] .is_wysiwyg = "true";
defparam \RB|Register[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneive_lcell_comb \RB|Mux31~17 (
// Equation(s):
// \RB|Mux31~17_combout  = (\OperandStage|Q [0] & ((\RB|Register[13][0]~q ) # ((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & (((\RB|Register[12][0]~q  & !\OperandStage|Q [1]))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[13][0]~q ),
	.datac(\RB|Register[12][0]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux31~17 .lut_mask = 16'hAAD8;
defparam \RB|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneive_lcell_comb \RB|Mux31~18 (
// Equation(s):
// \RB|Mux31~18_combout  = (\OperandStage|Q [1] & ((\RB|Mux31~17_combout  & ((\RB|Register[15][0]~q ))) # (!\RB|Mux31~17_combout  & (\RB|Register[14][0]~q )))) # (!\OperandStage|Q [1] & (((\RB|Mux31~17_combout ))))

	.dataa(\RB|Register[14][0]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[15][0]~q ),
	.datad(\RB|Mux31~17_combout ),
	.cin(gnd),
	.combout(\RB|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux31~18 .lut_mask = 16'hF388;
defparam \RB|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneive_lcell_comb \RB|Register[7][0]~feeder (
// Equation(s):
// \RB|Register[7][0]~feeder_combout  = \alu|Mux15~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux15~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[7][0]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N15
dffeas \RB|Register[7][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[7][15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[7][0] .is_wysiwyg = "true";
defparam \RB|Register[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N31
dffeas \RB|Register[6][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[6][15]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[6][0] .is_wysiwyg = "true";
defparam \RB|Register[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N15
dffeas \RB|Register[4][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[4][15]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[4][0] .is_wysiwyg = "true";
defparam \RB|Register[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneive_lcell_comb \RB|Register[5][0]~feeder (
// Equation(s):
// \RB|Register[5][0]~feeder_combout  = \alu|Mux15~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux15~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[5][0]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N25
dffeas \RB|Register[5][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[5][15]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[5][0] .is_wysiwyg = "true";
defparam \RB|Register[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneive_lcell_comb \RB|Mux31~10 (
// Equation(s):
// \RB|Mux31~10_combout  = (\OperandStage|Q [0] & ((\OperandStage|Q [1]) # ((\RB|Register[5][0]~q )))) # (!\OperandStage|Q [0] & (!\OperandStage|Q [1] & (\RB|Register[4][0]~q )))

	.dataa(\OperandStage|Q [0]),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[4][0]~q ),
	.datad(\RB|Register[5][0]~q ),
	.cin(gnd),
	.combout(\RB|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux31~10 .lut_mask = 16'hBA98;
defparam \RB|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneive_lcell_comb \RB|Mux31~11 (
// Equation(s):
// \RB|Mux31~11_combout  = (\OperandStage|Q [1] & ((\RB|Mux31~10_combout  & (\RB|Register[7][0]~q )) # (!\RB|Mux31~10_combout  & ((\RB|Register[6][0]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux31~10_combout ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Register[7][0]~q ),
	.datac(\RB|Register[6][0]~q ),
	.datad(\RB|Mux31~10_combout ),
	.cin(gnd),
	.combout(\RB|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux31~11 .lut_mask = 16'hDDA0;
defparam \RB|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N11
dffeas \RB|Register[3][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[3][15]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[3][0] .is_wysiwyg = "true";
defparam \RB|Register[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N5
dffeas \RB|Register[0][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[0][15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[0][0] .is_wysiwyg = "true";
defparam \RB|Register[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \RB|Register[2][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[2][15]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[2][0] .is_wysiwyg = "true";
defparam \RB|Register[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \RB|Mux31~14 (
// Equation(s):
// \RB|Mux31~14_combout  = (\OperandStage|Q [0] & (((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & ((\RB|Register[2][0]~q ))) # (!\OperandStage|Q [1] & (\RB|Register[0][0]~q ))))

	.dataa(\RB|Register[0][0]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[2][0]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux31~14 .lut_mask = 16'hFC22;
defparam \RB|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N15
dffeas \RB|Register[1][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[1][15]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[1][0] .is_wysiwyg = "true";
defparam \RB|Register[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \RB|Mux31~15 (
// Equation(s):
// \RB|Mux31~15_combout  = (\RB|Mux31~14_combout  & ((\RB|Register[3][0]~q ) # ((!\OperandStage|Q [0])))) # (!\RB|Mux31~14_combout  & (((\OperandStage|Q [0] & \RB|Register[1][0]~q ))))

	.dataa(\RB|Register[3][0]~q ),
	.datab(\RB|Mux31~14_combout ),
	.datac(\OperandStage|Q [0]),
	.datad(\RB|Register[1][0]~q ),
	.cin(gnd),
	.combout(\RB|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux31~15 .lut_mask = 16'hBC8C;
defparam \RB|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N7
dffeas \RB|Register[9][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[9][15]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[9][0] .is_wysiwyg = "true";
defparam \RB|Register[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N23
dffeas \RB|Register[11][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[11][15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[11][0] .is_wysiwyg = "true";
defparam \RB|Register[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \RB|Register[10][0]~feeder (
// Equation(s):
// \RB|Register[10][0]~feeder_combout  = \alu|Mux15~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux15~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[10][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[10][0]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[10][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N25
dffeas \RB|Register[10][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[10][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[10][15]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[10][0] .is_wysiwyg = "true";
defparam \RB|Register[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N31
dffeas \RB|Register[8][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[8][15]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[8][0] .is_wysiwyg = "true";
defparam \RB|Register[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \RB|Mux31~12 (
// Equation(s):
// \RB|Mux31~12_combout  = (\OperandStage|Q [0] & (((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & (\RB|Register[10][0]~q )) # (!\OperandStage|Q [1] & ((\RB|Register[8][0]~q )))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[10][0]~q ),
	.datac(\RB|Register[8][0]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux31~12 .lut_mask = 16'hEE50;
defparam \RB|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneive_lcell_comb \RB|Mux31~13 (
// Equation(s):
// \RB|Mux31~13_combout  = (\OperandStage|Q [0] & ((\RB|Mux31~12_combout  & ((\RB|Register[11][0]~q ))) # (!\RB|Mux31~12_combout  & (\RB|Register[9][0]~q )))) # (!\OperandStage|Q [0] & (((\RB|Mux31~12_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[9][0]~q ),
	.datac(\RB|Register[11][0]~q ),
	.datad(\RB|Mux31~12_combout ),
	.cin(gnd),
	.combout(\RB|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux31~13 .lut_mask = 16'hF588;
defparam \RB|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \RB|Mux31~16 (
// Equation(s):
// \RB|Mux31~16_combout  = (\OperandStage|Q [3] & ((\OperandStage|Q [2]) # ((\RB|Mux31~13_combout )))) # (!\OperandStage|Q [3] & (!\OperandStage|Q [2] & (\RB|Mux31~15_combout )))

	.dataa(\OperandStage|Q [3]),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Mux31~15_combout ),
	.datad(\RB|Mux31~13_combout ),
	.cin(gnd),
	.combout(\RB|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux31~16 .lut_mask = 16'hBA98;
defparam \RB|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \RB|Mux31~19 (
// Equation(s):
// \RB|Mux31~19_combout  = (\OperandStage|Q [2] & ((\RB|Mux31~16_combout  & (\RB|Mux31~18_combout )) # (!\RB|Mux31~16_combout  & ((\RB|Mux31~11_combout ))))) # (!\OperandStage|Q [2] & (((\RB|Mux31~16_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Mux31~18_combout ),
	.datac(\RB|Mux31~11_combout ),
	.datad(\RB|Mux31~16_combout ),
	.cin(gnd),
	.combout(\RB|Mux31~19_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux31~19 .lut_mask = 16'hDDA0;
defparam \RB|Mux31~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \RB|Register[29][0]~feeder (
// Equation(s):
// \RB|Register[29][0]~feeder_combout  = \alu|Mux15~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux15~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[29][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[29][0]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[29][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N5
dffeas \RB|Register[29][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[29][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[29][15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[29][0] .is_wysiwyg = "true";
defparam \RB|Register[29][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N19
dffeas \RB|Register[21][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[21][15]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[21][0] .is_wysiwyg = "true";
defparam \RB|Register[21][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneive_lcell_comb \RB|Register[25][0]~feeder (
// Equation(s):
// \RB|Register[25][0]~feeder_combout  = \alu|Mux15~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux15~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[25][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[25][0]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[25][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N11
dffeas \RB|Register[25][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[25][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[25][15]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[25][0] .is_wysiwyg = "true";
defparam \RB|Register[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N23
dffeas \RB|Register[17][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[17][15]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[17][0] .is_wysiwyg = "true";
defparam \RB|Register[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \RB|Mux31~0 (
// Equation(s):
// \RB|Mux31~0_combout  = (\OperandStage|Q [2] & (((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & (\RB|Register[25][0]~q )) # (!\OperandStage|Q [3] & ((\RB|Register[17][0]~q )))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[25][0]~q ),
	.datac(\RB|Register[17][0]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux31~0 .lut_mask = 16'hEE50;
defparam \RB|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneive_lcell_comb \RB|Mux31~1 (
// Equation(s):
// \RB|Mux31~1_combout  = (\OperandStage|Q [2] & ((\RB|Mux31~0_combout  & (\RB|Register[29][0]~q )) # (!\RB|Mux31~0_combout  & ((\RB|Register[21][0]~q ))))) # (!\OperandStage|Q [2] & (((\RB|Mux31~0_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[29][0]~q ),
	.datac(\RB|Register[21][0]~q ),
	.datad(\RB|Mux31~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux31~1 .lut_mask = 16'hDDA0;
defparam \RB|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneive_lcell_comb \RB|Register[23][0]~feeder (
// Equation(s):
// \RB|Register[23][0]~feeder_combout  = \alu|Mux15~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux15~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[23][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[23][0]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[23][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \RB|Register[23][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[23][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[23][15]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[23][0] .is_wysiwyg = "true";
defparam \RB|Register[23][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N25
dffeas \RB|Register[31][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[31][15]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[31][0] .is_wysiwyg = "true";
defparam \RB|Register[31][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \RB|Register[27][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[27][15]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[27][0] .is_wysiwyg = "true";
defparam \RB|Register[27][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N23
dffeas \RB|Register[19][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[19][15]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[19][0] .is_wysiwyg = "true";
defparam \RB|Register[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \RB|Mux31~7 (
// Equation(s):
// \RB|Mux31~7_combout  = (\OperandStage|Q [3] & ((\RB|Register[27][0]~q ) # ((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & (((\RB|Register[19][0]~q  & !\OperandStage|Q [2]))))

	.dataa(\RB|Register[27][0]~q ),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[19][0]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux31~7 .lut_mask = 16'hCCB8;
defparam \RB|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneive_lcell_comb \RB|Mux31~8 (
// Equation(s):
// \RB|Mux31~8_combout  = (\OperandStage|Q [2] & ((\RB|Mux31~7_combout  & ((\RB|Register[31][0]~q ))) # (!\RB|Mux31~7_combout  & (\RB|Register[23][0]~q )))) # (!\OperandStage|Q [2] & (((\RB|Mux31~7_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[23][0]~q ),
	.datac(\RB|Register[31][0]~q ),
	.datad(\RB|Mux31~7_combout ),
	.cin(gnd),
	.combout(\RB|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux31~8 .lut_mask = 16'hF588;
defparam \RB|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N29
dffeas \RB|Register[24][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[24][15]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[24][0] .is_wysiwyg = "true";
defparam \RB|Register[24][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \RB|Register[28][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[28][15]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[28][0] .is_wysiwyg = "true";
defparam \RB|Register[28][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N5
dffeas \RB|Register[20][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[20][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[20][0] .is_wysiwyg = "true";
defparam \RB|Register[20][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N1
dffeas \RB|Register[16][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[16][15]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[16][0] .is_wysiwyg = "true";
defparam \RB|Register[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \RB|Mux31~4 (
// Equation(s):
// \RB|Mux31~4_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[20][0]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[16][0]~q )))))

	.dataa(\RB|Register[20][0]~q ),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[16][0]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux31~4 .lut_mask = 16'hEE30;
defparam \RB|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \RB|Mux31~5 (
// Equation(s):
// \RB|Mux31~5_combout  = (\OperandStage|Q [3] & ((\RB|Mux31~4_combout  & ((\RB|Register[28][0]~q ))) # (!\RB|Mux31~4_combout  & (\RB|Register[24][0]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux31~4_combout ))))

	.dataa(\RB|Register[24][0]~q ),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[28][0]~q ),
	.datad(\RB|Mux31~4_combout ),
	.cin(gnd),
	.combout(\RB|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux31~5 .lut_mask = 16'hF388;
defparam \RB|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \RB|Register[26][0]~feeder (
// Equation(s):
// \RB|Register[26][0]~feeder_combout  = \alu|Mux15~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux15~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[26][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[26][0]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[26][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N11
dffeas \RB|Register[26][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[26][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[26][15]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[26][0] .is_wysiwyg = "true";
defparam \RB|Register[26][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \RB|Register[30][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[30][15]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[30][0] .is_wysiwyg = "true";
defparam \RB|Register[30][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \RB|Register[22][0]~feeder (
// Equation(s):
// \RB|Register[22][0]~feeder_combout  = \alu|Mux15~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux15~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[22][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[22][0]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[22][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N25
dffeas \RB|Register[22][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[22][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[22][15]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[22][0] .is_wysiwyg = "true";
defparam \RB|Register[22][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N21
dffeas \RB|Register[18][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux15~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[18][15]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[18][0] .is_wysiwyg = "true";
defparam \RB|Register[18][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \RB|Mux31~2 (
// Equation(s):
// \RB|Mux31~2_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[22][0]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[18][0]~q )))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[22][0]~q ),
	.datac(\RB|Register[18][0]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux31~2 .lut_mask = 16'hEE50;
defparam \RB|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \RB|Mux31~3 (
// Equation(s):
// \RB|Mux31~3_combout  = (\OperandStage|Q [3] & ((\RB|Mux31~2_combout  & ((\RB|Register[30][0]~q ))) # (!\RB|Mux31~2_combout  & (\RB|Register[26][0]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux31~2_combout ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[26][0]~q ),
	.datac(\RB|Register[30][0]~q ),
	.datad(\RB|Mux31~2_combout ),
	.cin(gnd),
	.combout(\RB|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux31~3 .lut_mask = 16'hF588;
defparam \RB|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \RB|Mux31~6 (
// Equation(s):
// \RB|Mux31~6_combout  = (\OperandStage|Q [0] & (\OperandStage|Q [1])) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & ((\RB|Mux31~3_combout ))) # (!\OperandStage|Q [1] & (\RB|Mux31~5_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Mux31~5_combout ),
	.datad(\RB|Mux31~3_combout ),
	.cin(gnd),
	.combout(\RB|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux31~6 .lut_mask = 16'hDC98;
defparam \RB|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \RB|Mux31~9 (
// Equation(s):
// \RB|Mux31~9_combout  = (\OperandStage|Q [0] & ((\RB|Mux31~6_combout  & ((\RB|Mux31~8_combout ))) # (!\RB|Mux31~6_combout  & (\RB|Mux31~1_combout )))) # (!\OperandStage|Q [0] & (((\RB|Mux31~6_combout ))))

	.dataa(\RB|Mux31~1_combout ),
	.datab(\RB|Mux31~8_combout ),
	.datac(\OperandStage|Q [0]),
	.datad(\RB|Mux31~6_combout ),
	.cin(gnd),
	.combout(\RB|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux31~9 .lut_mask = 16'hCFA0;
defparam \RB|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \RB|Mux31~20 (
// Equation(s):
// \RB|Mux31~20_combout  = (\OperandStage|Q [4] & ((\RB|Mux31~9_combout ))) # (!\OperandStage|Q [4] & (\RB|Mux31~19_combout ))

	.dataa(gnd),
	.datab(\OperandStage|Q [4]),
	.datac(\RB|Mux31~19_combout ),
	.datad(\RB|Mux31~9_combout ),
	.cin(gnd),
	.combout(\RB|Mux31~20_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux31~20 .lut_mask = 16'hFC30;
defparam \RB|Mux31~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \RB|A[0] (
// Equation(s):
// \RB|A [0] = (GLOBAL(\RB|Equal0~0clkctrl_outclk ) & ((\RB|A [0]))) # (!GLOBAL(\RB|Equal0~0clkctrl_outclk ) & (\RB|Mux31~20_combout ))

	.dataa(\RB|Mux31~20_combout ),
	.datab(\RB|A [0]),
	.datac(gnd),
	.datad(\RB|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RB|A [0]),
	.cout());
// synopsys translate_off
defparam \RB|A[0] .lut_mask = 16'hCCAA;
defparam \RB|A[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \muxK|Q[0]~15 (
// Equation(s):
// \muxK|Q[0]~15_combout  = (\OperandStage|Q [26] & ((\InstReg|Q [0]))) # (!\OperandStage|Q [26] & (\RB|A [0]))

	.dataa(\OperandStage|Q [26]),
	.datab(gnd),
	.datac(\RB|A [0]),
	.datad(\InstReg|Q [0]),
	.cin(gnd),
	.combout(\muxK|Q[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \muxK|Q[0]~15 .lut_mask = 16'hFA50;
defparam \muxK|Q[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[224]~121_combout  & ((\RB|Mux14~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 )) # 
// (!\RB|Mux14~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[224]~121_combout  & ((\RB|Mux14~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ) # (GND))) # (!\RB|Mux14~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[224]~121_combout  & (\RB|Mux14~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[224]~121_combout  & ((\RB|Mux14~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[224]~121_combout ),
	.datab(\RB|Mux14~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout  = ((\RB|Mux13~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[225]~120_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5  = CARRY((\RB|Mux13~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[225]~120_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 )) # 
// (!\RB|Mux13~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[225]~120_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 ))))

	.dataa(\RB|Mux13~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[225]~120_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[226]~119_combout  & ((\RB|Mux12~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 )) # 
// (!\RB|Mux12~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[226]~119_combout  & ((\RB|Mux12~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ) # (GND))) # (!\RB|Mux12~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[226]~119_combout  & (\RB|Mux12~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[226]~119_combout  & ((\RB|Mux12~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[226]~119_combout ),
	.datab(\RB|Mux12~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[227]~118_combout  $ (\RB|Mux11~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[227]~118_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 ) # (!\RB|Mux11~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[227]~118_combout  & (!\RB|Mux11~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[227]~118_combout ),
	.datab(\RB|Mux11~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout  = (\RB|Mux10~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[228]~117_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[228]~117_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ) # (GND))))) # (!\RB|Mux10~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[228]~117_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[228]~117_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11  = CARRY((\RB|Mux10~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[228]~117_combout ))) # 
// (!\RB|Mux10~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[228]~117_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 )))

	.dataa(\RB|Mux10~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[228]~117_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout  = ((\RB|Mux9~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[229]~116_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13  = CARRY((\RB|Mux9~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[229]~116_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 )) # 
// (!\RB|Mux9~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[229]~116_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 ))))

	.dataa(\RB|Mux9~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[229]~116_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[247]~134 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[247]~134_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[230]~115_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[230]~115_combout ),
	.datac(gnd),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[247]~134_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[247]~134 .lut_mask = 16'hCCAA;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[247]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \alu|Mux8~1 (
// Equation(s):
// \alu|Mux8~1_combout  = (\alu|Mux3~4_combout  & (\alu|Mux3~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[247]~134_combout )))) # (!\alu|Mux3~4_combout  & (((\alu|Mux8~0_combout )) # (!\alu|Mux3~3_combout )))

	.dataa(\alu|Mux3~4_combout ),
	.datab(\alu|Mux3~3_combout ),
	.datac(\alu|Mux8~0_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[247]~134_combout ),
	.cin(gnd),
	.combout(\alu|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux8~1 .lut_mask = 16'hD951;
defparam \alu|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneive_lcell_comb \alu|Mux8~2 (
// Equation(s):
// \alu|Mux8~2_combout  = (\muxK|Q[7]~8_combout  & ((\alu|Mux8~1_combout ) # (!\RB|Mux8~3_combout ))) # (!\muxK|Q[7]~8_combout  & (\RB|Mux8~3_combout ))

	.dataa(\muxK|Q[7]~8_combout ),
	.datab(\RB|Mux8~3_combout ),
	.datac(\alu|Mux8~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux8~2 .lut_mask = 16'hE6E6;
defparam \alu|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneive_lcell_comb \alu|Mux8~3 (
// Equation(s):
// \alu|Mux8~3_combout  = (!\alu|Mux3~2_combout  & ((\alu|Mux3~5_combout  & ((\alu|Mux8~2_combout ))) # (!\alu|Mux3~5_combout  & (\alu|Mux8~1_combout ))))

	.dataa(\alu|Mux3~5_combout ),
	.datab(\alu|Mux3~2_combout ),
	.datac(\alu|Mux8~1_combout ),
	.datad(\alu|Mux8~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux8~3 .lut_mask = 16'h3210;
defparam \alu|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \RB|Register[11][7]~feeder (
// Equation(s):
// \RB|Register[11][7]~feeder_combout  = \alu|Mux8~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux8~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[11][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[11][7]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[11][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \RB|Register[11][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[11][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[11][15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[11][7] .is_wysiwyg = "true";
defparam \RB|Register[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N5
dffeas \RB|Register[10][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[10][15]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[10][7] .is_wysiwyg = "true";
defparam \RB|Register[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N5
dffeas \RB|Register[8][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[8][15]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[8][7] .is_wysiwyg = "true";
defparam \RB|Register[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \RB|Register[9][7]~feeder (
// Equation(s):
// \RB|Register[9][7]~feeder_combout  = \alu|Mux8~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux8~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[9][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[9][7]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[9][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N15
dffeas \RB|Register[9][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[9][15]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[9][7] .is_wysiwyg = "true";
defparam \RB|Register[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \RB|Mux24~10 (
// Equation(s):
// \RB|Mux24~10_combout  = (\OperandStage|Q [0] & ((\OperandStage|Q [1]) # ((\RB|Register[9][7]~q )))) # (!\OperandStage|Q [0] & (!\OperandStage|Q [1] & (\RB|Register[8][7]~q )))

	.dataa(\OperandStage|Q [0]),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[8][7]~q ),
	.datad(\RB|Register[9][7]~q ),
	.cin(gnd),
	.combout(\RB|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux24~10 .lut_mask = 16'hBA98;
defparam \RB|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \RB|Mux24~11 (
// Equation(s):
// \RB|Mux24~11_combout  = (\OperandStage|Q [1] & ((\RB|Mux24~10_combout  & (\RB|Register[11][7]~q )) # (!\RB|Mux24~10_combout  & ((\RB|Register[10][7]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux24~10_combout ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Register[11][7]~q ),
	.datac(\RB|Register[10][7]~q ),
	.datad(\RB|Mux24~10_combout ),
	.cin(gnd),
	.combout(\RB|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux24~11 .lut_mask = 16'hDDA0;
defparam \RB|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneive_lcell_comb \RB|Register[14][7]~feeder (
// Equation(s):
// \RB|Register[14][7]~feeder_combout  = \alu|Mux8~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux8~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[14][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[14][7]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[14][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N11
dffeas \RB|Register[14][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[14][15]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[14][7] .is_wysiwyg = "true";
defparam \RB|Register[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N17
dffeas \RB|Register[12][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[12][15]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[12][7] .is_wysiwyg = "true";
defparam \RB|Register[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneive_lcell_comb \RB|Mux24~17 (
// Equation(s):
// \RB|Mux24~17_combout  = (\OperandStage|Q [0] & (((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & (\RB|Register[14][7]~q )) # (!\OperandStage|Q [1] & ((\RB|Register[12][7]~q )))))

	.dataa(\RB|Register[14][7]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[12][7]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux24~17_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux24~17 .lut_mask = 16'hEE30;
defparam \RB|Mux24~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N29
dffeas \RB|Register[15][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[15][15]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[15][7] .is_wysiwyg = "true";
defparam \RB|Register[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneive_lcell_comb \RB|Register[13][7]~feeder (
// Equation(s):
// \RB|Register[13][7]~feeder_combout  = \alu|Mux8~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux8~3_combout ),
	.cin(gnd),
	.combout(\RB|Register[13][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[13][7]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[13][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N15
dffeas \RB|Register[13][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[13][15]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[13][7] .is_wysiwyg = "true";
defparam \RB|Register[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneive_lcell_comb \RB|Mux24~18 (
// Equation(s):
// \RB|Mux24~18_combout  = (\OperandStage|Q [0] & ((\RB|Mux24~17_combout  & (\RB|Register[15][7]~q )) # (!\RB|Mux24~17_combout  & ((\RB|Register[13][7]~q ))))) # (!\OperandStage|Q [0] & (\RB|Mux24~17_combout ))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Mux24~17_combout ),
	.datac(\RB|Register[15][7]~q ),
	.datad(\RB|Register[13][7]~q ),
	.cin(gnd),
	.combout(\RB|Mux24~18_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux24~18 .lut_mask = 16'hE6C4;
defparam \RB|Mux24~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N7
dffeas \RB|Register[3][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[3][15]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[3][7] .is_wysiwyg = "true";
defparam \RB|Register[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N31
dffeas \RB|Register[2][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[2][15]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[2][7] .is_wysiwyg = "true";
defparam \RB|Register[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N16
cycloneive_lcell_comb \RB|Register[1][7]~feeder (
// Equation(s):
// \RB|Register[1][7]~feeder_combout  = \alu|Mux8~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux8~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[1][7]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N17
dffeas \RB|Register[1][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[1][15]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[1][7] .is_wysiwyg = "true";
defparam \RB|Register[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N0
cycloneive_lcell_comb \RB|Register[0][7]~feeder (
// Equation(s):
// \RB|Register[0][7]~feeder_combout  = \alu|Mux8~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux8~3_combout ),
	.cin(gnd),
	.combout(\RB|Register[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[0][7]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N1
dffeas \RB|Register[0][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[0][15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[0][7] .is_wysiwyg = "true";
defparam \RB|Register[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N10
cycloneive_lcell_comb \RB|Mux24~14 (
// Equation(s):
// \RB|Mux24~14_combout  = (\OperandStage|Q [1] & (((\OperandStage|Q [0])))) # (!\OperandStage|Q [1] & ((\OperandStage|Q [0] & (\RB|Register[1][7]~q )) # (!\OperandStage|Q [0] & ((\RB|Register[0][7]~q )))))

	.dataa(\RB|Register[1][7]~q ),
	.datab(\RB|Register[0][7]~q ),
	.datac(\OperandStage|Q [1]),
	.datad(\OperandStage|Q [0]),
	.cin(gnd),
	.combout(\RB|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux24~14 .lut_mask = 16'hFA0C;
defparam \RB|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneive_lcell_comb \RB|Mux24~15 (
// Equation(s):
// \RB|Mux24~15_combout  = (\OperandStage|Q [1] & ((\RB|Mux24~14_combout  & (\RB|Register[3][7]~q )) # (!\RB|Mux24~14_combout  & ((\RB|Register[2][7]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux24~14_combout ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Register[3][7]~q ),
	.datac(\RB|Register[2][7]~q ),
	.datad(\RB|Mux24~14_combout ),
	.cin(gnd),
	.combout(\RB|Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux24~15 .lut_mask = 16'hDDA0;
defparam \RB|Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneive_lcell_comb \RB|Register[5][7]~feeder (
// Equation(s):
// \RB|Register[5][7]~feeder_combout  = \alu|Mux8~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux8~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[5][7]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N3
dffeas \RB|Register[5][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[5][15]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[5][7] .is_wysiwyg = "true";
defparam \RB|Register[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N9
dffeas \RB|Register[7][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[7][15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[7][7] .is_wysiwyg = "true";
defparam \RB|Register[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N21
dffeas \RB|Register[4][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[4][15]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[4][7] .is_wysiwyg = "true";
defparam \RB|Register[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cycloneive_lcell_comb \RB|Register[6][7]~feeder (
// Equation(s):
// \RB|Register[6][7]~feeder_combout  = \alu|Mux8~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux8~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[6][7]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N27
dffeas \RB|Register[6][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[6][15]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[6][7] .is_wysiwyg = "true";
defparam \RB|Register[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneive_lcell_comb \RB|Mux24~12 (
// Equation(s):
// \RB|Mux24~12_combout  = (\OperandStage|Q [0] & (\OperandStage|Q [1])) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & ((\RB|Register[6][7]~q ))) # (!\OperandStage|Q [1] & (\RB|Register[4][7]~q ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[4][7]~q ),
	.datad(\RB|Register[6][7]~q ),
	.cin(gnd),
	.combout(\RB|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux24~12 .lut_mask = 16'hDC98;
defparam \RB|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneive_lcell_comb \RB|Mux24~13 (
// Equation(s):
// \RB|Mux24~13_combout  = (\OperandStage|Q [0] & ((\RB|Mux24~12_combout  & ((\RB|Register[7][7]~q ))) # (!\RB|Mux24~12_combout  & (\RB|Register[5][7]~q )))) # (!\OperandStage|Q [0] & (((\RB|Mux24~12_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[5][7]~q ),
	.datac(\RB|Register[7][7]~q ),
	.datad(\RB|Mux24~12_combout ),
	.cin(gnd),
	.combout(\RB|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux24~13 .lut_mask = 16'hF588;
defparam \RB|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneive_lcell_comb \RB|Mux24~16 (
// Equation(s):
// \RB|Mux24~16_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & ((\RB|Mux24~13_combout ))) # (!\OperandStage|Q [2] & (\RB|Mux24~15_combout ))))

	.dataa(\RB|Mux24~15_combout ),
	.datab(\OperandStage|Q [3]),
	.datac(\OperandStage|Q [2]),
	.datad(\RB|Mux24~13_combout ),
	.cin(gnd),
	.combout(\RB|Mux24~16_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux24~16 .lut_mask = 16'hF2C2;
defparam \RB|Mux24~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneive_lcell_comb \RB|Mux24~19 (
// Equation(s):
// \RB|Mux24~19_combout  = (\OperandStage|Q [3] & ((\RB|Mux24~16_combout  & ((\RB|Mux24~18_combout ))) # (!\RB|Mux24~16_combout  & (\RB|Mux24~11_combout )))) # (!\OperandStage|Q [3] & (((\RB|Mux24~16_combout ))))

	.dataa(\RB|Mux24~11_combout ),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Mux24~18_combout ),
	.datad(\RB|Mux24~16_combout ),
	.cin(gnd),
	.combout(\RB|Mux24~19_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux24~19 .lut_mask = 16'hF388;
defparam \RB|Mux24~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \RB|Register[23][7]~feeder (
// Equation(s):
// \RB|Register[23][7]~feeder_combout  = \alu|Mux8~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux8~3_combout ),
	.cin(gnd),
	.combout(\RB|Register[23][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[23][7]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[23][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \RB|Register[23][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[23][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[23][15]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[23][7] .is_wysiwyg = "true";
defparam \RB|Register[23][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \RB|Register[19][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[19][15]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[19][7] .is_wysiwyg = "true";
defparam \RB|Register[19][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \RB|Mux24~7 (
// Equation(s):
// \RB|Mux24~7_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[23][7]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[19][7]~q )))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[23][7]~q ),
	.datac(\RB|Register[19][7]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux24~7 .lut_mask = 16'hEE50;
defparam \RB|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N27
dffeas \RB|Register[31][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[31][15]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[31][7] .is_wysiwyg = "true";
defparam \RB|Register[31][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneive_lcell_comb \RB|Register[27][7]~feeder (
// Equation(s):
// \RB|Register[27][7]~feeder_combout  = \alu|Mux8~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux8~3_combout ),
	.cin(gnd),
	.combout(\RB|Register[27][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[27][7]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[27][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N5
dffeas \RB|Register[27][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[27][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[27][15]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[27][7] .is_wysiwyg = "true";
defparam \RB|Register[27][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneive_lcell_comb \RB|Mux24~8 (
// Equation(s):
// \RB|Mux24~8_combout  = (\OperandStage|Q [3] & ((\RB|Mux24~7_combout  & (\RB|Register[31][7]~q )) # (!\RB|Mux24~7_combout  & ((\RB|Register[27][7]~q ))))) # (!\OperandStage|Q [3] & (\RB|Mux24~7_combout ))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Mux24~7_combout ),
	.datac(\RB|Register[31][7]~q ),
	.datad(\RB|Register[27][7]~q ),
	.cin(gnd),
	.combout(\RB|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux24~8 .lut_mask = 16'hE6C4;
defparam \RB|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N29
dffeas \RB|Register[22][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[22][15]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[22][7] .is_wysiwyg = "true";
defparam \RB|Register[22][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \RB|Register[26][7]~feeder (
// Equation(s):
// \RB|Register[26][7]~feeder_combout  = \alu|Mux8~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux8~3_combout ),
	.cin(gnd),
	.combout(\RB|Register[26][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[26][7]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[26][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N7
dffeas \RB|Register[26][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[26][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[26][15]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[26][7] .is_wysiwyg = "true";
defparam \RB|Register[26][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N5
dffeas \RB|Register[18][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[18][15]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[18][7] .is_wysiwyg = "true";
defparam \RB|Register[18][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \RB|Mux24~0 (
// Equation(s):
// \RB|Mux24~0_combout  = (\OperandStage|Q [2] & (((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & (\RB|Register[26][7]~q )) # (!\OperandStage|Q [3] & ((\RB|Register[18][7]~q )))))

	.dataa(\RB|Register[26][7]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[18][7]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux24~0 .lut_mask = 16'hEE30;
defparam \RB|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N15
dffeas \RB|Register[30][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[30][15]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[30][7] .is_wysiwyg = "true";
defparam \RB|Register[30][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \RB|Mux24~1 (
// Equation(s):
// \RB|Mux24~1_combout  = (\RB|Mux24~0_combout  & (((\RB|Register[30][7]~q ) # (!\OperandStage|Q [2])))) # (!\RB|Mux24~0_combout  & (\RB|Register[22][7]~q  & ((\OperandStage|Q [2]))))

	.dataa(\RB|Register[22][7]~q ),
	.datab(\RB|Mux24~0_combout ),
	.datac(\RB|Register[30][7]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux24~1 .lut_mask = 16'hE2CC;
defparam \RB|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneive_lcell_comb \RB|Register[25][7]~feeder (
// Equation(s):
// \RB|Register[25][7]~feeder_combout  = \alu|Mux8~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux8~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[25][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[25][7]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[25][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N13
dffeas \RB|Register[25][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[25][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[25][15]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[25][7] .is_wysiwyg = "true";
defparam \RB|Register[25][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N15
dffeas \RB|Register[29][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[29][15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[29][7] .is_wysiwyg = "true";
defparam \RB|Register[29][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneive_lcell_comb \RB|Register[21][7]~feeder (
// Equation(s):
// \RB|Register[21][7]~feeder_combout  = \alu|Mux8~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux8~3_combout ),
	.cin(gnd),
	.combout(\RB|Register[21][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[21][7]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[21][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N9
dffeas \RB|Register[21][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[21][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[21][15]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[21][7] .is_wysiwyg = "true";
defparam \RB|Register[21][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N9
dffeas \RB|Register[17][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[17][15]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[17][7] .is_wysiwyg = "true";
defparam \RB|Register[17][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \RB|Mux24~2 (
// Equation(s):
// \RB|Mux24~2_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[21][7]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[17][7]~q )))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[21][7]~q ),
	.datac(\RB|Register[17][7]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux24~2 .lut_mask = 16'hEE50;
defparam \RB|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \RB|Mux24~3 (
// Equation(s):
// \RB|Mux24~3_combout  = (\OperandStage|Q [3] & ((\RB|Mux24~2_combout  & ((\RB|Register[29][7]~q ))) # (!\RB|Mux24~2_combout  & (\RB|Register[25][7]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux24~2_combout ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[25][7]~q ),
	.datac(\RB|Register[29][7]~q ),
	.datad(\RB|Mux24~2_combout ),
	.cin(gnd),
	.combout(\RB|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux24~3 .lut_mask = 16'hF588;
defparam \RB|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneive_lcell_comb \RB|Register[20][7]~feeder (
// Equation(s):
// \RB|Register[20][7]~feeder_combout  = \alu|Mux8~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux8~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[20][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[20][7]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[20][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N27
dffeas \RB|Register[20][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[20][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[20][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[20][7] .is_wysiwyg = "true";
defparam \RB|Register[20][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N27
dffeas \RB|Register[28][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[28][15]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[28][7] .is_wysiwyg = "true";
defparam \RB|Register[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N9
dffeas \RB|Register[16][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[16][15]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[16][7] .is_wysiwyg = "true";
defparam \RB|Register[16][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneive_lcell_comb \RB|Register[24][7]~feeder (
// Equation(s):
// \RB|Register[24][7]~feeder_combout  = \alu|Mux8~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux8~3_combout ),
	.cin(gnd),
	.combout(\RB|Register[24][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[24][7]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[24][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N13
dffeas \RB|Register[24][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[24][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[24][15]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[24][7] .is_wysiwyg = "true";
defparam \RB|Register[24][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneive_lcell_comb \RB|Mux24~4 (
// Equation(s):
// \RB|Mux24~4_combout  = (\OperandStage|Q [2] & (\OperandStage|Q [3])) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & ((\RB|Register[24][7]~q ))) # (!\OperandStage|Q [3] & (\RB|Register[16][7]~q ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[16][7]~q ),
	.datad(\RB|Register[24][7]~q ),
	.cin(gnd),
	.combout(\RB|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux24~4 .lut_mask = 16'hDC98;
defparam \RB|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneive_lcell_comb \RB|Mux24~5 (
// Equation(s):
// \RB|Mux24~5_combout  = (\OperandStage|Q [2] & ((\RB|Mux24~4_combout  & ((\RB|Register[28][7]~q ))) # (!\RB|Mux24~4_combout  & (\RB|Register[20][7]~q )))) # (!\OperandStage|Q [2] & (((\RB|Mux24~4_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[20][7]~q ),
	.datac(\RB|Register[28][7]~q ),
	.datad(\RB|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RB|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux24~5 .lut_mask = 16'hF588;
defparam \RB|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneive_lcell_comb \RB|Mux24~6 (
// Equation(s):
// \RB|Mux24~6_combout  = (\OperandStage|Q [1] & (\OperandStage|Q [0])) # (!\OperandStage|Q [1] & ((\OperandStage|Q [0] & (\RB|Mux24~3_combout )) # (!\OperandStage|Q [0] & ((\RB|Mux24~5_combout )))))

	.dataa(\OperandStage|Q [1]),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Mux24~3_combout ),
	.datad(\RB|Mux24~5_combout ),
	.cin(gnd),
	.combout(\RB|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux24~6 .lut_mask = 16'hD9C8;
defparam \RB|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneive_lcell_comb \RB|Mux24~9 (
// Equation(s):
// \RB|Mux24~9_combout  = (\OperandStage|Q [1] & ((\RB|Mux24~6_combout  & (\RB|Mux24~8_combout )) # (!\RB|Mux24~6_combout  & ((\RB|Mux24~1_combout ))))) # (!\OperandStage|Q [1] & (((\RB|Mux24~6_combout ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Mux24~8_combout ),
	.datac(\RB|Mux24~1_combout ),
	.datad(\RB|Mux24~6_combout ),
	.cin(gnd),
	.combout(\RB|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux24~9 .lut_mask = 16'hDDA0;
defparam \RB|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneive_lcell_comb \RB|Mux24~20 (
// Equation(s):
// \RB|Mux24~20_combout  = (\OperandStage|Q [4] & ((\RB|Mux24~9_combout ))) # (!\OperandStage|Q [4] & (\RB|Mux24~19_combout ))

	.dataa(\OperandStage|Q [4]),
	.datab(\RB|Mux24~19_combout ),
	.datac(\RB|Mux24~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Mux24~20_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux24~20 .lut_mask = 16'hE4E4;
defparam \RB|Mux24~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneive_lcell_comb \RB|A[7] (
// Equation(s):
// \RB|A [7] = (GLOBAL(\RB|Equal0~0clkctrl_outclk ) & ((\RB|A [7]))) # (!GLOBAL(\RB|Equal0~0clkctrl_outclk ) & (\RB|Mux24~20_combout ))

	.dataa(\RB|Mux24~20_combout ),
	.datab(gnd),
	.datac(\RB|A [7]),
	.datad(\RB|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RB|A [7]),
	.cout());
// synopsys translate_off
defparam \RB|A[7] .lut_mask = 16'hF0AA;
defparam \RB|A[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N14
cycloneive_lcell_comb \muxK|Q[7]~8 (
// Equation(s):
// \muxK|Q[7]~8_combout  = (\OperandStage|Q [26] & ((\InstReg|Q [7]))) # (!\OperandStage|Q [26] & (\RB|A [7]))

	.dataa(gnd),
	.datab(\RB|A [7]),
	.datac(\OperandStage|Q [26]),
	.datad(\InstReg|Q [7]),
	.cin(gnd),
	.combout(\muxK|Q[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \muxK|Q[7]~8 .lut_mask = 16'hFC0C;
defparam \muxK|Q[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[113]~36_combout  $ (\RB|Mux13~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[113]~36_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ) # (!\RB|Mux13~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[113]~36_combout  & (!\RB|Mux13~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[113]~36_combout ),
	.datab(\RB|Mux13~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[130]~44 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[130]~44_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[113]~36_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[113]~36_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[113]~36_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[130]~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[130]~44 .lut_mask = 16'hAAE2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[130]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[130]~44_combout  & ((\RB|Mux12~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 )) # 
// (!\RB|Mux12~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[130]~44_combout  & ((\RB|Mux12~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ) # (GND))) # (!\RB|Mux12~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[130]~44_combout  & (\RB|Mux12~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[130]~44_combout  & ((\RB|Mux12~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[130]~44_combout ),
	.datab(\RB|Mux12~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[147]~53 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[147]~53_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[130]~44_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[130]~44_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[130]~44_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[147]~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[147]~53 .lut_mask = 16'hCCE4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[147]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout  = ((\RB|Mux11~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[147]~53_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9  = CARRY((\RB|Mux11~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[147]~53_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 )) # 
// (!\RB|Mux11~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[147]~53_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ))))

	.dataa(\RB|Mux11~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[147]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[164]~63 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[164]~63_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[147]~53_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[147]~53_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[147]~53_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[164]~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[164]~63 .lut_mask = 16'hAEA2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[164]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout  = ((\RB|Mux9~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[165]~62_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13  = CARRY((\RB|Mux9~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[165]~62_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 )) # 
// (!\RB|Mux9~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[165]~62_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ))))

	.dataa(\RB|Mux9~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[165]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[182]~73 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[182]~73_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[165]~62_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[165]~62_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[165]~62_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[182]~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[182]~73 .lut_mask = 16'hAAE2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[182]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[183]~72_combout  $ (\RB|Mux7~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[183]~72_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ) # (!\RB|Mux7~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[183]~72_combout  & (!\RB|Mux7~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[183]~72_combout ),
	.datab(\RB|Mux7~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[184]~71_combout  & ((\RB|Mux6~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 )) # 
// (!\RB|Mux6~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[184]~71_combout  & ((\RB|Mux6~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ) # (GND))) # (!\RB|Mux6~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[184]~71_combout  & (\RB|Mux6~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[184]~71_combout  & ((\RB|Mux6~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[184]~71_combout ),
	.datab(\RB|Mux6~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout  = ((\RB|Mux5~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[185]~70_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21  = CARRY((\RB|Mux5~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[185]~70_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 )) # 
// (!\RB|Mux5~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[185]~70_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ))))

	.dataa(\RB|Mux5~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[185]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[202]~82 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[202]~82_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[185]~70_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[185]~70_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[185]~70_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[202]~82_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[202]~82 .lut_mask = 16'hACAA;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[202]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[219]~95 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[219]~95_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[202]~82_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[202]~82_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[202]~82_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[219]~95_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[219]~95 .lut_mask = 16'hCEC4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[219]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[236]~109 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[236]~109_combout  = (\RB|Mux0~1_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[219]~95_combout )))) # (!\RB|Mux0~1_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[219]~95_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout ))))

	.dataa(\RB|Mux0~1_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[219]~95_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[236]~109_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[236]~109 .lut_mask = 16'hF0E4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[236]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[253]~127 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[253]~127_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[236]~109_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout )))

	.dataa(gnd),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[236]~109_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[253]~127_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[253]~127 .lut_mask = 16'hCFC0;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[253]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneive_lcell_comb \alu|Mux2~3 (
// Equation(s):
// \alu|Mux2~3_combout  = (\alu|Mux3~3_combout  & ((\alu|Mux3~4_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[253]~127_combout ))) # (!\alu|Mux3~4_combout  & (\alu|Mux2~2_combout )))) # (!\alu|Mux3~3_combout  & (((!\alu|Mux3~4_combout ))))

	.dataa(\alu|Mux2~2_combout ),
	.datab(\alu|Mux3~3_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[253]~127_combout ),
	.datad(\alu|Mux3~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux2~3 .lut_mask = 16'hC0BB;
defparam \alu|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneive_lcell_comb \alu|Mux2~6 (
// Equation(s):
// \alu|Mux2~6_combout  = (\RB|A [13] & ((\OperandStage|Q [26] & ((\RB|Mux2~1_combout ))) # (!\OperandStage|Q [26] & ((\alu|Mux2~3_combout ) # (!\RB|Mux2~1_combout ))))) # (!\RB|A [13] & (((\RB|Mux2~1_combout ))))

	.dataa(\RB|A [13]),
	.datab(\OperandStage|Q [26]),
	.datac(\alu|Mux2~3_combout ),
	.datad(\RB|Mux2~1_combout ),
	.cin(gnd),
	.combout(\alu|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux2~6 .lut_mask = 16'hFD22;
defparam \alu|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneive_lcell_comb \alu|Mux2~4 (
// Equation(s):
// \alu|Mux2~4_combout  = (!\alu|Mux3~2_combout  & ((\alu|Mux3~5_combout  & ((\alu|Mux2~6_combout ))) # (!\alu|Mux3~5_combout  & (\alu|Mux2~3_combout ))))

	.dataa(\alu|Mux3~5_combout ),
	.datab(\alu|Mux3~2_combout ),
	.datac(\alu|Mux2~3_combout ),
	.datad(\alu|Mux2~6_combout ),
	.cin(gnd),
	.combout(\alu|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux2~4 .lut_mask = 16'h3210;
defparam \alu|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N27
dffeas \RB|Register[15][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\alu|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[15][15]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[15][13] .is_wysiwyg = "true";
defparam \RB|Register[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N21
dffeas \RB|Register[13][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[13][15]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[13][13] .is_wysiwyg = "true";
defparam \RB|Register[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \RB|Register[14][13]~feeder (
// Equation(s):
// \RB|Register[14][13]~feeder_combout  = \alu|Mux2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux2~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[14][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[14][13]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[14][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \RB|Register[14][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[14][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[14][15]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[14][13] .is_wysiwyg = "true";
defparam \RB|Register[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N3
dffeas \RB|Register[12][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[12][15]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[12][13] .is_wysiwyg = "true";
defparam \RB|Register[12][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N2
cycloneive_lcell_comb \RB|Mux18~17 (
// Equation(s):
// \RB|Mux18~17_combout  = (\OperandStage|Q [0] & (((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & (\RB|Register[14][13]~q )) # (!\OperandStage|Q [1] & ((\RB|Register[12][13]~q )))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[14][13]~q ),
	.datac(\RB|Register[12][13]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux18~17 .lut_mask = 16'hEE50;
defparam \RB|Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
cycloneive_lcell_comb \RB|Mux18~18 (
// Equation(s):
// \RB|Mux18~18_combout  = (\OperandStage|Q [0] & ((\RB|Mux18~17_combout  & (\RB|Register[15][13]~q )) # (!\RB|Mux18~17_combout  & ((\RB|Register[13][13]~q ))))) # (!\OperandStage|Q [0] & (((\RB|Mux18~17_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[15][13]~q ),
	.datac(\RB|Register[13][13]~q ),
	.datad(\RB|Mux18~17_combout ),
	.cin(gnd),
	.combout(\RB|Mux18~18_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux18~18 .lut_mask = 16'hDDA0;
defparam \RB|Mux18~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N4
cycloneive_lcell_comb \RB|Register[11][13]~feeder (
// Equation(s):
// \RB|Register[11][13]~feeder_combout  = \alu|Mux2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux2~4_combout ),
	.cin(gnd),
	.combout(\RB|Register[11][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[11][13]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[11][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N5
dffeas \RB|Register[11][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[11][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[11][15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[11][13] .is_wysiwyg = "true";
defparam \RB|Register[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N3
dffeas \RB|Register[10][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[10][15]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[10][13] .is_wysiwyg = "true";
defparam \RB|Register[10][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N30
cycloneive_lcell_comb \RB|Register[9][13]~feeder (
// Equation(s):
// \RB|Register[9][13]~feeder_combout  = \alu|Mux2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux2~4_combout ),
	.cin(gnd),
	.combout(\RB|Register[9][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[9][13]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[9][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N31
dffeas \RB|Register[9][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[9][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[9][15]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[9][13] .is_wysiwyg = "true";
defparam \RB|Register[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N21
dffeas \RB|Register[8][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[8][15]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[8][13] .is_wysiwyg = "true";
defparam \RB|Register[8][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N20
cycloneive_lcell_comb \RB|Mux18~10 (
// Equation(s):
// \RB|Mux18~10_combout  = (\OperandStage|Q [1] & (((\OperandStage|Q [0])))) # (!\OperandStage|Q [1] & ((\OperandStage|Q [0] & (\RB|Register[9][13]~q )) # (!\OperandStage|Q [0] & ((\RB|Register[8][13]~q )))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Register[9][13]~q ),
	.datac(\RB|Register[8][13]~q ),
	.datad(\OperandStage|Q [0]),
	.cin(gnd),
	.combout(\RB|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux18~10 .lut_mask = 16'hEE50;
defparam \RB|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N2
cycloneive_lcell_comb \RB|Mux18~11 (
// Equation(s):
// \RB|Mux18~11_combout  = (\OperandStage|Q [1] & ((\RB|Mux18~10_combout  & (\RB|Register[11][13]~q )) # (!\RB|Mux18~10_combout  & ((\RB|Register[10][13]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux18~10_combout ))))

	.dataa(\RB|Register[11][13]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[10][13]~q ),
	.datad(\RB|Mux18~10_combout ),
	.cin(gnd),
	.combout(\RB|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux18~11 .lut_mask = 16'hBBC0;
defparam \RB|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N3
dffeas \RB|Register[3][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[3][15]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[3][13] .is_wysiwyg = "true";
defparam \RB|Register[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N23
dffeas \RB|Register[2][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[2][15]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[2][13] .is_wysiwyg = "true";
defparam \RB|Register[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N17
dffeas \RB|Register[1][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[1][15]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[1][13] .is_wysiwyg = "true";
defparam \RB|Register[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N1
dffeas \RB|Register[0][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[0][15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[0][13] .is_wysiwyg = "true";
defparam \RB|Register[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneive_lcell_comb \RB|Mux18~14 (
// Equation(s):
// \RB|Mux18~14_combout  = (\OperandStage|Q [1] & (((\OperandStage|Q [0])))) # (!\OperandStage|Q [1] & ((\OperandStage|Q [0] & (\RB|Register[1][13]~q )) # (!\OperandStage|Q [0] & ((\RB|Register[0][13]~q )))))

	.dataa(\RB|Register[1][13]~q ),
	.datab(\RB|Register[0][13]~q ),
	.datac(\OperandStage|Q [1]),
	.datad(\OperandStage|Q [0]),
	.cin(gnd),
	.combout(\RB|Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux18~14 .lut_mask = 16'hFA0C;
defparam \RB|Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cycloneive_lcell_comb \RB|Mux18~15 (
// Equation(s):
// \RB|Mux18~15_combout  = (\OperandStage|Q [1] & ((\RB|Mux18~14_combout  & (\RB|Register[3][13]~q )) # (!\RB|Mux18~14_combout  & ((\RB|Register[2][13]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux18~14_combout ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Register[3][13]~q ),
	.datac(\RB|Register[2][13]~q ),
	.datad(\RB|Mux18~14_combout ),
	.cin(gnd),
	.combout(\RB|Mux18~15_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux18~15 .lut_mask = 16'hDDA0;
defparam \RB|Mux18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cycloneive_lcell_comb \RB|Register[5][13]~feeder (
// Equation(s):
// \RB|Register[5][13]~feeder_combout  = \alu|Mux2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux2~4_combout ),
	.cin(gnd),
	.combout(\RB|Register[5][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[5][13]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[5][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N21
dffeas \RB|Register[5][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[5][15]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[5][13] .is_wysiwyg = "true";
defparam \RB|Register[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N23
dffeas \RB|Register[7][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[7][15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[7][13] .is_wysiwyg = "true";
defparam \RB|Register[7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneive_lcell_comb \RB|Register[6][13]~feeder (
// Equation(s):
// \RB|Register[6][13]~feeder_combout  = \alu|Mux2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux2~4_combout ),
	.cin(gnd),
	.combout(\RB|Register[6][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[6][13]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[6][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N29
dffeas \RB|Register[6][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[6][15]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[6][13] .is_wysiwyg = "true";
defparam \RB|Register[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N31
dffeas \RB|Register[4][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[4][15]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[4][13] .is_wysiwyg = "true";
defparam \RB|Register[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneive_lcell_comb \RB|Mux18~12 (
// Equation(s):
// \RB|Mux18~12_combout  = (\OperandStage|Q [1] & ((\RB|Register[6][13]~q ) # ((\OperandStage|Q [0])))) # (!\OperandStage|Q [1] & (((\RB|Register[4][13]~q  & !\OperandStage|Q [0]))))

	.dataa(\RB|Register[6][13]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[4][13]~q ),
	.datad(\OperandStage|Q [0]),
	.cin(gnd),
	.combout(\RB|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux18~12 .lut_mask = 16'hCCB8;
defparam \RB|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cycloneive_lcell_comb \RB|Mux18~13 (
// Equation(s):
// \RB|Mux18~13_combout  = (\OperandStage|Q [0] & ((\RB|Mux18~12_combout  & ((\RB|Register[7][13]~q ))) # (!\RB|Mux18~12_combout  & (\RB|Register[5][13]~q )))) # (!\OperandStage|Q [0] & (((\RB|Mux18~12_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[5][13]~q ),
	.datac(\RB|Register[7][13]~q ),
	.datad(\RB|Mux18~12_combout ),
	.cin(gnd),
	.combout(\RB|Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux18~13 .lut_mask = 16'hF588;
defparam \RB|Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N22
cycloneive_lcell_comb \RB|Mux18~16 (
// Equation(s):
// \RB|Mux18~16_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & ((\RB|Mux18~13_combout ))) # (!\OperandStage|Q [2] & (\RB|Mux18~15_combout ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Mux18~15_combout ),
	.datac(\OperandStage|Q [2]),
	.datad(\RB|Mux18~13_combout ),
	.cin(gnd),
	.combout(\RB|Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux18~16 .lut_mask = 16'hF4A4;
defparam \RB|Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N12
cycloneive_lcell_comb \RB|Mux18~19 (
// Equation(s):
// \RB|Mux18~19_combout  = (\OperandStage|Q [3] & ((\RB|Mux18~16_combout  & (\RB|Mux18~18_combout )) # (!\RB|Mux18~16_combout  & ((\RB|Mux18~11_combout ))))) # (!\OperandStage|Q [3] & (((\RB|Mux18~16_combout ))))

	.dataa(\RB|Mux18~18_combout ),
	.datab(\RB|Mux18~11_combout ),
	.datac(\OperandStage|Q [3]),
	.datad(\RB|Mux18~16_combout ),
	.cin(gnd),
	.combout(\RB|Mux18~19_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux18~19 .lut_mask = 16'hAFC0;
defparam \RB|Mux18~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N13
dffeas \RB|Register[19][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[19][15]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[19][13] .is_wysiwyg = "true";
defparam \RB|Register[19][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N20
cycloneive_lcell_comb \RB|Register[23][13]~feeder (
// Equation(s):
// \RB|Register[23][13]~feeder_combout  = \alu|Mux2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux2~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[23][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[23][13]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[23][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N21
dffeas \RB|Register[23][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[23][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[23][15]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[23][13] .is_wysiwyg = "true";
defparam \RB|Register[23][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N12
cycloneive_lcell_comb \RB|Mux18~7 (
// Equation(s):
// \RB|Mux18~7_combout  = (\OperandStage|Q [3] & (\OperandStage|Q [2])) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & ((\RB|Register[23][13]~q ))) # (!\OperandStage|Q [2] & (\RB|Register[19][13]~q ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[19][13]~q ),
	.datad(\RB|Register[23][13]~q ),
	.cin(gnd),
	.combout(\RB|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux18~7 .lut_mask = 16'hDC98;
defparam \RB|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N31
dffeas \RB|Register[27][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[27][15]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[27][13] .is_wysiwyg = "true";
defparam \RB|Register[27][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N7
dffeas \RB|Register[31][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[31][15]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[31][13] .is_wysiwyg = "true";
defparam \RB|Register[31][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N6
cycloneive_lcell_comb \RB|Mux18~8 (
// Equation(s):
// \RB|Mux18~8_combout  = (\RB|Mux18~7_combout  & (((\RB|Register[31][13]~q ) # (!\OperandStage|Q [3])))) # (!\RB|Mux18~7_combout  & (\RB|Register[27][13]~q  & ((\OperandStage|Q [3]))))

	.dataa(\RB|Mux18~7_combout ),
	.datab(\RB|Register[27][13]~q ),
	.datac(\RB|Register[31][13]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux18~8 .lut_mask = 16'hE4AA;
defparam \RB|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneive_lcell_comb \RB|Register[20][13]~feeder (
// Equation(s):
// \RB|Register[20][13]~feeder_combout  = \alu|Mux2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux2~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[20][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[20][13]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[20][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N21
dffeas \RB|Register[20][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[20][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[20][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[20][13] .is_wysiwyg = "true";
defparam \RB|Register[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N19
dffeas \RB|Register[28][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[28][15]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[28][13] .is_wysiwyg = "true";
defparam \RB|Register[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N17
dffeas \RB|Register[16][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[16][15]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[16][13] .is_wysiwyg = "true";
defparam \RB|Register[16][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneive_lcell_comb \RB|Register[24][13]~feeder (
// Equation(s):
// \RB|Register[24][13]~feeder_combout  = \alu|Mux2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux2~4_combout ),
	.cin(gnd),
	.combout(\RB|Register[24][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[24][13]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[24][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N17
dffeas \RB|Register[24][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[24][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[24][15]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[24][13] .is_wysiwyg = "true";
defparam \RB|Register[24][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \RB|Mux18~4 (
// Equation(s):
// \RB|Mux18~4_combout  = (\OperandStage|Q [2] & (\OperandStage|Q [3])) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & ((\RB|Register[24][13]~q ))) # (!\OperandStage|Q [3] & (\RB|Register[16][13]~q ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[16][13]~q ),
	.datad(\RB|Register[24][13]~q ),
	.cin(gnd),
	.combout(\RB|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux18~4 .lut_mask = 16'hDC98;
defparam \RB|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneive_lcell_comb \RB|Mux18~5 (
// Equation(s):
// \RB|Mux18~5_combout  = (\OperandStage|Q [2] & ((\RB|Mux18~4_combout  & ((\RB|Register[28][13]~q ))) # (!\RB|Mux18~4_combout  & (\RB|Register[20][13]~q )))) # (!\OperandStage|Q [2] & (((\RB|Mux18~4_combout ))))

	.dataa(\RB|Register[20][13]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[28][13]~q ),
	.datad(\RB|Mux18~4_combout ),
	.cin(gnd),
	.combout(\RB|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux18~5 .lut_mask = 16'hF388;
defparam \RB|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneive_lcell_comb \RB|Register[25][13]~feeder (
// Equation(s):
// \RB|Register[25][13]~feeder_combout  = \alu|Mux2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux2~4_combout ),
	.cin(gnd),
	.combout(\RB|Register[25][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[25][13]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[25][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N5
dffeas \RB|Register[25][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[25][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[25][15]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[25][13] .is_wysiwyg = "true";
defparam \RB|Register[25][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N21
dffeas \RB|Register[29][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[29][15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[29][13] .is_wysiwyg = "true";
defparam \RB|Register[29][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneive_lcell_comb \RB|Register[21][13]~feeder (
// Equation(s):
// \RB|Register[21][13]~feeder_combout  = \alu|Mux2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux2~4_combout ),
	.cin(gnd),
	.combout(\RB|Register[21][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[21][13]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[21][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N1
dffeas \RB|Register[21][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[21][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[21][15]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[21][13] .is_wysiwyg = "true";
defparam \RB|Register[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N11
dffeas \RB|Register[17][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[17][15]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[17][13] .is_wysiwyg = "true";
defparam \RB|Register[17][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cycloneive_lcell_comb \RB|Mux18~2 (
// Equation(s):
// \RB|Mux18~2_combout  = (\OperandStage|Q [2] & ((\RB|Register[21][13]~q ) # ((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & (((\RB|Register[17][13]~q  & !\OperandStage|Q [3]))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[21][13]~q ),
	.datac(\RB|Register[17][13]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux18~2 .lut_mask = 16'hAAD8;
defparam \RB|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
cycloneive_lcell_comb \RB|Mux18~3 (
// Equation(s):
// \RB|Mux18~3_combout  = (\OperandStage|Q [3] & ((\RB|Mux18~2_combout  & ((\RB|Register[29][13]~q ))) # (!\RB|Mux18~2_combout  & (\RB|Register[25][13]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux18~2_combout ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[25][13]~q ),
	.datac(\RB|Register[29][13]~q ),
	.datad(\RB|Mux18~2_combout ),
	.cin(gnd),
	.combout(\RB|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux18~3 .lut_mask = 16'hF588;
defparam \RB|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N14
cycloneive_lcell_comb \RB|Mux18~6 (
// Equation(s):
// \RB|Mux18~6_combout  = (\OperandStage|Q [0] & ((\OperandStage|Q [1]) # ((\RB|Mux18~3_combout )))) # (!\OperandStage|Q [0] & (!\OperandStage|Q [1] & (\RB|Mux18~5_combout )))

	.dataa(\OperandStage|Q [0]),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Mux18~5_combout ),
	.datad(\RB|Mux18~3_combout ),
	.cin(gnd),
	.combout(\RB|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux18~6 .lut_mask = 16'hBA98;
defparam \RB|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \RB|Register[30][13]~feeder (
// Equation(s):
// \RB|Register[30][13]~feeder_combout  = \alu|Mux2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux2~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[30][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[30][13]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[30][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N1
dffeas \RB|Register[30][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[30][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[30][15]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[30][13] .is_wysiwyg = "true";
defparam \RB|Register[30][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N11
dffeas \RB|Register[22][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[22][15]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[22][13] .is_wysiwyg = "true";
defparam \RB|Register[22][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \RB|Register[26][13]~feeder (
// Equation(s):
// \RB|Register[26][13]~feeder_combout  = \alu|Mux2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux2~4_combout ),
	.cin(gnd),
	.combout(\RB|Register[26][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[26][13]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[26][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N17
dffeas \RB|Register[26][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[26][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[26][15]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[26][13] .is_wysiwyg = "true";
defparam \RB|Register[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N11
dffeas \RB|Register[18][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[18][15]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[18][13] .is_wysiwyg = "true";
defparam \RB|Register[18][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \RB|Mux18~0 (
// Equation(s):
// \RB|Mux18~0_combout  = (\OperandStage|Q [2] & (((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & (\RB|Register[26][13]~q )) # (!\OperandStage|Q [3] & ((\RB|Register[18][13]~q )))))

	.dataa(\RB|Register[26][13]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[18][13]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux18~0 .lut_mask = 16'hEE30;
defparam \RB|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \RB|Mux18~1 (
// Equation(s):
// \RB|Mux18~1_combout  = (\OperandStage|Q [2] & ((\RB|Mux18~0_combout  & (\RB|Register[30][13]~q )) # (!\RB|Mux18~0_combout  & ((\RB|Register[22][13]~q ))))) # (!\OperandStage|Q [2] & (((\RB|Mux18~0_combout ))))

	.dataa(\RB|Register[30][13]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[22][13]~q ),
	.datad(\RB|Mux18~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux18~1 .lut_mask = 16'hBBC0;
defparam \RB|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N30
cycloneive_lcell_comb \RB|Mux18~9 (
// Equation(s):
// \RB|Mux18~9_combout  = (\OperandStage|Q [1] & ((\RB|Mux18~6_combout  & (\RB|Mux18~8_combout )) # (!\RB|Mux18~6_combout  & ((\RB|Mux18~1_combout ))))) # (!\OperandStage|Q [1] & (((\RB|Mux18~6_combout ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Mux18~8_combout ),
	.datac(\RB|Mux18~6_combout ),
	.datad(\RB|Mux18~1_combout ),
	.cin(gnd),
	.combout(\RB|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux18~9 .lut_mask = 16'hDAD0;
defparam \RB|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N24
cycloneive_lcell_comb \RB|Mux18~20 (
// Equation(s):
// \RB|Mux18~20_combout  = (\OperandStage|Q [4] & ((\RB|Mux18~9_combout ))) # (!\OperandStage|Q [4] & (\RB|Mux18~19_combout ))

	.dataa(\OperandStage|Q [4]),
	.datab(gnd),
	.datac(\RB|Mux18~19_combout ),
	.datad(\RB|Mux18~9_combout ),
	.cin(gnd),
	.combout(\RB|Mux18~20_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux18~20 .lut_mask = 16'hFA50;
defparam \RB|Mux18~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N6
cycloneive_lcell_comb \RB|A[13] (
// Equation(s):
// \RB|A [13] = (GLOBAL(\RB|Equal0~0clkctrl_outclk ) & ((\RB|A [13]))) # (!GLOBAL(\RB|Equal0~0clkctrl_outclk ) & (\RB|Mux18~20_combout ))

	.dataa(\RB|Mux18~20_combout ),
	.datab(gnd),
	.datac(\RB|A [13]),
	.datad(\RB|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RB|A [13]),
	.cout());
// synopsys translate_off
defparam \RB|A[13] .lut_mask = 16'hF0AA;
defparam \RB|A[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N28
cycloneive_lcell_comb \muxK|Q[13]~2 (
// Equation(s):
// \muxK|Q[13]~2_combout  = (!\OperandStage|Q [26] & \RB|A [13])

	.dataa(gnd),
	.datab(\OperandStage|Q [26]),
	.datac(gnd),
	.datad(\RB|A [13]),
	.cin(gnd),
	.combout(\muxK|Q[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxK|Q[13]~2 .lut_mask = 16'h3300;
defparam \muxK|Q[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[16]~4_combout  & ((\RB|Mux14~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )) # 
// (!\RB|Mux14~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[16]~4_combout  & ((\RB|Mux14~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ) # (GND))) # (!\RB|Mux14~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[16]~4_combout  & (\RB|Mux14~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[16]~4_combout  & ((\RB|Mux14~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datab(\RB|Mux14~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N14
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[33]~6 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[34]~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[16]~4_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[34]~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[34]~3_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[33]~6 .lut_mask = 16'hAAE2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[33]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout  = (\RB|Mux12~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[34]~5_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[34]~5_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ) # (GND))))) # (!\RB|Mux12~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[34]~5_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[34]~5_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = CARRY((\RB|Mux12~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[34]~5_combout ))) # 
// (!\RB|Mux12~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[34]~5_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )))

	.dataa(\RB|Mux12~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[34]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N2
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[51]~8 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[51]~8_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[51]~5_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[34]~5_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[51]~5_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[34]~5_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[51]~5_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[34]~5_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[51]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[51]~8 .lut_mask = 16'hCCE4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[51]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[68]~12 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[68]~12_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[68]~6_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[51]~8_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[68]~6_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[51]~8_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[51]~8_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[68]~6_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[68]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[68]~12 .lut_mask = 16'hAAE2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[68]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  = \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .lut_mask = 16'hF0F0;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[80]~22 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[80]~22_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & (\muxK|Q[10]~5_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ))))) # (!\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout  & 
// (\muxK|Q[10]~5_combout ))

	.dataa(\muxK|Q[10]~5_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[80]~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[80]~22 .lut_mask = 16'hAEA2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[80]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N30
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[97]~28 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[97]~28_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[80]~22_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[80]~22_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[80]~22_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[97]~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[97]~28 .lut_mask = 16'hAAE2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[97]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[114]~35 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[114]~35_combout  = (\alu|Mod0|auto_generated|divider|divider|sel [119] & (\alu|Mod0|auto_generated|divider|divider|StageOut[97]~28_combout )) # (!\alu|Mod0|auto_generated|divider|divider|sel [119] & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[97]~28_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout )))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[97]~28_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|sel [119]),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[114]~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[114]~35 .lut_mask = 16'hABA8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[114]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout  = (\RB|Mux12~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[114]~35_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[114]~35_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ) # (GND))))) # (!\RB|Mux12~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[114]~35_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[114]~35_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7  = CARRY((\RB|Mux12~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[114]~35_combout ))) # 
// (!\RB|Mux12~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[114]~35_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 )))

	.dataa(\RB|Mux12~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[114]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[131]~43 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[131]~43_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[114]~35_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[114]~35_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[114]~35_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[131]~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[131]~43 .lut_mask = 16'hCCE4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[131]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout  = ((\RB|Mux11~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[131]~43_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9  = CARRY((\RB|Mux11~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[131]~43_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 )) # 
// (!\RB|Mux11~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[131]~43_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ))))

	.dataa(\RB|Mux11~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[131]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[148]~52 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[131]~43_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[131]~43_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[131]~43_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[148]~52 .lut_mask = 16'hAACA;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[148]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout  & ((\RB|Mux10~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 )) # 
// (!\RB|Mux10~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout  & ((\RB|Mux10~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ) # (GND))) # (!\RB|Mux10~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout  & (\RB|Mux10~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout  & ((\RB|Mux10~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout ),
	.datab(\RB|Mux10~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[165]~62 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[165]~62_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[165]~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[165]~62 .lut_mask = 16'hCEC4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[165]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[166]~61_combout  & ((\RB|Mux8~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 )) # 
// (!\RB|Mux8~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[166]~61_combout  & ((\RB|Mux8~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ) # (GND))) # (!\RB|Mux8~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[166]~61_combout  & (\RB|Mux8~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[166]~61_combout  & ((\RB|Mux8~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[166]~61_combout ),
	.datab(\RB|Mux8~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[183]~72 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[183]~72_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|StageOut[166]~61_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[166]~61_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[166]~61_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[183]~72_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[183]~72 .lut_mask = 16'hF0D8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[183]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[200]~84 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[200]~84_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[183]~72_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[183]~72_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[183]~72_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[200]~84_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[200]~84 .lut_mask = 16'hCCE4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[200]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[217]~97 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[217]~97_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|StageOut[200]~84_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[200]~84_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[200]~84_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[217]~97_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[217]~97 .lut_mask = 16'hF0D8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[217]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[234]~111 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[234]~111_combout  = (\RB|Mux0~1_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[217]~97_combout )) # (!\RB|Mux0~1_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[217]~97_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout )))))

	.dataa(\RB|Mux0~1_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[217]~97_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[234]~111_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[234]~111 .lut_mask = 16'hCCD8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[234]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[251]~124 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[251]~124_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[234]~111_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout )))

	.dataa(gnd),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[234]~111_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[251]~124_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[251]~124 .lut_mask = 16'hCCF0;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[251]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneive_lcell_comb \alu|Mux4~3 (
// Equation(s):
// \alu|Mux4~3_combout  = (\alu|Mux3~4_combout  & (((\alu|Mux3~3_combout  & \alu|Mod0|auto_generated|divider|divider|StageOut[251]~124_combout )))) # (!\alu|Mux3~4_combout  & ((\alu|Mux4~2_combout ) # ((!\alu|Mux3~3_combout ))))

	.dataa(\alu|Mux4~2_combout ),
	.datab(\alu|Mux3~4_combout ),
	.datac(\alu|Mux3~3_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[251]~124_combout ),
	.cin(gnd),
	.combout(\alu|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux4~3 .lut_mask = 16'hE323;
defparam \alu|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneive_lcell_comb \alu|Mux4~6 (
// Equation(s):
// \alu|Mux4~6_combout  = (\RB|Mux4~3_combout  & (((\alu|Mux4~3_combout ) # (\OperandStage|Q [26])) # (!\RB|A [11]))) # (!\RB|Mux4~3_combout  & (\RB|A [11] & ((!\OperandStage|Q [26]))))

	.dataa(\RB|Mux4~3_combout ),
	.datab(\RB|A [11]),
	.datac(\alu|Mux4~3_combout ),
	.datad(\OperandStage|Q [26]),
	.cin(gnd),
	.combout(\alu|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux4~6 .lut_mask = 16'hAAE6;
defparam \alu|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneive_lcell_comb \alu|Mux4~4 (
// Equation(s):
// \alu|Mux4~4_combout  = (!\alu|Mux3~2_combout  & ((\alu|Mux3~5_combout  & ((\alu|Mux4~6_combout ))) # (!\alu|Mux3~5_combout  & (\alu|Mux4~3_combout ))))

	.dataa(\alu|Mux3~5_combout ),
	.datab(\alu|Mux3~2_combout ),
	.datac(\alu|Mux4~3_combout ),
	.datad(\alu|Mux4~6_combout ),
	.cin(gnd),
	.combout(\alu|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux4~4 .lut_mask = 16'h3210;
defparam \alu|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N8
cycloneive_lcell_comb \RB|Register[9][11]~feeder (
// Equation(s):
// \RB|Register[9][11]~feeder_combout  = \alu|Mux4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux4~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[9][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[9][11]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[9][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N9
dffeas \RB|Register[9][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[9][15]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[9][11] .is_wysiwyg = "true";
defparam \RB|Register[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N7
dffeas \RB|Register[8][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[8][15]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[8][11] .is_wysiwyg = "true";
defparam \RB|Register[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
cycloneive_lcell_comb \RB|Mux20~10 (
// Equation(s):
// \RB|Mux20~10_combout  = (\OperandStage|Q [1] & (((\OperandStage|Q [0])))) # (!\OperandStage|Q [1] & ((\OperandStage|Q [0] & (\RB|Register[9][11]~q )) # (!\OperandStage|Q [0] & ((\RB|Register[8][11]~q )))))

	.dataa(\RB|Register[9][11]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[8][11]~q ),
	.datad(\OperandStage|Q [0]),
	.cin(gnd),
	.combout(\RB|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux20~10 .lut_mask = 16'hEE30;
defparam \RB|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneive_lcell_comb \RB|Register[11][11]~feeder (
// Equation(s):
// \RB|Register[11][11]~feeder_combout  = \alu|Mux4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux4~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[11][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[11][11]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[11][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N11
dffeas \RB|Register[11][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[11][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[11][15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[11][11] .is_wysiwyg = "true";
defparam \RB|Register[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N9
dffeas \RB|Register[10][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[10][15]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[10][11] .is_wysiwyg = "true";
defparam \RB|Register[10][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
cycloneive_lcell_comb \RB|Mux20~11 (
// Equation(s):
// \RB|Mux20~11_combout  = (\RB|Mux20~10_combout  & ((\RB|Register[11][11]~q ) # ((!\OperandStage|Q [1])))) # (!\RB|Mux20~10_combout  & (((\RB|Register[10][11]~q  & \OperandStage|Q [1]))))

	.dataa(\RB|Mux20~10_combout ),
	.datab(\RB|Register[11][11]~q ),
	.datac(\RB|Register[10][11]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux20~11 .lut_mask = 16'hD8AA;
defparam \RB|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N4
cycloneive_lcell_comb \RB|Register[5][11]~feeder (
// Equation(s):
// \RB|Register[5][11]~feeder_combout  = \alu|Mux4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux4~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[5][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[5][11]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[5][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N5
dffeas \RB|Register[5][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[5][15]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[5][11] .is_wysiwyg = "true";
defparam \RB|Register[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N11
dffeas \RB|Register[7][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[7][15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[7][11] .is_wysiwyg = "true";
defparam \RB|Register[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneive_lcell_comb \RB|Register[6][11]~feeder (
// Equation(s):
// \RB|Register[6][11]~feeder_combout  = \alu|Mux4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux4~4_combout ),
	.cin(gnd),
	.combout(\RB|Register[6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[6][11]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N23
dffeas \RB|Register[6][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[6][15]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[6][11] .is_wysiwyg = "true";
defparam \RB|Register[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N1
dffeas \RB|Register[4][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[4][15]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[4][11] .is_wysiwyg = "true";
defparam \RB|Register[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneive_lcell_comb \RB|Mux20~12 (
// Equation(s):
// \RB|Mux20~12_combout  = (\OperandStage|Q [1] & ((\RB|Register[6][11]~q ) # ((\OperandStage|Q [0])))) # (!\OperandStage|Q [1] & (((\RB|Register[4][11]~q  & !\OperandStage|Q [0]))))

	.dataa(\RB|Register[6][11]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[4][11]~q ),
	.datad(\OperandStage|Q [0]),
	.cin(gnd),
	.combout(\RB|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux20~12 .lut_mask = 16'hCCB8;
defparam \RB|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cycloneive_lcell_comb \RB|Mux20~13 (
// Equation(s):
// \RB|Mux20~13_combout  = (\OperandStage|Q [0] & ((\RB|Mux20~12_combout  & ((\RB|Register[7][11]~q ))) # (!\RB|Mux20~12_combout  & (\RB|Register[5][11]~q )))) # (!\OperandStage|Q [0] & (((\RB|Mux20~12_combout ))))

	.dataa(\RB|Register[5][11]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[7][11]~q ),
	.datad(\RB|Mux20~12_combout ),
	.cin(gnd),
	.combout(\RB|Mux20~13_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux20~13 .lut_mask = 16'hF388;
defparam \RB|Mux20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N21
dffeas \RB|Register[3][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[3][15]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[3][11] .is_wysiwyg = "true";
defparam \RB|Register[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N21
dffeas \RB|Register[2][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[2][15]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[2][11] .is_wysiwyg = "true";
defparam \RB|Register[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N13
dffeas \RB|Register[0][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[0][15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[0][11] .is_wysiwyg = "true";
defparam \RB|Register[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N11
dffeas \RB|Register[1][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[1][15]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[1][11] .is_wysiwyg = "true";
defparam \RB|Register[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneive_lcell_comb \RB|Mux20~14 (
// Equation(s):
// \RB|Mux20~14_combout  = (\OperandStage|Q [0] & (((\RB|Register[1][11]~q ) # (\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & (\RB|Register[0][11]~q  & ((!\OperandStage|Q [1]))))

	.dataa(\RB|Register[0][11]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[1][11]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux20~14_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux20~14 .lut_mask = 16'hCCE2;
defparam \RB|Mux20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N20
cycloneive_lcell_comb \RB|Mux20~15 (
// Equation(s):
// \RB|Mux20~15_combout  = (\OperandStage|Q [1] & ((\RB|Mux20~14_combout  & (\RB|Register[3][11]~q )) # (!\RB|Mux20~14_combout  & ((\RB|Register[2][11]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux20~14_combout ))))

	.dataa(\RB|Register[3][11]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[2][11]~q ),
	.datad(\RB|Mux20~14_combout ),
	.cin(gnd),
	.combout(\RB|Mux20~15_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux20~15 .lut_mask = 16'hBBC0;
defparam \RB|Mux20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N4
cycloneive_lcell_comb \RB|Mux20~16 (
// Equation(s):
// \RB|Mux20~16_combout  = (\OperandStage|Q [3] & (\OperandStage|Q [2])) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Mux20~13_combout )) # (!\OperandStage|Q [2] & ((\RB|Mux20~15_combout )))))

	.dataa(\OperandStage|Q [3]),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Mux20~13_combout ),
	.datad(\RB|Mux20~15_combout ),
	.cin(gnd),
	.combout(\RB|Mux20~16_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux20~16 .lut_mask = 16'hD9C8;
defparam \RB|Mux20~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
cycloneive_lcell_comb \RB|Register[13][11]~feeder (
// Equation(s):
// \RB|Register[13][11]~feeder_combout  = \alu|Mux4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux4~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[13][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[13][11]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[13][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N17
dffeas \RB|Register[13][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[13][15]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[13][11] .is_wysiwyg = "true";
defparam \RB|Register[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N13
dffeas \RB|Register[15][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[15][15]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[15][11] .is_wysiwyg = "true";
defparam \RB|Register[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N3
dffeas \RB|Register[14][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[14][15]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[14][11] .is_wysiwyg = "true";
defparam \RB|Register[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N15
dffeas \RB|Register[12][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[12][15]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[12][11] .is_wysiwyg = "true";
defparam \RB|Register[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
cycloneive_lcell_comb \RB|Mux20~17 (
// Equation(s):
// \RB|Mux20~17_combout  = (\OperandStage|Q [0] & (((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & (\RB|Register[14][11]~q )) # (!\OperandStage|Q [1] & ((\RB|Register[12][11]~q )))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[14][11]~q ),
	.datac(\RB|Register[12][11]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux20~17_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux20~17 .lut_mask = 16'hEE50;
defparam \RB|Mux20~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \RB|Mux20~18 (
// Equation(s):
// \RB|Mux20~18_combout  = (\OperandStage|Q [0] & ((\RB|Mux20~17_combout  & ((\RB|Register[15][11]~q ))) # (!\RB|Mux20~17_combout  & (\RB|Register[13][11]~q )))) # (!\OperandStage|Q [0] & (((\RB|Mux20~17_combout ))))

	.dataa(\RB|Register[13][11]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[15][11]~q ),
	.datad(\RB|Mux20~17_combout ),
	.cin(gnd),
	.combout(\RB|Mux20~18_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux20~18 .lut_mask = 16'hF388;
defparam \RB|Mux20~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N26
cycloneive_lcell_comb \RB|Mux20~19 (
// Equation(s):
// \RB|Mux20~19_combout  = (\OperandStage|Q [3] & ((\RB|Mux20~16_combout  & ((\RB|Mux20~18_combout ))) # (!\RB|Mux20~16_combout  & (\RB|Mux20~11_combout )))) # (!\OperandStage|Q [3] & (((\RB|Mux20~16_combout ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Mux20~11_combout ),
	.datac(\RB|Mux20~16_combout ),
	.datad(\RB|Mux20~18_combout ),
	.cin(gnd),
	.combout(\RB|Mux20~19_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux20~19 .lut_mask = 16'hF858;
defparam \RB|Mux20~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N12
cycloneive_lcell_comb \RB|Register[23][11]~feeder (
// Equation(s):
// \RB|Register[23][11]~feeder_combout  = \alu|Mux4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux4~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[23][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[23][11]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[23][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N13
dffeas \RB|Register[23][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[23][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[23][15]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[23][11] .is_wysiwyg = "true";
defparam \RB|Register[23][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N1
dffeas \RB|Register[19][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[19][15]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[19][11] .is_wysiwyg = "true";
defparam \RB|Register[19][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N0
cycloneive_lcell_comb \RB|Mux20~7 (
// Equation(s):
// \RB|Mux20~7_combout  = (\OperandStage|Q [2] & ((\RB|Register[23][11]~q ) # ((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & (((\RB|Register[19][11]~q  & !\OperandStage|Q [3]))))

	.dataa(\RB|Register[23][11]~q ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Register[19][11]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux20~7 .lut_mask = 16'hCCB8;
defparam \RB|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N18
cycloneive_lcell_comb \RB|Register[27][11]~feeder (
// Equation(s):
// \RB|Register[27][11]~feeder_combout  = \alu|Mux4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux4~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[27][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[27][11]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[27][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N19
dffeas \RB|Register[27][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[27][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[27][15]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[27][11] .is_wysiwyg = "true";
defparam \RB|Register[27][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N31
dffeas \RB|Register[31][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[31][15]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[31][11] .is_wysiwyg = "true";
defparam \RB|Register[31][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N30
cycloneive_lcell_comb \RB|Mux20~8 (
// Equation(s):
// \RB|Mux20~8_combout  = (\RB|Mux20~7_combout  & (((\RB|Register[31][11]~q ) # (!\OperandStage|Q [3])))) # (!\RB|Mux20~7_combout  & (\RB|Register[27][11]~q  & ((\OperandStage|Q [3]))))

	.dataa(\RB|Mux20~7_combout ),
	.datab(\RB|Register[27][11]~q ),
	.datac(\RB|Register[31][11]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux20~8 .lut_mask = 16'hE4AA;
defparam \RB|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \RB|Register[30][11]~feeder (
// Equation(s):
// \RB|Register[30][11]~feeder_combout  = \alu|Mux4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux4~4_combout ),
	.cin(gnd),
	.combout(\RB|Register[30][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[30][11]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[30][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N25
dffeas \RB|Register[30][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[30][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[30][15]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[30][11] .is_wysiwyg = "true";
defparam \RB|Register[30][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N1
dffeas \RB|Register[22][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[22][15]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[22][11] .is_wysiwyg = "true";
defparam \RB|Register[22][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \RB|Register[26][11]~feeder (
// Equation(s):
// \RB|Register[26][11]~feeder_combout  = \alu|Mux4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux4~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[26][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[26][11]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[26][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N27
dffeas \RB|Register[26][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[26][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[26][15]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[26][11] .is_wysiwyg = "true";
defparam \RB|Register[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N7
dffeas \RB|Register[18][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[18][15]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[18][11] .is_wysiwyg = "true";
defparam \RB|Register[18][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \RB|Mux20~0 (
// Equation(s):
// \RB|Mux20~0_combout  = (\OperandStage|Q [3] & ((\RB|Register[26][11]~q ) # ((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & (((\RB|Register[18][11]~q  & !\OperandStage|Q [2]))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[26][11]~q ),
	.datac(\RB|Register[18][11]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux20~0 .lut_mask = 16'hAAD8;
defparam \RB|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \RB|Mux20~1 (
// Equation(s):
// \RB|Mux20~1_combout  = (\OperandStage|Q [2] & ((\RB|Mux20~0_combout  & (\RB|Register[30][11]~q )) # (!\RB|Mux20~0_combout  & ((\RB|Register[22][11]~q ))))) # (!\OperandStage|Q [2] & (((\RB|Mux20~0_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[30][11]~q ),
	.datac(\RB|Register[22][11]~q ),
	.datad(\RB|Mux20~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux20~1 .lut_mask = 16'hDDA0;
defparam \RB|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneive_lcell_comb \RB|Register[25][11]~feeder (
// Equation(s):
// \RB|Register[25][11]~feeder_combout  = \alu|Mux4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux4~4_combout ),
	.cin(gnd),
	.combout(\RB|Register[25][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[25][11]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[25][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N25
dffeas \RB|Register[25][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[25][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[25][15]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[25][11] .is_wysiwyg = "true";
defparam \RB|Register[25][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N23
dffeas \RB|Register[29][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[29][15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[29][11] .is_wysiwyg = "true";
defparam \RB|Register[29][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneive_lcell_comb \RB|Register[21][11]~feeder (
// Equation(s):
// \RB|Register[21][11]~feeder_combout  = \alu|Mux4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux4~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[21][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[21][11]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[21][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N15
dffeas \RB|Register[21][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[21][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[21][15]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[21][11] .is_wysiwyg = "true";
defparam \RB|Register[21][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N29
dffeas \RB|Register[17][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[17][15]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[17][11] .is_wysiwyg = "true";
defparam \RB|Register[17][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N28
cycloneive_lcell_comb \RB|Mux20~2 (
// Equation(s):
// \RB|Mux20~2_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[21][11]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[17][11]~q )))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[21][11]~q ),
	.datac(\RB|Register[17][11]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux20~2 .lut_mask = 16'hEE50;
defparam \RB|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N22
cycloneive_lcell_comb \RB|Mux20~3 (
// Equation(s):
// \RB|Mux20~3_combout  = (\OperandStage|Q [3] & ((\RB|Mux20~2_combout  & ((\RB|Register[29][11]~q ))) # (!\RB|Mux20~2_combout  & (\RB|Register[25][11]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux20~2_combout ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[25][11]~q ),
	.datac(\RB|Register[29][11]~q ),
	.datad(\RB|Mux20~2_combout ),
	.cin(gnd),
	.combout(\RB|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux20~3 .lut_mask = 16'hF588;
defparam \RB|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneive_lcell_comb \RB|Register[20][11]~feeder (
// Equation(s):
// \RB|Register[20][11]~feeder_combout  = \alu|Mux4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux4~4_combout ),
	.cin(gnd),
	.combout(\RB|Register[20][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[20][11]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[20][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N9
dffeas \RB|Register[20][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[20][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[20][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[20][11] .is_wysiwyg = "true";
defparam \RB|Register[20][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N23
dffeas \RB|Register[28][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[28][15]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[28][11] .is_wysiwyg = "true";
defparam \RB|Register[28][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N25
dffeas \RB|Register[16][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[16][15]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[16][11] .is_wysiwyg = "true";
defparam \RB|Register[16][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneive_lcell_comb \RB|Register[24][11]~feeder (
// Equation(s):
// \RB|Register[24][11]~feeder_combout  = \alu|Mux4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux4~4_combout ),
	.cin(gnd),
	.combout(\RB|Register[24][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[24][11]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[24][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N5
dffeas \RB|Register[24][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[24][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[24][15]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[24][11] .is_wysiwyg = "true";
defparam \RB|Register[24][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneive_lcell_comb \RB|Mux20~4 (
// Equation(s):
// \RB|Mux20~4_combout  = (\OperandStage|Q [2] & (\OperandStage|Q [3])) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & ((\RB|Register[24][11]~q ))) # (!\OperandStage|Q [3] & (\RB|Register[16][11]~q ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[16][11]~q ),
	.datad(\RB|Register[24][11]~q ),
	.cin(gnd),
	.combout(\RB|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux20~4 .lut_mask = 16'hDC98;
defparam \RB|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneive_lcell_comb \RB|Mux20~5 (
// Equation(s):
// \RB|Mux20~5_combout  = (\OperandStage|Q [2] & ((\RB|Mux20~4_combout  & ((\RB|Register[28][11]~q ))) # (!\RB|Mux20~4_combout  & (\RB|Register[20][11]~q )))) # (!\OperandStage|Q [2] & (((\RB|Mux20~4_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[20][11]~q ),
	.datac(\RB|Register[28][11]~q ),
	.datad(\RB|Mux20~4_combout ),
	.cin(gnd),
	.combout(\RB|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux20~5 .lut_mask = 16'hF588;
defparam \RB|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N0
cycloneive_lcell_comb \RB|Mux20~6 (
// Equation(s):
// \RB|Mux20~6_combout  = (\OperandStage|Q [0] & ((\OperandStage|Q [1]) # ((\RB|Mux20~3_combout )))) # (!\OperandStage|Q [0] & (!\OperandStage|Q [1] & ((\RB|Mux20~5_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Mux20~3_combout ),
	.datad(\RB|Mux20~5_combout ),
	.cin(gnd),
	.combout(\RB|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux20~6 .lut_mask = 16'hB9A8;
defparam \RB|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N18
cycloneive_lcell_comb \RB|Mux20~9 (
// Equation(s):
// \RB|Mux20~9_combout  = (\OperandStage|Q [1] & ((\RB|Mux20~6_combout  & (\RB|Mux20~8_combout )) # (!\RB|Mux20~6_combout  & ((\RB|Mux20~1_combout ))))) # (!\OperandStage|Q [1] & (((\RB|Mux20~6_combout ))))

	.dataa(\RB|Mux20~8_combout ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Mux20~1_combout ),
	.datad(\RB|Mux20~6_combout ),
	.cin(gnd),
	.combout(\RB|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux20~9 .lut_mask = 16'hBBC0;
defparam \RB|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N20
cycloneive_lcell_comb \RB|Mux20~20 (
// Equation(s):
// \RB|Mux20~20_combout  = (\OperandStage|Q [4] & ((\RB|Mux20~9_combout ))) # (!\OperandStage|Q [4] & (\RB|Mux20~19_combout ))

	.dataa(gnd),
	.datab(\OperandStage|Q [4]),
	.datac(\RB|Mux20~19_combout ),
	.datad(\RB|Mux20~9_combout ),
	.cin(gnd),
	.combout(\RB|Mux20~20_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux20~20 .lut_mask = 16'hFC30;
defparam \RB|Mux20~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N2
cycloneive_lcell_comb \RB|A[11] (
// Equation(s):
// \RB|A [11] = (GLOBAL(\RB|Equal0~0clkctrl_outclk ) & ((\RB|A [11]))) # (!GLOBAL(\RB|Equal0~0clkctrl_outclk ) & (\RB|Mux20~20_combout ))

	.dataa(gnd),
	.datab(\RB|Mux20~20_combout ),
	.datac(\RB|A [11]),
	.datad(\RB|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RB|A [11]),
	.cout());
// synopsys translate_off
defparam \RB|A[11] .lut_mask = 16'hF0CC;
defparam \RB|A[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N4
cycloneive_lcell_comb \muxK|Q[11]~4 (
// Equation(s):
// \muxK|Q[11]~4_combout  = (\RB|A [11] & !\OperandStage|Q [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RB|A [11]),
	.datad(\OperandStage|Q [26]),
	.cin(gnd),
	.combout(\muxK|Q[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxK|Q[11]~4 .lut_mask = 16'h00F0;
defparam \muxK|Q[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[64]~16 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[64]~16_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[68]~6_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\muxK|Q[11]~4_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout )))) # (!\alu|Mod0|auto_generated|divider|divider|selnose[68]~6_combout  & 
// (((\muxK|Q[11]~4_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[68]~6_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.datac(\muxK|Q[11]~4_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[64]~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[64]~16 .lut_mask = 16'hF0D8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[64]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[81]~21 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[81]~21_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|StageOut[64]~16_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[64]~16_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[64]~16_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[81]~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[81]~21 .lut_mask = 16'hFB08;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[81]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[98]~27 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[98]~27_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|StageOut[81]~21_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[81]~21_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[81]~21_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[98]~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[98]~27 .lut_mask = 16'hF0B8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[98]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N2
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[115]~34 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[115]~34_combout  = (\alu|Mod0|auto_generated|divider|divider|sel [119] & (\alu|Mod0|auto_generated|divider|divider|StageOut[98]~27_combout )) # (!\alu|Mod0|auto_generated|divider|divider|sel [119] & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[98]~27_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout )))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|sel [119]),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[98]~27_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[115]~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[115]~34 .lut_mask = 16'hCDC8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[115]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout  = ((\RB|Mux11~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[115]~34_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9  = CARRY((\RB|Mux11~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[115]~34_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 )) # 
// (!\RB|Mux11~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[115]~34_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ))))

	.dataa(\RB|Mux11~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[115]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[132]~42 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[132]~42_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[115]~34_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[115]~34_combout )))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[115]~34_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[132]~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[132]~42 .lut_mask = 16'hFB40;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[132]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout  = (\RB|Mux10~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[132]~42_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[132]~42_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ) # (GND))))) # (!\RB|Mux10~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[132]~42_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[132]~42_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11  = CARRY((\RB|Mux10~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[132]~42_combout ))) # 
// (!\RB|Mux10~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[132]~42_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 )))

	.dataa(\RB|Mux10~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[132]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[149]~51 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[149]~51_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[132]~42_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[132]~42_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[132]~42_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[149]~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[149]~51 .lut_mask = 16'hAAE2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[149]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout  = ((\RB|Mux9~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[149]~51_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13  = CARRY((\RB|Mux9~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[149]~51_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 )) # 
// (!\RB|Mux9~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[149]~51_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ))))

	.dataa(\RB|Mux9~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[149]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[166]~61 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[166]~61_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[149]~51_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[149]~51_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[149]~51_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[166]~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[166]~61 .lut_mask = 16'hCCE4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[166]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[167]~60_combout  $ (\RB|Mux7~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[167]~60_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ) # (!\RB|Mux7~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[167]~60_combout  & (!\RB|Mux7~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[167]~60_combout ),
	.datab(\RB|Mux7~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  = (\RB|Mux6~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[168]~59_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[168]~59_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ) # (GND))))) # (!\RB|Mux6~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[168]~59_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[168]~59_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19  = CARRY((\RB|Mux6~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[168]~59_combout ))) # 
// (!\RB|Mux6~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[168]~59_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 )))

	.dataa(\RB|Mux6~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[168]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[185]~70 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[185]~70_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[168]~59_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[168]~59_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[168]~59_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[185]~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[185]~70 .lut_mask = 16'hAACA;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[185]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[186]~69_combout  & ((\RB|Mux4~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 )) # 
// (!\RB|Mux4~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[186]~69_combout  & ((\RB|Mux4~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ) # (GND))) # (!\RB|Mux4~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[186]~69_combout  & (\RB|Mux4~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[186]~69_combout  & ((\RB|Mux4~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[186]~69_combout ),
	.datab(\RB|Mux4~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[203]~81 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[203]~81_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[186]~69_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[186]~69_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[186]~69_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[203]~81_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[203]~81 .lut_mask = 16'hCEC4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[203]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[220]~94 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[220]~94_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[203]~81_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[203]~81_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[203]~81_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[220]~94_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[220]~94 .lut_mask = 16'hAACA;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[220]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[237]~108 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[237]~108_combout  = (\RB|Mux0~1_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[220]~94_combout )) # (!\RB|Mux0~1_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[220]~94_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout )))))

	.dataa(\RB|Mux0~1_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[220]~94_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[237]~108_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[237]~108 .lut_mask = 16'hCCD8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[237]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[254]~126 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[254]~126_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[237]~108_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout ),
	.datab(gnd),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[237]~108_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[254]~126_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[254]~126 .lut_mask = 16'hF0AA;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[254]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
cycloneive_lcell_comb \alu|Mux1~3 (
// Equation(s):
// \alu|Mux1~3_combout  = (\alu|Mux3~3_combout  & ((\alu|Mux3~4_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[254]~126_combout ))) # (!\alu|Mux3~4_combout  & (\alu|Mux1~2_combout )))) # (!\alu|Mux3~3_combout  & (((!\alu|Mux3~4_combout ))))

	.dataa(\alu|Mux1~2_combout ),
	.datab(\alu|Mux3~3_combout ),
	.datac(\alu|Mux3~4_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[254]~126_combout ),
	.cin(gnd),
	.combout(\alu|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux1~3 .lut_mask = 16'hCB0B;
defparam \alu|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
cycloneive_lcell_comb \alu|Mux1~4 (
// Equation(s):
// \alu|Mux1~4_combout  = (\alu|Mux3~5_combout  & ((\muxK|Q[14]~1_combout  & ((\alu|Mux1~3_combout ) # (!\RB|Mux1~1_combout ))) # (!\muxK|Q[14]~1_combout  & (\RB|Mux1~1_combout )))) # (!\alu|Mux3~5_combout  & (((\alu|Mux1~3_combout ))))

	.dataa(\alu|Mux3~5_combout ),
	.datab(\muxK|Q[14]~1_combout ),
	.datac(\RB|Mux1~1_combout ),
	.datad(\alu|Mux1~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux1~4 .lut_mask = 16'hFD28;
defparam \alu|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N18
cycloneive_lcell_comb \alu|Mux1~5 (
// Equation(s):
// \alu|Mux1~5_combout  = (\alu|Mux1~4_combout  & (((\exeStage|Q [32]) # (!\exeStage|Q [30])) # (!\exeStage|Q [31])))

	.dataa(\exeStage|Q [31]),
	.datab(\exeStage|Q [32]),
	.datac(\exeStage|Q [30]),
	.datad(\alu|Mux1~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux1~5 .lut_mask = 16'hDF00;
defparam \alu|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneive_lcell_comb \RB|Register[29][14]~feeder (
// Equation(s):
// \RB|Register[29][14]~feeder_combout  = \alu|Mux1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[29][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[29][14]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[29][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N29
dffeas \RB|Register[29][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[29][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[29][15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[29][14] .is_wysiwyg = "true";
defparam \RB|Register[29][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N11
dffeas \RB|Register[21][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[21][15]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[21][14] .is_wysiwyg = "true";
defparam \RB|Register[21][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
cycloneive_lcell_comb \RB|Register[25][14]~feeder (
// Equation(s):
// \RB|Register[25][14]~feeder_combout  = \alu|Mux1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux1~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[25][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[25][14]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[25][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N31
dffeas \RB|Register[25][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[25][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[25][15]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[25][14] .is_wysiwyg = "true";
defparam \RB|Register[25][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N9
dffeas \RB|Register[17][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[17][15]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[17][14] .is_wysiwyg = "true";
defparam \RB|Register[17][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N8
cycloneive_lcell_comb \RB|Mux17~0 (
// Equation(s):
// \RB|Mux17~0_combout  = (\OperandStage|Q [2] & (((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & (\RB|Register[25][14]~q )) # (!\OperandStage|Q [3] & ((\RB|Register[17][14]~q )))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[25][14]~q ),
	.datac(\RB|Register[17][14]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux17~0 .lut_mask = 16'hEE50;
defparam \RB|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneive_lcell_comb \RB|Mux17~1 (
// Equation(s):
// \RB|Mux17~1_combout  = (\OperandStage|Q [2] & ((\RB|Mux17~0_combout  & (\RB|Register[29][14]~q )) # (!\RB|Mux17~0_combout  & ((\RB|Register[21][14]~q ))))) # (!\OperandStage|Q [2] & (((\RB|Mux17~0_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[29][14]~q ),
	.datac(\RB|Register[21][14]~q ),
	.datad(\RB|Mux17~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux17~1 .lut_mask = 16'hDDA0;
defparam \RB|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N16
cycloneive_lcell_comb \RB|Register[23][14]~feeder (
// Equation(s):
// \RB|Register[23][14]~feeder_combout  = \alu|Mux1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[23][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[23][14]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[23][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N17
dffeas \RB|Register[23][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[23][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[23][15]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[23][14] .is_wysiwyg = "true";
defparam \RB|Register[23][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N27
dffeas \RB|Register[31][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[31][15]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[31][14] .is_wysiwyg = "true";
defparam \RB|Register[31][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N16
cycloneive_lcell_comb \RB|Register[27][14]~feeder (
// Equation(s):
// \RB|Register[27][14]~feeder_combout  = \alu|Mux1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux1~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[27][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[27][14]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[27][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N17
dffeas \RB|Register[27][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[27][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[27][15]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[27][14] .is_wysiwyg = "true";
defparam \RB|Register[27][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N31
dffeas \RB|Register[19][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[19][15]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[19][14] .is_wysiwyg = "true";
defparam \RB|Register[19][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N30
cycloneive_lcell_comb \RB|Mux17~7 (
// Equation(s):
// \RB|Mux17~7_combout  = (\OperandStage|Q [2] & (((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & (\RB|Register[27][14]~q )) # (!\OperandStage|Q [3] & ((\RB|Register[19][14]~q )))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[27][14]~q ),
	.datac(\RB|Register[19][14]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux17~7 .lut_mask = 16'hEE50;
defparam \RB|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N26
cycloneive_lcell_comb \RB|Mux17~8 (
// Equation(s):
// \RB|Mux17~8_combout  = (\OperandStage|Q [2] & ((\RB|Mux17~7_combout  & ((\RB|Register[31][14]~q ))) # (!\RB|Mux17~7_combout  & (\RB|Register[23][14]~q )))) # (!\OperandStage|Q [2] & (((\RB|Mux17~7_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[23][14]~q ),
	.datac(\RB|Register[31][14]~q ),
	.datad(\RB|Mux17~7_combout ),
	.cin(gnd),
	.combout(\RB|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux17~8 .lut_mask = 16'hF588;
defparam \RB|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneive_lcell_comb \RB|Register[24][14]~feeder (
// Equation(s):
// \RB|Register[24][14]~feeder_combout  = \alu|Mux1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux1~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[24][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[24][14]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[24][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N13
dffeas \RB|Register[24][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[24][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[24][15]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[24][14] .is_wysiwyg = "true";
defparam \RB|Register[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N15
dffeas \RB|Register[28][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[28][15]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[28][14] .is_wysiwyg = "true";
defparam \RB|Register[28][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneive_lcell_comb \RB|Register[20][14]~feeder (
// Equation(s):
// \RB|Register[20][14]~feeder_combout  = \alu|Mux1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux1~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[20][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[20][14]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[20][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N15
dffeas \RB|Register[20][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[20][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[20][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[20][14] .is_wysiwyg = "true";
defparam \RB|Register[20][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N1
dffeas \RB|Register[16][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[16][15]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[16][14] .is_wysiwyg = "true";
defparam \RB|Register[16][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneive_lcell_comb \RB|Mux17~4 (
// Equation(s):
// \RB|Mux17~4_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[20][14]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[16][14]~q )))))

	.dataa(\RB|Register[20][14]~q ),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[16][14]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux17~4 .lut_mask = 16'hEE30;
defparam \RB|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneive_lcell_comb \RB|Mux17~5 (
// Equation(s):
// \RB|Mux17~5_combout  = (\OperandStage|Q [3] & ((\RB|Mux17~4_combout  & ((\RB|Register[28][14]~q ))) # (!\RB|Mux17~4_combout  & (\RB|Register[24][14]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux17~4_combout ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[24][14]~q ),
	.datac(\RB|Register[28][14]~q ),
	.datad(\RB|Mux17~4_combout ),
	.cin(gnd),
	.combout(\RB|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux17~5 .lut_mask = 16'hF588;
defparam \RB|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \RB|Register[26][14]~feeder (
// Equation(s):
// \RB|Register[26][14]~feeder_combout  = \alu|Mux1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[26][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[26][14]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[26][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N19
dffeas \RB|Register[26][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[26][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[26][15]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[26][14] .is_wysiwyg = "true";
defparam \RB|Register[26][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \RB|Register[22][14]~feeder (
// Equation(s):
// \RB|Register[22][14]~feeder_combout  = \alu|Mux1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux1~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[22][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[22][14]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[22][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N21
dffeas \RB|Register[22][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[22][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[22][15]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[22][14] .is_wysiwyg = "true";
defparam \RB|Register[22][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N19
dffeas \RB|Register[18][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[18][15]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[18][14] .is_wysiwyg = "true";
defparam \RB|Register[18][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \RB|Mux17~2 (
// Equation(s):
// \RB|Mux17~2_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[22][14]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[18][14]~q )))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[22][14]~q ),
	.datac(\RB|Register[18][14]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux17~2 .lut_mask = 16'hEE50;
defparam \RB|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N29
dffeas \RB|Register[30][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[30][15]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[30][14] .is_wysiwyg = "true";
defparam \RB|Register[30][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \RB|Mux17~3 (
// Equation(s):
// \RB|Mux17~3_combout  = (\RB|Mux17~2_combout  & (((\RB|Register[30][14]~q ) # (!\OperandStage|Q [3])))) # (!\RB|Mux17~2_combout  & (\RB|Register[26][14]~q  & ((\OperandStage|Q [3]))))

	.dataa(\RB|Register[26][14]~q ),
	.datab(\RB|Mux17~2_combout ),
	.datac(\RB|Register[30][14]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux17~3 .lut_mask = 16'hE2CC;
defparam \RB|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N6
cycloneive_lcell_comb \RB|Mux17~6 (
// Equation(s):
// \RB|Mux17~6_combout  = (\OperandStage|Q [1] & (((\OperandStage|Q [0]) # (\RB|Mux17~3_combout )))) # (!\OperandStage|Q [1] & (\RB|Mux17~5_combout  & (!\OperandStage|Q [0])))

	.dataa(\RB|Mux17~5_combout ),
	.datab(\OperandStage|Q [1]),
	.datac(\OperandStage|Q [0]),
	.datad(\RB|Mux17~3_combout ),
	.cin(gnd),
	.combout(\RB|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux17~6 .lut_mask = 16'hCEC2;
defparam \RB|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
cycloneive_lcell_comb \RB|Mux17~9 (
// Equation(s):
// \RB|Mux17~9_combout  = (\OperandStage|Q [0] & ((\RB|Mux17~6_combout  & ((\RB|Mux17~8_combout ))) # (!\RB|Mux17~6_combout  & (\RB|Mux17~1_combout )))) # (!\OperandStage|Q [0] & (((\RB|Mux17~6_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Mux17~1_combout ),
	.datac(\RB|Mux17~8_combout ),
	.datad(\RB|Mux17~6_combout ),
	.cin(gnd),
	.combout(\RB|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux17~9 .lut_mask = 16'hF588;
defparam \RB|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cycloneive_lcell_comb \RB|Register[7][14]~feeder (
// Equation(s):
// \RB|Register[7][14]~feeder_combout  = \alu|Mux1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[7][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[7][14]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[7][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N3
dffeas \RB|Register[7][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[7][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[7][15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[7][14] .is_wysiwyg = "true";
defparam \RB|Register[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N19
dffeas \RB|Register[6][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[6][15]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[6][14] .is_wysiwyg = "true";
defparam \RB|Register[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N17
dffeas \RB|Register[4][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[4][15]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[4][14] .is_wysiwyg = "true";
defparam \RB|Register[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cycloneive_lcell_comb \RB|Register[5][14]~feeder (
// Equation(s):
// \RB|Register[5][14]~feeder_combout  = \alu|Mux1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[5][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[5][14]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[5][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N9
dffeas \RB|Register[5][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[5][15]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[5][14] .is_wysiwyg = "true";
defparam \RB|Register[5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneive_lcell_comb \RB|Mux17~10 (
// Equation(s):
// \RB|Mux17~10_combout  = (\OperandStage|Q [0] & ((\OperandStage|Q [1]) # ((\RB|Register[5][14]~q )))) # (!\OperandStage|Q [0] & (!\OperandStage|Q [1] & (\RB|Register[4][14]~q )))

	.dataa(\OperandStage|Q [0]),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[4][14]~q ),
	.datad(\RB|Register[5][14]~q ),
	.cin(gnd),
	.combout(\RB|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux17~10 .lut_mask = 16'hBA98;
defparam \RB|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneive_lcell_comb \RB|Mux17~11 (
// Equation(s):
// \RB|Mux17~11_combout  = (\OperandStage|Q [1] & ((\RB|Mux17~10_combout  & (\RB|Register[7][14]~q )) # (!\RB|Mux17~10_combout  & ((\RB|Register[6][14]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux17~10_combout ))))

	.dataa(\RB|Register[7][14]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[6][14]~q ),
	.datad(\RB|Mux17~10_combout ),
	.cin(gnd),
	.combout(\RB|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux17~11 .lut_mask = 16'hBBC0;
defparam \RB|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N9
dffeas \RB|Register[15][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[15][15]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[15][14] .is_wysiwyg = "true";
defparam \RB|Register[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N7
dffeas \RB|Register[14][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[14][15]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[14][14] .is_wysiwyg = "true";
defparam \RB|Register[14][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cycloneive_lcell_comb \RB|Register[13][14]~feeder (
// Equation(s):
// \RB|Register[13][14]~feeder_combout  = \alu|Mux1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux1~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[13][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[13][14]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[13][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N29
dffeas \RB|Register[13][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[13][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[13][15]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[13][14] .is_wysiwyg = "true";
defparam \RB|Register[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N31
dffeas \RB|Register[12][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[12][15]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[12][14] .is_wysiwyg = "true";
defparam \RB|Register[12][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
cycloneive_lcell_comb \RB|Mux17~17 (
// Equation(s):
// \RB|Mux17~17_combout  = (\OperandStage|Q [0] & ((\RB|Register[13][14]~q ) # ((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & (((\RB|Register[12][14]~q  & !\OperandStage|Q [1]))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[13][14]~q ),
	.datac(\RB|Register[12][14]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux17~17_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux17~17 .lut_mask = 16'hAAD8;
defparam \RB|Mux17~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \RB|Mux17~18 (
// Equation(s):
// \RB|Mux17~18_combout  = (\OperandStage|Q [1] & ((\RB|Mux17~17_combout  & (\RB|Register[15][14]~q )) # (!\RB|Mux17~17_combout  & ((\RB|Register[14][14]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux17~17_combout ))))

	.dataa(\RB|Register[15][14]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[14][14]~q ),
	.datad(\RB|Mux17~17_combout ),
	.cin(gnd),
	.combout(\RB|Mux17~18_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux17~18 .lut_mask = 16'hBBC0;
defparam \RB|Mux17~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N19
dffeas \RB|Register[3][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[3][15]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[3][14] .is_wysiwyg = "true";
defparam \RB|Register[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N31
dffeas \RB|Register[1][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[1][15]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[1][14] .is_wysiwyg = "true";
defparam \RB|Register[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N17
dffeas \RB|Register[0][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[0][15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[0][14] .is_wysiwyg = "true";
defparam \RB|Register[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N17
dffeas \RB|Register[2][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[2][15]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[2][14] .is_wysiwyg = "true";
defparam \RB|Register[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N16
cycloneive_lcell_comb \RB|Mux17~14 (
// Equation(s):
// \RB|Mux17~14_combout  = (\OperandStage|Q [1] & (((\RB|Register[2][14]~q ) # (\OperandStage|Q [0])))) # (!\OperandStage|Q [1] & (\RB|Register[0][14]~q  & ((!\OperandStage|Q [0]))))

	.dataa(\RB|Register[0][14]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[2][14]~q ),
	.datad(\OperandStage|Q [0]),
	.cin(gnd),
	.combout(\RB|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux17~14 .lut_mask = 16'hCCE2;
defparam \RB|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N30
cycloneive_lcell_comb \RB|Mux17~15 (
// Equation(s):
// \RB|Mux17~15_combout  = (\OperandStage|Q [0] & ((\RB|Mux17~14_combout  & (\RB|Register[3][14]~q )) # (!\RB|Mux17~14_combout  & ((\RB|Register[1][14]~q ))))) # (!\OperandStage|Q [0] & (((\RB|Mux17~14_combout ))))

	.dataa(\RB|Register[3][14]~q ),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[1][14]~q ),
	.datad(\RB|Mux17~14_combout ),
	.cin(gnd),
	.combout(\RB|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux17~15 .lut_mask = 16'hBBC0;
defparam \RB|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneive_lcell_comb \RB|Register[9][14]~feeder (
// Equation(s):
// \RB|Register[9][14]~feeder_combout  = \alu|Mux1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux1~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[9][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[9][14]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[9][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N13
dffeas \RB|Register[9][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[9][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[9][15]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[9][14] .is_wysiwyg = "true";
defparam \RB|Register[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N29
dffeas \RB|Register[11][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[11][15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[11][14] .is_wysiwyg = "true";
defparam \RB|Register[11][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N30
cycloneive_lcell_comb \RB|Register[10][14]~feeder (
// Equation(s):
// \RB|Register[10][14]~feeder_combout  = \alu|Mux1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[10][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[10][14]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[10][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N31
dffeas \RB|Register[10][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[10][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[10][15]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[10][14] .is_wysiwyg = "true";
defparam \RB|Register[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N25
dffeas \RB|Register[8][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[8][15]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[8][14] .is_wysiwyg = "true";
defparam \RB|Register[8][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N24
cycloneive_lcell_comb \RB|Mux17~12 (
// Equation(s):
// \RB|Mux17~12_combout  = (\OperandStage|Q [1] & ((\RB|Register[10][14]~q ) # ((\OperandStage|Q [0])))) # (!\OperandStage|Q [1] & (((\RB|Register[8][14]~q  & !\OperandStage|Q [0]))))

	.dataa(\RB|Register[10][14]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[8][14]~q ),
	.datad(\OperandStage|Q [0]),
	.cin(gnd),
	.combout(\RB|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux17~12 .lut_mask = 16'hCCB8;
defparam \RB|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N28
cycloneive_lcell_comb \RB|Mux17~13 (
// Equation(s):
// \RB|Mux17~13_combout  = (\OperandStage|Q [0] & ((\RB|Mux17~12_combout  & ((\RB|Register[11][14]~q ))) # (!\RB|Mux17~12_combout  & (\RB|Register[9][14]~q )))) # (!\OperandStage|Q [0] & (((\RB|Mux17~12_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[9][14]~q ),
	.datac(\RB|Register[11][14]~q ),
	.datad(\RB|Mux17~12_combout ),
	.cin(gnd),
	.combout(\RB|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux17~13 .lut_mask = 16'hF588;
defparam \RB|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N10
cycloneive_lcell_comb \RB|Mux17~16 (
// Equation(s):
// \RB|Mux17~16_combout  = (\OperandStage|Q [3] & ((\OperandStage|Q [2]) # ((\RB|Mux17~13_combout )))) # (!\OperandStage|Q [3] & (!\OperandStage|Q [2] & (\RB|Mux17~15_combout )))

	.dataa(\OperandStage|Q [3]),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Mux17~15_combout ),
	.datad(\RB|Mux17~13_combout ),
	.cin(gnd),
	.combout(\RB|Mux17~16_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux17~16 .lut_mask = 16'hBA98;
defparam \RB|Mux17~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N20
cycloneive_lcell_comb \RB|Mux17~19 (
// Equation(s):
// \RB|Mux17~19_combout  = (\OperandStage|Q [2] & ((\RB|Mux17~16_combout  & ((\RB|Mux17~18_combout ))) # (!\RB|Mux17~16_combout  & (\RB|Mux17~11_combout )))) # (!\OperandStage|Q [2] & (((\RB|Mux17~16_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Mux17~11_combout ),
	.datac(\RB|Mux17~18_combout ),
	.datad(\RB|Mux17~16_combout ),
	.cin(gnd),
	.combout(\RB|Mux17~19_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux17~19 .lut_mask = 16'hF588;
defparam \RB|Mux17~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
cycloneive_lcell_comb \RB|Mux17~20 (
// Equation(s):
// \RB|Mux17~20_combout  = (\OperandStage|Q [4] & (\RB|Mux17~9_combout )) # (!\OperandStage|Q [4] & ((\RB|Mux17~19_combout )))

	.dataa(gnd),
	.datab(\OperandStage|Q [4]),
	.datac(\RB|Mux17~9_combout ),
	.datad(\RB|Mux17~19_combout ),
	.cin(gnd),
	.combout(\RB|Mux17~20_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux17~20 .lut_mask = 16'hF3C0;
defparam \RB|Mux17~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N8
cycloneive_lcell_comb \RB|A[14] (
// Equation(s):
// \RB|A [14] = (GLOBAL(\RB|Equal0~0clkctrl_outclk ) & (\RB|A [14])) # (!GLOBAL(\RB|Equal0~0clkctrl_outclk ) & ((\RB|Mux17~20_combout )))

	.dataa(gnd),
	.datab(\RB|A [14]),
	.datac(\RB|Mux17~20_combout ),
	.datad(\RB|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RB|A [14]),
	.cout());
// synopsys translate_off
defparam \RB|A[14] .lut_mask = 16'hCCF0;
defparam \RB|A[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N12
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_1|_~0 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout  = ((!\OperandStage|Q [26] & \RB|A [14])) # (!\RB|Mux15~3_combout )

	.dataa(gnd),
	.datab(\OperandStage|Q [26]),
	.datac(\RB|Mux15~3_combout ),
	.datad(\RB|A [14]),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_1|_~0 .lut_mask = 16'h3F0F;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_1|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[17]~3_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout  & ((\RB|Mux14~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[0]~2_combout )))

	.dataa(\RB|Mux14~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[0]~2_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = 16'h6F00;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N10
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout  = ((\RB|Mux13~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[17]~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5  = CARRY((\RB|Mux13~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[17]~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 )) # 
// (!\RB|Mux13~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[17]~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ))))

	.dataa(\RB|Mux13~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  = !\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .lut_mask = 16'h0F0F;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N28
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[34]~5 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[34]~5_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[17]~3_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & ((\alu|Mod0|auto_generated|divider|divider|selnose[34]~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[34]~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[17]~3_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[34]~3_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[34]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[34]~5 .lut_mask = 16'hF4B0;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[34]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  = \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .lut_mask = 16'hF0F0;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[48]~11 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[48]~11_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[51]~5_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\muxK|Q[12]~3_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ))))) # (!\alu|Mod0|auto_generated|divider|divider|selnose[51]~5_combout  & (\muxK|Q[12]~3_combout 
// ))

	.dataa(\muxK|Q[12]~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[51]~5_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[48]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[48]~11 .lut_mask = 16'hAAE2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[48]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[65]~15 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[65]~15_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[68]~6_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[48]~11_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[68]~6_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[48]~11_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[68]~6_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[48]~11_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[65]~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[65]~15 .lut_mask = 16'hCCE4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[65]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[82]~20 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[82]~20_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[65]~15_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[65]~15_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[65]~15_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[82]~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[82]~20 .lut_mask = 16'hCEC4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[82]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[99]~26 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[99]~26_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|StageOut[82]~20_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[82]~20_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[82]~20_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[99]~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[99]~26 .lut_mask = 16'hF0B8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[99]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[116]~33 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[116]~33_combout  = (\alu|Mod0|auto_generated|divider|divider|sel [119] & (\alu|Mod0|auto_generated|divider|divider|StageOut[99]~26_combout )) # (!\alu|Mod0|auto_generated|divider|divider|sel [119] & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[99]~26_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout )))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[99]~26_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|sel [119]),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[116]~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[116]~33 .lut_mask = 16'hABA8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[116]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout  = (\RB|Mux10~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[116]~33_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[116]~33_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ) # (GND))))) # (!\RB|Mux10~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[116]~33_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[116]~33_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11  = CARRY((\RB|Mux10~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[116]~33_combout ))) # 
// (!\RB|Mux10~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[116]~33_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 )))

	.dataa(\RB|Mux10~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[116]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[133]~41 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[133]~41_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[116]~33_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[116]~33_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[116]~33_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[133]~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[133]~41 .lut_mask = 16'hCEC4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[133]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[133]~41_combout  $ (\RB|Mux9~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[133]~41_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ) # (!\RB|Mux9~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[133]~41_combout  & (!\RB|Mux9~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[133]~41_combout ),
	.datab(\RB|Mux9~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout  = (\RB|Mux8~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[134]~40_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[134]~40_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ) # (GND))))) # (!\RB|Mux8~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[134]~40_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[134]~40_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15  = CARRY((\RB|Mux8~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[134]~40_combout ))) # 
// (!\RB|Mux8~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[134]~40_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 )))

	.dataa(\RB|Mux8~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[134]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[151]~49 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[151]~49_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|StageOut[134]~40_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[134]~40_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[134]~40_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[151]~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[151]~49 .lut_mask = 16'hFD08;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[151]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[150]~50 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|StageOut[133]~41_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[133]~41_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[133]~41_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[150]~50 .lut_mask = 16'hF0B8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[150]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout  & ((\RB|Mux8~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 )) # 
// (!\RB|Mux8~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout  & ((\RB|Mux8~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ) # (GND))) # (!\RB|Mux8~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout  & (\RB|Mux8~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout  & ((\RB|Mux8~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout ),
	.datab(\RB|Mux8~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout  = ((\RB|Mux7~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[151]~49_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17  = CARRY((\RB|Mux7~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[151]~49_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 )) # 
// (!\RB|Mux7~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[151]~49_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ))))

	.dataa(\RB|Mux7~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[151]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[168]~59 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[168]~59_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[151]~49_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[151]~49_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[151]~49_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[168]~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[168]~59 .lut_mask = 16'hF2D0;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[168]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[169]~58_combout  $ (\RB|Mux5~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[169]~58_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ) # (!\RB|Mux5~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[169]~58_combout  & (!\RB|Mux5~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[169]~58_combout ),
	.datab(\RB|Mux5~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  = (\RB|Mux4~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[170]~57_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[170]~57_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ) # (GND))))) # (!\RB|Mux4~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[170]~57_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[170]~57_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~23  = CARRY((\RB|Mux4~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[170]~57_combout ))) # 
// (!\RB|Mux4~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[170]~57_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 )))

	.dataa(\RB|Mux4~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[170]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  = \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 .lut_mask = 16'hF0F0;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[176]~79 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[176]~79_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\muxK|Q[4]~11_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout )))) # (!\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & 
// (((\muxK|Q[4]~11_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\muxK|Q[4]~11_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[176]~79_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[176]~79 .lut_mask = 16'hFD08;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[176]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[193]~91 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[193]~91_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|StageOut[176]~79_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[176]~79_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[176]~79_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[193]~91_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[193]~91 .lut_mask = 16'hF0B8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[193]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[210]~104 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[210]~104_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[193]~91_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[193]~91_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[193]~91_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[210]~104_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[210]~104 .lut_mask = 16'hAAE2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[210]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[227]~118 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[227]~118_combout  = (\RB|Mux0~1_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[210]~104_combout )) # (!\RB|Mux0~1_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[210]~104_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout )))))

	.dataa(\RB|Mux0~1_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[210]~104_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[227]~118_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[227]~118 .lut_mask = 16'hCDC8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[227]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[244]~131 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[244]~131_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[227]~118_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout )))

	.dataa(gnd),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[227]~118_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[244]~131_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[244]~131 .lut_mask = 16'hCCF0;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[244]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \alu|Mux11~3 (
// Equation(s):
// \alu|Mux11~3_combout  = (\alu|Mux3~4_combout  & (((\alu|Mux3~3_combout  & \alu|Mod0|auto_generated|divider|divider|StageOut[244]~131_combout )))) # (!\alu|Mux3~4_combout  & ((\alu|Mux11~2_combout ) # ((!\alu|Mux3~3_combout ))))

	.dataa(\alu|Mux11~2_combout ),
	.datab(\alu|Mux3~4_combout ),
	.datac(\alu|Mux3~3_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[244]~131_combout ),
	.cin(gnd),
	.combout(\alu|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux11~3 .lut_mask = 16'hE323;
defparam \alu|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \alu|Mux11~4 (
// Equation(s):
// \alu|Mux11~4_combout  = (\alu|Mux3~5_combout  & ((\RB|Mux11~3_combout  & ((\alu|Mux11~3_combout ) # (!\muxK|Q[4]~11_combout ))) # (!\RB|Mux11~3_combout  & (\muxK|Q[4]~11_combout )))) # (!\alu|Mux3~5_combout  & (((\alu|Mux11~3_combout ))))

	.dataa(\RB|Mux11~3_combout ),
	.datab(\muxK|Q[4]~11_combout ),
	.datac(\alu|Mux11~3_combout ),
	.datad(\alu|Mux3~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux11~4 .lut_mask = 16'hE6F0;
defparam \alu|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \RB|Register~74 (
// Equation(s):
// \RB|Register~74_combout  = (\OperandStage|Q [25] & (\inst3|altsyncram_component|auto_generated|q_a [4])) # (!\OperandStage|Q [25] & (((!\alu|Mux3~2_combout  & \alu|Mux11~4_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [4]),
	.datab(\OperandStage|Q [25]),
	.datac(\alu|Mux3~2_combout ),
	.datad(\alu|Mux11~4_combout ),
	.cin(gnd),
	.combout(\RB|Register~74_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register~74 .lut_mask = 16'h8B88;
defparam \RB|Register~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N19
dffeas \RB|Register[34][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[34][12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[34][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[34][4] .is_wysiwyg = "true";
defparam \RB|Register[34][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N14
cycloneive_lcell_comb \RB|Mux11~2 (
// Equation(s):
// \RB|Mux11~2_combout  = (\OperandStage|Q [19] & ((\OperandStage|Q [18]) # (\RB|Register[34][4]~q )))

	.dataa(\OperandStage|Q [18]),
	.datab(gnd),
	.datac(\RB|Register[34][4]~q ),
	.datad(\OperandStage|Q [19]),
	.cin(gnd),
	.combout(\RB|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux11~2 .lut_mask = 16'hFA00;
defparam \RB|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N15
dffeas \RB|Register[32][4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\alu|Mux11~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[32][15]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[32][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[32][4] .is_wysiwyg = "true";
defparam \RB|Register[32][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N18
cycloneive_lcell_comb \RB|Mux11~0 (
// Equation(s):
// \RB|Mux11~0_combout  = (\OperandStage|Q [19] & ((\RB|Register[32][4]~q ) # ((\OperandStage|Q [18])))) # (!\OperandStage|Q [19] & (((\RB|Register[0][4]~q  & !\OperandStage|Q [18]))))

	.dataa(\RB|Register[32][4]~q ),
	.datab(\OperandStage|Q [19]),
	.datac(\RB|Register[0][4]~q ),
	.datad(\OperandStage|Q [18]),
	.cin(gnd),
	.combout(\RB|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux11~0 .lut_mask = 16'hCCB8;
defparam \RB|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneive_lcell_comb \RB|Mux11~1 (
// Equation(s):
// \RB|Mux11~1_combout  = (\OperandStage|Q [18] & (\RB|Register[1][4]~q  & !\RB|Mux11~0_combout )) # (!\OperandStage|Q [18] & ((\RB|Mux11~0_combout )))

	.dataa(\OperandStage|Q [18]),
	.datab(gnd),
	.datac(\RB|Register[1][4]~q ),
	.datad(\RB|Mux11~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux11~1 .lut_mask = 16'h55A0;
defparam \RB|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N24
cycloneive_lcell_comb \RB|Mux11~3 (
// Equation(s):
// \RB|Mux11~3_combout  = (\RB|Mux3~0_combout  & ((\RB|Mux11~2_combout  & ((\RB|Register[3][4]~q ))) # (!\RB|Mux11~2_combout  & (\RB|Mux11~1_combout )))) # (!\RB|Mux3~0_combout  & (\RB|Mux11~2_combout ))

	.dataa(\RB|Mux3~0_combout ),
	.datab(\RB|Mux11~2_combout ),
	.datac(\RB|Mux11~1_combout ),
	.datad(\RB|Register[3][4]~q ),
	.cin(gnd),
	.combout(\RB|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux11~3 .lut_mask = 16'hEC64;
defparam \RB|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|selnose[51]~5 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|selnose[51]~5_combout  = (!\RB|Mux11~3_combout  & (!\RB|Mux10~3_combout  & \alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout ))

	.dataa(\RB|Mux11~3_combout ),
	.datab(gnd),
	.datac(\RB|Mux10~3_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|selnose[51]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|selnose[51]~5 .lut_mask = 16'h0500;
defparam \alu|Mod0|auto_generated|divider|divider|selnose[51]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[49]~10 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[49]~10_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[51]~5_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|StageOut[32]~7_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[51]~5_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[32]~7_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[51]~5_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[49]~10 .lut_mask = 16'hF0D8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[49]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[66]~14 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[66]~14_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[68]~6_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[49]~10_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[68]~6_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[49]~10_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[68]~6_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[66]~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[66]~14 .lut_mask = 16'hAAE2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[66]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[83]~19 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[83]~19_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[66]~14_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[66]~14_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[66]~14_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[83]~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[83]~19 .lut_mask = 16'hCCE4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[83]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[100]~25 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[100]~25_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[83]~19_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[83]~19_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[83]~19_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[100]~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[100]~25 .lut_mask = 16'hAAE2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[100]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[117]~32 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[117]~32_combout  = (\alu|Mod0|auto_generated|divider|divider|sel [119] & (\alu|Mod0|auto_generated|divider|divider|StageOut[100]~25_combout )) # (!\alu|Mod0|auto_generated|divider|divider|sel [119] & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[100]~25_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout )))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|sel [119]),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[100]~25_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[117]~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[117]~32 .lut_mask = 16'hCDC8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[117]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout  = ((\RB|Mux9~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[117]~32_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13  = CARRY((\RB|Mux9~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[117]~32_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 )) # 
// (!\RB|Mux9~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[117]~32_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ))))

	.dataa(\RB|Mux9~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[117]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout  = (\RB|Mux8~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[118]~31_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[118]~31_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ) # (GND))))) # (!\RB|Mux8~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[118]~31_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[118]~31_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15  = CARRY((\RB|Mux8~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[118]~31_combout ))) # 
// (!\RB|Mux8~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[118]~31_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 )))

	.dataa(\RB|Mux8~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[118]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[119]~30_combout  $ (\RB|Mux7~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[119]~30_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ) # (!\RB|Mux7~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[119]~30_combout  & (!\RB|Mux7~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[119]~30_combout ),
	.datab(\RB|Mux7~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  = !\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[134]~40 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[134]~40_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[117]~32_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[117]~32_combout )))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[117]~32_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[134]~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[134]~40 .lut_mask = 16'hFB40;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[134]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout  = ((\alu|Mod0|auto_generated|divider|divider|StageOut[135]~39_combout  $ (\RB|Mux7~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 )))) # (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[135]~39_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ) # (!\RB|Mux7~3_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[135]~39_combout  & (!\RB|Mux7~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[135]~39_combout ),
	.datab(\RB|Mux7~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 .lut_mask = 16'h962B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  = (\RB|Mux6~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[136]~38_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[136]~38_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ) # (GND))))) # (!\RB|Mux6~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[136]~38_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17  & VCC)) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[136]~38_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19  = CARRY((\RB|Mux6~3_combout  & ((!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[136]~38_combout ))) # 
// (!\RB|Mux6~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|StageOut[136]~38_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 )))

	.dataa(\RB|Mux6~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[136]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 .lut_mask = 16'h692B;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  = \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 .lut_mask = 16'hF0F0;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[144]~56 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[144]~56_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\muxK|Q[6]~9_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout )))) # (!\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout  & 
// (((\muxK|Q[6]~9_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\muxK|Q[6]~9_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[144]~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[144]~56 .lut_mask = 16'hFD08;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[144]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[161]~66 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[161]~66_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|StageOut[144]~56_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[144]~56_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[144]~56_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[161]~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[161]~66 .lut_mask = 16'hF0B8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[161]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[178]~77 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[178]~77_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[161]~66_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[161]~66_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[161]~66_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[178]~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[178]~77 .lut_mask = 16'hCCE4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[178]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[195]~89 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[195]~89_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[178]~77_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[178]~77_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[178]~77_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[195]~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[195]~89 .lut_mask = 16'hAEA2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[195]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[212]~102 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[212]~102_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[195]~89_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[195]~89_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[195]~89_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[212]~102_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[212]~102 .lut_mask = 16'hCCE4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[212]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[229]~116 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[229]~116_combout  = (\RB|Mux0~1_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[212]~102_combout )) # (!\RB|Mux0~1_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[212]~102_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout )))))

	.dataa(\RB|Mux0~1_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[212]~102_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[229]~116_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[229]~116 .lut_mask = 16'hCCD8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[229]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[246]~133 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[246]~133_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[229]~116_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[229]~116_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout ),
	.datac(gnd),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[246]~133_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[246]~133 .lut_mask = 16'hAACC;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[246]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \alu|Mux9~3 (
// Equation(s):
// \alu|Mux9~3_combout  = (\alu|Mux3~3_combout  & ((\alu|Mux3~4_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[246]~133_combout ))) # (!\alu|Mux3~4_combout  & (\alu|Mux9~2_combout )))) # (!\alu|Mux3~3_combout  & (!\alu|Mux3~4_combout ))

	.dataa(\alu|Mux3~3_combout ),
	.datab(\alu|Mux3~4_combout ),
	.datac(\alu|Mux9~2_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[246]~133_combout ),
	.cin(gnd),
	.combout(\alu|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux9~3 .lut_mask = 16'hB931;
defparam \alu|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneive_lcell_comb \alu|Mux9~4 (
// Equation(s):
// \alu|Mux9~4_combout  = (\alu|Mux3~5_combout  & ((\muxK|Q[6]~9_combout  & ((\alu|Mux9~3_combout ) # (!\RB|Mux9~3_combout ))) # (!\muxK|Q[6]~9_combout  & (\RB|Mux9~3_combout )))) # (!\alu|Mux3~5_combout  & (((\alu|Mux9~3_combout ))))

	.dataa(\muxK|Q[6]~9_combout ),
	.datab(\alu|Mux3~5_combout ),
	.datac(\RB|Mux9~3_combout ),
	.datad(\alu|Mux9~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux9~4 .lut_mask = 16'hFB48;
defparam \alu|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \RB|Register~71 (
// Equation(s):
// \RB|Register~71_combout  = (\OperandStage|Q [25] & (((\inst3|altsyncram_component|auto_generated|q_a [6])))) # (!\OperandStage|Q [25] & (!\alu|Mux3~2_combout  & ((\alu|Mux9~4_combout ))))

	.dataa(\OperandStage|Q [25]),
	.datab(\alu|Mux3~2_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [6]),
	.datad(\alu|Mux9~4_combout ),
	.cin(gnd),
	.combout(\RB|Register~71_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register~71 .lut_mask = 16'hB1A0;
defparam \RB|Register~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N27
dffeas \RB|Register[34][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[34][12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[34][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[34][6] .is_wysiwyg = "true";
defparam \RB|Register[34][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \RB|Mux9~2 (
// Equation(s):
// \RB|Mux9~2_combout  = (\OperandStage|Q [19] & ((\RB|Register[34][6]~q ) # (\OperandStage|Q [18])))

	.dataa(\OperandStage|Q [19]),
	.datab(gnd),
	.datac(\RB|Register[34][6]~q ),
	.datad(\OperandStage|Q [18]),
	.cin(gnd),
	.combout(\RB|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux9~2 .lut_mask = 16'hAAA0;
defparam \RB|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N9
dffeas \RB|Register[32][6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\alu|Mux9~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[32][15]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[32][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[32][6] .is_wysiwyg = "true";
defparam \RB|Register[32][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N16
cycloneive_lcell_comb \RB|Mux9~0 (
// Equation(s):
// \RB|Mux9~0_combout  = (\OperandStage|Q [18] & (((\OperandStage|Q [19])))) # (!\OperandStage|Q [18] & ((\OperandStage|Q [19] & (\RB|Register[32][6]~q )) # (!\OperandStage|Q [19] & ((\RB|Register[0][6]~q )))))

	.dataa(\RB|Register[32][6]~q ),
	.datab(\RB|Register[0][6]~q ),
	.datac(\OperandStage|Q [18]),
	.datad(\OperandStage|Q [19]),
	.cin(gnd),
	.combout(\RB|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux9~0 .lut_mask = 16'hFA0C;
defparam \RB|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N20
cycloneive_lcell_comb \RB|Mux9~1 (
// Equation(s):
// \RB|Mux9~1_combout  = (\OperandStage|Q [18] & (\RB|Register[1][6]~q  & !\RB|Mux9~0_combout )) # (!\OperandStage|Q [18] & ((\RB|Mux9~0_combout )))

	.dataa(gnd),
	.datab(\RB|Register[1][6]~q ),
	.datac(\OperandStage|Q [18]),
	.datad(\RB|Mux9~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux9~1 .lut_mask = 16'h0FC0;
defparam \RB|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N22
cycloneive_lcell_comb \RB|Mux9~3 (
// Equation(s):
// \RB|Mux9~3_combout  = (\RB|Mux3~0_combout  & ((\RB|Mux9~2_combout  & (\RB|Register[3][6]~q )) # (!\RB|Mux9~2_combout  & ((\RB|Mux9~1_combout ))))) # (!\RB|Mux3~0_combout  & (\RB|Mux9~2_combout ))

	.dataa(\RB|Mux3~0_combout ),
	.datab(\RB|Mux9~2_combout ),
	.datac(\RB|Register[3][6]~q ),
	.datad(\RB|Mux9~1_combout ),
	.cin(gnd),
	.combout(\RB|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux9~3 .lut_mask = 16'hE6C4;
defparam \RB|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N6
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|selnose[85]~2 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout  = (!\RB|Mux9~3_combout  & (!\RB|Mux8~3_combout  & (!\RB|Mux7~3_combout  & \alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout )))

	.dataa(\RB|Mux9~3_combout ),
	.datab(\RB|Mux8~3_combout ),
	.datac(\RB|Mux7~3_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|selnose[85]~2 .lut_mask = 16'h0100;
defparam \alu|Mod0|auto_generated|divider|divider|selnose[85]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[84]~18 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[84]~18_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[67]~13_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[67]~13_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[85]~2_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[67]~13_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[84]~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[84]~18 .lut_mask = 16'hCEC4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[84]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[101]~24 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[101]~24_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[84]~18_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[84]~18_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[84]~18_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[101]~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[101]~24 .lut_mask = 16'hAEA2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[101]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[118]~31 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[118]~31_combout  = (\alu|Mod0|auto_generated|divider|divider|sel [119] & (\alu|Mod0|auto_generated|divider|divider|StageOut[101]~24_combout )) # (!\alu|Mod0|auto_generated|divider|divider|sel [119] & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[101]~24_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout )))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|sel [119]),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[101]~24_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[118]~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[118]~31 .lut_mask = 16'hCCD8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[118]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[135]~39 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[135]~39_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[118]~31_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[118]~31_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[118]~31_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[135]~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[135]~39 .lut_mask = 16'hCEC4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[135]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[152]~48 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[135]~39_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[135]~39_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[135]~39_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[152]~48 .lut_mask = 16'hCEC4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[152]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  = (\alu|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout  & ((\RB|Mux6~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 )) # 
// (!\RB|Mux6~3_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17  & VCC)))) # (!\alu|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout  & ((\RB|Mux6~3_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ) # (GND))) # (!\RB|Mux6~3_combout  & (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ))))
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19  = CARRY((\alu|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout  & (\RB|Mux6~3_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 )) # 
// (!\alu|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout  & ((\RB|Mux6~3_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout ),
	.datab(\RB|Mux6~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 .lut_mask = 16'h694D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[169]~58 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[169]~58_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[169]~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[169]~58 .lut_mask = 16'hAAE2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[169]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[186]~69 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[186]~69_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[169]~58_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[169]~58_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[169]~58_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[186]~69_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[186]~69 .lut_mask = 16'hAAE2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[186]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout  = ((\RB|Mux3~2_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[187]~68_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25  = CARRY((\RB|Mux3~2_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[187]~68_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 )) # 
// (!\RB|Mux3~2_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[187]~68_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ))))

	.dataa(\RB|Mux3~2_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[187]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  = !\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 .lut_mask = 16'h0F0F;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[192]~92 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[192]~92_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\muxK|Q[3]~12_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ))))) # (!\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & 
// (\muxK|Q[3]~12_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datab(\muxK|Q[3]~12_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[192]~92_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[192]~92 .lut_mask = 16'hCEC4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[192]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[209]~105 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[209]~105_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|StageOut[192]~92_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[192]~92_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[192]~92_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[209]~105_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[209]~105 .lut_mask = 16'hCCAC;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[209]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[226]~119 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[226]~119_combout  = (\RB|Mux0~1_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[209]~105_combout )) # (!\RB|Mux0~1_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[209]~105_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout )))))

	.dataa(\RB|Mux0~1_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[209]~105_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[226]~119_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[226]~119 .lut_mask = 16'hCCD8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[226]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[243]~137 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[243]~137_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[226]~119_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[226]~119_combout ),
	.datab(gnd),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[243]~137_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[243]~137 .lut_mask = 16'hAFA0;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[243]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneive_lcell_comb \alu|Mux12~3 (
// Equation(s):
// \alu|Mux12~3_combout  = (\alu|Mux3~4_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[243]~137_combout  & \alu|Mux3~3_combout )))) # (!\alu|Mux3~4_combout  & ((\alu|Mux12~2_combout ) # ((!\alu|Mux3~3_combout ))))

	.dataa(\alu|Mux3~4_combout ),
	.datab(\alu|Mux12~2_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[243]~137_combout ),
	.datad(\alu|Mux3~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~3 .lut_mask = 16'hE455;
defparam \alu|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneive_lcell_comb \alu|Mux12~4 (
// Equation(s):
// \alu|Mux12~4_combout  = (\alu|Mux3~5_combout  & ((\RB|Mux12~3_combout  & ((\alu|Mux12~3_combout ) # (!\muxK|Q[3]~12_combout ))) # (!\RB|Mux12~3_combout  & (\muxK|Q[3]~12_combout )))) # (!\alu|Mux3~5_combout  & (((\alu|Mux12~3_combout ))))

	.dataa(\RB|Mux12~3_combout ),
	.datab(\alu|Mux3~5_combout ),
	.datac(\muxK|Q[3]~12_combout ),
	.datad(\alu|Mux12~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~4 .lut_mask = 16'hFB48;
defparam \alu|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneive_lcell_comb \RB|Register~73 (
// Equation(s):
// \RB|Register~73_combout  = (\OperandStage|Q [25] & (\inst3|altsyncram_component|auto_generated|q_a [3])) # (!\OperandStage|Q [25] & (((\alu|Mux12~4_combout  & !\alu|Mux3~2_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [3]),
	.datab(\OperandStage|Q [25]),
	.datac(\alu|Mux12~4_combout ),
	.datad(\alu|Mux3~2_combout ),
	.cin(gnd),
	.combout(\RB|Register~73_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register~73 .lut_mask = 16'h88B8;
defparam \RB|Register~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N5
dffeas \RB|Register[34][3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[34][12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[34][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[34][3] .is_wysiwyg = "true";
defparam \RB|Register[34][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N6
cycloneive_lcell_comb \RB|WRdata[3]~feeder (
// Equation(s):
// \RB|WRdata[3]~feeder_combout  = \RB|Register[34][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|Register[34][3]~q ),
	.cin(gnd),
	.combout(\RB|WRdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|WRdata[3]~feeder .lut_mask = 16'hFF00;
defparam \RB|WRdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N7
dffeas \RB|WRdata[3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|WRdata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OperandStage|Q [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|WRdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|WRdata[3] .is_wysiwyg = "true";
defparam \RB|WRdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \alu|Mux8~4 (
// Equation(s):
// \alu|Mux8~4_combout  = (\alu|Mux3~5_combout  & ((\muxK|Q[7]~8_combout  & ((\alu|Mux8~1_combout ) # (!\RB|Mux8~3_combout ))) # (!\muxK|Q[7]~8_combout  & (\RB|Mux8~3_combout )))) # (!\alu|Mux3~5_combout  & (((\alu|Mux8~1_combout ))))

	.dataa(\muxK|Q[7]~8_combout ),
	.datab(\RB|Mux8~3_combout ),
	.datac(\alu|Mux8~1_combout ),
	.datad(\alu|Mux3~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux8~4 .lut_mask = 16'hE6F0;
defparam \alu|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \RB|Register~72 (
// Equation(s):
// \RB|Register~72_combout  = (\OperandStage|Q [25] & (((\inst3|altsyncram_component|auto_generated|q_a [7])))) # (!\OperandStage|Q [25] & (!\alu|Mux3~2_combout  & ((\alu|Mux8~4_combout ))))

	.dataa(\alu|Mux3~2_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [7]),
	.datac(\alu|Mux8~4_combout ),
	.datad(\OperandStage|Q [25]),
	.cin(gnd),
	.combout(\RB|Register~72_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register~72 .lut_mask = 16'hCC50;
defparam \RB|Register~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N27
dffeas \RB|Register[34][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[34][12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[34][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[34][7] .is_wysiwyg = "true";
defparam \RB|Register[34][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneive_lcell_comb \RB|Mux8~2 (
// Equation(s):
// \RB|Mux8~2_combout  = (\OperandStage|Q [19] & ((\RB|Register[34][7]~q ) # (\OperandStage|Q [18])))

	.dataa(gnd),
	.datab(\OperandStage|Q [19]),
	.datac(\RB|Register[34][7]~q ),
	.datad(\OperandStage|Q [18]),
	.cin(gnd),
	.combout(\RB|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux8~2 .lut_mask = 16'hCCC0;
defparam \RB|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N7
dffeas \RB|Register[32][7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\alu|Mux8~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[32][15]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[32][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[32][7] .is_wysiwyg = "true";
defparam \RB|Register[32][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneive_lcell_comb \RB|Mux8~0 (
// Equation(s):
// \RB|Mux8~0_combout  = (\OperandStage|Q [19] & ((\RB|Register[32][7]~q ) # ((\OperandStage|Q [18])))) # (!\OperandStage|Q [19] & (((\RB|Register[0][7]~q  & !\OperandStage|Q [18]))))

	.dataa(\RB|Register[32][7]~q ),
	.datab(\RB|Register[0][7]~q ),
	.datac(\OperandStage|Q [19]),
	.datad(\OperandStage|Q [18]),
	.cin(gnd),
	.combout(\RB|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux8~0 .lut_mask = 16'hF0AC;
defparam \RB|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
cycloneive_lcell_comb \RB|Mux8~1 (
// Equation(s):
// \RB|Mux8~1_combout  = (\OperandStage|Q [18] & (\RB|Register[1][7]~q  & !\RB|Mux8~0_combout )) # (!\OperandStage|Q [18] & ((\RB|Mux8~0_combout )))

	.dataa(gnd),
	.datab(\RB|Register[1][7]~q ),
	.datac(\OperandStage|Q [18]),
	.datad(\RB|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux8~1 .lut_mask = 16'h0FC0;
defparam \RB|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N6
cycloneive_lcell_comb \RB|Mux8~3 (
// Equation(s):
// \RB|Mux8~3_combout  = (\RB|Mux3~0_combout  & ((\RB|Mux8~2_combout  & (\RB|Register[3][7]~q )) # (!\RB|Mux8~2_combout  & ((\RB|Mux8~1_combout ))))) # (!\RB|Mux3~0_combout  & (\RB|Mux8~2_combout ))

	.dataa(\RB|Mux3~0_combout ),
	.datab(\RB|Mux8~2_combout ),
	.datac(\RB|Register[3][7]~q ),
	.datad(\RB|Mux8~1_combout ),
	.cin(gnd),
	.combout(\RB|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux8~3 .lut_mask = 16'hE6C4;
defparam \RB|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|selnose[102]~7 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout  & (!\RB|Mux8~3_combout  & !\RB|Mux7~3_combout ))

	.dataa(gnd),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout ),
	.datac(\RB|Mux8~3_combout ),
	.datad(\RB|Mux7~3_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|selnose[102]~7 .lut_mask = 16'h000C;
defparam \alu|Mod0|auto_generated|divider|divider|selnose[102]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[102]~23 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[102]~23_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[85]~17_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[85]~17_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[102]~7_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[85]~17_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[102]~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[102]~23 .lut_mask = 16'hCEC4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[102]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N6
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[119]~30 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[119]~30_combout  = (\alu|Mod0|auto_generated|divider|divider|sel [119] & (\alu|Mod0|auto_generated|divider|divider|StageOut[102]~23_combout )) # (!\alu|Mod0|auto_generated|divider|divider|sel [119] & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[102]~23_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout )))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|sel [119]),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[102]~23_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[119]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[119]~30 .lut_mask = 16'hCDC8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[119]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[136]~38 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[136]~38_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[119]~30_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[119]~30_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[119]~30_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|selnose[136]~1_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[136]~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[136]~38 .lut_mask = 16'hAACA;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[136]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[153]~47 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[153]~47_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[136]~38_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[136]~38_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[136]~38_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[153]~8_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[153]~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[153]~47 .lut_mask = 16'hAEA2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[153]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout  = ((\RB|Mux5~3_combout  $ (\alu|Mod0|auto_generated|divider|divider|StageOut[153]~47_combout  $ (\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 )))) # 
// (GND)
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~21  = CARRY((\RB|Mux5~3_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[153]~47_combout  & !\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 )) # 
// (!\RB|Mux5~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[153]~47_combout ) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ))))

	.dataa(\RB|Mux5~3_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[153]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ),
	.cout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 ));
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 .lut_mask = 16'h964D;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  = !\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 .lut_mask = 16'h0F0F;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[170]~57 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[170]~57_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[153]~47_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[153]~47_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[153]~47_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[170]~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[170]~57 .lut_mask = 16'hF2D0;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[170]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[187]~68 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[187]~68_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[170]~57_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[170]~57_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[170]~57_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[187]~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[187]~68 .lut_mask = 16'hAEA2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[187]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[204]~80 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[204]~80_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[187]~68_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[187]~68_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[187]~68_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[204]~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[204]~80 .lut_mask = 16'hCCE4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[204]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[221]~93 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[221]~93_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[204]~80_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[204]~80_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[204]~80_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[221]~93_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[221]~93 .lut_mask = 16'hAAE2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[221]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  = !\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 ),
	.combout(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 .lut_mask = 16'h0F0F;
defparam \alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[224]~121 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[224]~121_combout  = (\RB|Mux0~1_combout  & (\muxK|Q[1]~14_combout )) # (!\RB|Mux0~1_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\muxK|Q[1]~14_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout )))))

	.dataa(\muxK|Q[1]~14_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ),
	.datac(\RB|Mux0~1_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[224]~121_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[224]~121 .lut_mask = 16'hAAAC;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[224]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[241]~129 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[241]~129_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[224]~121_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[224]~121_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout ),
	.datac(gnd),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[241]~129_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[241]~129 .lut_mask = 16'hAACC;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[241]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \alu|Mux14~3 (
// Equation(s):
// \alu|Mux14~3_combout  = (\alu|Mux3~4_combout  & (\alu|Mux3~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[241]~129_combout )))) # (!\alu|Mux3~4_combout  & (((\alu|Mux14~2_combout )) # (!\alu|Mux3~3_combout )))

	.dataa(\alu|Mux3~4_combout ),
	.datab(\alu|Mux3~3_combout ),
	.datac(\alu|Mux14~2_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[241]~129_combout ),
	.cin(gnd),
	.combout(\alu|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~3 .lut_mask = 16'hD951;
defparam \alu|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \alu|Mux14~4 (
// Equation(s):
// \alu|Mux14~4_combout  = (\alu|Mux3~5_combout  & ((\RB|Mux14~3_combout  & ((\alu|Mux14~3_combout ) # (!\muxK|Q[1]~14_combout ))) # (!\RB|Mux14~3_combout  & (\muxK|Q[1]~14_combout )))) # (!\alu|Mux3~5_combout  & (((\alu|Mux14~3_combout ))))

	.dataa(\alu|Mux3~5_combout ),
	.datab(\RB|Mux14~3_combout ),
	.datac(\muxK|Q[1]~14_combout ),
	.datad(\alu|Mux14~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~4 .lut_mask = 16'hFD28;
defparam \alu|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \RB|Register~62 (
// Equation(s):
// \RB|Register~62_combout  = (\OperandStage|Q [25] & (\inst3|altsyncram_component|auto_generated|q_a [1])) # (!\OperandStage|Q [25] & (((\alu|Mux14~4_combout  & !\alu|Mux3~2_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [1]),
	.datab(\OperandStage|Q [25]),
	.datac(\alu|Mux14~4_combout ),
	.datad(\alu|Mux3~2_combout ),
	.cin(gnd),
	.combout(\RB|Register~62_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register~62 .lut_mask = 16'h88B8;
defparam \RB|Register~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \RB|Register[34][1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[34][12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[34][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[34][1] .is_wysiwyg = "true";
defparam \RB|Register[34][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N9
dffeas \RB|WRdata[1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RB|Register[34][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OperandStage|Q [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|WRdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|WRdata[1] .is_wysiwyg = "true";
defparam \RB|WRdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
cycloneive_lcell_comb \RB|Register~63 (
// Equation(s):
// \RB|Register~63_combout  = (\OperandStage|Q [25] & (\inst3|altsyncram_component|auto_generated|q_a [0])) # (!\OperandStage|Q [25] & (((!\alu|Mux3~2_combout  & \alu|Mux15~4_combout ))))

	.dataa(\OperandStage|Q [25]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [0]),
	.datac(\alu|Mux3~2_combout ),
	.datad(\alu|Mux15~4_combout ),
	.cin(gnd),
	.combout(\RB|Register~63_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register~63 .lut_mask = 16'h8D88;
defparam \RB|Register~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N3
dffeas \RB|Register[34][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[34][12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[34][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[34][0] .is_wysiwyg = "true";
defparam \RB|Register[34][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneive_lcell_comb \RB|Mux15~2 (
// Equation(s):
// \RB|Mux15~2_combout  = (\OperandStage|Q [19] & ((\OperandStage|Q [18]) # (\RB|Register[34][0]~q )))

	.dataa(\OperandStage|Q [18]),
	.datab(\RB|Register[34][0]~q ),
	.datac(gnd),
	.datad(\OperandStage|Q [19]),
	.cin(gnd),
	.combout(\RB|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux15~2 .lut_mask = 16'hEE00;
defparam \RB|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N15
dffeas \RB|Register[32][0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\alu|Mux15~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[32][15]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[32][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[32][0] .is_wysiwyg = "true";
defparam \RB|Register[32][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
cycloneive_lcell_comb \RB|Mux15~0 (
// Equation(s):
// \RB|Mux15~0_combout  = (\OperandStage|Q [19] & ((\RB|Register[32][0]~q ) # ((\OperandStage|Q [18])))) # (!\OperandStage|Q [19] & (((\RB|Register[0][0]~q  & !\OperandStage|Q [18]))))

	.dataa(\RB|Register[32][0]~q ),
	.datab(\OperandStage|Q [19]),
	.datac(\RB|Register[0][0]~q ),
	.datad(\OperandStage|Q [18]),
	.cin(gnd),
	.combout(\RB|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux15~0 .lut_mask = 16'hCCB8;
defparam \RB|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneive_lcell_comb \RB|Mux15~1 (
// Equation(s):
// \RB|Mux15~1_combout  = (\OperandStage|Q [18] & (\RB|Register[1][0]~q  & !\RB|Mux15~0_combout )) # (!\OperandStage|Q [18] & ((\RB|Mux15~0_combout )))

	.dataa(\OperandStage|Q [18]),
	.datab(\RB|Register[1][0]~q ),
	.datac(gnd),
	.datad(\RB|Mux15~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux15~1 .lut_mask = 16'h5588;
defparam \RB|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneive_lcell_comb \RB|Mux15~3 (
// Equation(s):
// \RB|Mux15~3_combout  = (\RB|Mux3~0_combout  & ((\RB|Mux15~2_combout  & (\RB|Register[3][0]~q )) # (!\RB|Mux15~2_combout  & ((\RB|Mux15~1_combout ))))) # (!\RB|Mux3~0_combout  & (\RB|Mux15~2_combout ))

	.dataa(\RB|Mux3~0_combout ),
	.datab(\RB|Mux15~2_combout ),
	.datac(\RB|Register[3][0]~q ),
	.datad(\RB|Mux15~1_combout ),
	.cin(gnd),
	.combout(\RB|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux15~3 .lut_mask = 16'hE6C4;
defparam \RB|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[160]~67 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[160]~67_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\muxK|Q[5]~10_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ))))) # (!\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & 
// (\muxK|Q[5]~10_combout ))

	.dataa(\muxK|Q[5]~10_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[160]~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[160]~67 .lut_mask = 16'hAAE2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[160]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[177]~78 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[177]~78_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[160]~67_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[160]~67_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[160]~67_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[177]~78_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[177]~78 .lut_mask = 16'hCCE4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[177]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[194]~90 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[194]~90_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|StageOut[177]~78_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[177]~78_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[177]~78_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[194]~90_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[194]~90 .lut_mask = 16'hFD08;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[194]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[211]~103 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[211]~103_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[194]~90_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[194]~90_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[194]~90_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[211]~103_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[211]~103 .lut_mask = 16'hCCE4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[211]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[228]~117 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[228]~117_combout  = (\RB|Mux0~1_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[211]~103_combout )) # (!\RB|Mux0~1_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[211]~103_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout )))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[211]~103_combout ),
	.datab(\RB|Mux0~1_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[228]~117_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[228]~117 .lut_mask = 16'hAAB8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[228]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[245]~132 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[245]~132_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[228]~117_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[228]~117_combout ),
	.datab(gnd),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[245]~132_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[245]~132 .lut_mask = 16'hAAF0;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[245]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \alu|Mux10~3 (
// Equation(s):
// \alu|Mux10~3_combout  = (\alu|Mux3~3_combout  & ((\alu|Mux3~4_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[245]~132_combout ))) # (!\alu|Mux3~4_combout  & (\alu|Mux10~2_combout )))) # (!\alu|Mux3~3_combout  & (((!\alu|Mux3~4_combout ))))

	.dataa(\alu|Mux10~2_combout ),
	.datab(\alu|Mux3~3_combout ),
	.datac(\alu|Mux3~4_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[245]~132_combout ),
	.cin(gnd),
	.combout(\alu|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux10~3 .lut_mask = 16'hCB0B;
defparam \alu|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \alu|Mux10~4 (
// Equation(s):
// \alu|Mux10~4_combout  = (\alu|Mux3~5_combout  & ((\RB|Mux10~3_combout  & ((\alu|Mux10~3_combout ) # (!\muxK|Q[5]~10_combout ))) # (!\RB|Mux10~3_combout  & (\muxK|Q[5]~10_combout )))) # (!\alu|Mux3~5_combout  & (((\alu|Mux10~3_combout ))))

	.dataa(\RB|Mux10~3_combout ),
	.datab(\muxK|Q[5]~10_combout ),
	.datac(\alu|Mux10~3_combout ),
	.datad(\alu|Mux3~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux10~4 .lut_mask = 16'hE6F0;
defparam \alu|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \alu|Mux10~5 (
// Equation(s):
// \alu|Mux10~5_combout  = (\alu|Mux10~4_combout  & (((\exeStage|Q [32]) # (!\exeStage|Q [31])) # (!\exeStage|Q [30])))

	.dataa(\exeStage|Q [30]),
	.datab(\exeStage|Q [31]),
	.datac(\alu|Mux10~4_combout ),
	.datad(\exeStage|Q [32]),
	.cin(gnd),
	.combout(\alu|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux10~5 .lut_mask = 16'hF070;
defparam \alu|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N27
dffeas \RB|Register[3][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[3][15]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[3][5] .is_wysiwyg = "true";
defparam \RB|Register[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneive_lcell_comb \RB|Mux10~2 (
// Equation(s):
// \RB|Mux10~2_combout  = (\OperandStage|Q [19] & ((\OperandStage|Q [18]) # (\RB|Register[34][5]~q )))

	.dataa(\OperandStage|Q [19]),
	.datab(\OperandStage|Q [18]),
	.datac(gnd),
	.datad(\RB|Register[34][5]~q ),
	.cin(gnd),
	.combout(\RB|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux10~2 .lut_mask = 16'hAA88;
defparam \RB|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N21
dffeas \RB|Register[32][5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\alu|Mux10~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[32][15]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[32][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[32][5] .is_wysiwyg = "true";
defparam \RB|Register[32][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneive_lcell_comb \RB|Mux10~0 (
// Equation(s):
// \RB|Mux10~0_combout  = (\OperandStage|Q [19] & ((\OperandStage|Q [18]) # ((\RB|Register[32][5]~q )))) # (!\OperandStage|Q [19] & (!\OperandStage|Q [18] & (\RB|Register[0][5]~q )))

	.dataa(\OperandStage|Q [19]),
	.datab(\OperandStage|Q [18]),
	.datac(\RB|Register[0][5]~q ),
	.datad(\RB|Register[32][5]~q ),
	.cin(gnd),
	.combout(\RB|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux10~0 .lut_mask = 16'hBA98;
defparam \RB|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneive_lcell_comb \RB|Mux10~1 (
// Equation(s):
// \RB|Mux10~1_combout  = (\RB|Mux10~0_combout  & ((!\OperandStage|Q [18]))) # (!\RB|Mux10~0_combout  & (\RB|Register[1][5]~q  & \OperandStage|Q [18]))

	.dataa(gnd),
	.datab(\RB|Mux10~0_combout ),
	.datac(\RB|Register[1][5]~q ),
	.datad(\OperandStage|Q [18]),
	.cin(gnd),
	.combout(\RB|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux10~1 .lut_mask = 16'h30CC;
defparam \RB|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \RB|Mux10~3 (
// Equation(s):
// \RB|Mux10~3_combout  = (\RB|Mux3~0_combout  & ((\RB|Mux10~2_combout  & (\RB|Register[3][5]~q )) # (!\RB|Mux10~2_combout  & ((\RB|Mux10~1_combout ))))) # (!\RB|Mux3~0_combout  & (((\RB|Mux10~2_combout ))))

	.dataa(\RB|Register[3][5]~q ),
	.datab(\RB|Mux3~0_combout ),
	.datac(\RB|Mux10~2_combout ),
	.datad(\RB|Mux10~1_combout ),
	.cin(gnd),
	.combout(\RB|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux10~3 .lut_mask = 16'hBCB0;
defparam \RB|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[197]~87 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[197]~87_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|StageOut[180]~75_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[180]~75_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[180]~75_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[197]~87_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[197]~87 .lut_mask = 16'hF0B8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[197]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[214]~100 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[214]~100_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[197]~87_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[197]~87_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[197]~87_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[214]~100_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[214]~100 .lut_mask = 16'hCCE4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[214]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[231]~114 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[231]~114_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[214]~100_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\RB|Mux0~1_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[214]~100_combout )) # (!\RB|Mux0~1_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout )))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[214]~100_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\RB|Mux0~1_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[231]~114_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[231]~114 .lut_mask = 16'hAAAC;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[231]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[248]~135 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[248]~135_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[231]~114_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[231]~114_combout ),
	.datab(gnd),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[248]~135_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[248]~135 .lut_mask = 16'hAAF0;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[248]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \alu|Mux7~3 (
// Equation(s):
// \alu|Mux7~3_combout  = (\alu|Mux3~4_combout  & (((\alu|Mux3~3_combout  & \alu|Mod0|auto_generated|divider|divider|StageOut[248]~135_combout )))) # (!\alu|Mux3~4_combout  & ((\alu|Mux7~2_combout ) # ((!\alu|Mux3~3_combout ))))

	.dataa(\alu|Mux7~2_combout ),
	.datab(\alu|Mux3~4_combout ),
	.datac(\alu|Mux3~3_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[248]~135_combout ),
	.cin(gnd),
	.combout(\alu|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux7~3 .lut_mask = 16'hE323;
defparam \alu|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \alu|Mux7~4 (
// Equation(s):
// \alu|Mux7~4_combout  = (\alu|Mux3~5_combout  & ((\RB|Mux7~3_combout  & ((\alu|Mux7~3_combout ) # (!\muxK|Q[8]~7_combout ))) # (!\RB|Mux7~3_combout  & (\muxK|Q[8]~7_combout )))) # (!\alu|Mux3~5_combout  & (((\alu|Mux7~3_combout ))))

	.dataa(\RB|Mux7~3_combout ),
	.datab(\alu|Mux3~5_combout ),
	.datac(\muxK|Q[8]~7_combout ),
	.datad(\alu|Mux7~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux7~4 .lut_mask = 16'hFB48;
defparam \alu|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \alu|Mux7~5 (
// Equation(s):
// \alu|Mux7~5_combout  = (\alu|Mux7~4_combout  & (((\exeStage|Q [32]) # (!\exeStage|Q [30])) # (!\exeStage|Q [31])))

	.dataa(\alu|Mux7~4_combout ),
	.datab(\exeStage|Q [31]),
	.datac(\exeStage|Q [32]),
	.datad(\exeStage|Q [30]),
	.cin(gnd),
	.combout(\alu|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux7~5 .lut_mask = 16'hA2AA;
defparam \alu|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cycloneive_lcell_comb \RB|Register[3][8]~feeder (
// Equation(s):
// \RB|Register[3][8]~feeder_combout  = \alu|Mux7~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux7~5_combout ),
	.cin(gnd),
	.combout(\RB|Register[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[3][8]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N11
dffeas \RB|Register[3][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[3][15]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[3][8] .is_wysiwyg = "true";
defparam \RB|Register[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneive_lcell_comb \RB|Mux7~2 (
// Equation(s):
// \RB|Mux7~2_combout  = (\OperandStage|Q [19] & ((\OperandStage|Q [18]) # (\RB|Register[34][8]~q )))

	.dataa(gnd),
	.datab(\OperandStage|Q [18]),
	.datac(\OperandStage|Q [19]),
	.datad(\RB|Register[34][8]~q ),
	.cin(gnd),
	.combout(\RB|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux7~2 .lut_mask = 16'hF0C0;
defparam \RB|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N1
dffeas \RB|Register[32][8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\alu|Mux7~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[32][15]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[32][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[32][8] .is_wysiwyg = "true";
defparam \RB|Register[32][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N14
cycloneive_lcell_comb \RB|Mux7~0 (
// Equation(s):
// \RB|Mux7~0_combout  = (\OperandStage|Q [18] & (((\OperandStage|Q [19])))) # (!\OperandStage|Q [18] & ((\OperandStage|Q [19] & ((\RB|Register[32][8]~q ))) # (!\OperandStage|Q [19] & (\RB|Register[0][8]~q ))))

	.dataa(\OperandStage|Q [18]),
	.datab(\RB|Register[0][8]~q ),
	.datac(\RB|Register[32][8]~q ),
	.datad(\OperandStage|Q [19]),
	.cin(gnd),
	.combout(\RB|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux7~0 .lut_mask = 16'hFA44;
defparam \RB|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cycloneive_lcell_comb \RB|Mux7~1 (
// Equation(s):
// \RB|Mux7~1_combout  = (\OperandStage|Q [18] & (\RB|Register[1][8]~q  & !\RB|Mux7~0_combout )) # (!\OperandStage|Q [18] & ((\RB|Mux7~0_combout )))

	.dataa(gnd),
	.datab(\OperandStage|Q [18]),
	.datac(\RB|Register[1][8]~q ),
	.datad(\RB|Mux7~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux7~1 .lut_mask = 16'h33C0;
defparam \RB|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
cycloneive_lcell_comb \RB|Mux7~3 (
// Equation(s):
// \RB|Mux7~3_combout  = (\RB|Mux3~0_combout  & ((\RB|Mux7~2_combout  & (\RB|Register[3][8]~q )) # (!\RB|Mux7~2_combout  & ((\RB|Mux7~1_combout ))))) # (!\RB|Mux3~0_combout  & (((\RB|Mux7~2_combout ))))

	.dataa(\RB|Register[3][8]~q ),
	.datab(\RB|Mux3~0_combout ),
	.datac(\RB|Mux7~2_combout ),
	.datad(\RB|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RB|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux7~3 .lut_mask = 16'hBCB0;
defparam \RB|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[216]~98 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[216]~98_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|StageOut[199]~85_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout )))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[199]~85_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[199]~85_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[216]~98_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[216]~98 .lut_mask = 16'hF0D8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[216]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[233]~112 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[233]~112_combout  = (\RB|Mux0~1_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[216]~98_combout )))) # (!\RB|Mux0~1_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[216]~98_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ))))

	.dataa(\RB|Mux0~1_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[216]~98_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[233]~112_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[233]~112 .lut_mask = 16'hFE04;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[233]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[250]~125 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[250]~125_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[233]~112_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[233]~112_combout ),
	.datab(gnd),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[250]~125_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[250]~125 .lut_mask = 16'hAFA0;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[250]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \alu|Mux5~3 (
// Equation(s):
// \alu|Mux5~3_combout  = (\alu|Mux3~4_combout  & (\alu|Mux3~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[250]~125_combout )))) # (!\alu|Mux3~4_combout  & (((\alu|Mux5~2_combout )) # (!\alu|Mux3~3_combout )))

	.dataa(\alu|Mux3~4_combout ),
	.datab(\alu|Mux3~3_combout ),
	.datac(\alu|Mux5~2_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[250]~125_combout ),
	.cin(gnd),
	.combout(\alu|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux5~3 .lut_mask = 16'hD951;
defparam \alu|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneive_lcell_comb \alu|Mux5~4 (
// Equation(s):
// \alu|Mux5~4_combout  = (\alu|Mux3~5_combout  & ((\muxK|Q[10]~5_combout  & ((\alu|Mux5~3_combout ) # (!\RB|Mux5~3_combout ))) # (!\muxK|Q[10]~5_combout  & (\RB|Mux5~3_combout )))) # (!\alu|Mux3~5_combout  & (((\alu|Mux5~3_combout ))))

	.dataa(\alu|Mux3~5_combout ),
	.datab(\muxK|Q[10]~5_combout ),
	.datac(\RB|Mux5~3_combout ),
	.datad(\alu|Mux5~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux5~4 .lut_mask = 16'hFD28;
defparam \alu|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \RB|Register~68 (
// Equation(s):
// \RB|Register~68_combout  = (\OperandStage|Q [25] & (\inst3|altsyncram_component|auto_generated|q_a [10])) # (!\OperandStage|Q [25] & (((!\alu|Mux3~2_combout  & \alu|Mux5~4_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [10]),
	.datab(\OperandStage|Q [25]),
	.datac(\alu|Mux3~2_combout ),
	.datad(\alu|Mux5~4_combout ),
	.cin(gnd),
	.combout(\RB|Register~68_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register~68 .lut_mask = 16'h8B88;
defparam \RB|Register~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N21
dffeas \RB|Register[34][10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[34][12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[34][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[34][10] .is_wysiwyg = "true";
defparam \RB|Register[34][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N8
cycloneive_lcell_comb \RB|WRdata[10]~feeder (
// Equation(s):
// \RB|WRdata[10]~feeder_combout  = \RB|Register[34][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|Register[34][10]~q ),
	.cin(gnd),
	.combout(\RB|WRdata[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|WRdata[10]~feeder .lut_mask = 16'hFF00;
defparam \RB|WRdata[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N9
dffeas \RB|WRdata[10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|WRdata[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OperandStage|Q [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|WRdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|WRdata[10] .is_wysiwyg = "true";
defparam \RB|WRdata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N28
cycloneive_lcell_comb \alu|Mux4~5 (
// Equation(s):
// \alu|Mux4~5_combout  = (\alu|Mux3~5_combout  & ((\RB|Mux4~3_combout  & ((\alu|Mux4~3_combout ) # (!\muxK|Q[11]~4_combout ))) # (!\RB|Mux4~3_combout  & (\muxK|Q[11]~4_combout )))) # (!\alu|Mux3~5_combout  & (((\alu|Mux4~3_combout ))))

	.dataa(\alu|Mux3~5_combout ),
	.datab(\RB|Mux4~3_combout ),
	.datac(\muxK|Q[11]~4_combout ),
	.datad(\alu|Mux4~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux4~5 .lut_mask = 16'hFD28;
defparam \alu|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N30
cycloneive_lcell_comb \RB|Register~69 (
// Equation(s):
// \RB|Register~69_combout  = (\OperandStage|Q [25] & (\inst3|altsyncram_component|auto_generated|q_a [11])) # (!\OperandStage|Q [25] & (((!\alu|Mux3~2_combout  & \alu|Mux4~5_combout ))))

	.dataa(\OperandStage|Q [25]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [11]),
	.datac(\alu|Mux3~2_combout ),
	.datad(\alu|Mux4~5_combout ),
	.cin(gnd),
	.combout(\RB|Register~69_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register~69 .lut_mask = 16'h8D88;
defparam \RB|Register~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N31
dffeas \RB|Register[34][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[34][12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[34][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[34][11] .is_wysiwyg = "true";
defparam \RB|Register[34][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneive_lcell_comb \RB|Mux4~2 (
// Equation(s):
// \RB|Mux4~2_combout  = (\OperandStage|Q [19] & ((\OperandStage|Q [18]) # (\RB|Register[34][11]~q )))

	.dataa(\OperandStage|Q [18]),
	.datab(\RB|Register[34][11]~q ),
	.datac(gnd),
	.datad(\OperandStage|Q [19]),
	.cin(gnd),
	.combout(\RB|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux4~2 .lut_mask = 16'hEE00;
defparam \RB|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N31
dffeas \RB|Register[32][11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\alu|Mux4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[32][15]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[32][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[32][11] .is_wysiwyg = "true";
defparam \RB|Register[32][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N12
cycloneive_lcell_comb \RB|Mux4~0 (
// Equation(s):
// \RB|Mux4~0_combout  = (\OperandStage|Q [19] & ((\RB|Register[32][11]~q ) # ((\OperandStage|Q [18])))) # (!\OperandStage|Q [19] & (((\RB|Register[0][11]~q  & !\OperandStage|Q [18]))))

	.dataa(\RB|Register[32][11]~q ),
	.datab(\OperandStage|Q [19]),
	.datac(\RB|Register[0][11]~q ),
	.datad(\OperandStage|Q [18]),
	.cin(gnd),
	.combout(\RB|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux4~0 .lut_mask = 16'hCCB8;
defparam \RB|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneive_lcell_comb \RB|Mux4~1 (
// Equation(s):
// \RB|Mux4~1_combout  = (\OperandStage|Q [18] & (\RB|Register[1][11]~q  & !\RB|Mux4~0_combout )) # (!\OperandStage|Q [18] & ((\RB|Mux4~0_combout )))

	.dataa(\RB|Register[1][11]~q ),
	.datab(\OperandStage|Q [18]),
	.datac(gnd),
	.datad(\RB|Mux4~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux4~1 .lut_mask = 16'h3388;
defparam \RB|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cycloneive_lcell_comb \RB|Mux4~3 (
// Equation(s):
// \RB|Mux4~3_combout  = (\RB|Mux3~0_combout  & ((\RB|Mux4~2_combout  & (\RB|Register[3][11]~q )) # (!\RB|Mux4~2_combout  & ((\RB|Mux4~1_combout ))))) # (!\RB|Mux3~0_combout  & (\RB|Mux4~2_combout ))

	.dataa(\RB|Mux3~0_combout ),
	.datab(\RB|Mux4~2_combout ),
	.datac(\RB|Register[3][11]~q ),
	.datad(\RB|Mux4~1_combout ),
	.cin(gnd),
	.combout(\RB|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux4~3 .lut_mask = 16'hE6C4;
defparam \RB|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|selnose[170]~9 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & !\RB|Mux4~3_combout )

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RB|Mux4~3_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|selnose[170]~9 .lut_mask = 16'h00AA;
defparam \alu|Mod0|auto_generated|divider|divider|selnose[170]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[167]~60 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[167]~60_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[170]~9_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[167]~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[167]~60 .lut_mask = 16'hCCE4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[167]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[184]~71 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[184]~71_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[167]~60_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[167]~60_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[187]~0_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[167]~60_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[184]~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[184]~71 .lut_mask = 16'hCCE4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[184]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[201]~83 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[201]~83_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[184]~71_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[184]~71_combout ))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[184]~71_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[201]~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[201]~83 .lut_mask = 16'hBA8A;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[201]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[218]~96 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[218]~96_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[201]~83_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[201]~83_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[201]~83_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[218]~96_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[218]~96 .lut_mask = 16'hAAE2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[218]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[235]~110 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[235]~110_combout  = (\RB|Mux0~1_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[218]~96_combout )))) # (!\RB|Mux0~1_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[218]~96_combout ))) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ))))

	.dataa(\RB|Mux0~1_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[218]~96_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[235]~110_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[235]~110 .lut_mask = 16'hF0E4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[235]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[252]~123 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[252]~123_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[235]~110_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout )))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[235]~110_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datac(gnd),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[252]~123_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[252]~123 .lut_mask = 16'hBB88;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[252]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneive_lcell_comb \alu|Mux3~7 (
// Equation(s):
// \alu|Mux3~7_combout  = (\alu|Mux3~3_combout  & ((\alu|Mux3~4_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[252]~123_combout ))) # (!\alu|Mux3~4_combout  & (\alu|Mux3~6_combout )))) # (!\alu|Mux3~3_combout  & (((!\alu|Mux3~4_combout ))))

	.dataa(\alu|Mux3~6_combout ),
	.datab(\alu|Mux3~3_combout ),
	.datac(\alu|Mux3~4_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[252]~123_combout ),
	.cin(gnd),
	.combout(\alu|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux3~7 .lut_mask = 16'hCB0B;
defparam \alu|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneive_lcell_comb \alu|Mux3~10 (
// Equation(s):
// \alu|Mux3~10_combout  = (\RB|Mux3~2_combout  & (((\alu|Mux3~7_combout ) # (\OperandStage|Q [26])) # (!\RB|A [12]))) # (!\RB|Mux3~2_combout  & (\RB|A [12] & ((!\OperandStage|Q [26]))))

	.dataa(\RB|Mux3~2_combout ),
	.datab(\RB|A [12]),
	.datac(\alu|Mux3~7_combout ),
	.datad(\OperandStage|Q [26]),
	.cin(gnd),
	.combout(\alu|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux3~10 .lut_mask = 16'hAAE6;
defparam \alu|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneive_lcell_comb \alu|Mux3~8 (
// Equation(s):
// \alu|Mux3~8_combout  = (!\alu|Mux3~2_combout  & ((\alu|Mux3~5_combout  & ((\alu|Mux3~10_combout ))) # (!\alu|Mux3~5_combout  & (\alu|Mux3~7_combout ))))

	.dataa(\alu|Mux3~2_combout ),
	.datab(\alu|Mux3~5_combout ),
	.datac(\alu|Mux3~7_combout ),
	.datad(\alu|Mux3~10_combout ),
	.cin(gnd),
	.combout(\alu|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux3~8 .lut_mask = 16'h5410;
defparam \alu|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N0
cycloneive_lcell_comb \RB|Register[23][12]~feeder (
// Equation(s):
// \RB|Register[23][12]~feeder_combout  = \alu|Mux3~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux3~8_combout ),
	.cin(gnd),
	.combout(\RB|Register[23][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[23][12]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[23][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N1
dffeas \RB|Register[23][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[23][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[23][15]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[23][12] .is_wysiwyg = "true";
defparam \RB|Register[23][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N23
dffeas \RB|Register[31][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[31][15]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[31][12] .is_wysiwyg = "true";
defparam \RB|Register[31][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N6
cycloneive_lcell_comb \RB|Register[27][12]~feeder (
// Equation(s):
// \RB|Register[27][12]~feeder_combout  = \alu|Mux3~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux3~8_combout ),
	.cin(gnd),
	.combout(\RB|Register[27][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[27][12]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[27][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N7
dffeas \RB|Register[27][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[27][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[27][15]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[27][12] .is_wysiwyg = "true";
defparam \RB|Register[27][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N29
dffeas \RB|Register[19][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[19][15]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[19][12] .is_wysiwyg = "true";
defparam \RB|Register[19][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N28
cycloneive_lcell_comb \RB|Mux19~7 (
// Equation(s):
// \RB|Mux19~7_combout  = (\OperandStage|Q [2] & (((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & (\RB|Register[27][12]~q )) # (!\OperandStage|Q [3] & ((\RB|Register[19][12]~q )))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[27][12]~q ),
	.datac(\RB|Register[19][12]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux19~7 .lut_mask = 16'hEE50;
defparam \RB|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N22
cycloneive_lcell_comb \RB|Mux19~8 (
// Equation(s):
// \RB|Mux19~8_combout  = (\OperandStage|Q [2] & ((\RB|Mux19~7_combout  & ((\RB|Register[31][12]~q ))) # (!\RB|Mux19~7_combout  & (\RB|Register[23][12]~q )))) # (!\OperandStage|Q [2] & (((\RB|Mux19~7_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[23][12]~q ),
	.datac(\RB|Register[31][12]~q ),
	.datad(\RB|Mux19~7_combout ),
	.cin(gnd),
	.combout(\RB|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux19~8 .lut_mask = 16'hF588;
defparam \RB|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneive_lcell_comb \RB|Register[29][12]~feeder (
// Equation(s):
// \RB|Register[29][12]~feeder_combout  = \alu|Mux3~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux3~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[29][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[29][12]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[29][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N21
dffeas \RB|Register[29][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[29][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[29][15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[29][12] .is_wysiwyg = "true";
defparam \RB|Register[29][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N27
dffeas \RB|Register[21][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[21][15]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[21][12] .is_wysiwyg = "true";
defparam \RB|Register[21][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
cycloneive_lcell_comb \RB|Register[25][12]~feeder (
// Equation(s):
// \RB|Register[25][12]~feeder_combout  = \alu|Mux3~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux3~8_combout ),
	.cin(gnd),
	.combout(\RB|Register[25][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[25][12]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[25][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N23
dffeas \RB|Register[25][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[25][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[25][15]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[25][12] .is_wysiwyg = "true";
defparam \RB|Register[25][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N27
dffeas \RB|Register[17][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[17][15]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[17][12] .is_wysiwyg = "true";
defparam \RB|Register[17][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N26
cycloneive_lcell_comb \RB|Mux19~0 (
// Equation(s):
// \RB|Mux19~0_combout  = (\OperandStage|Q [2] & (((\OperandStage|Q [3])))) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & (\RB|Register[25][12]~q )) # (!\OperandStage|Q [3] & ((\RB|Register[17][12]~q )))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[25][12]~q ),
	.datac(\RB|Register[17][12]~q ),
	.datad(\OperandStage|Q [3]),
	.cin(gnd),
	.combout(\RB|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux19~0 .lut_mask = 16'hEE50;
defparam \RB|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneive_lcell_comb \RB|Mux19~1 (
// Equation(s):
// \RB|Mux19~1_combout  = (\OperandStage|Q [2] & ((\RB|Mux19~0_combout  & (\RB|Register[29][12]~q )) # (!\RB|Mux19~0_combout  & ((\RB|Register[21][12]~q ))))) # (!\OperandStage|Q [2] & (((\RB|Mux19~0_combout ))))

	.dataa(\OperandStage|Q [2]),
	.datab(\RB|Register[29][12]~q ),
	.datac(\RB|Register[21][12]~q ),
	.datad(\RB|Mux19~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux19~1 .lut_mask = 16'hDDA0;
defparam \RB|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \RB|Register[26][12]~feeder (
// Equation(s):
// \RB|Register[26][12]~feeder_combout  = \alu|Mux3~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux3~8_combout ),
	.cin(gnd),
	.combout(\RB|Register[26][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[26][12]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[26][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N21
dffeas \RB|Register[26][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[26][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[26][15]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[26][12] .is_wysiwyg = "true";
defparam \RB|Register[26][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N17
dffeas \RB|Register[30][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[30][15]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[30][12] .is_wysiwyg = "true";
defparam \RB|Register[30][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \RB|Register[22][12]~feeder (
// Equation(s):
// \RB|Register[22][12]~feeder_combout  = \alu|Mux3~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux3~8_combout ),
	.cin(gnd),
	.combout(\RB|Register[22][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[22][12]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[22][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N31
dffeas \RB|Register[22][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[22][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[22][15]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[22][12] .is_wysiwyg = "true";
defparam \RB|Register[22][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N3
dffeas \RB|Register[18][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[18][15]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[18][12] .is_wysiwyg = "true";
defparam \RB|Register[18][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \RB|Mux19~2 (
// Equation(s):
// \RB|Mux19~2_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[22][12]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[18][12]~q )))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[22][12]~q ),
	.datac(\RB|Register[18][12]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux19~2 .lut_mask = 16'hEE50;
defparam \RB|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \RB|Mux19~3 (
// Equation(s):
// \RB|Mux19~3_combout  = (\OperandStage|Q [3] & ((\RB|Mux19~2_combout  & ((\RB|Register[30][12]~q ))) # (!\RB|Mux19~2_combout  & (\RB|Register[26][12]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux19~2_combout ))))

	.dataa(\OperandStage|Q [3]),
	.datab(\RB|Register[26][12]~q ),
	.datac(\RB|Register[30][12]~q ),
	.datad(\RB|Mux19~2_combout ),
	.cin(gnd),
	.combout(\RB|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux19~3 .lut_mask = 16'hF588;
defparam \RB|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneive_lcell_comb \RB|Register[24][12]~feeder (
// Equation(s):
// \RB|Register[24][12]~feeder_combout  = \alu|Mux3~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux3~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[24][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[24][12]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[24][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N15
dffeas \RB|Register[24][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[24][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[24][15]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[24][12] .is_wysiwyg = "true";
defparam \RB|Register[24][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N31
dffeas \RB|Register[28][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[28][15]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[28][12] .is_wysiwyg = "true";
defparam \RB|Register[28][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneive_lcell_comb \RB|Register[20][12]~feeder (
// Equation(s):
// \RB|Register[20][12]~feeder_combout  = \alu|Mux3~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux3~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[20][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[20][12]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[20][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N31
dffeas \RB|Register[20][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[20][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[20][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[20][12] .is_wysiwyg = "true";
defparam \RB|Register[20][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N13
dffeas \RB|Register[16][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[16][15]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[16][12] .is_wysiwyg = "true";
defparam \RB|Register[16][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \RB|Mux19~4 (
// Equation(s):
// \RB|Mux19~4_combout  = (\OperandStage|Q [3] & (((\OperandStage|Q [2])))) # (!\OperandStage|Q [3] & ((\OperandStage|Q [2] & (\RB|Register[20][12]~q )) # (!\OperandStage|Q [2] & ((\RB|Register[16][12]~q )))))

	.dataa(\RB|Register[20][12]~q ),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[16][12]~q ),
	.datad(\OperandStage|Q [2]),
	.cin(gnd),
	.combout(\RB|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux19~4 .lut_mask = 16'hEE30;
defparam \RB|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneive_lcell_comb \RB|Mux19~5 (
// Equation(s):
// \RB|Mux19~5_combout  = (\OperandStage|Q [3] & ((\RB|Mux19~4_combout  & ((\RB|Register[28][12]~q ))) # (!\RB|Mux19~4_combout  & (\RB|Register[24][12]~q )))) # (!\OperandStage|Q [3] & (((\RB|Mux19~4_combout ))))

	.dataa(\RB|Register[24][12]~q ),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Register[28][12]~q ),
	.datad(\RB|Mux19~4_combout ),
	.cin(gnd),
	.combout(\RB|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux19~5 .lut_mask = 16'hF388;
defparam \RB|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneive_lcell_comb \RB|Mux19~6 (
// Equation(s):
// \RB|Mux19~6_combout  = (\OperandStage|Q [0] & (\OperandStage|Q [1])) # (!\OperandStage|Q [0] & ((\OperandStage|Q [1] & (\RB|Mux19~3_combout )) # (!\OperandStage|Q [1] & ((\RB|Mux19~5_combout )))))

	.dataa(\OperandStage|Q [0]),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Mux19~3_combout ),
	.datad(\RB|Mux19~5_combout ),
	.cin(gnd),
	.combout(\RB|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux19~6 .lut_mask = 16'hD9C8;
defparam \RB|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneive_lcell_comb \RB|Mux19~9 (
// Equation(s):
// \RB|Mux19~9_combout  = (\OperandStage|Q [0] & ((\RB|Mux19~6_combout  & (\RB|Mux19~8_combout )) # (!\RB|Mux19~6_combout  & ((\RB|Mux19~1_combout ))))) # (!\OperandStage|Q [0] & (((\RB|Mux19~6_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Mux19~8_combout ),
	.datac(\RB|Mux19~1_combout ),
	.datad(\RB|Mux19~6_combout ),
	.cin(gnd),
	.combout(\RB|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux19~9 .lut_mask = 16'hDDA0;
defparam \RB|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneive_lcell_comb \RB|Register[9][12]~feeder (
// Equation(s):
// \RB|Register[9][12]~feeder_combout  = \alu|Mux3~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux3~8_combout ),
	.cin(gnd),
	.combout(\RB|Register[9][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[9][12]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[9][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N19
dffeas \RB|Register[9][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[9][15]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[9][12] .is_wysiwyg = "true";
defparam \RB|Register[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N15
dffeas \RB|Register[11][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[11][15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[11][12] .is_wysiwyg = "true";
defparam \RB|Register[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N13
dffeas \RB|Register[10][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[10][15]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[10][12] .is_wysiwyg = "true";
defparam \RB|Register[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N15
dffeas \RB|Register[8][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[8][15]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[8][12] .is_wysiwyg = "true";
defparam \RB|Register[8][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N14
cycloneive_lcell_comb \RB|Mux19~12 (
// Equation(s):
// \RB|Mux19~12_combout  = (\OperandStage|Q [1] & ((\RB|Register[10][12]~q ) # ((\OperandStage|Q [0])))) # (!\OperandStage|Q [1] & (((\RB|Register[8][12]~q  & !\OperandStage|Q [0]))))

	.dataa(\RB|Register[10][12]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[8][12]~q ),
	.datad(\OperandStage|Q [0]),
	.cin(gnd),
	.combout(\RB|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux19~12 .lut_mask = 16'hCCB8;
defparam \RB|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N14
cycloneive_lcell_comb \RB|Mux19~13 (
// Equation(s):
// \RB|Mux19~13_combout  = (\OperandStage|Q [0] & ((\RB|Mux19~12_combout  & ((\RB|Register[11][12]~q ))) # (!\RB|Mux19~12_combout  & (\RB|Register[9][12]~q )))) # (!\OperandStage|Q [0] & (((\RB|Mux19~12_combout ))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[9][12]~q ),
	.datac(\RB|Register[11][12]~q ),
	.datad(\RB|Mux19~12_combout ),
	.cin(gnd),
	.combout(\RB|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux19~13 .lut_mask = 16'hF588;
defparam \RB|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N25
dffeas \RB|Register[2][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[2][15]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[2][12] .is_wysiwyg = "true";
defparam \RB|Register[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneive_lcell_comb \RB|Mux19~14 (
// Equation(s):
// \RB|Mux19~14_combout  = (\OperandStage|Q [1] & ((\OperandStage|Q [0]) # ((\RB|Register[2][12]~q )))) # (!\OperandStage|Q [1] & (!\OperandStage|Q [0] & ((\RB|Register[0][12]~q ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\OperandStage|Q [0]),
	.datac(\RB|Register[2][12]~q ),
	.datad(\RB|Register[0][12]~q ),
	.cin(gnd),
	.combout(\RB|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux19~14 .lut_mask = 16'hB9A8;
defparam \RB|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N6
cycloneive_lcell_comb \RB|Mux19~15 (
// Equation(s):
// \RB|Mux19~15_combout  = (\OperandStage|Q [0] & ((\RB|Mux19~14_combout  & (\RB|Register[3][12]~q )) # (!\RB|Mux19~14_combout  & ((\RB|Register[1][12]~q ))))) # (!\OperandStage|Q [0] & (((\RB|Mux19~14_combout ))))

	.dataa(\RB|Register[3][12]~q ),
	.datab(\RB|Register[1][12]~q ),
	.datac(\OperandStage|Q [0]),
	.datad(\RB|Mux19~14_combout ),
	.cin(gnd),
	.combout(\RB|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux19~15 .lut_mask = 16'hAFC0;
defparam \RB|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N12
cycloneive_lcell_comb \RB|Mux19~16 (
// Equation(s):
// \RB|Mux19~16_combout  = (\OperandStage|Q [2] & (\OperandStage|Q [3])) # (!\OperandStage|Q [2] & ((\OperandStage|Q [3] & (\RB|Mux19~13_combout )) # (!\OperandStage|Q [3] & ((\RB|Mux19~15_combout )))))

	.dataa(\OperandStage|Q [2]),
	.datab(\OperandStage|Q [3]),
	.datac(\RB|Mux19~13_combout ),
	.datad(\RB|Mux19~15_combout ),
	.cin(gnd),
	.combout(\RB|Mux19~16_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux19~16 .lut_mask = 16'hD9C8;
defparam \RB|Mux19~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneive_lcell_comb \RB|Register[7][12]~feeder (
// Equation(s):
// \RB|Register[7][12]~feeder_combout  = \alu|Mux3~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux3~8_combout ),
	.cin(gnd),
	.combout(\RB|Register[7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[7][12]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N27
dffeas \RB|Register[7][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[7][15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[7][12] .is_wysiwyg = "true";
defparam \RB|Register[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N11
dffeas \RB|Register[6][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[6][15]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[6][12] .is_wysiwyg = "true";
defparam \RB|Register[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N17
dffeas \RB|Register[4][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[4][15]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[4][12] .is_wysiwyg = "true";
defparam \RB|Register[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cycloneive_lcell_comb \RB|Register[5][12]~feeder (
// Equation(s):
// \RB|Register[5][12]~feeder_combout  = \alu|Mux3~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux3~8_combout ),
	.cin(gnd),
	.combout(\RB|Register[5][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[5][12]~feeder .lut_mask = 16'hFF00;
defparam \RB|Register[5][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N25
dffeas \RB|Register[5][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[5][15]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[5][12] .is_wysiwyg = "true";
defparam \RB|Register[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneive_lcell_comb \RB|Mux19~10 (
// Equation(s):
// \RB|Mux19~10_combout  = (\OperandStage|Q [0] & ((\OperandStage|Q [1]) # ((\RB|Register[5][12]~q )))) # (!\OperandStage|Q [0] & (!\OperandStage|Q [1] & (\RB|Register[4][12]~q )))

	.dataa(\OperandStage|Q [0]),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[4][12]~q ),
	.datad(\RB|Register[5][12]~q ),
	.cin(gnd),
	.combout(\RB|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux19~10 .lut_mask = 16'hBA98;
defparam \RB|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneive_lcell_comb \RB|Mux19~11 (
// Equation(s):
// \RB|Mux19~11_combout  = (\OperandStage|Q [1] & ((\RB|Mux19~10_combout  & (\RB|Register[7][12]~q )) # (!\RB|Mux19~10_combout  & ((\RB|Register[6][12]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux19~10_combout ))))

	.dataa(\OperandStage|Q [1]),
	.datab(\RB|Register[7][12]~q ),
	.datac(\RB|Register[6][12]~q ),
	.datad(\RB|Mux19~10_combout ),
	.cin(gnd),
	.combout(\RB|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux19~11 .lut_mask = 16'hDDA0;
defparam \RB|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N23
dffeas \RB|Register[15][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\alu|Mux3~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[15][15]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[15][12] .is_wysiwyg = "true";
defparam \RB|Register[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N25
dffeas \RB|Register[14][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[14][15]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[14][12] .is_wysiwyg = "true";
defparam \RB|Register[14][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
cycloneive_lcell_comb \RB|Register[13][12]~feeder (
// Equation(s):
// \RB|Register[13][12]~feeder_combout  = \alu|Mux3~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux3~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RB|Register[13][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register[13][12]~feeder .lut_mask = 16'hF0F0;
defparam \RB|Register[13][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N25
dffeas \RB|Register[13][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register[13][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[13][15]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[13][12] .is_wysiwyg = "true";
defparam \RB|Register[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N7
dffeas \RB|Register[12][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Mux3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Register[12][15]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[12][12] .is_wysiwyg = "true";
defparam \RB|Register[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N6
cycloneive_lcell_comb \RB|Mux19~17 (
// Equation(s):
// \RB|Mux19~17_combout  = (\OperandStage|Q [0] & ((\RB|Register[13][12]~q ) # ((\OperandStage|Q [1])))) # (!\OperandStage|Q [0] & (((\RB|Register[12][12]~q  & !\OperandStage|Q [1]))))

	.dataa(\OperandStage|Q [0]),
	.datab(\RB|Register[13][12]~q ),
	.datac(\RB|Register[12][12]~q ),
	.datad(\OperandStage|Q [1]),
	.cin(gnd),
	.combout(\RB|Mux19~17_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux19~17 .lut_mask = 16'hAAD8;
defparam \RB|Mux19~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_lcell_comb \RB|Mux19~18 (
// Equation(s):
// \RB|Mux19~18_combout  = (\OperandStage|Q [1] & ((\RB|Mux19~17_combout  & (\RB|Register[15][12]~q )) # (!\RB|Mux19~17_combout  & ((\RB|Register[14][12]~q ))))) # (!\OperandStage|Q [1] & (((\RB|Mux19~17_combout ))))

	.dataa(\RB|Register[15][12]~q ),
	.datab(\OperandStage|Q [1]),
	.datac(\RB|Register[14][12]~q ),
	.datad(\RB|Mux19~17_combout ),
	.cin(gnd),
	.combout(\RB|Mux19~18_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux19~18 .lut_mask = 16'hBBC0;
defparam \RB|Mux19~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N2
cycloneive_lcell_comb \RB|Mux19~19 (
// Equation(s):
// \RB|Mux19~19_combout  = (\RB|Mux19~16_combout  & (((\RB|Mux19~18_combout )) # (!\OperandStage|Q [2]))) # (!\RB|Mux19~16_combout  & (\OperandStage|Q [2] & (\RB|Mux19~11_combout )))

	.dataa(\RB|Mux19~16_combout ),
	.datab(\OperandStage|Q [2]),
	.datac(\RB|Mux19~11_combout ),
	.datad(\RB|Mux19~18_combout ),
	.cin(gnd),
	.combout(\RB|Mux19~19_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux19~19 .lut_mask = 16'hEA62;
defparam \RB|Mux19~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N26
cycloneive_lcell_comb \RB|Mux19~20 (
// Equation(s):
// \RB|Mux19~20_combout  = (\OperandStage|Q [4] & (\RB|Mux19~9_combout )) # (!\OperandStage|Q [4] & ((\RB|Mux19~19_combout )))

	.dataa(\OperandStage|Q [4]),
	.datab(gnd),
	.datac(\RB|Mux19~9_combout ),
	.datad(\RB|Mux19~19_combout ),
	.cin(gnd),
	.combout(\RB|Mux19~20_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux19~20 .lut_mask = 16'hF5A0;
defparam \RB|Mux19~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N8
cycloneive_lcell_comb \RB|A[12] (
// Equation(s):
// \RB|A [12] = (GLOBAL(\RB|Equal0~0clkctrl_outclk ) & (\RB|A [12])) # (!GLOBAL(\RB|Equal0~0clkctrl_outclk ) & ((\RB|Mux19~20_combout )))

	.dataa(gnd),
	.datab(\RB|A [12]),
	.datac(\RB|Mux19~20_combout ),
	.datad(\RB|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RB|A [12]),
	.cout());
// synopsys translate_off
defparam \RB|A[12] .lut_mask = 16'hCCF0;
defparam \RB|A[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N18
cycloneive_lcell_comb \muxK|Q[12]~3 (
// Equation(s):
// \muxK|Q[12]~3_combout  = (\RB|A [12] & !\OperandStage|Q [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RB|A [12]),
	.datad(\OperandStage|Q [26]),
	.cin(gnd),
	.combout(\muxK|Q[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxK|Q[12]~3 .lut_mask = 16'h00F0;
defparam \muxK|Q[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \alu|Mux3~9 (
// Equation(s):
// \alu|Mux3~9_combout  = (\alu|Mux3~5_combout  & ((\muxK|Q[12]~3_combout  & ((\alu|Mux3~7_combout ) # (!\RB|Mux3~2_combout ))) # (!\muxK|Q[12]~3_combout  & ((\RB|Mux3~2_combout ))))) # (!\alu|Mux3~5_combout  & (((\alu|Mux3~7_combout ))))

	.dataa(\muxK|Q[12]~3_combout ),
	.datab(\alu|Mux3~7_combout ),
	.datac(\alu|Mux3~5_combout ),
	.datad(\RB|Mux3~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux3~9 .lut_mask = 16'hDCAC;
defparam \alu|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N20
cycloneive_lcell_comb \RB|Register~64 (
// Equation(s):
// \RB|Register~64_combout  = (\OperandStage|Q [25] & (\inst3|altsyncram_component|auto_generated|q_a [12])) # (!\OperandStage|Q [25] & (((!\alu|Mux3~2_combout  & \alu|Mux3~9_combout ))))

	.dataa(\OperandStage|Q [25]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [12]),
	.datac(\alu|Mux3~2_combout ),
	.datad(\alu|Mux3~9_combout ),
	.cin(gnd),
	.combout(\RB|Register~64_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register~64 .lut_mask = 16'h8D88;
defparam \RB|Register~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N21
dffeas \RB|Register[34][12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[34][12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[34][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[34][12] .is_wysiwyg = "true";
defparam \RB|Register[34][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N23
dffeas \RB|WRdata[12] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RB|Register[34][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OperandStage|Q [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|WRdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|WRdata[12] .is_wysiwyg = "true";
defparam \RB|WRdata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
cycloneive_lcell_comb \alu|Mux2~5 (
// Equation(s):
// \alu|Mux2~5_combout  = (\alu|Mux3~5_combout  & ((\RB|Mux2~1_combout  & ((\alu|Mux2~3_combout ) # (!\muxK|Q[13]~2_combout ))) # (!\RB|Mux2~1_combout  & (\muxK|Q[13]~2_combout )))) # (!\alu|Mux3~5_combout  & (((\alu|Mux2~3_combout ))))

	.dataa(\alu|Mux3~5_combout ),
	.datab(\RB|Mux2~1_combout ),
	.datac(\muxK|Q[13]~2_combout ),
	.datad(\alu|Mux2~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux2~5 .lut_mask = 16'hFD28;
defparam \alu|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
cycloneive_lcell_comb \RB|Register~65 (
// Equation(s):
// \RB|Register~65_combout  = (\OperandStage|Q [25] & (((\inst3|altsyncram_component|auto_generated|q_a [13])))) # (!\OperandStage|Q [25] & (!\alu|Mux3~2_combout  & ((\alu|Mux2~5_combout ))))

	.dataa(\alu|Mux3~2_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [13]),
	.datac(\alu|Mux2~5_combout ),
	.datad(\OperandStage|Q [25]),
	.cin(gnd),
	.combout(\RB|Register~65_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register~65 .lut_mask = 16'hCC50;
defparam \RB|Register~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N11
dffeas \RB|Register[34][13] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[34][12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[34][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[34][13] .is_wysiwyg = "true";
defparam \RB|Register[34][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cycloneive_lcell_comb \RB|Mux2~0 (
// Equation(s):
// \RB|Mux2~0_combout  = (\OperandStage|Q [19] & (((\OperandStage|Q [18])))) # (!\OperandStage|Q [19] & ((\OperandStage|Q [18] & (\RB|Register[1][13]~q )) # (!\OperandStage|Q [18] & ((\RB|Register[0][13]~q )))))

	.dataa(\OperandStage|Q [19]),
	.datab(\RB|Register[1][13]~q ),
	.datac(\RB|Register[0][13]~q ),
	.datad(\OperandStage|Q [18]),
	.cin(gnd),
	.combout(\RB|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux2~0 .lut_mask = 16'hEE50;
defparam \RB|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cycloneive_lcell_comb \RB|Mux2~1 (
// Equation(s):
// \RB|Mux2~1_combout  = (\OperandStage|Q [19] & ((\RB|Mux2~0_combout  & ((\RB|Register[3][13]~q ))) # (!\RB|Mux2~0_combout  & (\RB|Register[34][13]~q )))) # (!\OperandStage|Q [19] & (((\RB|Mux2~0_combout ))))

	.dataa(\RB|Register[34][13]~q ),
	.datab(\OperandStage|Q [19]),
	.datac(\RB|Register[3][13]~q ),
	.datad(\RB|Mux2~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux2~1 .lut_mask = 16'hF388;
defparam \RB|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N8
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|selnose[204]~10 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  = (!\RB|Mux1~1_combout  & (!\RB|Mux0~1_combout  & !\RB|Mux2~1_combout ))

	.dataa(\RB|Mux1~1_combout ),
	.datab(\RB|Mux0~1_combout ),
	.datac(gnd),
	.datad(\RB|Mux2~1_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|selnose[204]~10 .lut_mask = 16'h0011;
defparam \alu|Mod0|auto_generated|divider|divider|selnose[204]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[198]~86 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[198]~86_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[181]~74_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[181]~74_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[204]~10_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[181]~74_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[198]~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[198]~86 .lut_mask = 16'hCCE4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[198]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[215]~99 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[215]~99_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\alu|Mod0|auto_generated|divider|divider|StageOut[198]~86_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ))))) # 
// (!\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[198]~86_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[198]~86_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[215]~99_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[215]~99 .lut_mask = 16'hCCE4;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[215]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[232]~113 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[232]~113_combout  = (\RB|Mux0~1_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[215]~99_combout )) # (!\RB|Mux0~1_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[215]~99_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout )))))

	.dataa(\RB|Mux0~1_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[215]~99_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[232]~113_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[232]~113 .lut_mask = 16'hCCD8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[232]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[249]~136 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[249]~136_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[232]~113_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout )))

	.dataa(gnd),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[232]~113_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[249]~136_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[249]~136 .lut_mask = 16'hCCF0;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[249]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneive_lcell_comb \alu|Mux6~3 (
// Equation(s):
// \alu|Mux6~3_combout  = (\alu|Mux3~4_combout  & (\alu|Mux3~3_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[249]~136_combout )))) # (!\alu|Mux3~4_combout  & (((\alu|Mux6~2_combout )) # (!\alu|Mux3~3_combout )))

	.dataa(\alu|Mux3~4_combout ),
	.datab(\alu|Mux3~3_combout ),
	.datac(\alu|Mux6~2_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[249]~136_combout ),
	.cin(gnd),
	.combout(\alu|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux6~3 .lut_mask = 16'hD951;
defparam \alu|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneive_lcell_comb \alu|Mux6~4 (
// Equation(s):
// \alu|Mux6~4_combout  = (\alu|Mux3~5_combout  & ((\RB|Mux6~3_combout  & ((\alu|Mux6~3_combout ) # (!\muxK|Q[9]~6_combout ))) # (!\RB|Mux6~3_combout  & (\muxK|Q[9]~6_combout )))) # (!\alu|Mux3~5_combout  & (((\alu|Mux6~3_combout ))))

	.dataa(\RB|Mux6~3_combout ),
	.datab(\alu|Mux3~5_combout ),
	.datac(\muxK|Q[9]~6_combout ),
	.datad(\alu|Mux6~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux6~4 .lut_mask = 16'hFB48;
defparam \alu|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \RB|Register~67 (
// Equation(s):
// \RB|Register~67_combout  = (\OperandStage|Q [25] & (((\inst3|altsyncram_component|auto_generated|q_a [9])))) # (!\OperandStage|Q [25] & (!\alu|Mux3~2_combout  & ((\alu|Mux6~4_combout ))))

	.dataa(\alu|Mux3~2_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [9]),
	.datac(\alu|Mux6~4_combout ),
	.datad(\OperandStage|Q [25]),
	.cin(gnd),
	.combout(\RB|Register~67_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register~67 .lut_mask = 16'hCC50;
defparam \RB|Register~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N25
dffeas \RB|Register[34][9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[34][12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[34][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[34][9] .is_wysiwyg = "true";
defparam \RB|Register[34][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N27
dffeas \RB|WRdata[9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RB|Register[34][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OperandStage|Q [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|WRdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|WRdata[9] .is_wysiwyg = "true";
defparam \RB|WRdata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
cycloneive_lcell_comb \RB|Register~66 (
// Equation(s):
// \RB|Register~66_combout  = (\OperandStage|Q [25] & (\inst3|altsyncram_component|auto_generated|q_a [14])) # (!\OperandStage|Q [25] & (((!\alu|Mux3~2_combout  & \alu|Mux1~4_combout ))))

	.dataa(\OperandStage|Q [25]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [14]),
	.datac(\alu|Mux3~2_combout ),
	.datad(\alu|Mux1~4_combout ),
	.cin(gnd),
	.combout(\RB|Register~66_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register~66 .lut_mask = 16'h8D88;
defparam \RB|Register~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N25
dffeas \RB|Register[34][14] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[34][12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[34][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[34][14] .is_wysiwyg = "true";
defparam \RB|Register[34][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneive_lcell_comb \RB|Mux1~0 (
// Equation(s):
// \RB|Mux1~0_combout  = (\OperandStage|Q [19] & (((\OperandStage|Q [18])))) # (!\OperandStage|Q [19] & ((\OperandStage|Q [18] & (\RB|Register[1][14]~q )) # (!\OperandStage|Q [18] & ((\RB|Register[0][14]~q )))))

	.dataa(\OperandStage|Q [19]),
	.datab(\RB|Register[1][14]~q ),
	.datac(\RB|Register[0][14]~q ),
	.datad(\OperandStage|Q [18]),
	.cin(gnd),
	.combout(\RB|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux1~0 .lut_mask = 16'hEE50;
defparam \RB|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cycloneive_lcell_comb \RB|Mux1~1 (
// Equation(s):
// \RB|Mux1~1_combout  = (\OperandStage|Q [19] & ((\RB|Mux1~0_combout  & ((\RB|Register[3][14]~q ))) # (!\RB|Mux1~0_combout  & (\RB|Register[34][14]~q )))) # (!\OperandStage|Q [19] & (((\RB|Mux1~0_combout ))))

	.dataa(\OperandStage|Q [19]),
	.datab(\RB|Register[34][14]~q ),
	.datac(\RB|Register[3][14]~q ),
	.datad(\RB|Mux1~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux1~1 .lut_mask = 16'hF588;
defparam \RB|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|selnose[221]~11 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  = (!\RB|Mux1~1_combout  & !\RB|Mux0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RB|Mux1~1_combout ),
	.datad(\RB|Mux0~1_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|selnose[221]~11 .lut_mask = 16'h000F;
defparam \alu|Mod0|auto_generated|divider|divider|selnose[221]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[208]~106 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[208]~106_combout  = (\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\muxK|Q[2]~13_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ))))) # (!\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout  & 
// (\muxK|Q[2]~13_combout ))

	.dataa(\muxK|Q[2]~13_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|selnose[221]~11_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[208]~106_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[208]~106 .lut_mask = 16'hAAE2;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[208]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[225]~120 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[225]~120_combout  = (\RB|Mux0~1_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[208]~106_combout )) # (!\RB|Mux0~1_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[208]~106_combout )) # (!\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout )))))

	.dataa(\alu|Mod0|auto_generated|divider|divider|StageOut[208]~106_combout ),
	.datab(\RB|Mux0~1_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[225]~120_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[225]~120 .lut_mask = 16'hAAB8;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[225]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[242]~130 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[242]~130_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\alu|Mod0|auto_generated|divider|divider|StageOut[225]~120_combout )) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout )))

	.dataa(gnd),
	.datab(\alu|Mod0|auto_generated|divider|divider|StageOut[225]~120_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[242]~130_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[242]~130 .lut_mask = 16'hCFC0;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[242]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneive_lcell_comb \alu|Mux13~3 (
// Equation(s):
// \alu|Mux13~3_combout  = (\alu|Mux3~4_combout  & (((\alu|Mux3~3_combout  & \alu|Mod0|auto_generated|divider|divider|StageOut[242]~130_combout )))) # (!\alu|Mux3~4_combout  & ((\alu|Mux13~2_combout ) # ((!\alu|Mux3~3_combout ))))

	.dataa(\alu|Mux13~2_combout ),
	.datab(\alu|Mux3~4_combout ),
	.datac(\alu|Mux3~3_combout ),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[242]~130_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~3 .lut_mask = 16'hE323;
defparam \alu|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneive_lcell_comb \alu|Mux13~4 (
// Equation(s):
// \alu|Mux13~4_combout  = (\alu|Mux3~5_combout  & ((\RB|Mux13~3_combout  & ((\alu|Mux13~3_combout ) # (!\muxK|Q[2]~13_combout ))) # (!\RB|Mux13~3_combout  & (\muxK|Q[2]~13_combout )))) # (!\alu|Mux3~5_combout  & (((\alu|Mux13~3_combout ))))

	.dataa(\alu|Mux3~5_combout ),
	.datab(\RB|Mux13~3_combout ),
	.datac(\muxK|Q[2]~13_combout ),
	.datad(\alu|Mux13~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~4 .lut_mask = 16'hFD28;
defparam \alu|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
cycloneive_lcell_comb \RB|Register~61 (
// Equation(s):
// \RB|Register~61_combout  = (\OperandStage|Q [25] & (((\inst3|altsyncram_component|auto_generated|q_a [2])))) # (!\OperandStage|Q [25] & (!\alu|Mux3~2_combout  & ((\alu|Mux13~4_combout ))))

	.dataa(\alu|Mux3~2_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [2]),
	.datac(\alu|Mux13~4_combout ),
	.datad(\OperandStage|Q [25]),
	.cin(gnd),
	.combout(\RB|Register~61_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register~61 .lut_mask = 16'hCC50;
defparam \RB|Register~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N17
dffeas \RB|Register[34][2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[34][12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[34][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[34][2] .is_wysiwyg = "true";
defparam \RB|Register[34][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N15
dffeas \RB|WRdata[2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RB|Register[34][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OperandStage|Q [24]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|WRdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|WRdata[2] .is_wysiwyg = "true";
defparam \RB|WRdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
cycloneive_lcell_comb \RB|Register~58 (
// Equation(s):
// \RB|Register~58_combout  = (\OperandStage|Q [25] & (\inst3|altsyncram_component|auto_generated|q_a [15])) # (!\OperandStage|Q [25] & (((!\alu|Mux3~2_combout  & \alu|Mux0~4_combout ))))

	.dataa(\OperandStage|Q [25]),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [15]),
	.datac(\alu|Mux3~2_combout ),
	.datad(\alu|Mux0~4_combout ),
	.cin(gnd),
	.combout(\RB|Register~58_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Register~58 .lut_mask = 16'h8D88;
defparam \RB|Register~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N27
dffeas \RB|Register[34][15] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\RB|Register~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RB|Register[34][12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Register[34][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Register[34][15] .is_wysiwyg = "true";
defparam \RB|Register[34][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneive_lcell_comb \RB|Mux0~0 (
// Equation(s):
// \RB|Mux0~0_combout  = (\OperandStage|Q [19] & (((\OperandStage|Q [18])))) # (!\OperandStage|Q [19] & ((\OperandStage|Q [18] & (\RB|Register[1][15]~q )) # (!\OperandStage|Q [18] & ((\RB|Register[0][15]~q )))))

	.dataa(\OperandStage|Q [19]),
	.datab(\RB|Register[1][15]~q ),
	.datac(\RB|Register[0][15]~q ),
	.datad(\OperandStage|Q [18]),
	.cin(gnd),
	.combout(\RB|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux0~0 .lut_mask = 16'hEE50;
defparam \RB|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneive_lcell_comb \RB|Mux0~1 (
// Equation(s):
// \RB|Mux0~1_combout  = (\OperandStage|Q [19] & ((\RB|Mux0~0_combout  & ((\RB|Register[3][15]~q ))) # (!\RB|Mux0~0_combout  & (\RB|Register[34][15]~q )))) # (!\OperandStage|Q [19] & (((\RB|Mux0~0_combout ))))

	.dataa(\RB|Register[34][15]~q ),
	.datab(\OperandStage|Q [19]),
	.datac(\RB|Register[3][15]~q ),
	.datad(\RB|Mux0~0_combout ),
	.cin(gnd),
	.combout(\RB|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Mux0~1 .lut_mask = 16'hF388;
defparam \RB|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
cycloneive_lcell_comb \alu|Mux0~2 (
// Equation(s):
// \alu|Mux0~2_combout  = (\exeStage|Q [29] & (\RB|Mux0~1_combout  & ((\muxK|Q[15]~0_combout ) # (!\exeStage|Q [30])))) # (!\exeStage|Q [29] & (\exeStage|Q [30] $ ((\muxK|Q[15]~0_combout ))))

	.dataa(\exeStage|Q [30]),
	.datab(\muxK|Q[15]~0_combout ),
	.datac(\RB|Mux0~1_combout ),
	.datad(\exeStage|Q [29]),
	.cin(gnd),
	.combout(\alu|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~2 .lut_mask = 16'hD066;
defparam \alu|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneive_lcell_comb \alu|Mod0|auto_generated|divider|divider|StageOut[255]~122 (
// Equation(s):
// \alu|Mod0|auto_generated|divider|divider|StageOut[255]~122_combout  = (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\alu|Mod0|auto_generated|divider|divider|StageOut[238]~107_combout ))) # 
// (!\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout ))

	.dataa(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout ),
	.datab(\alu|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datac(gnd),
	.datad(\alu|Mod0|auto_generated|divider|divider|StageOut[238]~107_combout ),
	.cin(gnd),
	.combout(\alu|Mod0|auto_generated|divider|divider|StageOut[255]~122_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[255]~122 .lut_mask = 16'hEE22;
defparam \alu|Mod0|auto_generated|divider|divider|StageOut[255]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneive_lcell_comb \alu|Mux0~3 (
// Equation(s):
// \alu|Mux0~3_combout  = (\alu|Mux3~4_combout  & (((\alu|Mod0|auto_generated|divider|divider|StageOut[255]~122_combout  & \alu|Mux3~3_combout )))) # (!\alu|Mux3~4_combout  & ((\alu|Mux0~2_combout ) # ((!\alu|Mux3~3_combout ))))

	.dataa(\alu|Mux3~4_combout ),
	.datab(\alu|Mux0~2_combout ),
	.datac(\alu|Mod0|auto_generated|divider|divider|StageOut[255]~122_combout ),
	.datad(\alu|Mux3~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~3 .lut_mask = 16'hE455;
defparam \alu|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneive_lcell_comb \alu|Mux0~4 (
// Equation(s):
// \alu|Mux0~4_combout  = (\alu|Mux3~5_combout  & ((\RB|Mux0~1_combout  & ((\alu|Mux0~3_combout ) # (!\muxK|Q[15]~0_combout ))) # (!\RB|Mux0~1_combout  & (\muxK|Q[15]~0_combout )))) # (!\alu|Mux3~5_combout  & (((\alu|Mux0~3_combout ))))

	.dataa(\RB|Mux0~1_combout ),
	.datab(\alu|Mux3~5_combout ),
	.datac(\muxK|Q[15]~0_combout ),
	.datad(\alu|Mux0~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~4 .lut_mask = 16'hFB48;
defparam \alu|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N12
cycloneive_lcell_comb \pc|pc_output[3]~11 (
// Equation(s):
// \pc|pc_output[3]~11_combout  = (\alu|Mux3~2_combout  & (\InstReg|Q [13])) # (!\alu|Mux3~2_combout  & ((\alu|Mux0~4_combout  & ((\InstReg|Q [12]))) # (!\alu|Mux0~4_combout  & (\InstReg|Q [13]))))

	.dataa(\InstReg|Q [13]),
	.datab(\alu|Mux3~2_combout ),
	.datac(\InstReg|Q [12]),
	.datad(\alu|Mux0~4_combout ),
	.cin(gnd),
	.combout(\pc|pc_output[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_output[3]~11 .lut_mask = 16'hB8AA;
defparam \pc|pc_output[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cycloneive_lcell_comb \pc|pc_output[3]~12 (
// Equation(s):
// \pc|pc_output[3]~12_combout  = ((\InstReg|Q [14] & (\InstReg|Q [13])) # (!\InstReg|Q [14] & ((\pc|pc_output[3]~11_combout )))) # (!\pc|Equal0~0_combout )

	.dataa(\InstReg|Q [14]),
	.datab(\pc|Equal0~0_combout ),
	.datac(\InstReg|Q [13]),
	.datad(\pc|pc_output[3]~11_combout ),
	.cin(gnd),
	.combout(\pc|pc_output[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_output[3]~12 .lut_mask = 16'hF7B3;
defparam \pc|pc_output[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneive_lcell_comb \pc|pc_output[3]~3 (
// Equation(s):
// \pc|pc_output[3]~3_combout  = (\alu|Mux2~4_combout ) # ((\alu|Mux13~5_combout ) # ((\alu|Mux15~5_combout ) # (\alu|Mux14~5_combout )))

	.dataa(\alu|Mux2~4_combout ),
	.datab(\alu|Mux13~5_combout ),
	.datac(\alu|Mux15~5_combout ),
	.datad(\alu|Mux14~5_combout ),
	.cin(gnd),
	.combout(\pc|pc_output[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_output[3]~3 .lut_mask = 16'hFFFE;
defparam \pc|pc_output[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \pc|pc_output[3]~4 (
// Equation(s):
// \pc|pc_output[3]~4_combout  = (!\alu|Mux3~2_combout  & ((\alu|Mux10~4_combout ) # (\alu|Mux11~4_combout )))

	.dataa(gnd),
	.datab(\alu|Mux3~2_combout ),
	.datac(\alu|Mux10~4_combout ),
	.datad(\alu|Mux11~4_combout ),
	.cin(gnd),
	.combout(\pc|pc_output[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_output[3]~4 .lut_mask = 16'h3330;
defparam \pc|pc_output[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneive_lcell_comb \pc|pc_output[3]~5 (
// Equation(s):
// \pc|pc_output[3]~5_combout  = (!\alu|Mux3~2_combout  & ((\alu|Mux6~4_combout ) # ((\alu|Mux12~4_combout ) # (\alu|Mux7~4_combout ))))

	.dataa(\alu|Mux6~4_combout ),
	.datab(\alu|Mux3~2_combout ),
	.datac(\alu|Mux12~4_combout ),
	.datad(\alu|Mux7~4_combout ),
	.cin(gnd),
	.combout(\pc|pc_output[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_output[3]~5 .lut_mask = 16'h3332;
defparam \pc|pc_output[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N4
cycloneive_lcell_comb \pc|pc_output[3]~6 (
// Equation(s):
// \pc|pc_output[3]~6_combout  = (\pc|pc_output[3]~4_combout ) # ((\alu|Mux9~5_combout ) # ((\pc|pc_output[3]~5_combout ) # (\alu|Mux8~3_combout )))

	.dataa(\pc|pc_output[3]~4_combout ),
	.datab(\alu|Mux9~5_combout ),
	.datac(\pc|pc_output[3]~5_combout ),
	.datad(\alu|Mux8~3_combout ),
	.cin(gnd),
	.combout(\pc|pc_output[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_output[3]~6 .lut_mask = 16'hFFFE;
defparam \pc|pc_output[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneive_lcell_comb \pc|pc_output[3]~2 (
// Equation(s):
// \pc|pc_output[3]~2_combout  = (\alu|Mux3~8_combout ) # ((\alu|Mux4~4_combout ) # ((\alu|Mux1~5_combout ) # (\alu|Mux5~5_combout )))

	.dataa(\alu|Mux3~8_combout ),
	.datab(\alu|Mux4~4_combout ),
	.datac(\alu|Mux1~5_combout ),
	.datad(\alu|Mux5~5_combout ),
	.cin(gnd),
	.combout(\pc|pc_output[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_output[3]~2 .lut_mask = 16'hFFFE;
defparam \pc|pc_output[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N6
cycloneive_lcell_comb \pc|pc_output[3]~7 (
// Equation(s):
// \pc|pc_output[3]~7_combout  = (!\alu|Mux0~5_combout  & ((\pc|pc_output[3]~3_combout ) # ((\pc|pc_output[3]~6_combout ) # (\pc|pc_output[3]~2_combout ))))

	.dataa(\pc|pc_output[3]~3_combout ),
	.datab(\alu|Mux0~5_combout ),
	.datac(\pc|pc_output[3]~6_combout ),
	.datad(\pc|pc_output[3]~2_combout ),
	.cin(gnd),
	.combout(\pc|pc_output[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_output[3]~7 .lut_mask = 16'h3332;
defparam \pc|pc_output[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
cycloneive_lcell_comb \pc|pc_output[3]~8 (
// Equation(s):
// \pc|pc_output[3]~8_combout  = (\pc|Equal5~0_combout ) # ((\pc|pc_output[3]~12_combout ) # ((\pc|pc_output[3]~1_combout  & \pc|pc_output[3]~7_combout )))

	.dataa(\pc|Equal5~0_combout ),
	.datab(\pc|pc_output[3]~1_combout ),
	.datac(\pc|pc_output[3]~12_combout ),
	.datad(\pc|pc_output[3]~7_combout ),
	.cin(gnd),
	.combout(\pc|pc_output[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_output[3]~8 .lut_mask = 16'hFEFA;
defparam \pc|pc_output[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cycloneive_lcell_comb \pc|Selector0~0 (
// Equation(s):
// \pc|Selector0~0_combout  = (\pc|pc_output[3]~0_combout  & ((\pc|pc_output[3]~8_combout  & (\pc|Add1~22_combout )) # (!\pc|pc_output[3]~8_combout  & ((\InstReg|Q [11]))))) # (!\pc|pc_output[3]~0_combout  & (((\pc|pc_output[3]~8_combout ))))

	.dataa(\pc|Add1~22_combout ),
	.datab(\InstReg|Q [11]),
	.datac(\pc|pc_output[3]~0_combout ),
	.datad(\pc|pc_output[3]~8_combout ),
	.cin(gnd),
	.combout(\pc|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector0~0 .lut_mask = 16'hAFC0;
defparam \pc|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneive_lcell_comb \pc|Selector0~1 (
// Equation(s):
// \pc|Selector0~1_combout  = (\pc|pc_output[3]~0_combout  & (((\pc|Selector0~0_combout )))) # (!\pc|pc_output[3]~0_combout  & ((\pc|Selector0~0_combout  & ((\pc|Add2~22_combout ))) # (!\pc|Selector0~0_combout  & (\pc|Add0~22_combout ))))

	.dataa(\pc|Add0~22_combout ),
	.datab(\pc|Add2~22_combout ),
	.datac(\pc|pc_output[3]~0_combout ),
	.datad(\pc|Selector0~0_combout ),
	.cin(gnd),
	.combout(\pc|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector0~1 .lut_mask = 16'hFC0A;
defparam \pc|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
cycloneive_lcell_comb \pc|hold~0 (
// Equation(s):
// \pc|hold~0_combout  = (!\InstReg|Q [14] & (\pc|Equal0~0_combout  & ((\InstReg|Q [13]) # (\InstReg|Q [12]))))

	.dataa(\InstReg|Q [13]),
	.datab(\InstReg|Q [12]),
	.datac(\InstReg|Q [14]),
	.datad(\pc|Equal0~0_combout ),
	.cin(gnd),
	.combout(\pc|hold~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|hold~0 .lut_mask = 16'h0E00;
defparam \pc|hold~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N8
cycloneive_lcell_comb \pc|hold~1 (
// Equation(s):
// \pc|hold~1_combout  = \pc|hold~q  $ (((\pc|start~q  & \pc|hold~0_combout )))

	.dataa(\pc|start~q ),
	.datab(gnd),
	.datac(\pc|hold~q ),
	.datad(\pc|hold~0_combout ),
	.cin(gnd),
	.combout(\pc|hold~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc|hold~1 .lut_mask = 16'h5AF0;
defparam \pc|hold~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N9
dffeas \pc|hold (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\pc|hold~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|hold .is_wysiwyg = "true";
defparam \pc|hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N18
cycloneive_lcell_comb \pc|pc_output[11]~9 (
// Equation(s):
// \pc|pc_output[11]~9_combout  = (\InstReg|Q [14]) # (((!\InstReg|Q [13] & !\InstReg|Q [12])) # (!\pc|Equal0~0_combout ))

	.dataa(\InstReg|Q [13]),
	.datab(\InstReg|Q [12]),
	.datac(\InstReg|Q [14]),
	.datad(\pc|Equal0~0_combout ),
	.cin(gnd),
	.combout(\pc|pc_output[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_output[11]~9 .lut_mask = 16'hF1FF;
defparam \pc|pc_output[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N2
cycloneive_lcell_comb \pc|pc_output[11]~10 (
// Equation(s):
// \pc|pc_output[11]~10_combout  = (\pc|start~q  & ((\pc|hold~q ) # (\pc|pc_output[11]~9_combout )))

	.dataa(\pc|hold~q ),
	.datab(\pc|pc_output[11]~9_combout ),
	.datac(gnd),
	.datad(\pc|start~q ),
	.cin(gnd),
	.combout(\pc|pc_output[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_output[11]~10 .lut_mask = 16'hEE00;
defparam \pc|pc_output[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N21
dffeas \pc|pc_output[11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\pc|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc|pc_output[11]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_output [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_output[11] .is_wysiwyg = "true";
defparam \pc|pc_output[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneive_lcell_comb \InstReg|Q[10]~feeder (
// Equation(s):
// \InstReg|Q[10]~feeder_combout  = \program|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\program|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\InstReg|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \InstReg|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \InstReg|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N9
dffeas \InstReg|Q[10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\InstReg|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[10] .is_wysiwyg = "true";
defparam \InstReg|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cycloneive_lcell_comb \pc|Selector1~0 (
// Equation(s):
// \pc|Selector1~0_combout  = (\pc|pc_output[3]~0_combout  & (\InstReg|Q [10] & ((!\pc|pc_output[3]~8_combout )))) # (!\pc|pc_output[3]~0_combout  & (((\pc|Add0~20_combout ) # (\pc|pc_output[3]~8_combout ))))

	.dataa(\InstReg|Q [10]),
	.datab(\pc|Add0~20_combout ),
	.datac(\pc|pc_output[3]~0_combout ),
	.datad(\pc|pc_output[3]~8_combout ),
	.cin(gnd),
	.combout(\pc|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector1~0 .lut_mask = 16'h0FAC;
defparam \pc|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
cycloneive_lcell_comb \pc|Selector1~1 (
// Equation(s):
// \pc|Selector1~1_combout  = (\pc|Selector1~0_combout  & (((\pc|Add2~20_combout ) # (!\pc|pc_output[3]~8_combout )))) # (!\pc|Selector1~0_combout  & (\pc|Add1~20_combout  & ((\pc|pc_output[3]~8_combout ))))

	.dataa(\pc|Add1~20_combout ),
	.datab(\pc|Add2~20_combout ),
	.datac(\pc|Selector1~0_combout ),
	.datad(\pc|pc_output[3]~8_combout ),
	.cin(gnd),
	.combout(\pc|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector1~1 .lut_mask = 16'hCAF0;
defparam \pc|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N19
dffeas \pc|pc_output[10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\pc|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc|pc_output[11]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_output [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_output[10] .is_wysiwyg = "true";
defparam \pc|pc_output[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y4_N0
cycloneive_ram_block \program|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk0~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\pc|pc_output [11],\pc|pc_output [10],\pc|pc_output [9],\pc|pc_output [8],\pc|pc_output [7],\pc|pc_output [6],\pc|pc_output [5],\pc|pc_output [4],\pc|pc_output [3],\pc|pc_output [2],\pc|pc_output [1],\pc|pc_output [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .init_file = "PROGRAM.hex";
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "PROGRAM:program|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ALTSYNCRAM";
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
cycloneive_lcell_comb \InstReg|Q[9]~feeder (
// Equation(s):
// \InstReg|Q[9]~feeder_combout  = \program|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\program|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\InstReg|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \InstReg|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \InstReg|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N25
dffeas \InstReg|Q[9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\InstReg|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[9] .is_wysiwyg = "true";
defparam \InstReg|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneive_lcell_comb \pc|Selector2~0 (
// Equation(s):
// \pc|Selector2~0_combout  = (\pc|pc_output[3]~0_combout  & ((\pc|pc_output[3]~8_combout  & ((\pc|Add1~18_combout ))) # (!\pc|pc_output[3]~8_combout  & (\InstReg|Q [9])))) # (!\pc|pc_output[3]~0_combout  & (((\pc|pc_output[3]~8_combout ))))

	.dataa(\InstReg|Q [9]),
	.datab(\pc|Add1~18_combout ),
	.datac(\pc|pc_output[3]~0_combout ),
	.datad(\pc|pc_output[3]~8_combout ),
	.cin(gnd),
	.combout(\pc|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector2~0 .lut_mask = 16'hCFA0;
defparam \pc|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneive_lcell_comb \pc|Selector2~1 (
// Equation(s):
// \pc|Selector2~1_combout  = (\pc|pc_output[3]~0_combout  & (((\pc|Selector2~0_combout )))) # (!\pc|pc_output[3]~0_combout  & ((\pc|Selector2~0_combout  & (\pc|Add2~18_combout )) # (!\pc|Selector2~0_combout  & ((\pc|Add0~18_combout )))))

	.dataa(\pc|Add2~18_combout ),
	.datab(\pc|Add0~18_combout ),
	.datac(\pc|pc_output[3]~0_combout ),
	.datad(\pc|Selector2~0_combout ),
	.cin(gnd),
	.combout(\pc|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector2~1 .lut_mask = 16'hFA0C;
defparam \pc|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N5
dffeas \pc|pc_output[9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\pc|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc|pc_output[11]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_output [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_output[9] .is_wysiwyg = "true";
defparam \pc|pc_output[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N21
dffeas \InstReg|Q[8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[8] .is_wysiwyg = "true";
defparam \InstReg|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneive_lcell_comb \pc|Selector3~0 (
// Equation(s):
// \pc|Selector3~0_combout  = (\pc|pc_output[3]~0_combout  & (\InstReg|Q [8] & ((!\pc|pc_output[3]~8_combout )))) # (!\pc|pc_output[3]~0_combout  & (((\pc|Add0~16_combout ) # (\pc|pc_output[3]~8_combout ))))

	.dataa(\InstReg|Q [8]),
	.datab(\pc|Add0~16_combout ),
	.datac(\pc|pc_output[3]~0_combout ),
	.datad(\pc|pc_output[3]~8_combout ),
	.cin(gnd),
	.combout(\pc|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector3~0 .lut_mask = 16'h0FAC;
defparam \pc|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneive_lcell_comb \pc|Selector3~1 (
// Equation(s):
// \pc|Selector3~1_combout  = (\pc|Selector3~0_combout  & ((\pc|Add2~16_combout ) # ((!\pc|pc_output[3]~8_combout )))) # (!\pc|Selector3~0_combout  & (((\pc|Add1~16_combout  & \pc|pc_output[3]~8_combout ))))

	.dataa(\pc|Add2~16_combout ),
	.datab(\pc|Add1~16_combout ),
	.datac(\pc|Selector3~0_combout ),
	.datad(\pc|pc_output[3]~8_combout ),
	.cin(gnd),
	.combout(\pc|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector3~1 .lut_mask = 16'hACF0;
defparam \pc|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N11
dffeas \pc|pc_output[8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\pc|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc|pc_output[11]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_output [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_output[8] .is_wysiwyg = "true";
defparam \pc|pc_output[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y3_N0
cycloneive_ram_block \program|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk0~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\pc|pc_output [11],\pc|pc_output [10],\pc|pc_output [9],\pc|pc_output [8],\pc|pc_output [7],\pc|pc_output [6],\pc|pc_output [5],\pc|pc_output [4],\pc|pc_output [3],\pc|pc_output [2],\pc|pc_output [1],\pc|pc_output [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .init_file = "PROGRAM.hex";
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "PROGRAM:program|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ALTSYNCRAM";
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cycloneive_lcell_comb \InstReg|Q[7]~feeder (
// Equation(s):
// \InstReg|Q[7]~feeder_combout  = \program|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\program|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\InstReg|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \InstReg|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \InstReg|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N1
dffeas \InstReg|Q[7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\InstReg|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[7] .is_wysiwyg = "true";
defparam \InstReg|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneive_lcell_comb \pc|Selector4~0 (
// Equation(s):
// \pc|Selector4~0_combout  = (\pc|pc_output[3]~0_combout  & ((\pc|pc_output[3]~8_combout  & ((\pc|Add1~14_combout ))) # (!\pc|pc_output[3]~8_combout  & (\InstReg|Q [7])))) # (!\pc|pc_output[3]~0_combout  & (((\pc|pc_output[3]~8_combout ))))

	.dataa(\InstReg|Q [7]),
	.datab(\pc|Add1~14_combout ),
	.datac(\pc|pc_output[3]~0_combout ),
	.datad(\pc|pc_output[3]~8_combout ),
	.cin(gnd),
	.combout(\pc|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector4~0 .lut_mask = 16'hCFA0;
defparam \pc|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneive_lcell_comb \pc|Selector4~1 (
// Equation(s):
// \pc|Selector4~1_combout  = (\pc|pc_output[3]~0_combout  & (((\pc|Selector4~0_combout )))) # (!\pc|pc_output[3]~0_combout  & ((\pc|Selector4~0_combout  & (\pc|Add2~14_combout )) # (!\pc|Selector4~0_combout  & ((\pc|Add0~14_combout )))))

	.dataa(\pc|Add2~14_combout ),
	.datab(\pc|Add0~14_combout ),
	.datac(\pc|pc_output[3]~0_combout ),
	.datad(\pc|Selector4~0_combout ),
	.cin(gnd),
	.combout(\pc|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector4~1 .lut_mask = 16'hFA0C;
defparam \pc|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N17
dffeas \pc|pc_output[7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\pc|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc|pc_output[11]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_output [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_output[7] .is_wysiwyg = "true";
defparam \pc|pc_output[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N15
dffeas \InstReg|Q[6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[6] .is_wysiwyg = "true";
defparam \InstReg|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneive_lcell_comb \pc|Selector5~0 (
// Equation(s):
// \pc|Selector5~0_combout  = (\pc|pc_output[3]~0_combout  & (((\InstReg|Q [6] & !\pc|pc_output[3]~8_combout )))) # (!\pc|pc_output[3]~0_combout  & ((\pc|Add0~12_combout ) # ((\pc|pc_output[3]~8_combout ))))

	.dataa(\pc|Add0~12_combout ),
	.datab(\InstReg|Q [6]),
	.datac(\pc|pc_output[3]~0_combout ),
	.datad(\pc|pc_output[3]~8_combout ),
	.cin(gnd),
	.combout(\pc|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector5~0 .lut_mask = 16'h0FCA;
defparam \pc|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N6
cycloneive_lcell_comb \pc|Selector5~1 (
// Equation(s):
// \pc|Selector5~1_combout  = (\pc|Selector5~0_combout  & ((\pc|Add2~12_combout ) # ((!\pc|pc_output[3]~8_combout )))) # (!\pc|Selector5~0_combout  & (((\pc|Add1~12_combout  & \pc|pc_output[3]~8_combout ))))

	.dataa(\pc|Add2~12_combout ),
	.datab(\pc|Add1~12_combout ),
	.datac(\pc|Selector5~0_combout ),
	.datad(\pc|pc_output[3]~8_combout ),
	.cin(gnd),
	.combout(\pc|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector5~1 .lut_mask = 16'hACF0;
defparam \pc|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N7
dffeas \pc|pc_output[6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\pc|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc|pc_output[11]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_output [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_output[6] .is_wysiwyg = "true";
defparam \pc|pc_output[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y4_N0
cycloneive_ram_block \program|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk0~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\pc|pc_output [11],\pc|pc_output [10],\pc|pc_output [9],\pc|pc_output [8],\pc|pc_output [7],\pc|pc_output [6],\pc|pc_output [5],\pc|pc_output [4],\pc|pc_output [3],\pc|pc_output [2],\pc|pc_output [1],\pc|pc_output [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .init_file = "PROGRAM.hex";
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "PROGRAM:program|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ALTSYNCRAM";
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N12
cycloneive_lcell_comb \InstReg|Q[5]~feeder (
// Equation(s):
// \InstReg|Q[5]~feeder_combout  = \program|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\program|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\InstReg|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \InstReg|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \InstReg|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N13
dffeas \InstReg|Q[5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\InstReg|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[5] .is_wysiwyg = "true";
defparam \InstReg|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneive_lcell_comb \pc|Selector6~0 (
// Equation(s):
// \pc|Selector6~0_combout  = (\pc|pc_output[3]~0_combout  & ((\pc|pc_output[3]~8_combout  & (\pc|Add1~10_combout )) # (!\pc|pc_output[3]~8_combout  & ((\InstReg|Q [5]))))) # (!\pc|pc_output[3]~0_combout  & (((\pc|pc_output[3]~8_combout ))))

	.dataa(\pc|Add1~10_combout ),
	.datab(\pc|pc_output[3]~0_combout ),
	.datac(\InstReg|Q [5]),
	.datad(\pc|pc_output[3]~8_combout ),
	.cin(gnd),
	.combout(\pc|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector6~0 .lut_mask = 16'hBBC0;
defparam \pc|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneive_lcell_comb \pc|Selector6~1 (
// Equation(s):
// \pc|Selector6~1_combout  = (\pc|pc_output[3]~0_combout  & (((\pc|Selector6~0_combout )))) # (!\pc|pc_output[3]~0_combout  & ((\pc|Selector6~0_combout  & (\pc|Add2~10_combout )) # (!\pc|Selector6~0_combout  & ((\pc|Add0~10_combout )))))

	.dataa(\pc|Add2~10_combout ),
	.datab(\pc|pc_output[3]~0_combout ),
	.datac(\pc|Add0~10_combout ),
	.datad(\pc|Selector6~0_combout ),
	.cin(gnd),
	.combout(\pc|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector6~1 .lut_mask = 16'hEE30;
defparam \pc|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N31
dffeas \pc|pc_output[5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\pc|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc|pc_output[11]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_output [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_output[5] .is_wysiwyg = "true";
defparam \pc|pc_output[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N5
dffeas \InstReg|Q[4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[4] .is_wysiwyg = "true";
defparam \InstReg|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cycloneive_lcell_comb \pc|Selector7~0 (
// Equation(s):
// \pc|Selector7~0_combout  = (\pc|pc_output[3]~0_combout  & (((\InstReg|Q [4] & !\pc|pc_output[3]~8_combout )))) # (!\pc|pc_output[3]~0_combout  & ((\pc|Add0~8_combout ) # ((\pc|pc_output[3]~8_combout ))))

	.dataa(\pc|Add0~8_combout ),
	.datab(\InstReg|Q [4]),
	.datac(\pc|pc_output[3]~0_combout ),
	.datad(\pc|pc_output[3]~8_combout ),
	.cin(gnd),
	.combout(\pc|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector7~0 .lut_mask = 16'h0FCA;
defparam \pc|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneive_lcell_comb \pc|Selector7~1 (
// Equation(s):
// \pc|Selector7~1_combout  = (\pc|Selector7~0_combout  & (((\pc|Add2~8_combout ) # (!\pc|pc_output[3]~8_combout )))) # (!\pc|Selector7~0_combout  & (\pc|Add1~8_combout  & ((\pc|pc_output[3]~8_combout ))))

	.dataa(\pc|Add1~8_combout ),
	.datab(\pc|Add2~8_combout ),
	.datac(\pc|Selector7~0_combout ),
	.datad(\pc|pc_output[3]~8_combout ),
	.cin(gnd),
	.combout(\pc|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector7~1 .lut_mask = 16'hCAF0;
defparam \pc|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N25
dffeas \pc|pc_output[4] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\pc|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc|pc_output[11]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_output [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_output[4] .is_wysiwyg = "true";
defparam \pc|pc_output[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y11_N0
cycloneive_ram_block \program|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk0~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\pc|pc_output [11],\pc|pc_output [10],\pc|pc_output [9],\pc|pc_output [8],\pc|pc_output [7],\pc|pc_output [6],\pc|pc_output [5],\pc|pc_output [4],\pc|pc_output [3],\pc|pc_output [2],\pc|pc_output [1],\pc|pc_output [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .init_file = "PROGRAM.hex";
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "PROGRAM:program|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ALTSYNCRAM";
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X28_Y12_N17
dffeas \InstReg|Q[3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[3] .is_wysiwyg = "true";
defparam \InstReg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \pc|Selector8~0 (
// Equation(s):
// \pc|Selector8~0_combout  = (\pc|pc_output[3]~0_combout  & ((\pc|pc_output[3]~8_combout  & (\pc|Add1~6_combout )) # (!\pc|pc_output[3]~8_combout  & ((\InstReg|Q [3]))))) # (!\pc|pc_output[3]~0_combout  & (((\pc|pc_output[3]~8_combout ))))

	.dataa(\pc|Add1~6_combout ),
	.datab(\InstReg|Q [3]),
	.datac(\pc|pc_output[3]~0_combout ),
	.datad(\pc|pc_output[3]~8_combout ),
	.cin(gnd),
	.combout(\pc|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector8~0 .lut_mask = 16'hAFC0;
defparam \pc|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \pc|Selector8~1 (
// Equation(s):
// \pc|Selector8~1_combout  = (\pc|pc_output[3]~0_combout  & (((\pc|Selector8~0_combout )))) # (!\pc|pc_output[3]~0_combout  & ((\pc|Selector8~0_combout  & (\pc|Add2~6_combout )) # (!\pc|Selector8~0_combout  & ((\pc|Add0~6_combout )))))

	.dataa(\pc|Add2~6_combout ),
	.datab(\pc|Add0~6_combout ),
	.datac(\pc|pc_output[3]~0_combout ),
	.datad(\pc|Selector8~0_combout ),
	.cin(gnd),
	.combout(\pc|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector8~1 .lut_mask = 16'hFA0C;
defparam \pc|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N5
dffeas \pc|pc_output[3] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\pc|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc|pc_output[11]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_output [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_output[3] .is_wysiwyg = "true";
defparam \pc|pc_output[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N3
dffeas \InstReg|Q[2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[2] .is_wysiwyg = "true";
defparam \InstReg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \pc|Selector9~0 (
// Equation(s):
// \pc|Selector9~0_combout  = (\pc|pc_output[3]~0_combout  & (((\InstReg|Q [2] & !\pc|pc_output[3]~8_combout )))) # (!\pc|pc_output[3]~0_combout  & ((\pc|Add0~4_combout ) # ((\pc|pc_output[3]~8_combout ))))

	.dataa(\pc|Add0~4_combout ),
	.datab(\InstReg|Q [2]),
	.datac(\pc|pc_output[3]~0_combout ),
	.datad(\pc|pc_output[3]~8_combout ),
	.cin(gnd),
	.combout(\pc|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector9~0 .lut_mask = 16'h0FCA;
defparam \pc|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \pc|Selector9~1 (
// Equation(s):
// \pc|Selector9~1_combout  = (\pc|pc_output[3]~8_combout  & ((\pc|Selector9~0_combout  & (\pc|Add2~4_combout )) # (!\pc|Selector9~0_combout  & ((\pc|Add1~4_combout ))))) # (!\pc|pc_output[3]~8_combout  & (((\pc|Selector9~0_combout ))))

	.dataa(\pc|Add2~4_combout ),
	.datab(\pc|Add1~4_combout ),
	.datac(\pc|pc_output[3]~8_combout ),
	.datad(\pc|Selector9~0_combout ),
	.cin(gnd),
	.combout(\pc|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector9~1 .lut_mask = 16'hAFC0;
defparam \pc|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N7
dffeas \pc|pc_output[2] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\pc|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc|pc_output[11]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_output [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_output[2] .is_wysiwyg = "true";
defparam \pc|pc_output[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y12_N0
cycloneive_ram_block \program|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk0~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\pc|pc_output [11],\pc|pc_output [10],\pc|pc_output [9],\pc|pc_output [8],\pc|pc_output [7],\pc|pc_output [6],\pc|pc_output [5],\pc|pc_output [4],\pc|pc_output [3],\pc|pc_output [2],\pc|pc_output [1],\pc|pc_output [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .init_file = "PROGRAM.hex";
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "PROGRAM:program|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ALTSYNCRAM";
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \program|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \InstReg|Q[1]~feeder (
// Equation(s):
// \InstReg|Q[1]~feeder_combout  = \program|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\program|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\InstReg|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \InstReg|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \InstReg|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N17
dffeas \InstReg|Q[1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\InstReg|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[1] .is_wysiwyg = "true";
defparam \InstReg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
cycloneive_lcell_comb \pc|Selector10~0 (
// Equation(s):
// \pc|Selector10~0_combout  = (\pc|pc_output[3]~0_combout  & ((\InstReg|Q [1]) # ((\pc|pc_output[3]~8_combout )))) # (!\pc|pc_output[3]~0_combout  & (((\pc|Add0~2_combout  & !\pc|pc_output[3]~8_combout ))))

	.dataa(\InstReg|Q [1]),
	.datab(\pc|Add0~2_combout ),
	.datac(\pc|pc_output[3]~0_combout ),
	.datad(\pc|pc_output[3]~8_combout ),
	.cin(gnd),
	.combout(\pc|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector10~0 .lut_mask = 16'hF0AC;
defparam \pc|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cycloneive_lcell_comb \pc|Selector10~1 (
// Equation(s):
// \pc|Selector10~1_combout  = (\pc|Selector10~0_combout  & ((\pc|Add1~2_combout ) # ((!\pc|pc_output[3]~8_combout )))) # (!\pc|Selector10~0_combout  & (((\pc|Add2~2_combout  & \pc|pc_output[3]~8_combout ))))

	.dataa(\pc|Add1~2_combout ),
	.datab(\pc|Add2~2_combout ),
	.datac(\pc|Selector10~0_combout ),
	.datad(\pc|pc_output[3]~8_combout ),
	.cin(gnd),
	.combout(\pc|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector10~1 .lut_mask = 16'hACF0;
defparam \pc|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N3
dffeas \pc|pc_output[1] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\pc|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc|pc_output[11]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_output [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_output[1] .is_wysiwyg = "true";
defparam \pc|pc_output[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N19
dffeas \InstReg|Q[0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\program|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstReg|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \InstReg|Q[0] .is_wysiwyg = "true";
defparam \InstReg|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneive_lcell_comb \pc|Selector11~0 (
// Equation(s):
// \pc|Selector11~0_combout  = (\pc|pc_output[3]~0_combout  & (((\InstReg|Q [0] & !\pc|pc_output[3]~8_combout )))) # (!\pc|pc_output[3]~0_combout  & ((\pc|Add0~0_combout ) # ((\pc|pc_output[3]~8_combout ))))

	.dataa(\pc|Add0~0_combout ),
	.datab(\pc|pc_output[3]~0_combout ),
	.datac(\InstReg|Q [0]),
	.datad(\pc|pc_output[3]~8_combout ),
	.cin(gnd),
	.combout(\pc|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector11~0 .lut_mask = 16'h33E2;
defparam \pc|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneive_lcell_comb \pc|Selector11~1 (
// Equation(s):
// \pc|Selector11~1_combout  = (\pc|pc_output[3]~8_combout  & ((\pc|Selector11~0_combout  & ((\pc|Add2~0_combout ))) # (!\pc|Selector11~0_combout  & (\pc|Add1~0_combout )))) # (!\pc|pc_output[3]~8_combout  & (((\pc|Selector11~0_combout ))))

	.dataa(\pc|Add1~0_combout ),
	.datab(\pc|Add2~0_combout ),
	.datac(\pc|pc_output[3]~8_combout ),
	.datad(\pc|Selector11~0_combout ),
	.cin(gnd),
	.combout(\pc|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Selector11~1 .lut_mask = 16'hCFA0;
defparam \pc|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N5
dffeas \pc|pc_output[0] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\pc|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc|pc_output[11]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_output [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_output[0] .is_wysiwyg = "true";
defparam \pc|pc_output[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N24
cycloneive_lcell_comb \MIRstage|Selector25~0 (
// Equation(s):
// \MIRstage|Selector25~0_combout  = (\MIRstage|Equal0~1_combout  & (!\InstReg|Q [15] & ((!\InstReg|Q [13]) # (!\InstReg|Q [14]))))

	.dataa(\InstReg|Q [14]),
	.datab(\MIRstage|Equal0~1_combout ),
	.datac(\InstReg|Q [13]),
	.datad(\InstReg|Q [15]),
	.cin(gnd),
	.combout(\MIRstage|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector25~0 .lut_mask = 16'h004C;
defparam \MIRstage|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N25
dffeas \MIRstage|MIR[11] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[11] .is_wysiwyg = "true";
defparam \MIRstage|MIR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N14
cycloneive_lcell_comb \MIRstage|ROM2~6 (
// Equation(s):
// \MIRstage|ROM2~6_combout  = \InstReg|Q [8] $ (\InstReg|Q [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\InstReg|Q [8]),
	.datad(\InstReg|Q [7]),
	.cin(gnd),
	.combout(\MIRstage|ROM2~6_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM2~6 .lut_mask = 16'h0FF0;
defparam \MIRstage|ROM2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N6
cycloneive_lcell_comb \MIRstage|ROM1~5 (
// Equation(s):
// \MIRstage|ROM1~5_combout  = (\InstReg|Q [19] & (!\InstReg|Q [18] & (!\InstReg|Q [16] & !\InstReg|Q [17]))) # (!\InstReg|Q [19] & ((\InstReg|Q [18]) # ((\InstReg|Q [16] & \InstReg|Q [17]))))

	.dataa(\InstReg|Q [19]),
	.datab(\InstReg|Q [18]),
	.datac(\InstReg|Q [16]),
	.datad(\InstReg|Q [17]),
	.cin(gnd),
	.combout(\MIRstage|ROM1~5_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM1~5 .lut_mask = 16'h5446;
defparam \MIRstage|ROM1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N30
cycloneive_lcell_comb \MIRstage|Selector26~0 (
// Equation(s):
// \MIRstage|Selector26~0_combout  = (\MIRstage|MIR[32]~1_combout  & ((\MIRstage|ROM2~6_combout ) # ((!\MIRstage|MIR[32]~0_combout )))) # (!\MIRstage|MIR[32]~1_combout  & (((\MIRstage|ROM1~5_combout  & \MIRstage|MIR[32]~0_combout ))))

	.dataa(\MIRstage|ROM2~6_combout ),
	.datab(\MIRstage|MIR[32]~1_combout ),
	.datac(\MIRstage|ROM1~5_combout ),
	.datad(\MIRstage|MIR[32]~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector26~0 .lut_mask = 16'hB8CC;
defparam \MIRstage|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \MIRstage|ROM3~6 (
// Equation(s):
// \MIRstage|ROM3~6_combout  = (\InstReg|Q [11] & ((\InstReg|Q [12] $ (\InstReg|Q [13])))) # (!\InstReg|Q [11] & (\InstReg|Q [13] & ((!\InstReg|Q [12]) # (!\InstReg|Q [10]))))

	.dataa(\InstReg|Q [11]),
	.datab(\InstReg|Q [10]),
	.datac(\InstReg|Q [12]),
	.datad(\InstReg|Q [13]),
	.cin(gnd),
	.combout(\MIRstage|ROM3~6_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM3~6 .lut_mask = 16'h1FA0;
defparam \MIRstage|ROM3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
cycloneive_lcell_comb \MIRstage|Selector26~1 (
// Equation(s):
// \MIRstage|Selector26~1_combout  = (\MIRstage|MIR[32]~0_combout  & (\MIRstage|Selector26~0_combout )) # (!\MIRstage|MIR[32]~0_combout  & ((\MIRstage|Selector26~0_combout  & ((\MIRstage|ROM4~1_combout ))) # (!\MIRstage|Selector26~0_combout  & 
// (\MIRstage|ROM3~6_combout ))))

	.dataa(\MIRstage|MIR[32]~0_combout ),
	.datab(\MIRstage|Selector26~0_combout ),
	.datac(\MIRstage|ROM3~6_combout ),
	.datad(\MIRstage|ROM4~1_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector26~1 .lut_mask = 16'hDC98;
defparam \MIRstage|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N16
cycloneive_lcell_comb \MIRstage|Selector26~2 (
// Equation(s):
// \MIRstage|Selector26~2_combout  = ((\MIRstage|Selector4~4_combout  & \MIRstage|Selector26~1_combout )) # (!\MIRstage|WideNor0~combout )

	.dataa(gnd),
	.datab(\MIRstage|Selector4~4_combout ),
	.datac(\MIRstage|Selector26~1_combout ),
	.datad(\MIRstage|WideNor0~combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector26~2 .lut_mask = 16'hC0FF;
defparam \MIRstage|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N17
dffeas \MIRstage|MIR[10] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector26~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[10] .is_wysiwyg = "true";
defparam \MIRstage|MIR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \MIRstage|ROM0~0 (
// Equation(s):
// \MIRstage|ROM0~0_combout  = (!\InstReg|Q [14] & (\InstReg|Q [12] & (\InstReg|Q [13] & !\InstReg|Q [15])))

	.dataa(\InstReg|Q [14]),
	.datab(\InstReg|Q [12]),
	.datac(\InstReg|Q [13]),
	.datad(\InstReg|Q [15]),
	.cin(gnd),
	.combout(\MIRstage|ROM0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM0~0 .lut_mask = 16'h0040;
defparam \MIRstage|ROM0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \MIRstage|Selector27~2 (
// Equation(s):
// \MIRstage|Selector27~2_combout  = (\MIRstage|Equal1~0_combout  & ((\MIRstage|ROM0~0_combout ) # ((!\MIRstage|Equal0~1_combout )))) # (!\MIRstage|Equal1~0_combout  & (\MIRstage|ROM1~5_combout  & ((\MIRstage|ROM0~0_combout ) # (!\MIRstage|Equal0~1_combout 
// ))))

	.dataa(\MIRstage|Equal1~0_combout ),
	.datab(\MIRstage|ROM0~0_combout ),
	.datac(\MIRstage|Equal0~1_combout ),
	.datad(\MIRstage|ROM1~5_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector27~2 .lut_mask = 16'hCF8A;
defparam \MIRstage|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N14
cycloneive_lcell_comb \MIRstage|Selector27~1 (
// Equation(s):
// \MIRstage|Selector27~1_combout  = (((\MIRstage|ROM3~6_combout ) # (\InstReg|Q [21])) # (!\InstReg|Q [20])) # (!\MIRstage|Equal2~0_combout )

	.dataa(\MIRstage|Equal2~0_combout ),
	.datab(\InstReg|Q [20]),
	.datac(\MIRstage|ROM3~6_combout ),
	.datad(\InstReg|Q [21]),
	.cin(gnd),
	.combout(\MIRstage|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector27~1 .lut_mask = 16'hFFF7;
defparam \MIRstage|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N24
cycloneive_lcell_comb \MIRstage|Selector27~0 (
// Equation(s):
// \MIRstage|Selector27~0_combout  = ((\InstReg|Q [20]) # ((\MIRstage|ROM2~6_combout ) # (!\InstReg|Q [21]))) # (!\MIRstage|Equal2~0_combout )

	.dataa(\MIRstage|Equal2~0_combout ),
	.datab(\InstReg|Q [20]),
	.datac(\MIRstage|ROM2~6_combout ),
	.datad(\InstReg|Q [21]),
	.cin(gnd),
	.combout(\MIRstage|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector27~0 .lut_mask = 16'hFDFF;
defparam \MIRstage|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneive_lcell_comb \MIRstage|Selector27~3 (
// Equation(s):
// \MIRstage|Selector27~3_combout  = (\MIRstage|Selector27~2_combout  & (\MIRstage|Selector27~1_combout  & (\MIRstage|Selector23~1_combout  & \MIRstage|Selector27~0_combout )))

	.dataa(\MIRstage|Selector27~2_combout ),
	.datab(\MIRstage|Selector27~1_combout ),
	.datac(\MIRstage|Selector23~1_combout ),
	.datad(\MIRstage|Selector27~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector27~3 .lut_mask = 16'h8000;
defparam \MIRstage|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N23
dffeas \MIRstage|MIR[9] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector27~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[9] .is_wysiwyg = "true";
defparam \MIRstage|MIR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \MIRstage|Selector28~0 (
// Equation(s):
// \MIRstage|Selector28~0_combout  = ((\MIRstage|Selector5~0_combout ) # ((!\MIRstage|ROM3~4_combout  & \MIRstage|Equal3~0_combout ))) # (!\MIRstage|WideNor0~combout )

	.dataa(\MIRstage|ROM3~4_combout ),
	.datab(\MIRstage|WideNor0~combout ),
	.datac(\MIRstage|Selector5~0_combout ),
	.datad(\MIRstage|Equal3~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector28~0 .lut_mask = 16'hF7F3;
defparam \MIRstage|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N25
dffeas \MIRstage|MIR[8] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[8] .is_wysiwyg = "true";
defparam \MIRstage|MIR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \MIRstage|ROM3~7 (
// Equation(s):
// \MIRstage|ROM3~7_combout  = (\InstReg|Q [12] & ((\InstReg|Q [11] & (\InstReg|Q [13])) # (!\InstReg|Q [11] & ((\InstReg|Q [10]) # (!\InstReg|Q [13])))))

	.dataa(\InstReg|Q [11]),
	.datab(\InstReg|Q [12]),
	.datac(\InstReg|Q [13]),
	.datad(\InstReg|Q [10]),
	.cin(gnd),
	.combout(\MIRstage|ROM3~7_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM3~7 .lut_mask = 16'hC484;
defparam \MIRstage|ROM3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \MIRstage|Selector29~0 (
// Equation(s):
// \MIRstage|Selector29~0_combout  = (\MIRstage|ROM3~7_combout  & (((\MIRstage|Equal2~1_combout  & !\MIRstage|ROM2~4_combout )))) # (!\MIRstage|ROM3~7_combout  & ((\MIRstage|Equal3~0_combout ) # ((\MIRstage|Equal2~1_combout  & !\MIRstage|ROM2~4_combout ))))

	.dataa(\MIRstage|ROM3~7_combout ),
	.datab(\MIRstage|Equal3~0_combout ),
	.datac(\MIRstage|Equal2~1_combout ),
	.datad(\MIRstage|ROM2~4_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector29~0 .lut_mask = 16'h44F4;
defparam \MIRstage|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \MIRstage|Selector29~1 (
// Equation(s):
// \MIRstage|Selector29~1_combout  = ((\MIRstage|Selector5~0_combout ) # (\MIRstage|Selector29~0_combout )) # (!\MIRstage|WideNor0~combout )

	.dataa(gnd),
	.datab(\MIRstage|WideNor0~combout ),
	.datac(\MIRstage|Selector5~0_combout ),
	.datad(\MIRstage|Selector29~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector29~1 .lut_mask = 16'hFFF3;
defparam \MIRstage|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N27
dffeas \MIRstage|MIR[7] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[7] .is_wysiwyg = "true";
defparam \MIRstage|MIR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \MIRstage|Selector30~0 (
// Equation(s):
// \MIRstage|Selector30~0_combout  = (\InstReg|Q [14] & (\InstReg|Q [12] & (\InstReg|Q [13] & !\InstReg|Q [15])))

	.dataa(\InstReg|Q [14]),
	.datab(\InstReg|Q [12]),
	.datac(\InstReg|Q [13]),
	.datad(\InstReg|Q [15]),
	.cin(gnd),
	.combout(\MIRstage|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector30~0 .lut_mask = 16'h0080;
defparam \MIRstage|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneive_lcell_comb \MIRstage|Selector30~1 (
// Equation(s):
// \MIRstage|Selector30~1_combout  = (\MIRstage|Selector27~1_combout  & (\MIRstage|Selector23~3_combout  & ((\MIRstage|Selector30~0_combout ) # (!\MIRstage|Equal0~1_combout ))))

	.dataa(\MIRstage|Selector30~0_combout ),
	.datab(\MIRstage|Selector27~1_combout ),
	.datac(\MIRstage|Equal0~1_combout ),
	.datad(\MIRstage|Selector23~3_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector30~1 .lut_mask = 16'h8C00;
defparam \MIRstage|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N29
dffeas \MIRstage|MIR[6] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector30~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[6] .is_wysiwyg = "true";
defparam \MIRstage|MIR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \MIRstage|ROM3~8 (
// Equation(s):
// \MIRstage|ROM3~8_combout  = (\InstReg|Q [12] & (((!\InstReg|Q [10] & !\InstReg|Q [11])) # (!\InstReg|Q [13]))) # (!\InstReg|Q [12] & (((\InstReg|Q [13]))))

	.dataa(\InstReg|Q [10]),
	.datab(\InstReg|Q [12]),
	.datac(\InstReg|Q [13]),
	.datad(\InstReg|Q [11]),
	.cin(gnd),
	.combout(\MIRstage|ROM3~8_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM3~8 .lut_mask = 16'h3C7C;
defparam \MIRstage|ROM3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \MIRstage|ROM0~1 (
// Equation(s):
// \MIRstage|ROM0~1_combout  = (!\InstReg|Q [15] & ((\InstReg|Q [12] & (!\InstReg|Q [14] & !\InstReg|Q [13])) # (!\InstReg|Q [12] & ((\InstReg|Q [13])))))

	.dataa(\InstReg|Q [14]),
	.datab(\InstReg|Q [12]),
	.datac(\InstReg|Q [15]),
	.datad(\InstReg|Q [13]),
	.cin(gnd),
	.combout(\MIRstage|ROM0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|ROM0~1 .lut_mask = 16'h0304;
defparam \MIRstage|ROM0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \MIRstage|Selector31~1 (
// Equation(s):
// \MIRstage|Selector31~1_combout  = (\MIRstage|ROM1~6_combout  & (\MIRstage|Equal1~0_combout  & ((\MIRstage|ROM0~1_combout ) # (!\MIRstage|Equal0~1_combout )))) # (!\MIRstage|ROM1~6_combout  & (((\MIRstage|ROM0~1_combout )) # (!\MIRstage|Equal0~1_combout 
// )))

	.dataa(\MIRstage|ROM1~6_combout ),
	.datab(\MIRstage|Equal0~1_combout ),
	.datac(\MIRstage|ROM0~1_combout ),
	.datad(\MIRstage|Equal1~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector31~1 .lut_mask = 16'hF351;
defparam \MIRstage|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N4
cycloneive_lcell_comb \MIRstage|Selector31~0 (
// Equation(s):
// \MIRstage|Selector31~0_combout  = (\MIRstage|Selector23~1_combout  & (((!\MIRstage|ROM2~5_combout  & !\MIRstage|ROM2~4_combout )) # (!\MIRstage|Equal2~1_combout )))

	.dataa(\MIRstage|Selector23~1_combout ),
	.datab(\MIRstage|ROM2~5_combout ),
	.datac(\MIRstage|Equal2~1_combout ),
	.datad(\MIRstage|ROM2~4_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector31~0 .lut_mask = 16'h0A2A;
defparam \MIRstage|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \MIRstage|Selector31~2 (
// Equation(s):
// \MIRstage|Selector31~2_combout  = (\MIRstage|Selector31~1_combout  & (\MIRstage|Selector31~0_combout  & ((\MIRstage|ROM3~8_combout ) # (!\MIRstage|Equal3~0_combout ))))

	.dataa(\MIRstage|ROM3~8_combout ),
	.datab(\MIRstage|Selector31~1_combout ),
	.datac(\MIRstage|Selector31~0_combout ),
	.datad(\MIRstage|Equal3~0_combout ),
	.cin(gnd),
	.combout(\MIRstage|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \MIRstage|Selector31~2 .lut_mask = 16'h80C0;
defparam \MIRstage|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N17
dffeas \MIRstage|MIR[5] (
	.clk(\clk0~inputclkctrl_outclk ),
	.d(\MIRstage|Selector31~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIRstage|MIR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MIRstage|MIR[5] .is_wysiwyg = "true";
defparam \MIRstage|MIR[5] .power_up = "low";
// synopsys translate_on

endmodule
