{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638972660272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638972660281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 08 14:11:00 2021 " "Processing started: Wed Dec 08 14:11:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638972660281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638972660281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6task2 -c lab6task2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6task2 -c lab6task2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638972660281 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638972660970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638972660970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/e2_cas/mylib/to/spi2dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /e2_cas/mylib/to/spi2dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2dac " "Found entity 1: spi2dac" {  } { { "../../mylib/to/spi2dac.v" "" { Text "C:/E2_CAS/mylib/to/spi2dac.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638972674881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638972674881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/e2_cas/mylib/to/spi2adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /e2_cas/mylib/to/spi2adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2adc " "Found entity 1: spi2adc" {  } { { "../../mylib/to/spi2adc.v" "" { Text "C:/E2_CAS/mylib/to/spi2adc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638972674881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638972674881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/e2_cas/mylib/to/hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /e2_cas/mylib/to/hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "../../mylib/to/hex_to_7seg.v" "" { Text "C:/E2_CAS/mylib/to/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638972674891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638972674891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/e2_cas/mylib/to/bin2bcd_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /e2_cas/mylib/to/bin2bcd_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_16 " "Found entity 1: bin2bcd_16" {  } { { "../../mylib/to/bin2bcd_16.v" "" { Text "C:/E2_CAS/mylib/to/bin2bcd_16.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638972674891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638972674891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6task2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab6task2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6task2 " "Found entity 1: lab6task2" {  } { { "lab6task2.v" "" { Text "C:/E2_CAS/lab6/lab6task2/lab6task2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638972674901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638972674901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/e2_cas/mylib/counter/clktick_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /e2_cas/mylib/counter/clktick_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktick_16 " "Found entity 1: clktick_16" {  } { { "../../mylib/counter/clktick_16.v" "" { Text "C:/E2_CAS/mylib/counter/clktick_16.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638972674901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638972674901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MAX10_CLK1_50 lab6task2.v(26) " "Verilog HDL Implicit Net warning at lab6task2.v(26): created implicit net for \"MAX10_CLK1_50\"" {  } { { "lab6task2.v" "" { Text "C:/E2_CAS/lab6/lab6task2/lab6task2.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638972674901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bcd0 lab6task2.v(46) " "Verilog HDL Implicit Net warning at lab6task2.v(46): created implicit net for \"bcd0\"" {  } { { "lab6task2.v" "" { Text "C:/E2_CAS/lab6/lab6task2/lab6task2.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638972674901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bcd1 lab6task2.v(46) " "Verilog HDL Implicit Net warning at lab6task2.v(46): created implicit net for \"bcd1\"" {  } { { "lab6task2.v" "" { Text "C:/E2_CAS/lab6/lab6task2/lab6task2.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638972674901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bcd2 lab6task2.v(46) " "Verilog HDL Implicit Net warning at lab6task2.v(46): created implicit net for \"bcd2\"" {  } { { "lab6task2.v" "" { Text "C:/E2_CAS/lab6/lab6task2/lab6task2.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638972674901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bcd3 lab6task2.v(46) " "Verilog HDL Implicit Net warning at lab6task2.v(46): created implicit net for \"bcd3\"" {  } { { "lab6task2.v" "" { Text "C:/E2_CAS/lab6/lab6task2/lab6task2.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638972674901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bcd4 lab6task2.v(46) " "Verilog HDL Implicit Net warning at lab6task2.v(46): created implicit net for \"bcd4\"" {  } { { "lab6task2.v" "" { Text "C:/E2_CAS/lab6/lab6task2/lab6task2.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638972674901 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6task2 " "Elaborating entity \"lab6task2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638972674940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick_16 clktick_16:clktick " "Elaborating entity \"clktick_16\" for hierarchy \"clktick_16:clktick\"" {  } { { "lab6task2.v" "clktick" { Text "C:/E2_CAS/lab6/lab6task2/lab6task2.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638972674950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2dac spi2dac:spi0 " "Elaborating entity \"spi2dac\" for hierarchy \"spi2dac:spi0\"" {  } { { "lab6task2.v" "spi0" { Text "C:/E2_CAS/lab6/lab6task2/lab6task2.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638972674950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2adc spi2adc:SPI_ADC_INTERFACE " "Elaborating entity \"spi2adc\" for hierarchy \"spi2adc:SPI_ADC_INTERFACE\"" {  } { { "lab6task2.v" "SPI_ADC_INTERFACE" { Text "C:/E2_CAS/lab6/lab6task2/lab6task2.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638972674950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 spi2adc.v(131) " "Verilog HDL assignment warning at spi2adc.v(131): truncated value with size 12 to match size of target (10)" {  } { { "../../mylib/to/spi2adc.v" "" { Text "C:/E2_CAS/mylib/to/spi2adc.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638972674950 "|lab6task2|spi2adc:SPI_ADC_INTERFACE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd_16 bin2bcd_16:BCD_CONVERTER " "Elaborating entity \"bin2bcd_16\" for hierarchy \"bin2bcd_16:BCD_CONVERTER\"" {  } { { "lab6task2.v" "BCD_CONVERTER" { Text "C:/E2_CAS/lab6/lab6task2/lab6task2.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638972674962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:DISP0 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:DISP0\"" {  } { { "lab6task2.v" "DISP0" { Text "C:/E2_CAS/lab6/lab6task2/lab6task2.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638972674967 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clkin clktick " "Port \"clkin\" does not exist in macrofunction \"clktick\"" {  } { { "lab6task2.v" "clktick" { Text "C:/E2_CAS/lab6/lab6task2/lab6task2.v" 26 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638972674993 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638972675003 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638972675120 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 08 14:11:15 2021 " "Processing ended: Wed Dec 08 14:11:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638972675120 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638972675120 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638972675120 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638972675120 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638972675815 ""}
