#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001d005c4feb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001d005c0c2a0 .scope module, "tb" "tb" 3 47;
 .timescale -12 -12;
L_000001d005c47f00 .functor NOT 1, L_000001d005ccc9b0, C4<0>, C4<0>, C4<0>;
L_000001d005c47b10 .functor XOR 4, L_000001d005ccb650, L_000001d005ccc870, C4<0000>, C4<0000>;
L_000001d005c47b80 .functor XOR 4, L_000001d005c47b10, L_000001d005ccc690, C4<0000>, C4<0000>;
v000001d005ccbd30_0 .net *"_ivl_10", 3 0, L_000001d005ccc690;  1 drivers
v000001d005ccc7d0_0 .net *"_ivl_12", 3 0, L_000001d005c47b80;  1 drivers
v000001d005ccce10_0 .net *"_ivl_2", 3 0, L_000001d005ccb510;  1 drivers
v000001d005ccb3d0_0 .net *"_ivl_4", 3 0, L_000001d005ccb650;  1 drivers
v000001d005ccc370_0 .net *"_ivl_6", 3 0, L_000001d005ccc870;  1 drivers
v000001d005ccb330_0 .net *"_ivl_8", 3 0, L_000001d005c47b10;  1 drivers
v000001d005ccc910_0 .net "a", 3 0, v000001d005c4d030_0;  1 drivers
v000001d005ccc5f0_0 .net "b", 3 0, v000001d005c4c950_0;  1 drivers
v000001d005ccc4b0_0 .net "c", 3 0, v000001d005ccc050_0;  1 drivers
v000001d005ccbdd0_0 .var "clk", 0 0;
v000001d005ccc2d0_0 .net "d", 3 0, v000001d005ccb8d0_0;  1 drivers
v000001d005ccbe70_0 .net "e", 3 0, v000001d005cccf50_0;  1 drivers
v000001d005ccbab0_0 .net "q_dut", 3 0, v000001d005cccc30_0;  1 drivers
v000001d005ccb150_0 .net "q_ref", 3 0, v000001d005c4cef0_0;  1 drivers
v000001d005ccbf10_0 .var/2u "stats1", 159 0;
v000001d005ccb5b0_0 .var/2u "strobe", 0 0;
v000001d005ccc410_0 .net "tb_match", 0 0, L_000001d005ccc9b0;  1 drivers
v000001d005ccbbf0_0 .net "tb_mismatch", 0 0, L_000001d005c47f00;  1 drivers
v000001d005ccc550_0 .net "wavedrom_enable", 0 0, v000001d005ccc190_0;  1 drivers
v000001d005ccb1f0_0 .net "wavedrom_title", 511 0, v000001d005ccb830_0;  1 drivers
L_000001d005ccb510 .concat [ 4 0 0 0], v000001d005c4cef0_0;
L_000001d005ccb650 .concat [ 4 0 0 0], v000001d005c4cef0_0;
L_000001d005ccc870 .concat [ 4 0 0 0], v000001d005cccc30_0;
L_000001d005ccc690 .concat [ 4 0 0 0], v000001d005c4cef0_0;
L_000001d005ccc9b0 .cmp/eeq 4, L_000001d005ccb510, L_000001d005c47b80;
S_000001d005c54670 .scope module, "good1" "RefModule" 3 94, 4 2 0, S_000001d005c0c2a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 4 "c";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /INPUT 4 "e";
    .port_info 5 /OUTPUT 4 "q";
v000001d005c4ca90_0 .net "a", 3 0, v000001d005c4d030_0;  alias, 1 drivers
v000001d005c4cbd0_0 .net "b", 3 0, v000001d005c4c950_0;  alias, 1 drivers
v000001d005c4cdb0_0 .net "c", 3 0, v000001d005ccc050_0;  alias, 1 drivers
v000001d005c4cc70_0 .net "d", 3 0, v000001d005ccb8d0_0;  alias, 1 drivers
v000001d005c4cd10_0 .net "e", 3 0, v000001d005cccf50_0;  alias, 1 drivers
v000001d005c4cef0_0 .var "q", 3 0;
E_000001d005c71450/0 .event edge, v000001d005c4cdb0_0, v000001d005c4cbd0_0, v000001d005c4cd10_0, v000001d005c4ca90_0;
E_000001d005c71450/1 .event edge, v000001d005c4cc70_0;
E_000001d005c71450 .event/or E_000001d005c71450/0, E_000001d005c71450/1;
S_000001d005c54800 .scope module, "stim1" "stimulus_gen" 3 86, 3 6 0, S_000001d005c0c2a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "a";
    .port_info 2 /OUTPUT 4 "b";
    .port_info 3 /OUTPUT 4 "c";
    .port_info 4 /OUTPUT 4 "d";
    .port_info 5 /OUTPUT 4 "e";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v000001d005c4d030_0 .var "a", 3 0;
v000001d005c4c950_0 .var "b", 3 0;
v000001d005ccc050_0 .var "c", 3 0;
v000001d005ccc0f0_0 .net "clk", 0 0, v000001d005ccbdd0_0;  1 drivers
v000001d005ccb8d0_0 .var "d", 3 0;
v000001d005cccf50_0 .var "e", 3 0;
v000001d005ccc190_0 .var "wavedrom_enable", 0 0;
v000001d005ccb830_0 .var "wavedrom_title", 511 0;
E_000001d005c71f90/0 .event negedge, v000001d005ccc0f0_0;
E_000001d005c71f90/1 .event posedge, v000001d005ccc0f0_0;
E_000001d005c71f90 .event/or E_000001d005c71f90/0, E_000001d005c71f90/1;
E_000001d005c717d0 .event posedge, v000001d005ccc0f0_0;
E_000001d005c71c50 .event negedge, v000001d005ccc0f0_0;
S_000001d005c5f3d0 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000001d005c54800;
 .timescale -12 -12;
v000001d005c4cf90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001d005c5f560 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000001d005c54800;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001d005c5f6f0 .scope module, "top_module1" "TopModule" 3 102, 5 3 0, S_000001d005c0c2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 4 "c";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /INPUT 4 "e";
    .port_info 5 /OUTPUT 4 "q";
v000001d005ccbc90_0 .net "a", 3 0, v000001d005c4d030_0;  alias, 1 drivers
v000001d005ccba10_0 .net "b", 3 0, v000001d005c4c950_0;  alias, 1 drivers
v000001d005ccbb50_0 .net "c", 3 0, v000001d005ccc050_0;  alias, 1 drivers
v000001d005ccc230_0 .net "d", 3 0, v000001d005ccb8d0_0;  alias, 1 drivers
v000001d005ccc730_0 .net "e", 3 0, v000001d005cccf50_0;  alias, 1 drivers
v000001d005cccc30_0 .var "q", 3 0;
S_000001d005c0e6e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 112, 3 112 0, S_000001d005c0c2a0;
 .timescale -12 -12;
E_000001d005c71e50 .event edge, v000001d005ccb5b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001d005ccb5b0_0;
    %nor/r;
    %assign/vec4 v000001d005ccb5b0_0, 0;
    %wait E_000001d005c71e50;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001d005c54800;
T_3 ;
    %wait E_000001d005c71c50;
    %wait E_000001d005c717d0;
    %pushi/vec4 700638, 0, 20;
    %split/vec4 4;
    %assign/vec4 v000001d005cccf50_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d005ccb8d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d005ccc050_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d005c4c950_0, 0;
    %assign/vec4 v000001d005c4d030_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d005c71f90;
    %load/vec4 v000001d005ccc050_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001d005ccc050_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000001d005c5f560;
    %join;
    %wait E_000001d005c71c50;
    %wait E_000001d005c717d0;
    %pushi/vec4 73780, 0, 20;
    %split/vec4 4;
    %assign/vec4 v000001d005cccf50_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d005ccb8d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d005ccc050_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d005c4c950_0, 0;
    %assign/vec4 v000001d005c4d030_0, 0;
    %pushi/vec4 8, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d005c71f90;
    %load/vec4 v000001d005ccc050_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001d005ccc050_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_000001d005c717d0;
    %pushi/vec4 352376, 0, 20;
    %split/vec4 4;
    %assign/vec4 v000001d005cccf50_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d005ccb8d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d005ccc050_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d005c4c950_0, 0;
    %assign/vec4 v000001d005c4d030_0, 0;
    %pushi/vec4 8, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d005c71f90;
    %load/vec4 v000001d005ccc050_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001d005ccc050_0, 0;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000001d005c5f560;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d005c71f90;
    %vpi_func 3 41 "$urandom" 32 {0 0 0};
    %pad/u 20;
    %split/vec4 4;
    %assign/vec4 v000001d005cccf50_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d005ccb8d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d005ccc050_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d005c4c950_0, 0;
    %assign/vec4 v000001d005c4d030_0, 0;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %vpi_call/w 3 42 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001d005c54670;
T_4 ;
    %wait E_000001d005c71450;
    %load/vec4 v000001d005c4cdb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001d005c4cef0_0, 0, 4;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000001d005c4cbd0_0;
    %store/vec4 v000001d005c4cef0_0, 0, 4;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000001d005c4cd10_0;
    %store/vec4 v000001d005c4cef0_0, 0, 4;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000001d005c4ca90_0;
    %store/vec4 v000001d005c4cef0_0, 0, 4;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v000001d005c4cc70_0;
    %store/vec4 v000001d005c4cef0_0, 0, 4;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001d005c5f6f0;
T_5 ;
    %wait E_000001d005c71450;
    %load/vec4 v000001d005ccbb50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %load/vec4 v000001d005ccc230_0;
    %store/vec4 v000001d005cccc30_0, 0, 4;
    %jmp T_5.11;
T_5.0 ;
    %load/vec4 v000001d005ccba10_0;
    %store/vec4 v000001d005cccc30_0, 0, 4;
    %jmp T_5.11;
T_5.1 ;
    %load/vec4 v000001d005ccc730_0;
    %store/vec4 v000001d005cccc30_0, 0, 4;
    %jmp T_5.11;
T_5.2 ;
    %load/vec4 v000001d005ccbc90_0;
    %store/vec4 v000001d005cccc30_0, 0, 4;
    %jmp T_5.11;
T_5.3 ;
    %load/vec4 v000001d005ccc230_0;
    %store/vec4 v000001d005cccc30_0, 0, 4;
    %jmp T_5.11;
T_5.4 ;
    %load/vec4 v000001d005ccc230_0;
    %store/vec4 v000001d005cccc30_0, 0, 4;
    %jmp T_5.11;
T_5.5 ;
    %load/vec4 v000001d005ccc230_0;
    %store/vec4 v000001d005cccc30_0, 0, 4;
    %jmp T_5.11;
T_5.6 ;
    %load/vec4 v000001d005ccc230_0;
    %store/vec4 v000001d005cccc30_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %load/vec4 v000001d005ccc230_0;
    %store/vec4 v000001d005cccc30_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %load/vec4 v000001d005ccc230_0;
    %store/vec4 v000001d005cccc30_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %load/vec4 v000001d005ccc230_0;
    %store/vec4 v000001d005cccc30_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001d005c0c2a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d005ccbdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d005ccb5b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_000001d005c0c2a0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v000001d005ccbdd0_0;
    %inv;
    %store/vec4 v000001d005ccbdd0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000001d005c0c2a0;
T_8 ;
    %vpi_call/w 3 78 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 79 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d005ccc0f0_0, v000001d005ccbbf0_0, v000001d005ccc910_0, v000001d005ccc5f0_0, v000001d005ccc4b0_0, v000001d005ccc2d0_0, v000001d005ccbe70_0, v000001d005ccb150_0, v000001d005ccbab0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001d005c0c2a0;
T_9 ;
    %load/vec4 v000001d005ccbf10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 121 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v000001d005ccbf10_0, 64, 32>, &PV<v000001d005ccbf10_0, 32, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_9.1 ;
    %vpi_call/w 3 124 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001d005ccbf10_0, 128, 32>, &PV<v000001d005ccbf10_0, 0, 32> {0 0 0};
    %vpi_call/w 3 125 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 126 "$display", "Mismatches: %1d in %1d samples", &PV<v000001d005ccbf10_0, 128, 32>, &PV<v000001d005ccbf10_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_000001d005c0c2a0;
T_10 ;
    %wait E_000001d005c71f90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d005ccbf10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d005ccbf10_0, 4, 32;
    %load/vec4 v000001d005ccc410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001d005ccbf10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d005ccbf10_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d005ccbf10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d005ccbf10_0, 4, 32;
T_10.0 ;
    %load/vec4 v000001d005ccb150_0;
    %load/vec4 v000001d005ccb150_0;
    %load/vec4 v000001d005ccbab0_0;
    %xor;
    %load/vec4 v000001d005ccb150_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v000001d005ccbf10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 141 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d005ccbf10_0, 4, 32;
T_10.6 ;
    %load/vec4 v000001d005ccbf10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d005ccbf10_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001d005c0c2a0;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 149 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 150 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob130_circuit5_test.sv";
    "dataset_code-complete-iccad2023/Prob130_circuit5_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob130_circuit5/Prob130_circuit5_sample01.sv";
