{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651857669737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651857669752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 19:21:09 2022 " "Processing started: Fri May 06 19:21:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651857669752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857669752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Quartus_Simulations -c Quartus_Simulations " "Command: quartus_map --read_settings_files=on --write_settings_files=off Quartus_Simulations -c Quartus_Simulations" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857669752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651857670348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651857670348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/fpga/practica4/e4_1/sec_filter_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/fpga/practica4/e4_1/sec_filter_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEC_FILTER_WRAP " "Found entity 1: SEC_FILTER_WRAP" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER_WRAP.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER_WRAP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857678744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/fpga/practica4/e4_1/sec_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/fpga/practica4/e4_1/sec_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEC_FILTER " "Found entity 1: SEC_FILTER" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857678760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/fpga/practica4/e4_1/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/fpga/practica4/e4_1/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/ROM.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857678775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/fpga/practica4/e4_1/reg_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/fpga/practica4/e4_1/reg_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_MUX " "Found entity 1: REG_MUX" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/REG_MUX.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/REG_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857678791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/fpga/practica4/e4_1/mult_acc.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/fpga/practica4/e4_1/mult_acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT_ACC " "Found entity 1: MULT_ACC" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857678806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/fpga/practica4/e4_1/control.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/fpga/practica4/e4_1/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/CONTROL.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857678822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678822 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CONTROL CONTROL.v(17) " "Verilog HDL Parameter Declaration warning at CONTROL.v(17): Parameter Declaration in module \"CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/CONTROL.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/CONTROL.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651857678822 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SEC_FILTER " "Elaborating entity \"SEC_FILTER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651857678907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT_ACC MULT_ACC:MULT_ACC0 " "Elaborating entity \"MULT_ACC\" for hierarchy \"MULT_ACC:MULT_ACC0\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER.v" "MULT_ACC0" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] MULT_ACC.v(19) " "Inferred latch for \"dout\[0\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] MULT_ACC.v(19) " "Inferred latch for \"dout\[1\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] MULT_ACC.v(19) " "Inferred latch for \"dout\[2\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] MULT_ACC.v(19) " "Inferred latch for \"dout\[3\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] MULT_ACC.v(19) " "Inferred latch for \"dout\[4\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] MULT_ACC.v(19) " "Inferred latch for \"dout\[5\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] MULT_ACC.v(19) " "Inferred latch for \"dout\[6\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] MULT_ACC.v(19) " "Inferred latch for \"dout\[7\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] MULT_ACC.v(19) " "Inferred latch for \"dout\[8\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] MULT_ACC.v(19) " "Inferred latch for \"dout\[9\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] MULT_ACC.v(19) " "Inferred latch for \"dout\[10\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] MULT_ACC.v(19) " "Inferred latch for \"dout\[11\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] MULT_ACC.v(19) " "Inferred latch for \"dout\[12\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] MULT_ACC.v(19) " "Inferred latch for \"dout\[13\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] MULT_ACC.v(19) " "Inferred latch for \"dout\[14\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] MULT_ACC.v(19) " "Inferred latch for \"dout\[15\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[16\] MULT_ACC.v(19) " "Inferred latch for \"dout\[16\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[17\] MULT_ACC.v(19) " "Inferred latch for \"dout\[17\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[18\] MULT_ACC.v(19) " "Inferred latch for \"dout\[18\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[19\] MULT_ACC.v(19) " "Inferred latch for \"dout\[19\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[20\] MULT_ACC.v(19) " "Inferred latch for \"dout\[20\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[21\] MULT_ACC.v(19) " "Inferred latch for \"dout\[21\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[22\] MULT_ACC.v(19) " "Inferred latch for \"dout\[22\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[23\] MULT_ACC.v(19) " "Inferred latch for \"dout\[23\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[24\] MULT_ACC.v(19) " "Inferred latch for \"dout\[24\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[25\] MULT_ACC.v(19) " "Inferred latch for \"dout\[25\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[26\] MULT_ACC.v(19) " "Inferred latch for \"dout\[26\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[27\] MULT_ACC.v(19) " "Inferred latch for \"dout\[27\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[28\] MULT_ACC.v(19) " "Inferred latch for \"dout\[28\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[29\] MULT_ACC.v(19) " "Inferred latch for \"dout\[29\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[30\] MULT_ACC.v(19) " "Inferred latch for \"dout\[30\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[31\] MULT_ACC.v(19) " "Inferred latch for \"dout\[31\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[32\] MULT_ACC.v(19) " "Inferred latch for \"dout\[32\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[33\] MULT_ACC.v(19) " "Inferred latch for \"dout\[33\]\" at MULT_ACC.v(19)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 "|SEC_FILTER|MULT_ACC:MULT_ACC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_MUX REG_MUX:REG_MUX0 " "Elaborating entity \"REG_MUX\" for hierarchy \"REG_MUX:REG_MUX0\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER.v" "REG_MUX0" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651857678922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM0 " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM0\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER.v" "ROM0" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651857678938 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 ROM.v(10) " "Net \"ROM.data_a\" at ROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/ROM.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/ROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651857678944 "|SEC_FILTER|ROM:ROM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 ROM.v(10) " "Net \"ROM.waddr_a\" at ROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/ROM.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/ROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651857678944 "|SEC_FILTER|ROM:ROM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 ROM.v(10) " "Net \"ROM.we_a\" at ROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/ROM.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/ROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651857678944 "|SEC_FILTER|ROM:ROM0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:CONTROL0 " "Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:CONTROL0\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER.v" "CONTROL0" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651857678944 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CONTROL.v(29) " "Verilog HDL assignment warning at CONTROL.v(29): truncated value with size 32 to match size of target (5)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/CONTROL.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/CONTROL.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651857678944 "|SEC_FILTER|CONTROL:CONTROL0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timeout_reg CONTROL.v(53) " "Verilog HDL Always Construct warning at CONTROL.v(53): variable \"timeout_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/CONTROL.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/CONTROL.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651857678944 "|SEC_FILTER|CONTROL:CONTROL0"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ROM:ROM0\|ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ROM:ROM0\|ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651857679277 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651857679277 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651857679277 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651857679277 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651857679277 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651857679277 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651857679277 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651857679277 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651857679277 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651857679277 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Quartus_Simulations.ram0_ROM_8a37aa91.hdl.mif " "Parameter INIT_FILE set to db/Quartus_Simulations.ram0_ROM_8a37aa91.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651857679277 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651857679277 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651857679277 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MULT_ACC:MULT_ACC0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MULT_ACC:MULT_ACC0\|Mult0\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "Mult0" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651857679277 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651857679277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:ROM0\|altsyncram:ROM_rtl_0 " "Elaborated megafunction instantiation \"ROM:ROM0\|altsyncram:ROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651857679366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:ROM0\|altsyncram:ROM_rtl_0 " "Instantiated megafunction \"ROM:ROM0\|altsyncram:ROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651857679366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651857679366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651857679366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 17 " "Parameter \"NUMWORDS_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651857679366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651857679366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651857679366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651857679366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651857679366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651857679366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M9K " "Parameter \"RAM_BLOCK_TYPE\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651857679366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Quartus_Simulations.ram0_ROM_8a37aa91.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Quartus_Simulations.ram0_ROM_8a37aa91.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651857679366 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651857679366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5n91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5n91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5n91 " "Found entity 1: altsyncram_5n91" {  } { { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/db/altsyncram_5n91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857679419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857679419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MULT_ACC:MULT_ACC0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MULT_ACC:MULT_ACC0\|lpm_mult:Mult0\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651857679470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MULT_ACC:MULT_ACC0\|lpm_mult:Mult0 " "Instantiated megafunction \"MULT_ACC:MULT_ACC0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651857679470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651857679470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651857679470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651857679470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651857679470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651857679470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651857679470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651857679470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651857679470 ""}  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651857679470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/db/mult_86t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857679521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857679521 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651857679884 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651857680557 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651857680557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "643 " "Implemented 643 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651857680642 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651857680642 ""} { "Info" "ICUT_CUT_TM_LCELLS" "584 " "Implemented 584 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651857680642 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651857680642 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1651857680642 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651857680642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651857680657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 19:21:20 2022 " "Processing ended: Fri May 06 19:21:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651857680657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651857680657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651857680657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857680657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651857681951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651857681951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 19:21:21 2022 " "Processing started: Fri May 06 19:21:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651857681951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651857681951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Quartus_Simulations -c Quartus_Simulations " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Quartus_Simulations -c Quartus_Simulations" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651857681951 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1651857682098 ""}
{ "Info" "0" "" "Project  = Quartus_Simulations" {  } {  } 0 0 "Project  = Quartus_Simulations" 0 0 "Fitter" 0 0 1651857682098 ""}
{ "Info" "0" "" "Revision = Quartus_Simulations" {  } {  } 0 0 "Revision = Quartus_Simulations" 0 0 "Fitter" 0 0 1651857682098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651857682167 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651857682167 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Quartus_Simulations EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Quartus_Simulations\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651857682252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651857682315 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651857682315 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651857682619 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651857682926 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651857682926 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651857682926 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651857682926 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651857682926 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651857682926 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651857682926 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651857682926 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651857682926 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651857682926 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651857682936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651857682936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 1055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651857682936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651857682936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651857682936 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651857682936 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651857682936 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1651857683038 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 39 " "No exact pin location assignment(s) for 39 pins of 39 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1651857683650 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1651857683844 ""}
{ "Info" "ISTA_SDC_FOUND" "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER.sdc " "Reading SDC File: '//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651857683844 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1651857683844 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CONTROL:CONTROL0\|ce_Acc " "Node: CONTROL:CONTROL0\|ce_Acc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MULT_ACC:MULT_ACC0\|dout\[0\] CONTROL:CONTROL0\|ce_Acc " "Latch MULT_ACC:MULT_ACC0\|dout\[0\] is being clocked by CONTROL:CONTROL0\|ce_Acc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651857683854 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651857683854 "|SEC_FILTER|CONTROL:CONTROL0|ce_Acc"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1651857683854 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1651857683854 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651857683854 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651857683854 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000          clk " "   8.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651857683854 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1651857683854 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651857683912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL:CONTROL0\|ce_Acc " "Destination node CONTROL:CONTROL0\|ce_Acc" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/CONTROL.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/CONTROL.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651857683912 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651857683912 ""}  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 1028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651857683912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROL:CONTROL0\|ce_Acc  " "Automatically promoted node CONTROL:CONTROL0\|ce_Acc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651857683912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MULT_ACC:MULT_ACC0\|acc_res\[17\]~1 " "Destination node MULT_ACC:MULT_ACC0\|acc_res\[17\]~1" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651857683912 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651857683912 ""}  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/CONTROL.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/CONTROL.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651857683912 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651857684146 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651857684146 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651857684146 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651857684146 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651857684162 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651857684162 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651857684177 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1651857684177 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651857684177 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "38 unused 2.5V 18 20 0 " "Number of I/O pins in group: 38 (unused VREF, 2.5V VCCIO, 18 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1651857684193 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1651857684193 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1651857684193 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651857684193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651857684193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651857684193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651857684193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651857684193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651857684193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651857684193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651857684193 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1651857684193 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1651857684193 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651857684324 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651857684324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651857686569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651857686739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651857686792 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651857688543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651857688543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651857688781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y12 X22_Y23 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y23" {  } { { "loc" "" { Generic "C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y23"} { { 12 { 0 ""} 11 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651857691431 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651857691431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651857691732 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1651857691732 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651857691732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651857691732 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651857691848 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651857691864 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651857692102 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651857692102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651857692334 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651857692715 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/output_files/Quartus_Simulations.fit.smsg " "Generated suppressed messages file C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/output_files/Quartus_Simulations.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651857693190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5750 " "Peak virtual memory: 5750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651857693491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 19:21:33 2022 " "Processing ended: Fri May 06 19:21:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651857693491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651857693491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651857693491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651857693491 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651857694678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651857694678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 19:21:34 2022 " "Processing started: Fri May 06 19:21:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651857694678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651857694678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Quartus_Simulations -c Quartus_Simulations " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Quartus_Simulations -c Quartus_Simulations" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651857694678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651857694979 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651857697392 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651857697476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651857697842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 19:21:37 2022 " "Processing ended: Fri May 06 19:21:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651857697842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651857697842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651857697842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651857697842 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651857698442 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651857699146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651857699146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 19:21:38 2022 " "Processing started: Fri May 06 19:21:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651857699146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857699146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Quartus_Simulations -c Quartus_Simulations " "Command: quartus_sta Quartus_Simulations -c Quartus_Simulations" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857699146 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1651857699306 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857699684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857699684 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857699732 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857699732 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700127 ""}
{ "Info" "ISTA_SDC_FOUND" "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER.sdc " "Reading SDC File: '//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700153 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700156 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CONTROL:CONTROL0\|ce_Acc " "Node: CONTROL:CONTROL0\|ce_Acc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MULT_ACC:MULT_ACC0\|dout\[0\] CONTROL:CONTROL0\|ce_Acc " "Latch MULT_ACC:MULT_ACC0\|dout\[0\] is being clocked by CONTROL:CONTROL0\|ce_Acc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651857700160 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700160 "|SEC_FILTER|CONTROL:CONTROL0|ce_Acc"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700163 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1651857700163 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1651857700173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.749 " "Worst-case setup slack is 2.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.749               0.000 clk  " "    2.749               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.429 " "Worst-case hold slack is 0.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 clk  " "    0.429               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700215 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.619 " "Worst-case minimum pulse width slack is 3.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.619               0.000 clk  " "    3.619               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700227 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1651857700261 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700279 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700523 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CONTROL:CONTROL0\|ce_Acc " "Node: CONTROL:CONTROL0\|ce_Acc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MULT_ACC:MULT_ACC0\|dout\[0\] CONTROL:CONTROL0\|ce_Acc " "Latch MULT_ACC:MULT_ACC0\|dout\[0\] is being clocked by CONTROL:CONTROL0\|ce_Acc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651857700563 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700563 "|SEC_FILTER|CONTROL:CONTROL0|ce_Acc"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.214 " "Worst-case setup slack is 3.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.214               0.000 clk  " "    3.214               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.396 " "Worst-case hold slack is 0.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 clk  " "    0.396               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.572 " "Worst-case minimum pulse width slack is 3.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.572               0.000 clk  " "    3.572               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700597 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1651857700637 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CONTROL:CONTROL0\|ce_Acc " "Node: CONTROL:CONTROL0\|ce_Acc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MULT_ACC:MULT_ACC0\|dout\[0\] CONTROL:CONTROL0\|ce_Acc " "Latch MULT_ACC:MULT_ACC0\|dout\[0\] is being clocked by CONTROL:CONTROL0\|ce_Acc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651857700690 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700690 "|SEC_FILTER|CONTROL:CONTROL0|ce_Acc"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.335 " "Worst-case setup slack is 5.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.335               0.000 clk  " "    5.335               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 clk  " "    0.188               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.374 " "Worst-case minimum pulse width slack is 3.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.374               0.000 clk  " "    3.374               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651857700723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857700723 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857701071 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857701071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651857701124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 19:21:41 2022 " "Processing ended: Fri May 06 19:21:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651857701124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651857701124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651857701124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857701124 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651857702256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651857702256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 19:21:42 2022 " "Processing started: Fri May 06 19:21:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651857702256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651857702256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Quartus_Simulations -c Quartus_Simulations " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Quartus_Simulations -c Quartus_Simulations" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651857702256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1651857702899 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Quartus_Simulations_7_1200mv_85c_slow.vo C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/simulation/modelsim/ simulation " "Generated file Quartus_Simulations_7_1200mv_85c_slow.vo in folder \"C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651857703086 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Quartus_Simulations_7_1200mv_0c_slow.vo C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/simulation/modelsim/ simulation " "Generated file Quartus_Simulations_7_1200mv_0c_slow.vo in folder \"C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651857703168 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Quartus_Simulations_min_1200mv_0c_fast.vo C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/simulation/modelsim/ simulation " "Generated file Quartus_Simulations_min_1200mv_0c_fast.vo in folder \"C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651857703259 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Quartus_Simulations.vo C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/simulation/modelsim/ simulation " "Generated file Quartus_Simulations.vo in folder \"C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651857703350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Quartus_Simulations_7_1200mv_85c_v_slow.sdo C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/simulation/modelsim/ simulation " "Generated file Quartus_Simulations_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651857703411 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Quartus_Simulations_7_1200mv_0c_v_slow.sdo C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/simulation/modelsim/ simulation " "Generated file Quartus_Simulations_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651857703459 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Quartus_Simulations_min_1200mv_0c_v_fast.sdo C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/simulation/modelsim/ simulation " "Generated file Quartus_Simulations_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651857703537 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Quartus_Simulations_v.sdo C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/simulation/modelsim/ simulation " "Generated file Quartus_Simulations_v.sdo in folder \"C:/Users/gsandar/Documents/Github/PSFPGA/Practica4/E4_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651857703590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651857703637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 19:21:43 2022 " "Processing ended: Fri May 06 19:21:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651857703637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651857703637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651857703637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651857703637 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651857704277 ""}
