1:17:44 PM
"C:\lscc\iCEcube2.2016.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "impl_syn.prj" -log "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt/impl.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt/impl.srr
#Build: Synplify Pro L-2016.03L-1, Build 097R, Jul  4 2016
#install: C:\lscc\iCEcube2.2016.12\synpbase
#OS: Windows 8 6.2
#Hostname: EDDIE

# Sun Mar 12 13:17:47 2017

#Implementation: impl_Implmnt

Synopsys HDL Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2016.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2016.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2016.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2016.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2016.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_tx_fsm.v" (library work)
@W: CS141 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_tx_fsm.v":85:25:85:28|Unrecognized synthesis directive enum. Verify the correct directive name.
@I::"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\ice_pll\ice_pll.v" (library work)
@I::"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_rx_fsm.v" (library work)
@W: CS141 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_rx_fsm.v":85:26:85:29|Unrecognized synthesis directive enum. Verify the correct directive name.
@I::"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_ir_rx_ice.v" (library work)
@W: CG921 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_ir_rx_ice.v":89:4:89:8|CLKOS is already declared in this scope.
Verilog syntax check successful!
Selecting top level module uart
@N: CG364 :"C:\lscc\iCEcube2.2016.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\ice_pll\ice_pll.v":1:7:1:13|Synthesizing module ice_pll in library work.

@W: CG781 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\ice_pll\ice_pll.v":14:39:14:39|Input EXTFEEDBACK on instance ice_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\ice_pll\ice_pll.v":15:40:15:40|Input DYNAMICDELAY on instance ice_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\ice_pll\ice_pll.v":18:43:18:43|Input LATCHINPUTVALUE on instance ice_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\ice_pll\ice_pll.v":20:31:20:31|Input SDI on instance ice_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\ice_pll\ice_pll.v":22:32:22:32|Input SCLK on instance ice_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_rx_fsm.v":39:7:39:17|Synthesizing module uart_rx_fsm in library work.

@W: CG133 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_rx_fsm.v":101:15:101:31|Object loopback_en_latch is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_rx_fsm.v":356:8:356:20|Object rx_data_ready is declared but not assigned. Either assign a value or remove the declaration.
@W: CL190 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_rx_fsm.v":120:4:120:9|Optimizing register bit rx_data[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_rx_fsm.v":120:4:120:9|Pruning register bit 10 of rx_data[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_tx_fsm.v":39:7:39:17|Synthesizing module uart_tx_fsm in library work.

@N: CG179 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_tx_fsm.v":123:37:123:45|Removing redundant assignment.
@N: CG364 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_ir_rx_ice.v":42:7:42:10|Synthesizing module uart in library work.

@W: CG781 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_ir_rx_ice.v":137:28:137:28|Input i_int_serial_data on instance uut1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL189 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_ir_rx_ice.v":71:0:71:5|Register bit rst_count[22] is always 1.
@W: CL260 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_ir_rx_ice.v":71:0:71:5|Pruning register bit 22 of rst_count[26:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W:"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_ir_rx_ice.v":71:0:71:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@N: CL201 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_tx_fsm.v":133:4:133:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 14 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
@N: CL201 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_rx_fsm.v":120:4:120:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 12 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Mar 12 13:17:48 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_ir_rx_ice.v":42:7:42:10|Selected library: work cell: uart view verilog as top level
@N: NF107 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_ir_rx_ice.v":42:7:42:10|Selected library: work cell: uart view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Mar 12 13:17:48 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Mar 12 13:17:48 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_ir_rx_ice.v":42:7:42:10|Selected library: work cell: uart view verilog as top level
@N: NF107 :"C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\uart_source\uart_ir_rx_ice.v":42:7:42:10|Selected library: work cell: uart view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Mar 12 13:17:49 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1498R, Built Jul  5 2016 10:29:32
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\impl\impl_Implmnt\impl_scck.rpt 
Printing clock  summary report in "C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\impl\impl_Implmnt\impl_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: BN362 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_rx_fsm.v":531:4:531:9|Removing sequential instance o_timeout (in view: work.uart_rx_fsm(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_tx_fsm.v":307:4:307:9|Removing sequential instance o_tx_en_stop (in view: work.uart_tx_fsm(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_tx_fsm.v":105:4:105:9|Removing sequential instance tsr_empty (in view: work.uart_tx_fsm(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_rx_fsm.v":315:4:315:9|Removing sequential instance parity_error (in view: work.uart_rx_fsm(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_rx_fsm.v":120:4:120:9|Removing sequential instance framing_error (in view: work.uart_rx_fsm(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_rx_fsm.v":278:4:278:9|Removing sequential instance break_interrupt (in view: work.uart_rx_fsm(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_rx_fsm.v":543:4:543:9|Removing sequential instance clear_line_status (in view: work.uart_rx_fsm(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_rx_fsm.v":301:4:301:9|Removing sequential instance check_bit (in view: work.uart_rx_fsm(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_rx_fsm.v":120:4:120:9|Removing sequential instance stick_parity_bit (in view: work.uart_rx_fsm(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist uart

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                          Clock                     Clock
Clock                                Frequency     Period        Type                           Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
ice_pll|PLLOUTCORE_derived_clock     3.2 MHz       313.700       derived (from uart|clk_in)     Autoconstr_clkgroup_0     75   
uart|CLKOS_derived_clock             3.2 MHz       313.700       derived (from uart|clk_in)     Autoconstr_clkgroup_0     33   
uart|clk_in                          1.0 MHz       1000.000      inferred                       Autoconstr_clkgroup_0     22   
uart|count_derived_clock[3]          3.2 MHz       313.700       derived (from uart|clk_in)     Autoconstr_clkgroup_0     26   
===============================================================================================================================

@W: MT529 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_ir_rx_ice.v":71:0:71:5|Found inferred clock uart|clk_in which controls 22 sequential elements including rst_count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\impl\impl_Implmnt\impl.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

Encoding state machine state[11:0] (in view: work.uart_rx_fsm(verilog))
original code -> new code
   0000 -> 000000000001
   0001 -> 000000000010
   0010 -> 000000000100
   0011 -> 000000001000
   0100 -> 000000010000
   0101 -> 000000100000
   0110 -> 000001000000
   0111 -> 000010000000
   1000 -> 000100000000
   1001 -> 001000000000
   1010 -> 010000000000
   1011 -> 100000000000
Encoding state machine state[13:0] (in view: work.uart_tx_fsm(verilog))
original code -> new code
   0000 -> 00000000000001
   0001 -> 00000000000010
   0010 -> 00000000000100
   0011 -> 00000000001000
   0100 -> 00000000010000
   0101 -> 00000000100000
   0110 -> 00000001000000
   0111 -> 00000010000000
   1000 -> 00000100000000
   1001 -> 00001000000000
   1010 -> 00010000000000
   1011 -> 00100000000000
   1100 -> 01000000000000
   1101 -> 10000000000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 12 13:17:50 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1498R, Built Jul  5 2016 10:29:32
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@W: MO171 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_rx_fsm.v":500:4:500:9|Sequential instance uut1.clearrxdataready1 is reduced to a combinational gate by constant propagation. 

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_rx_fsm.v":513:4:513:9|Removing sequential instance timeout_counter[5:0] (in view: work.uart_rx_fsm(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_rx_fsm.v":120:4:120:9|Removing sequential instance timeout_counter_begin (in view: work.uart_rx_fsm(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_rx_fsm.v":419:4:419:9|Removing sequential instance rx_clk_reg2 (in view: work.uart_rx_fsm(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_rx_fsm.v":419:4:419:9|Removing sequential instance rx_clk_reg1 (in view: work.uart_rx_fsm(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_ir_rx_ice.v":71:0:71:5|Removing sequential instance rst_count[21] (in view: work.uart(verilog)) because it does not drive other instances.
Encoding state machine state[11:0] (in view: work.uart_rx_fsm(verilog))
original code -> new code
   0000 -> 000000000001
   0001 -> 000000000010
   0010 -> 000000000100
   0011 -> 000000001000
   0100 -> 000000010000
   0101 -> 000000100000
   0110 -> 000001000000
   0111 -> 000010000000
   1000 -> 000100000000
   1001 -> 001000000000
   1010 -> 010000000000
   1011 -> 100000000000
@W: MO160 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_rx_fsm.v":120:4:120:9|Register bit state[10] (in view view:work.uart_rx_fsm(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_rx_fsm.v":120:4:120:9|Register bit state[9] (in view view:work.uart_rx_fsm(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine state[13:0] (in view: work.uart_tx_fsm(verilog))
original code -> new code
   0000 -> 00000000000001
   0001 -> 00000000000010
   0010 -> 00000000000100
   0011 -> 00000000001000
   0100 -> 00000000010000
   0101 -> 00000000100000
   0110 -> 00000001000000
   0111 -> 00000010000000
   1000 -> 00000100000000
   1001 -> 00001000000000
   1010 -> 00010000000000
   1011 -> 00100000000000
   1100 -> 01000000000000
   1101 -> 10000000000000
@W: MO129 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_tx_fsm.v":133:4:133:9|Sequential instance uut2.state[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_tx_fsm.v":133:4:133:9|Sequential instance uut2.state[12] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_tx_fsm.v":359:4:359:9|Removing sequential instance parity_bit (in view: work.uart_tx_fsm(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_tx_fsm.v":332:4:332:9|Removing sequential instance check_bit (in view: work.uart_tx_fsm(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_tx_fsm.v":94:4:94:9|Removing sequential instance uut2.tx_data[7] (in view: work.uart(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: BN362 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_rx_fsm.v":120:4:120:9|Removing sequential instance uut1.rx_data[2] (in view: work.uart(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_rx_fsm.v":120:4:120:9|Removing sequential instance uut1.rx_data[1] (in view: work.uart(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_rx_fsm.v":120:4:120:9|Removing sequential instance uut1.rx_data[0] (in view: work.uart(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.23ns		 143 /       131
   2		0h:00m:00s		    -2.23ns		 143 /       131
   3		0h:00m:00s		    -0.83ns		 143 /       131

   4		0h:00m:00s		    -0.83ns		 143 /       131
   5		0h:00m:00s		    -0.83ns		 144 /       131


   6		0h:00m:01s		    -0.83ns		 144 /       131
@N: FX1017 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_ir_rx_ice.v":81:8:81:19|SB_GB inserted on the net CLKOP.
@N: FX1016 :"c:\users\ed rod\downloads\lattice semiconductor.application_library_3\irda_uart_rx\uart_source\uart_ir_rx_ice.v":43:22:43:27|SB_GB_IO inserted on the port clk_in.
@N: FX1017 :|SB_GB inserted on the net rst_count_i[19].
@N: FX1017 :|SB_GB inserted on the net N_95.
@N: FX1017 :|SB_GB inserted on the net un1_rst_countlt21_0_i.
@N: FX1017 :|SB_GB inserted on the net N_123.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock uart|CLKOS_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock uart|count_derived_clock[3] has lost its master clock uart|CLKOS_derived_clock and is being removed
@N: MT611 :|Automatically generated clock uart|count_derived_clock[3] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 110 clock pin(s) of sequential element(s)
0 instances converted, 110 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0002       clk_in_ibuf_gb_io     SB_GB_IO               21         rst_count[10]  
=========================================================================================
====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       ice_pll_inst.ice_pll_inst     SB_PLL40_CORE          110        count[0]            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\impl\impl_Implmnt\synwork\impl_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\impl\impl_Implmnt\impl.edf
L-2016.03L-1

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock uart|clk_in with period 8.36ns. Please declare a user-defined clock on object "p:clk_in"
@N: MT615 |Found clock ice_pll|PLLOUTCORE_derived_clock with period 8.36ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Mar 12 13:17:52 2017
#


Top view:               uart
Requested Frequency:    119.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: -1.475

                                     Requested     Estimated     Requested     Estimated                Clock                          Clock                
Starting Clock                       Frequency     Frequency     Period        Period        Slack      Type                           Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
ice_pll|PLLOUTCORE_derived_clock     119.7 MHz     127.6 MHz     8.357         7.840         0.518      derived (from uart|clk_in)     Autoconstr_clkgroup_0
uart|clk_in                          119.7 MHz     101.7 MHz     8.357         9.832         -1.475     inferred                       Autoconstr_clkgroup_0
============================================================================================================================================================


@W: MT116 |Paths from clock (uart|clk_in:r) to clock (ice_pll|PLLOUTCORE_derived_clock:r) are overconstrained because the required time of 8.36 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------
uart|clk_in                       uart|clk_in                       |  8.357       -1.475  |  No paths    -      |  No paths    -      |  No paths    -    
ice_pll|PLLOUTCORE_derived_clock  ice_pll|PLLOUTCORE_derived_clock  |  8.357       0.518   |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ice_pll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                     Arrival          
Instance             Reference                            Type         Pin     Net                Time        Slack
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
clk_count[0]         ice_pll|PLLOUTCORE_derived_clock     SB_DFF       Q       clk_count[0]       0.540       0.518
shift_reg1[4]        ice_pll|PLLOUTCORE_derived_clock     SB_DFFE      Q       shift_reg1[4]      0.540       0.518
clk_count[1]         ice_pll|PLLOUTCORE_derived_clock     SB_DFF       Q       clk_count[1]       0.540       0.567
shift_reg1[0]        ice_pll|PLLOUTCORE_derived_clock     SB_DFFE      Q       shift_reg1[0]      0.540       0.567
shift_reg1[5]        ice_pll|PLLOUTCORE_derived_clock     SB_DFFE      Q       shift_reg1[5]      0.540       0.567
clk_count[3]         ice_pll|PLLOUTCORE_derived_clock     SB_DFF       Q       clk_count[3]       0.540       0.588
shift_reg1[6]        ice_pll|PLLOUTCORE_derived_clock     SB_DFFE      Q       shift_reg1[6]      0.540       0.588
shift_reg1[11]       ice_pll|PLLOUTCORE_derived_clock     SB_DFFE      Q       shift_reg1[11]     0.540       0.588
uut1.state[2]        ice_pll|PLLOUTCORE_derived_clock     SB_DFFR      Q       state[2]           0.540       0.588
uut1.state_er[5]     ice_pll|PLLOUTCORE_derived_clock     SB_DFFER     Q       state[5]           0.540       0.588
===================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                            Required          
Instance                        Reference                            Type         Pin     Net                       Time         Slack
                                Clock                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------
uut1.rx_sampling_counter[0]     ice_pll|PLLOUTCORE_derived_clock     SB_DFFR      D       rx_sampling_counter       8.252        0.518
uut1.rx_sampling_counter[1]     ice_pll|PLLOUTCORE_derived_clock     SB_DFFR      D       rx_sampling_counter_0     8.252        0.518
uut1.rx_sampling_counter[2]     ice_pll|PLLOUTCORE_derived_clock     SB_DFFR      D       rx_sampling_counter_1     8.252        0.518
uut1.rx_sampling_counter[3]     ice_pll|PLLOUTCORE_derived_clock     SB_DFFR      D       rx_sampling_counter_2     8.252        0.518
uut2.state[0]                   ice_pll|PLLOUTCORE_derived_clock     SB_DFFES     D       state_ns_0_i[0]           8.252        0.518
uut2.state[13]                  ice_pll|PLLOUTCORE_derived_clock     SB_DFFER     D       state_ns[13]              8.252        0.581
uut1.rx_data[3]                 ice_pll|PLLOUTCORE_derived_clock     SB_DFFR      D       rx_data                   8.252        0.588
uut1.rx_data[4]                 ice_pll|PLLOUTCORE_derived_clock     SB_DFFR      D       rx_data_0                 8.252        0.588
uut1.rx_data[5]                 ice_pll|PLLOUTCORE_derived_clock     SB_DFFR      D       rx_data_1                 8.252        0.588
uut1.rx_data[6]                 ice_pll|PLLOUTCORE_derived_clock     SB_DFFR      D       rx_data_2                 8.252        0.588
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.357
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.252

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.518

    Number of logic level(s):                3
    Starting point:                          clk_count[0] / Q
    Ending point:                            uut1.rx_sampling_counter[0] / D
    The start point is clocked by            ice_pll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            ice_pll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
clk_count[0]                        SB_DFF      Q        Out     0.540     0.540       -         
clk_count[0]                        Net         -        -       1.599     -           4         
clk_count_RNIHMLO[5]                SB_LUT4     I0       In      -         2.139       -         
clk_count_RNIHMLO[5]                SB_LUT4     O        Out     0.449     2.588       -         
CLKOS3_3                            Net         -        -       1.371     -           6         
CLKOS_RNI7KOJ1                      SB_LUT4     I0       In      -         3.959       -         
CLKOS_RNI7KOJ1                      SB_LUT4     O        Out     0.449     4.408       -         
CLKOS_RNI7KOJ1                      Net         -        -       1.371     -           5         
uut1.rx_sampling_counter_RNO[0]     SB_LUT4     I0       In      -         5.779       -         
uut1.rx_sampling_counter_RNO[0]     SB_LUT4     O        Out     0.449     6.227       -         
rx_sampling_counter                 Net         -        -       1.507     -           1         
uut1.rx_sampling_counter[0]         SB_DFFR     D        In      -         7.734       -         
=================================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: uart|clk_in
====================================



Starting Points with Worst Slack
********************************

                  Starting                                              Arrival           
Instance          Reference       Type        Pin     Net               Time        Slack 
                  Clock                                                                   
------------------------------------------------------------------------------------------
rst_count[7]      uart|clk_in     SB_DFFE     Q       rst_count[7]      0.540       -1.475
rst_count[8]      uart|clk_in     SB_DFFE     Q       rst_count[8]      0.540       -1.468
rst_count[9]      uart|clk_in     SB_DFFE     Q       rst_count[9]      0.540       0.184 
rst_count[10]     uart|clk_in     SB_DFFE     Q       rst_count[10]     0.540       0.191 
rst_count[11]     uart|clk_in     SB_DFFE     Q       rst_count[11]     0.540       0.219 
rst_count[12]     uart|clk_in     SB_DFFE     Q       rst_count[12]     0.540       1.807 
rst_count[13]     uart|clk_in     SB_DFFE     Q       rst_count[13]     0.540       1.856 
rst_count[14]     uart|clk_in     SB_DFFE     Q       rst_count[14]     0.540       1.877 
rst_count[1]      uart|clk_in     SB_DFFE     Q       rst_count[1]      0.540       1.888 
rst_count[0]      uart|clk_in     SB_DFFE     Q       rst_count[0]      0.540       2.020 
==========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                        Required           
Instance         Reference       Type        Pin     Net                         Time         Slack 
                 Clock                                                                              
----------------------------------------------------------------------------------------------------
rst_count[0]     uart|clk_in     SB_DFFE     E       un1_rst_countlt21_0_i_g     8.357        -1.475
rst_count[1]     uart|clk_in     SB_DFFE     E       un1_rst_countlt21_0_i_g     8.357        -1.475
rst_count[2]     uart|clk_in     SB_DFFE     E       un1_rst_countlt21_0_i_g     8.357        -1.475
rst_count[3]     uart|clk_in     SB_DFFE     E       un1_rst_countlt21_0_i_g     8.357        -1.475
rst_count[4]     uart|clk_in     SB_DFFE     E       un1_rst_countlt21_0_i_g     8.357        -1.475
rst_count[5]     uart|clk_in     SB_DFFE     E       un1_rst_countlt21_0_i_g     8.357        -1.475
rst_count[6]     uart|clk_in     SB_DFFE     E       un1_rst_countlt21_0_i_g     8.357        -1.475
rst_count[7]     uart|clk_in     SB_DFFE     E       un1_rst_countlt21_0_i_g     8.357        -1.475
rst_count[8]     uart|clk_in     SB_DFFE     E       un1_rst_countlt21_0_i_g     8.357        -1.475
rst_count[9]     uart|clk_in     SB_DFFE     E       un1_rst_countlt21_0_i_g     8.357        -1.475
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.357
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.357

    - Propagation time:                      9.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.475

    Number of logic level(s):                6
    Starting point:                          rst_count[7] / Q
    Ending point:                            rst_count[0] / E
    The start point is clocked by            uart|clk_in [rising] on pin C
    The end   point is clocked by            uart|clk_in [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                         Type        Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
rst_count[7]                 SB_DFFE     Q                                Out     0.540     0.540       -         
rst_count[7]                 Net         -                                -       1.599     -           3         
rst_count_RNI10FM[7]         SB_LUT4     I0                               In      -         2.139       -         
rst_count_RNI10FM[7]         SB_LUT4     O                                Out     0.386     2.525       -         
un1_rst_countlt9_0           Net         -                                -       1.371     -           1         
rst_count_RNI82L61[10]       SB_LUT4     I3                               In      -         3.896       -         
rst_count_RNI82L61[10]       SB_LUT4     O                                Out     0.287     4.183       -         
un1_rst_countlt14_0          Net         -                                -       1.371     -           1         
rst_count_RNIV23E1[12]       SB_LUT4     I3                               In      -         5.554       -         
rst_count_RNIV23E1[12]       SB_LUT4     O                                Out     0.316     5.870       -         
un1_rst_countlt17            Net         -                                -       1.371     -           1         
rst_count_RNIVCHL1[15]       SB_LUT4     I3                               In      -         7.241       -         
rst_count_RNIVCHL1[15]       SB_LUT4     O                                Out     0.287     7.528       -         
un1_rst_countlt18_0          Net         -                                -       1.371     -           1         
rst_count_RNIVN0T1[20]       SB_LUT4     I3                               In      -         8.899       -         
rst_count_RNIVN0T1[20]       SB_LUT4     O                                Out     0.316     9.215       -         
un1_rst_countlt21_0_i        Net         -                                -       0.000     -           1         
rst_count_RNIVN0T1_0[20]     SB_GB       USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.215       -         
rst_count_RNIVN0T1_0[20]     SB_GB       GLOBAL_BUFFER_OUTPUT             Out     0.617     9.832       -         
un1_rst_countlt21_0_i_g      Net         -                                -       0.000     -           21        
rst_count[0]                 SB_DFFE     E                                In      -         9.832       -         
==================================================================================================================
Total path delay (propagation time + setup) of 9.832 is 2.749(28.0%) logic and 7.083(72.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.357
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.357

    - Propagation time:                      9.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.475

    Number of logic level(s):                6
    Starting point:                          rst_count[7] / Q
    Ending point:                            rst_count[4] / E
    The start point is clocked by            uart|clk_in [rising] on pin C
    The end   point is clocked by            uart|clk_in [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                         Type        Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
rst_count[7]                 SB_DFFE     Q                                Out     0.540     0.540       -         
rst_count[7]                 Net         -                                -       1.599     -           3         
rst_count_RNI10FM[7]         SB_LUT4     I0                               In      -         2.139       -         
rst_count_RNI10FM[7]         SB_LUT4     O                                Out     0.386     2.525       -         
un1_rst_countlt9_0           Net         -                                -       1.371     -           1         
rst_count_RNI82L61[10]       SB_LUT4     I3                               In      -         3.896       -         
rst_count_RNI82L61[10]       SB_LUT4     O                                Out     0.287     4.183       -         
un1_rst_countlt14_0          Net         -                                -       1.371     -           1         
rst_count_RNIV23E1[12]       SB_LUT4     I3                               In      -         5.554       -         
rst_count_RNIV23E1[12]       SB_LUT4     O                                Out     0.316     5.870       -         
un1_rst_countlt17            Net         -                                -       1.371     -           1         
rst_count_RNIVCHL1[15]       SB_LUT4     I3                               In      -         7.241       -         
rst_count_RNIVCHL1[15]       SB_LUT4     O                                Out     0.287     7.528       -         
un1_rst_countlt18_0          Net         -                                -       1.371     -           1         
rst_count_RNIVN0T1[20]       SB_LUT4     I3                               In      -         8.899       -         
rst_count_RNIVN0T1[20]       SB_LUT4     O                                Out     0.316     9.215       -         
un1_rst_countlt21_0_i        Net         -                                -       0.000     -           1         
rst_count_RNIVN0T1_0[20]     SB_GB       USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.215       -         
rst_count_RNIVN0T1_0[20]     SB_GB       GLOBAL_BUFFER_OUTPUT             Out     0.617     9.832       -         
un1_rst_countlt21_0_i_g      Net         -                                -       0.000     -           21        
rst_count[4]                 SB_DFFE     E                                In      -         9.832       -         
==================================================================================================================
Total path delay (propagation time + setup) of 9.832 is 2.749(28.0%) logic and 7.083(72.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.357
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.357

    - Propagation time:                      9.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.475

    Number of logic level(s):                6
    Starting point:                          rst_count[7] / Q
    Ending point:                            rst_count[3] / E
    The start point is clocked by            uart|clk_in [rising] on pin C
    The end   point is clocked by            uart|clk_in [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                         Type        Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
rst_count[7]                 SB_DFFE     Q                                Out     0.540     0.540       -         
rst_count[7]                 Net         -                                -       1.599     -           3         
rst_count_RNI10FM[7]         SB_LUT4     I0                               In      -         2.139       -         
rst_count_RNI10FM[7]         SB_LUT4     O                                Out     0.386     2.525       -         
un1_rst_countlt9_0           Net         -                                -       1.371     -           1         
rst_count_RNI82L61[10]       SB_LUT4     I3                               In      -         3.896       -         
rst_count_RNI82L61[10]       SB_LUT4     O                                Out     0.287     4.183       -         
un1_rst_countlt14_0          Net         -                                -       1.371     -           1         
rst_count_RNIV23E1[12]       SB_LUT4     I3                               In      -         5.554       -         
rst_count_RNIV23E1[12]       SB_LUT4     O                                Out     0.316     5.870       -         
un1_rst_countlt17            Net         -                                -       1.371     -           1         
rst_count_RNIVCHL1[15]       SB_LUT4     I3                               In      -         7.241       -         
rst_count_RNIVCHL1[15]       SB_LUT4     O                                Out     0.287     7.528       -         
un1_rst_countlt18_0          Net         -                                -       1.371     -           1         
rst_count_RNIVN0T1[20]       SB_LUT4     I3                               In      -         8.899       -         
rst_count_RNIVN0T1[20]       SB_LUT4     O                                Out     0.316     9.215       -         
un1_rst_countlt21_0_i        Net         -                                -       0.000     -           1         
rst_count_RNIVN0T1_0[20]     SB_GB       USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.215       -         
rst_count_RNIVN0T1_0[20]     SB_GB       GLOBAL_BUFFER_OUTPUT             Out     0.617     9.832       -         
un1_rst_countlt21_0_i_g      Net         -                                -       0.000     -           21        
rst_count[3]                 SB_DFFE     E                                In      -         9.832       -         
==================================================================================================================
Total path delay (propagation time + setup) of 9.832 is 2.749(28.0%) logic and 7.083(72.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.357
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.357

    - Propagation time:                      9.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.475

    Number of logic level(s):                6
    Starting point:                          rst_count[7] / Q
    Ending point:                            rst_count[2] / E
    The start point is clocked by            uart|clk_in [rising] on pin C
    The end   point is clocked by            uart|clk_in [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                         Type        Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
rst_count[7]                 SB_DFFE     Q                                Out     0.540     0.540       -         
rst_count[7]                 Net         -                                -       1.599     -           3         
rst_count_RNI10FM[7]         SB_LUT4     I0                               In      -         2.139       -         
rst_count_RNI10FM[7]         SB_LUT4     O                                Out     0.386     2.525       -         
un1_rst_countlt9_0           Net         -                                -       1.371     -           1         
rst_count_RNI82L61[10]       SB_LUT4     I3                               In      -         3.896       -         
rst_count_RNI82L61[10]       SB_LUT4     O                                Out     0.287     4.183       -         
un1_rst_countlt14_0          Net         -                                -       1.371     -           1         
rst_count_RNIV23E1[12]       SB_LUT4     I3                               In      -         5.554       -         
rst_count_RNIV23E1[12]       SB_LUT4     O                                Out     0.316     5.870       -         
un1_rst_countlt17            Net         -                                -       1.371     -           1         
rst_count_RNIVCHL1[15]       SB_LUT4     I3                               In      -         7.241       -         
rst_count_RNIVCHL1[15]       SB_LUT4     O                                Out     0.287     7.528       -         
un1_rst_countlt18_0          Net         -                                -       1.371     -           1         
rst_count_RNIVN0T1[20]       SB_LUT4     I3                               In      -         8.899       -         
rst_count_RNIVN0T1[20]       SB_LUT4     O                                Out     0.316     9.215       -         
un1_rst_countlt21_0_i        Net         -                                -       0.000     -           1         
rst_count_RNIVN0T1_0[20]     SB_GB       USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.215       -         
rst_count_RNIVN0T1_0[20]     SB_GB       GLOBAL_BUFFER_OUTPUT             Out     0.617     9.832       -         
un1_rst_countlt21_0_i_g      Net         -                                -       0.000     -           21        
rst_count[2]                 SB_DFFE     E                                In      -         9.832       -         
==================================================================================================================
Total path delay (propagation time + setup) of 9.832 is 2.749(28.0%) logic and 7.083(72.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.357
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.357

    - Propagation time:                      9.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.475

    Number of logic level(s):                6
    Starting point:                          rst_count[7] / Q
    Ending point:                            rst_count[1] / E
    The start point is clocked by            uart|clk_in [rising] on pin C
    The end   point is clocked by            uart|clk_in [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                         Type        Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
rst_count[7]                 SB_DFFE     Q                                Out     0.540     0.540       -         
rst_count[7]                 Net         -                                -       1.599     -           3         
rst_count_RNI10FM[7]         SB_LUT4     I0                               In      -         2.139       -         
rst_count_RNI10FM[7]         SB_LUT4     O                                Out     0.386     2.525       -         
un1_rst_countlt9_0           Net         -                                -       1.371     -           1         
rst_count_RNI82L61[10]       SB_LUT4     I3                               In      -         3.896       -         
rst_count_RNI82L61[10]       SB_LUT4     O                                Out     0.287     4.183       -         
un1_rst_countlt14_0          Net         -                                -       1.371     -           1         
rst_count_RNIV23E1[12]       SB_LUT4     I3                               In      -         5.554       -         
rst_count_RNIV23E1[12]       SB_LUT4     O                                Out     0.316     5.870       -         
un1_rst_countlt17            Net         -                                -       1.371     -           1         
rst_count_RNIVCHL1[15]       SB_LUT4     I3                               In      -         7.241       -         
rst_count_RNIVCHL1[15]       SB_LUT4     O                                Out     0.287     7.528       -         
un1_rst_countlt18_0          Net         -                                -       1.371     -           1         
rst_count_RNIVN0T1[20]       SB_LUT4     I3                               In      -         8.899       -         
rst_count_RNIVN0T1[20]       SB_LUT4     O                                Out     0.316     9.215       -         
un1_rst_countlt21_0_i        Net         -                                -       0.000     -           1         
rst_count_RNIVN0T1_0[20]     SB_GB       USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.215       -         
rst_count_RNIVN0T1_0[20]     SB_GB       GLOBAL_BUFFER_OUTPUT             Out     0.617     9.832       -         
un1_rst_countlt21_0_i_g      Net         -                                -       0.000     -           21        
rst_count[1]                 SB_DFFE     E                                In      -         9.832       -         
==================================================================================================================
Total path delay (propagation time + setup) of 9.832 is 2.749(28.0%) logic and 7.083(72.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for uart 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             3 uses
SB_CARRY        26 uses
SB_DFF          27 uses
SB_DFFE         48 uses
SB_DFFER        25 uses
SB_DFFES        2 uses
SB_DFFR         27 uses
SB_DFFS         2 uses
SB_GB           5 uses
SB_PLL40_CORE   1 use
VCC             3 uses
SB_LUT4         132 uses

I/O ports: 17
I/O primitives: 17
SB_GB_IO       1 use
SB_IO          16 uses

I/O Register bits:                  0
Register bits not including I/Os:   131 (10%)
Total load per clock:
   uart|clk_in: 1
   ice_pll|PLLOUTCORE_derived_clock: 110

@S |Mapping Summary:
Total  LUTs: 132 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 132 = 132 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 136MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sun Mar 12 13:17:52 2017

###########################################################]


Synthesis exit by 0.
Current Implementation impl_Implmnt its sbt path: C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2016.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt/impl.edf " "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/constraint/uart_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.12.27910
Build Date:     Dec 21 2016 17:43:57

Parsing edif file: C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt/impl.edf...
Parsing constraint file: C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/constraint/uart_pcf_sbt.pcf ...
Warning: pin i_rst doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/constraint/uart_pcf_sbt.pcf 
parse file C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/constraint/uart_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt/impl.scf
sdc_reader OK C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt/impl.scf
Stored edif netlist at C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\netlist\oadb-uart...

write Timing Constraint to C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: uart

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\netlist\oadb-uart" --outdir "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\placer\uart_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\netlist\oadb-uart --outdir C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\placer\uart_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.12.27910
Build Date:     Dec 21 2016 17:55:19

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\netlist\oadb-uart
SDC file             - C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\netlist\oadb-uart/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	132
    Number of DFFs      	:	131
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	64
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	66
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at ice_pll_inst.ice_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at ice_pll_inst.ice_pll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_in_c_g_THRU_LUT4_0_LC_196", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	199
    Number of DFFs      	:	131
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	109
        LUT, DFF and CARRY	:	22
    Combinational LogicCells
        Only LUT         	:	67
        CARRY Only       	:	3
        LUT with CARRY   	:	1
    LogicCells                  :	202/1280
    PLBs                        :	30/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	17/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.5 (sec)

Final Design Statistics
    Number of LUTs      	:	199
    Number of DFFs      	:	131
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	202/1280
    PLBs                        :	51/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	17/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: ice_pll_inst.ice_pll_inst/PLLOUTCORE | Frequency: 168.71 MHz | Target: 381.28 MHz
Clock: ice_pll_inst.ice_pll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 381.28 MHz
Clock: uart|clk_in | Frequency: 118.81 MHz | Target: 119.62 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\netlist\oadb-uart" --package TQ144 --outdir "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\placer\uart_pl.sdc" --dst_sdc_file "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\packer\uart_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.12.27910
Build Date:     Dec 21 2016 17:44:44

Begin Packing...
initializing finish
Total HPWL cost is 474
used logic cells: 202
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2016.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\netlist\oadb-uart" --package TQ144 --outdir "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2016.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\placer\uart_pl.sdc" --dst_sdc_file "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\packer\uart_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.12.27910
Build Date:     Dec 21 2016 17:44:44

Begin Packing...
initializing finish
Total HPWL cost is 474
used logic cells: 202
Translating sdc file C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\placer\uart_pl.sdc...
Translated sdc file is C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\packer\uart_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2016.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2016.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\impl\impl_Implmnt\sbt\netlist\oadb-uart" "C:\lscc\iCEcube2.2016.12\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\impl\impl_Implmnt\sbt\outputs\packer\uart_pk.sdc" --outdir "C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\impl\impl_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\simulation_netlist\uart_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2016.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2016.12\sbt_backend\devices\ICE40P01.dev C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\impl\impl_Implmnt\sbt\netlist\oadb-uart C:\lscc\iCEcube2.2016.12\sbt_backend\devices\ice40HX1K.lib C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\impl\impl_Implmnt\sbt\outputs\packer\uart_pk.sdc --outdir C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\impl\impl_Implmnt\sbt\outputs\router --sdf_file C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\simulation_netlist\uart_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.12.27910
Build Date:     Dec 21 2016 17:49:56

I1203: Reading Design uart
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at ice_pll_inst.ice_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at ice_pll_inst.ice_pll_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 239 
I1212: Iteration  1 :    37 unrouted : 0 seconds
I1212: Iteration  2 :     6 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design uart
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/lscc/iCEcube2.2016.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\simulation_netlist\uart_sbt.v" --vhdl "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt/sbt/outputs/simulation_netlist\uart_sbt.vhd" --lib "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\netlist\oadb-uart" --view rt --device "C:\lscc\iCEcube2.2016.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\packer\uart_pk.sdc" --out-sdc-file "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\netlister\uart_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.12.27910
Build Date:     Dec 21 2016 18:07:15

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\simulation_netlist\uart_sbt.v
Writing C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt/sbt/outputs/simulation_netlist\uart_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2016.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\netlist\oadb-uart" --lib-file "C:\lscc\iCEcube2.2016.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\netlister\uart_sbt.sdc" --sdf-file "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\simulation_netlist\uart_sbt.sdf" --report-file "C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\impl\impl_Implmnt\sbt\outputs\timer\uart_timing.rpt" --device-file "C:\lscc\iCEcube2.2016.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2016.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\netlist\oadb-uart --lib-file C:\lscc\iCEcube2.2016.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\netlister\uart_sbt.sdc --sdf-file C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\simulation_netlist\uart_sbt.sdf --report-file C:\Users\Ed Rod\Downloads\Lattice Semiconductor.Application_Library_3\IrDA_UART_RX\impl\impl_Implmnt\sbt\outputs\timer\uart_timing.rpt --device-file C:\lscc\iCEcube2.2016.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.12.27910
Build Date:     Dec 21 2016 17:48:37

Info-1404: Inferred PLL generated clock at ice_pll_inst.ice_pll_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at ice_pll_inst.ice_pll_inst/PLLOUTCORE
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2016.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2016.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\netlist\oadb-uart" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.12.27910
Build Date:     Dec 21 2016 18:06:51

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
1:38:06 PM
