// Seed: 1311118034
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output wor id_2,
    input uwire id_3,
    input wor id_4
);
endmodule
module module_1 #(
    parameter id_0  = 32'd79,
    parameter id_21 = 32'd69,
    parameter id_4  = 32'd73
) (
    input supply0 _id_0,
    input supply0 id_1,
    input wand id_2,
    input uwire id_3,
    input supply1 _id_4,
    output tri id_5,
    input supply0 id_6,
    input tri0 id_7,
    output tri0 id_8,
    output wor id_9,
    output wor id_10,
    input supply0 id_11,
    input wand id_12,
    input wand id_13,
    input supply0 id_14,
    input supply0 id_15,
    input tri id_16,
    output tri id_17
    , _id_21,
    input wor id_18,
    output uwire id_19
);
  wire id_22;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_10,
      id_18,
      id_1
  );
  wire id_23;
  wire [-1 : 1 'h0] id_24;
  wire id_25;
  wire [id_4 : id_21  ===  id_0  *  1 'b0 /  id_4] id_26;
  logic ["" : 1] id_27 = id_26;
  xor primCall (
      id_10, id_1, id_22, id_3, id_18, id_7, id_12, id_6, id_16, id_14, id_15, id_13, id_2, id_11
  );
  wire id_28;
endmodule
