**
# Course Syllabus
## Course Title: Digital Logic Design
**Course Code:** ECE 201
**Credits:** 3
**Semester:** Fall 2024
**Instructor:** [Instructor Name Placeholder]
**Contact:** [instructor.email@university.edu]
**Office Hours:** [Office Hours or By Appointment]

### Course Description:
This course provides a comprehensive introduction to the fundamental principles of digital logic design. Students will learn about Boolean algebra, logic gates, and the design and analysis of combinational and sequential circuits. The course emphasizes both theoretical understanding and practical application through hands-on laboratory assignments. Students will use industry-standard tools to simulate, implement, and test digital circuits.

### Prerequisites:
None

### Learning Objectives:
1.  Apply Boolean algebra and Karnaugh maps to simplify logic expressions.
2.  Design and implement combinational circuits using logic gates.
3.  Analyze and design sequential circuits, including flip-flops and registers.
4.  Utilize hardware description languages (HDLs) for digital circuit design and simulation.
5.  Design and implement digital systems using programmable logic devices (PLDs).
6.  Troubleshoot and debug digital circuits using appropriate test equipment.

### Required Textbooks:
- M. Morris Mano and Charles R. Kime, *Logic and Computer Design Fundamentals*, Pearson, 2015 (ISBN: 978-0133760637)

### Recommended Readings:
- John F. Wakerly, *Digital Design: Principles and Practices*, Pearson, 2017.

### Weekly Schedule:
**Week 1: Introduction to Digital Systems**
- Topics: Digital vs. Analog, Number Systems (Binary, Octal, Hexadecimal), Binary Arithmetic, Codes (BCD, Gray Code)
- Readings: Mano & Kime, Chapter 1
- Activities: Introduction to the lab environment, number system conversions practice
- Due: N/A

**Week 2: Boolean Algebra**
- Topics: Basic Logic Operations, Boolean Expressions, Truth Tables, Boolean Algebra Theorems
- Readings: Mano & Kime, Chapter 2
- Activities: Boolean algebra simplification exercises
- Due: N/A

**Week 3: Logic Gates**
- Topics: AND, OR, NOT, NAND, NOR, XOR, XNOR Gates, Gate Implementation using transistors
- Readings: Mano & Kime, Chapter 2
- Activities: Logic gate simulation using software tools
- Due: Lab 1: Number System Conversions

**Week 4: Simplification of Boolean Functions**
- Topics: Karnaugh Maps (K-maps), Two, Three, and Four Variable K-maps, Don't Care Conditions
- Readings: Mano & Kime, Chapter 3
- Activities: K-map simplification practice
- Due: Quiz 1: Number Systems and Boolean Algebra

**Week 5: Combinational Logic Design**
- Topics: Adders, Subtractors, Comparators, Decoders, Encoders, Multiplexers, Demultiplexers
- Readings: Mano & Kime, Chapter 4
- Activities: Design and simulation of adders and subtractors
- Due: N/A

**Week 6: Combinational Logic Implementation**
- Topics: Implementation using MSI devices, Programmable Logic Devices (PLDs)
- Readings: Mano & Kime, Chapter 4
- Activities: Implementing combinational circuits using PLDs
- Due: Lab 2: Combinational Logic Design using Logic Gates

**Week 7: Introduction to Sequential Logic**
- Topics: Latches, Flip-Flops (SR, D, JK, T), Timing Diagrams
- Readings: Mano & Kime, Chapter 5
- Activities: Simulation of flip-flop circuits
- Due: N/A

**Week 8: Sequential Circuit Analysis**
- Topics: State Diagrams, State Tables, Analysis of Synchronous Sequential Circuits
- Readings: Mano & Kime, Chapter 5
- Activities: Analyzing given sequential circuits
- Due: Quiz 2: Combinational Logic

**Week 9: Sequential Circuit Design**
- Topics: State Reduction, State Assignment, Design Procedure
- Readings: Mano & Kime, Chapter 6
- Activities: Designing sequential circuits for specific applications
- Due: N/A

**Week 10: Registers and Counters**
- Topics: Shift Registers, Ripple Counters, Synchronous Counters, Ring Counters, Johnson Counters
- Readings: Mano & Kime, Chapter 6
- Activities: Design and simulation of counters
- Due: Lab 3: Designing and Implementing a Combinational Circuit

**Week 11: Memory Basics**
- Topics: ROM, RAM, SRAM, DRAM
- Readings: Mano & Kime, Chapter 7
- Activities: Exploring different memory types and their applications
- Due: N/A

**Week 12: Introduction to Hardware Description Languages (HDLs)**
- Topics: Introduction to Verilog/VHDL, Basic Syntax, Data Types, Operators
- Readings: Selected chapters from HDL textbook/tutorials
- Activities: Writing simple Verilog/VHDL programs
- Due: N/A

**Week 13: HDL for Combinational Logic**
- Topics: Modeling Combinational Circuits in Verilog/VHDL
- Readings: Selected chapters from HDL textbook/tutorials
- Activities: Simulating combinational circuits using Verilog/VHDL
- Due: Lab 4: Sequential Circuit Design and Simulation

**Week 14: HDL for Sequential Logic**
- Topics: Modeling Sequential Circuits in Verilog/VHDL
- Readings: Selected chapters from HDL textbook/tutorials
- Activities: Simulating sequential circuits using Verilog/VHDL
- Due: Quiz 3: Sequential Logic

**Week 15: Digital Systems Design using HDL**
- Topics: Designing larger digital systems using Verilog/VHDL
- Readings: Selected chapters from HDL textbook/tutorials
- Activities: Implementing a complete digital system using HDL
- Due: N/A

**Week 16: Review and Final Exam Preparation**
- Topics: Comprehensive review of all topics
- Readings: Review all chapters
- Activities: Problem-solving and review session
- Due: Lab 5: HDL Implementation of a Digital System

### Assessment Breakdown:
*   Lab Assignments: 25% (Five lab assignments designed to reinforce concepts learned in lectures)
*   Quizzes: 15% (Three quizzes to assess understanding of key concepts)
*   Midterm Exam: 25% (Covers the first half of the course material)
*   Final Exam: 35% (Comprehensive exam covering all course material)

### Grading Scale:
A: 90-100%
B: 80-89%
C: 70-79%
D: 60-69%
F: Below 60%