
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Sun Mar  6 16:10:01 2022
Host:		ieng6-641.ucsd.edu (x86_64 w/Linux 3.10.0-1160.49.1.el7.x86_64) (2cores*4cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./fullchip.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sun Mar  6 16:10:31 2022
viaInitial ends at Sun Mar  6 16:10:31 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi22/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi22/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=28.0M, fe_cpu=0.35min, fe_real=0.57min, fe_mem=709.1M) ***
#% Begin Load netlist data ... (date=03/06 16:10:34, mem=514.4M)
*** Begin netlist parsing (mem=709.1M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './fullchip.out.v'

*** Memory Usage v#1 (Current mem = 723.137M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=723.1M) ***
#% End Load netlist data ... (date=03/06 16:10:34, total cpu=0:00:00.4, real=0:00:01.0, peak res=543.7M, current mem=543.7M)
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1658 modules.
** info: there are 33123 stdCell insts.

*** Memory Usage v#1 (Current mem = 798.562M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:00:22.7, real=0:00:35.0, peak res=776.7M, current mem=776.7M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=794.6M, current mem=794.6M)
Current (total cpu=0:00:22.8, real=0:00:35.0, peak res=794.6M, current mem=794.6M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 1634 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1105.58 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1110.64)
Total number of fetched objects 38289
End delay calculation. (MEM=1244.61 CPU=0:00:06.9 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1217.54 CPU=0:00:08.5 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:10.8 real=0:00:10.0 totSessionCpu=0:00:36.1 mem=1217.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.037  | -2.037  | -1.070  |
|           TNS (ns):| -5633.3 | -4090.9 | -1741.6 |
|    Violating Paths:|  12146  |  5922   |  7124   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

Density: 70.024%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 14.66 sec
Total Real time: 15.0 sec
Total Memory Usage: 1124.011719 Mbytes
<CMD> sroute
#% Begin sroute (date=03/06 16:10:51, mem=890.4M)
*** Begin SPECIAL ROUTE on Sun Mar  6 16:10:51 2022 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi22/cdrewes/ECE260B_final_project
SPECIAL ROUTE ran on machine: ieng6-641.ucsd.edu (Linux 3.10.0-1160.49.1.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2164.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 80 used
Read in 80 components
  80 core components: 80 unplaced, 0 placed, 0 fixed
Read in 307 logical pins
Read in 307 nets
Read in 2 special nets
Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0  open: 300
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 300
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2177.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 300 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       300      |       NA       |
+--------+----------------+----------------+
#% End sroute (date=03/06 16:10:51, total cpu=0:00:00.4, real=0:00:00.0, peak res=903.0M, current mem=903.0M)
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Left -layer 4 -spreadType side -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
Successfully spread [147] pins.
editPin : finished (cpu = 0:00:01.1 real = 0:00:01.0, mem = 1168.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Bottom -layer 4 -spreadType side -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1169.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/06 16:10:52, mem=931.3M)
% Begin Save ccopt configuration ... (date=03/06 16:10:52, mem=934.3M)
% End Save ccopt configuration ... (date=03/06 16:10:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=935.2M, current mem=935.2M)
% Begin Save netlist data ... (date=03/06 16:10:52, mem=935.2M)
Writing Binary DB to floorplan.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/06 16:10:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=935.5M, current mem=935.5M)
Saving congestion map file floorplan.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/06 16:10:53, mem=936.0M)
Saving AAE Data ...
% End Save AAE data ... (date=03/06 16:10:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=936.1M, current mem=936.1M)
% Begin Save clock tree data ... (date=03/06 16:10:53, mem=936.5M)
% End Save clock tree data ... (date=03/06 16:10:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=936.5M, current mem=936.5M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/06 16:10:53, mem=936.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/06 16:10:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=937.4M, current mem=937.4M)
Saving Drc markers ...
... 300 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=03/06 16:10:54, mem=937.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/06 16:10:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=937.5M, current mem=937.5M)
% Begin Save routing data ... (date=03/06 16:10:54, mem=937.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1169.3M) ***
% End Save routing data ... (date=03/06 16:10:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=937.9M, current mem=937.9M)
Saving property file floorplan.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1172.3M) ***
% Begin Save power constraints data ... (date=03/06 16:10:54, mem=938.3M)
% End Save power constraints data ... (date=03/06 16:10:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=938.4M, current mem=938.4M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/06 16:10:56, total cpu=0:00:02.1, real=0:00:04.0, peak res=941.9M, current mem=941.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 177 instances (buffers/inverters) removed
*       :     11 instances of type 'INVD1' removed
*       :     48 instances of type 'INVD0' removed
*       :      4 instances of type 'CKND2' removed
*       :     59 instances of type 'CKBD1' removed
*       :      2 instances of type 'BUFFD3' removed
*       :     47 instances of type 'BUFFD2' removed
*       :      6 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:02.8) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


clk(833.333MHz) 
Starting Levelizing
2022-Mar-06 16:11:04 (2022-Mar-07 00:11:04 GMT)
2022-Mar-06 16:11:04 (2022-Mar-07 00:11:04 GMT): 10%
2022-Mar-06 16:11:04 (2022-Mar-07 00:11:04 GMT): 20%
2022-Mar-06 16:11:04 (2022-Mar-07 00:11:04 GMT): 30%
2022-Mar-06 16:11:04 (2022-Mar-07 00:11:04 GMT): 40%
2022-Mar-06 16:11:04 (2022-Mar-07 00:11:04 GMT): 50%
2022-Mar-06 16:11:04 (2022-Mar-07 00:11:04 GMT): 60%
2022-Mar-06 16:11:04 (2022-Mar-07 00:11:04 GMT): 70%
2022-Mar-06 16:11:04 (2022-Mar-07 00:11:04 GMT): 80%
2022-Mar-06 16:11:04 (2022-Mar-07 00:11:04 GMT): 90%

Finished Levelizing
2022-Mar-06 16:11:04 (2022-Mar-07 00:11:04 GMT)

Starting Activity Propagation
2022-Mar-06 16:11:04 (2022-Mar-07 00:11:04 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2022-Mar-06 16:11:05 (2022-Mar-07 00:11:05 GMT): 10%
2022-Mar-06 16:11:05 (2022-Mar-07 00:11:05 GMT): 20%

Finished Activity Propagation
2022-Mar-06 16:11:06 (2022-Mar-07 00:11:06 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 29109 (76.4%) nets
3		: 3358 (8.8%) nets
4     -	14	: 4614 (12.1%) nets
15    -	39	: 883 (2.3%) nets
40    -	79	: 66 (0.2%) nets
80    -	159	: 51 (0.1%) nets
160   -	319	: 35 (0.1%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 2 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 1 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=32953 (0 fixed + 32953 movable) #buf cell=0 #inv cell=2475 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38119 #term=150672 #term/net=3.95, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=307
stdCell: 32953 single + 0 double + 0 multi
Total standard cell length = 112.5386 (mm), area = 0.2026 (mm^2)
Average module density = 0.701.
Density for the design = 0.701.
       = stdcell_area 562693 sites (202569 um^2) / alloc_area 802564 sites (288923 um^2).
Pin Density = 0.1873.
            = total # of pins 150672 / total area 804609.
=== lastAutoLevel = 9 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.145e+05 (1.14e+05 1.00e+05)
              Est.  stn bbox = 2.861e+05 (1.61e+05 1.25e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1403.5M
Iteration  2: Total net bbox = 2.145e+05 (1.14e+05 1.00e+05)
              Est.  stn bbox = 2.861e+05 (1.61e+05 1.25e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1404.5M
*** Finished SKP initialization (cpu=0:00:16.0, real=0:00:16.0)***
Iteration  3: Total net bbox = 1.829e+05 (9.06e+04 9.23e+04)
              Est.  stn bbox = 2.695e+05 (1.44e+05 1.26e+05)
              cpu = 0:00:49.5 real = 0:00:50.0 mem = 1691.5M
Iteration  4: Total net bbox = 4.267e+05 (1.70e+05 2.57e+05)
              Est.  stn bbox = 5.956e+05 (2.38e+05 3.57e+05)
              cpu = 0:01:11 real = 0:01:10 mem = 1771.9M
Iteration  5: Total net bbox = 4.267e+05 (1.70e+05 2.57e+05)
              Est.  stn bbox = 5.956e+05 (2.38e+05 3.57e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1771.9M
Iteration  6: Total net bbox = 7.552e+05 (3.43e+05 4.12e+05)
              Est.  stn bbox = 9.706e+05 (4.46e+05 5.25e+05)
              cpu = 0:00:47.2 real = 0:00:47.0 mem = 1707.5M
Iteration  7: Total net bbox = 8.499e+05 (3.88e+05 4.62e+05)
              Est.  stn bbox = 1.082e+06 (4.96e+05 5.86e+05)
              cpu = 0:00:48.5 real = 0:00:49.0 mem = 1704.5M
Iteration  8: Total net bbox = 8.499e+05 (3.88e+05 4.62e+05)
              Est.  stn bbox = 1.082e+06 (4.96e+05 5.86e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1704.5M
Iteration  9: Total net bbox = 8.360e+05 (3.89e+05 4.47e+05)
              Est.  stn bbox = 1.069e+06 (4.99e+05 5.70e+05)
              cpu = 0:00:47.8 real = 0:00:48.0 mem = 1686.5M
Iteration 10: Total net bbox = 8.360e+05 (3.89e+05 4.47e+05)
              Est.  stn bbox = 1.069e+06 (4.99e+05 5.70e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1686.5M
Iteration 11: Total net bbox = 8.773e+05 (4.05e+05 4.72e+05)
              Est.  stn bbox = 1.119e+06 (5.19e+05 6.00e+05)
              cpu = 0:00:42.2 real = 0:00:42.0 mem = 1686.5M
Iteration 12: Total net bbox = 8.773e+05 (4.05e+05 4.72e+05)
              Est.  stn bbox = 1.119e+06 (5.19e+05 6.00e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1686.5M
Iteration 13: Total net bbox = 8.503e+05 (4.01e+05 4.50e+05)
              Est.  stn bbox = 1.081e+06 (5.09e+05 5.72e+05)
              cpu = 0:02:48 real = 0:02:48 mem = 1699.0M
Iteration 14: Total net bbox = 8.503e+05 (4.01e+05 4.50e+05)
              Est.  stn bbox = 1.081e+06 (5.09e+05 5.72e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1699.0M
Iteration 15: Total net bbox = 8.503e+05 (4.01e+05 4.50e+05)
              Est.  stn bbox = 1.081e+06 (5.09e+05 5.72e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1699.0M
Finished Global Placement (cpu=0:07:56, real=0:07:57, mem=1699.0M)
0 delay mode for cte disabled.
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
net ignore based on current view = 0
*** Starting refinePlace (0:08:49 mem=1462.0M) ***
Total net bbox length = 8.503e+05 (4.006e+05 4.497e+05) (ext = 1.912e+04)
Move report: Detail placement moves 32953 insts, mean move: 1.86 um, max move: 26.53 um
	Max move on inst (core_instance_psum_mem_instance_Q_reg_106_): (214.59, 2.08) --> (221.60, 21.60)
	Runtime: CPU: 0:00:07.8 REAL: 0:00:08.0 MEM: 1472.4MB
Summary Report:
Instances move: 32953 (out of 32953 movable)
Instances flipped: 0
Mean displacement: 1.86 um
Max displacement: 26.53 um (Instance: core_instance_psum_mem_instance_Q_reg_106_) (214.588, 2.0825) -> (221.6, 21.6)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 8.212e+05 (3.673e+05 4.539e+05) (ext = 1.868e+04)
Runtime: CPU: 0:00:07.9 REAL: 0:00:08.0 MEM: 1472.4MB
*** Finished refinePlace (0:08:57 mem=1472.4M) ***
*** Finished Initial Placement (cpu=0:08:05, real=0:08:05, mem=1469.2M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1485.68 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1485.68 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38119  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38119 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38119 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.037504e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.92 seconds, mem = 1494.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 150365
[NR-eGR]     M2  (2V) length: 3.494681e+05um, number of vias: 229281
[NR-eGR]     M3  (3H) length: 4.001926e+05um, number of vias: 15843
[NR-eGR]     M4  (4V) length: 1.961576e+05um, number of vias: 4703
[NR-eGR]     M5  (5H) length: 8.565100e+04um, number of vias: 1050
[NR-eGR]     M6  (6V) length: 3.479154e+04um, number of vias: 10
[NR-eGR]     M7  (7H) length: 1.736000e+02um, number of vias: 10
[NR-eGR]     M8  (8V) length: 3.056000e+02um, number of vias: 0
[NR-eGR] Total length: 1.066740e+06um, number of vias: 401262
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.910490e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.03 seconds, mem = 1473.1M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.0, real=0:00:02.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 8:18, real = 0: 8:19, mem = 1453.1M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1108.8M, totSessionCpu=0:09:00 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1194.7M, totSessionCpu=0:09:07 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1513.77 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1544.15 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1544.15 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38119  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38119 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38119 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.049344e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 150365
[NR-eGR]     M2  (2V) length: 3.506704e+05um, number of vias: 229400
[NR-eGR]     M3  (3H) length: 4.076526e+05um, number of vias: 16538
[NR-eGR]     M4  (4V) length: 1.975966e+05um, number of vias: 4818
[NR-eGR]     M5  (5H) length: 8.714040e+04um, number of vias: 1077
[NR-eGR]     M6  (6V) length: 3.576435e+04um, number of vias: 5
[NR-eGR]     M7  (7H) length: 1.100000e+02um, number of vias: 5
[NR-eGR]     M8  (8V) length: 1.304000e+02um, number of vias: 0
[NR-eGR] Total length: 1.079065e+06um, number of vias: 402208
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.110950e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.07 sec, Real: 2.07 sec, Curr Mem: 1534.59 MB )
Extraction called for design 'fullchip' of instances=32953 and nets=38131 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1515.586M)
** Profile ** Start :  cpu=0:00:00.0, mem=1515.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=1518.8M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1539.65)
Total number of fetched objects 38119
End delay calculation. (MEM=1625.94 CPU=0:00:08.0 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1625.94 CPU=0:00:10.3 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:13.7 real=0:00:14.0 totSessionCpu=0:09:24 mem=1625.9M)
** Profile ** Overall slacks :  cpu=0:00:14.0, mem=1625.9M
** Profile ** DRVs :  cpu=0:00:01.2, mem=1625.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -12.081 |
|           TNS (ns):|-67540.1 |
|    Violating Paths:|  17176  |
|          All Paths:|  23784  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    823 (823)     |   -0.558   |    823 (823)     |
|   max_tran     |   2333 (25170)   |  -15.360   |   2333 (25179)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.934%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1625.9M
**optDesign ... cpu = 0:00:26, real = 0:00:25, mem = 1272.2M, totSessionCpu=0:09:25 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1557.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1557.9M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1283.41MB/2703.46MB/1404.12MB)

Begin Processing Timing Window Data for Power Calculation

clk(833.333MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1283.43MB/2703.46MB/1404.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1283.44MB/2703.46MB/1404.12MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-06 16:19:43 (2022-Mar-07 00:19:43 GMT)
2022-Mar-06 16:19:43 (2022-Mar-07 00:19:43 GMT): 10%
2022-Mar-06 16:19:43 (2022-Mar-07 00:19:43 GMT): 20%
2022-Mar-06 16:19:43 (2022-Mar-07 00:19:43 GMT): 30%
2022-Mar-06 16:19:43 (2022-Mar-07 00:19:43 GMT): 40%
2022-Mar-06 16:19:43 (2022-Mar-07 00:19:43 GMT): 50%
2022-Mar-06 16:19:43 (2022-Mar-07 00:19:43 GMT): 60%
2022-Mar-06 16:19:43 (2022-Mar-07 00:19:43 GMT): 70%
2022-Mar-06 16:19:44 (2022-Mar-07 00:19:44 GMT): 80%
2022-Mar-06 16:19:44 (2022-Mar-07 00:19:44 GMT): 90%

Finished Levelizing
2022-Mar-06 16:19:44 (2022-Mar-07 00:19:44 GMT)

Starting Activity Propagation
2022-Mar-06 16:19:44 (2022-Mar-07 00:19:44 GMT)
2022-Mar-06 16:19:44 (2022-Mar-07 00:19:44 GMT): 10%
2022-Mar-06 16:19:45 (2022-Mar-07 00:19:45 GMT): 20%

Finished Activity Propagation
2022-Mar-06 16:19:45 (2022-Mar-07 00:19:45 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1284.68MB/2703.46MB/1404.12MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-06 16:19:45 (2022-Mar-07 00:19:45 GMT)
 ... Calculating switching power
  instance FE_DBTC6_core_instance_mac_array_instance_q_temp_185 is not
connected to any rail
  instance FE_DBTC5_core_instance_mac_array_instance_q_temp_209 is not
connected to any rail
  instance FE_DBTC4_core_instance_mac_array_instance_q_temp_129 is not
connected to any rail
  instance FE_DBTC3_core_instance_mac_array_instance_q_temp_161 is not
connected to any rail
  instance FE_DBTC2_core_instance_mac_array_instance_q_temp_169 is not
connected to any rail
  only first five unconnected instances are listed...
2022-Mar-06 16:19:46 (2022-Mar-07 00:19:46 GMT): 10%
2022-Mar-06 16:19:46 (2022-Mar-07 00:19:46 GMT): 20%
2022-Mar-06 16:19:46 (2022-Mar-07 00:19:46 GMT): 30%
2022-Mar-06 16:19:46 (2022-Mar-07 00:19:46 GMT): 40%
2022-Mar-06 16:19:46 (2022-Mar-07 00:19:46 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-06 16:19:47 (2022-Mar-07 00:19:47 GMT): 60%
2022-Mar-06 16:19:47 (2022-Mar-07 00:19:47 GMT): 70%
2022-Mar-06 16:19:52 (2022-Mar-07 00:19:52 GMT): 80%
2022-Mar-06 16:19:53 (2022-Mar-07 00:19:53 GMT): 90%

Finished Calculating power
2022-Mar-06 16:19:54 (2022-Mar-07 00:19:54 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=1285.01MB/2703.46MB/1404.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1285.01MB/2703.46MB/1404.12MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:11, mem(process/total/peak)=1285.07MB/2703.46MB/1404.12MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1285.08MB/2703.46MB/1404.12MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-06 16:19:54 (2022-Mar-07 00:19:54 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      125.24994262 	   79.8756%
Total Switching Power:      30.03936918 	   19.1570%
Total Leakage Power:         1.51685247 	    0.9673%
Total Power:               156.80616439
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         93.35       4.258      0.6791       98.29       62.68
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                       31.9       25.78      0.8377       58.51       37.32
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              125.2       30.04       1.517       156.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      125.2       30.04       1.517       156.8         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U4797 (FA1D4):           0.1427
*              Highest Leakage Power:                     U4797 (FA1D4):        0.0002586
*                Total Cap:      2.80272e-10 F
*                Total instances in design: 32953
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1295.59MB/2715.71MB/1404.12MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -12.081 ns

 31 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0         31          0         31

 31 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:17.7 real=0:00:18.0 mem=1610.0M) ***

The useful skew maximum allowed delay is: 0.24
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:45.7/0:09:58.4 (1.0), mem = 1610.0M
(I,S,L,T): WC_VIEW: 123.037, 29.9982, 1.51691, 154.552

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1700.9M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1700.9M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1700.9M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1700.9M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1700.9M)
CPU of: netlist preparation :0:00:00.1 (mem :1700.9M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1700.9M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 123.037, 29.9982, 1.51691, 154.552
*** AreaOpt [finish] : cpu/real = 0:00:05.7/0:00:05.6 (1.0), totSession cpu/real = 0:09:51.3/0:10:04.0 (1.0), mem = 1681.9M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:52.9/0:10:05.6 (1.0), mem = 1619.5M
(I,S,L,T): WC_VIEW: 123.037, 29.9982, 1.51691, 154.552
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    69.92%|        -| -12.081|-67672.509|   0:00:00.0| 1638.6M|
|    70.02%|      115| -12.081|-69122.491|   0:00:01.0| 1694.7M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1694.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 123.133, 30.4948, 1.52205, 155.15
*** DrvOpt [finish] : cpu/real = 0:00:07.1/0:00:07.1 (1.0), totSession cpu/real = 0:10:00.0/0:10:12.7 (1.0), mem = 1675.7M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:00.1/0:10:12.8 (1.0), mem = 1675.7M
(I,S,L,T): WC_VIEW: 123.133, 30.4948, 1.52205, 155.15
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  3131| 27099|   -15.50|  1241|  1241|    -0.57|     0|     0|     0|     0|   -12.08|-69122.49|       0|       0|       0|  70.02|          |         |
|    18|   180|    -0.15|    14|    14|    -0.00|     0|     0|     0|     0|    -3.62|-11634.20|     497|      57|    1238|  70.60| 0:00:16.0|  1719.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.62|-11154.42|       1|       0|      17|  70.60| 0:00:00.0|  1719.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:17.8 real=0:00:17.0 mem=1719.8M) ***

(I,S,L,T): WC_VIEW: 121.431, 30.8696, 1.55074, 153.851
*** DrvOpt [finish] : cpu/real = 0:00:22.4/0:00:22.4 (1.0), totSession cpu/real = 0:10:22.5/0:10:35.2 (1.0), mem = 1700.7M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:23, real = 0:01:23, mem = 1382.3M, totSessionCpu=0:10:23 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:23.3/0:10:36.0 (1.0), mem = 1657.7M
(I,S,L,T): WC_VIEW: 121.431, 30.8696, 1.55074, 153.851
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -3.620  TNS Slack -11154.422 
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS    | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.620|-11154.422|    70.60%|   0:00:00.0| 1692.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |          |          |            |        |          |         | q12_reg_16_/D                                      |
|  -3.111| -5684.480|    71.49%|   0:00:50.0| 1862.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |          |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.111| -5081.576|    71.91%|   0:00:16.0| 1885.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |          |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.111| -5081.576|    71.91%|   0:00:04.0| 1885.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |          |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.462| -4016.312|    72.42%|   0:00:58.0| 1885.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |          |          |            |        |          |         | q0_reg_18_/D                                       |
|  -2.300| -3738.084|    72.69%|   0:00:36.0| 1923.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |          |          |            |        |          |         | q13_reg_19_/D                                      |
|  -2.300| -3727.306|    72.71%|   0:00:07.0| 1923.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |          |          |            |        |          |         | q13_reg_19_/D                                      |
|  -2.300| -3727.306|    72.71%|   0:00:04.0| 1923.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |          |          |            |        |          |         | q13_reg_19_/D                                      |
|  -2.225| -3613.900|    72.98%|   0:00:23.0| 1923.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |          |          |            |        |          |         | q0_reg_18_/D                                       |
|  -2.194| -3557.106|    73.13%|   0:00:21.0| 1923.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |          |          |            |        |          |         | q13_reg_19_/D                                      |
|  -2.194| -3556.852|    73.14%|   0:00:05.0| 1923.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |          |          |            |        |          |         | q13_reg_19_/D                                      |
|  -2.194| -3556.852|    73.14%|   0:00:03.0| 1923.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |          |          |            |        |          |         | q13_reg_19_/D                                      |
|  -2.194| -3485.761|    73.36%|   0:00:12.0| 1923.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |          |          |            |        |          |         | q13_reg_19_/D                                      |
|  -2.147| -3457.872|    73.49%|   0:00:20.0| 1923.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |          |          |            |        |          |         | q13_reg_19_/D                                      |
|  -2.147| -3457.872|    73.49%|   0:00:05.0| 1923.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |          |          |            |        |          |         | q13_reg_19_/D                                      |
|  -2.147| -3457.872|    73.49%|   0:00:04.0| 1923.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |          |          |            |        |          |         | q13_reg_19_/D                                      |
|  -2.138| -3438.700|    73.69%|   0:00:10.0| 1923.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |          |          |            |        |          |         | q13_reg_19_/D                                      |
|  -2.138| -3434.322|    73.73%|   0:00:17.0| 1923.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |          |          |            |        |          |         | q13_reg_19_/D                                      |
|  -2.138| -3434.092|    73.74%|   0:00:05.0| 1923.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |          |          |            |        |          |         | q13_reg_19_/D                                      |
|  -2.138| -3434.092|    73.74%|   0:00:04.0| 1923.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |          |          |            |        |          |         | q13_reg_19_/D                                      |
|  -2.116| -3423.383|    73.90%|   0:00:09.0| 1923.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |          |          |            |        |          |         | q13_reg_19_/D                                      |
|  -2.116| -3423.075|    73.91%|   0:00:17.0| 1923.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |          |          |            |        |          |         | q13_reg_19_/D                                      |
|  -2.116| -3422.959|    73.91%|   0:00:05.0| 1923.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |          |          |            |        |          |         | q13_reg_19_/D                                      |
|  -2.116| -3422.959|    73.91%|   0:00:04.0| 1923.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |          |          |            |        |          |         | q13_reg_19_/D                                      |
|  -2.116| -3419.924|    73.95%|   0:00:07.0| 1923.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |          |          |            |        |          |         | q13_reg_19_/D                                      |
|  -2.116| -3414.028|    73.95%|   0:00:15.0| 1923.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |          |          |            |        |          |         | q13_reg_19_/D                                      |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:06:01 real=0:06:01 mem=1923.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:06:01 real=0:06:01 mem=1923.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 14 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -2.116  TNS Slack -3414.028 
(I,S,L,T): WC_VIEW: 125.477, 31.8791, 1.78322, 159.139
*** SetupOpt [finish] : cpu/real = 0:06:12.4/0:06:12.1 (1.0), totSession cpu/real = 0:16:35.7/0:16:48.1 (1.0), mem = 1888.3M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -2.116
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:37.7/0:16:50.1 (1.0), mem = 1805.4M
(I,S,L,T): WC_VIEW: 125.477, 31.8791, 1.78322, 159.139
Reclaim Optimization WNS Slack -2.116  TNS Slack -3414.028 Density 73.95
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    73.95%|        -|  -2.116|-3414.028|   0:00:00.0| 1805.4M|
|    73.94%|       14|  -2.116|-3413.983|   0:00:05.0| 1843.6M|
|    73.94%|        3|  -2.116|-3413.981|   0:00:01.0| 1843.6M|
|    73.94%|        0|  -2.116|-3413.981|   0:00:00.0| 1843.6M|
|    73.92%|       35|  -2.116|-3413.981|   0:00:04.0| 1843.6M|
|    73.60%|      857|  -2.116|-3414.298|   0:00:09.0| 1843.6M|
|    73.58%|       82|  -2.116|-3414.298|   0:00:01.0| 1843.6M|
|    73.58%|        8|  -2.116|-3414.298|   0:00:01.0| 1843.6M|
|    73.58%|        0|  -2.116|-3414.298|   0:00:00.0| 1843.6M|
|    73.58%|        0|  -2.116|-3414.298|   0:00:00.0| 1843.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -2.116  TNS Slack -3414.298 Density 73.58
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 14 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:25.0) (real = 0:00:25.0) **
(I,S,L,T): WC_VIEW: 125.375, 31.8083, 1.76404, 158.948
*** AreaOpt [finish] : cpu/real = 0:00:24.0/0:00:24.0 (1.0), totSession cpu/real = 0:17:01.7/0:17:14.1 (1.0), mem = 1843.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:26, mem=1763.49M, totSessionCpu=0:17:02).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1790.87 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1790.87 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40285  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40282 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.439600e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 40268 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.043026e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        13( 0.01%)         1( 0.00%)   ( 0.02%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               14( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.00 seconds, mem = 1803.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.7, real=0:00:08.0)***
Iteration  7: Total net bbox = 8.721e+05 (3.95e+05 4.77e+05)
              Est.  stn bbox = 1.084e+06 (4.97e+05 5.87e+05)
              cpu = 0:01:11 real = 0:01:11 mem = 2103.3M
Iteration  8: Total net bbox = 8.988e+05 (4.07e+05 4.92e+05)
              Est.  stn bbox = 1.117e+06 (5.12e+05 6.05e+05)
              cpu = 0:01:31 real = 0:01:30 mem = 2076.1M
Iteration  9: Total net bbox = 9.080e+05 (4.10e+05 4.98e+05)
              Est.  stn bbox = 1.134e+06 (5.18e+05 6.16e+05)
              cpu = 0:02:22 real = 0:02:22 mem = 2078.7M
Iteration 10: Total net bbox = 9.242e+05 (4.22e+05 5.02e+05)
              Est.  stn bbox = 1.150e+06 (5.29e+05 6.20e+05)
              cpu = 0:00:55.7 real = 0:00:56.0 mem = 2086.7M
Iteration 11: Total net bbox = 9.321e+05 (4.26e+05 5.06e+05)
              Est.  stn bbox = 1.158e+06 (5.33e+05 6.25e+05)
              cpu = 0:00:26.4 real = 0:00:26.0 mem = 2091.1M
Move report: Timing Driven Placement moves 35119 insts, mean move: 17.21 um, max move: 206.24 um
	Max move on inst (FE_OFC689_inst_12): (2.80, 277.20) --> (40.74, 108.90)

Finished Incremental Placement (cpu=0:06:51, real=0:06:50, mem=2087.9M)
*** Starting refinePlace (0:23:56 mem=2091.1M) ***
Total net bbox length = 9.484e+05 (4.424e+05 5.059e+05) (ext = 1.870e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 35119 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 35119 insts, mean move: 1.14 um, max move: 49.87 um
	Max move on inst (FE_OFC2877_core_instance_mac_array_instance_q_temp_235): (120.41, 384.08) --> (169.60, 383.40)
	Runtime: CPU: 0:00:06.4 REAL: 0:00:07.0 MEM: 2091.1MB
Summary Report:
Instances move: 35119 (out of 35119 movable)
Instances flipped: 0
Mean displacement: 1.14 um
Max displacement: 49.87 um (Instance: FE_OFC2877_core_instance_mac_array_instance_q_temp_235) (120.414, 384.083) -> (169.6, 383.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 9.095e+05 (4.009e+05 5.086e+05) (ext = 1.815e+04)
Runtime: CPU: 0:00:06.5 REAL: 0:00:07.0 MEM: 2091.1MB
*** Finished refinePlace (0:24:02 mem=2091.1M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2091.09 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2091.09 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40285  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40285 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.457600e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 40271 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.086133e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.02 seconds, mem = 2091.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 154680
[NR-eGR]     M2  (2V) length: 3.744624e+05um, number of vias: 235774
[NR-eGR]     M3  (3H) length: 4.139130e+05um, number of vias: 15339
[NR-eGR]     M4  (4V) length: 2.035771e+05um, number of vias: 4416
[NR-eGR]     M5  (5H) length: 8.456930e+04um, number of vias: 985
[NR-eGR]     M6  (6V) length: 3.312940e+04um, number of vias: 194
[NR-eGR]     M7  (7H) length: 8.394000e+02um, number of vias: 281
[NR-eGR]     M8  (8V) length: 4.843400e+03um, number of vias: 0
[NR-eGR] Total length: 1.115334e+06um, number of vias: 411669
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.035190e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.25 seconds, mem = 1980.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:07:02, real=0:07:01)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1976.9M)
Extraction called for design 'fullchip' of instances=35119 and nets=40297 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1976.879M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:15:08, real = 0:15:07, mem = 1372.6M, totSessionCpu=0:24:08 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1781.3)
Total number of fetched objects 40285
End delay calculation. (MEM=1859.59 CPU=0:00:07.8 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1859.59 CPU=0:00:10.0 REAL=0:00:10.0)
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:24.2/0:24:36.0 (1.0), mem = 1859.6M
(I,S,L,T): WC_VIEW: 125.419, 32.8523, 1.76404, 160.036
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     5|    10|    -0.21|     2|     2|    -0.00|     0|     0|     0|     0|    -2.11| -3513.21|       0|       0|       0|  73.58|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.11| -3501.00|       0|       0|       5|  73.58| 0:00:01.0|  1889.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.11| -3501.00|       0|       0|       0|  73.58| 0:00:00.0|  1889.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 14 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=1889.9M) ***

(I,S,L,T): WC_VIEW: 125.418, 32.853, 1.76409, 160.035
*** DrvOpt [finish] : cpu/real = 0:00:08.6/0:00:08.6 (1.0), totSession cpu/real = 0:24:32.8/0:24:44.6 (1.0), mem = 1870.8M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:15:33, real = 0:15:32, mem = 1431.8M, totSessionCpu=0:24:33 **
*** Timing NOT met, worst failing slack is -2.106
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:37.0/0:24:48.8 (1.0), mem = 1796.8M
(I,S,L,T): WC_VIEW: 125.418, 32.853, 1.76409, 160.035
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.106 TNS Slack -3500.996 Density 73.58
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.093|  -14.014|
|reg2reg   |-2.106|-3486.982|
|HEPG      |-2.106|-3486.982|
|All Paths |-2.106|-3500.996|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.106|   -2.106|-3486.982|-3500.996|    73.58%|   0:00:00.0| 1831.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -2.094|   -2.094|-3469.993|-3484.007|    73.59%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -2.088|   -2.088|-3461.877|-3475.890|    73.61%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.082|   -2.082|-3453.853|-3467.867|    73.62%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.066|   -2.066|-3453.102|-3467.115|    73.63%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.056|   -2.056|-3445.262|-3459.276|    73.64%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.053|   -2.053|-3438.906|-3452.919|    73.65%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.048|   -2.048|-3430.500|-3444.514|    73.66%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.046|   -2.046|-3419.911|-3433.925|    73.67%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.043|   -2.043|-3414.840|-3428.854|    73.69%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.039|   -2.039|-3412.595|-3426.609|    73.69%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.035|   -2.035|-3408.506|-3422.520|    73.69%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.031|   -2.031|-3403.478|-3417.491|    73.69%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.027|   -2.027|-3400.681|-3414.694|    73.69%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.023|   -2.023|-3392.914|-3406.928|    73.70%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.018|   -2.018|-3387.027|-3401.041|    73.70%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.013|   -2.013|-3380.204|-3394.218|    73.70%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.010|   -2.010|-3367.153|-3381.166|    73.71%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.003|   -2.003|-3362.233|-3376.246|    73.71%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.999|   -1.999|-3357.795|-3371.809|    73.71%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.995|   -1.995|-3349.816|-3363.829|    73.72%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.987|   -1.987|-3341.188|-3355.201|    73.72%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.984|   -1.984|-3332.961|-3346.974|    73.73%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.983|   -1.983|-3322.937|-3336.950|    73.73%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.980|   -1.980|-3322.313|-3336.326|    73.73%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.978|   -1.978|-3311.458|-3325.472|    73.74%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.978|   -1.978|-3308.870|-3322.883|    73.74%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.978|   -1.978|-3308.180|-3322.194|    73.75%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.974|   -1.974|-3306.882|-3320.896|    73.75%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.970|   -1.970|-3301.121|-3315.135|    73.76%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.968|   -1.968|-3293.364|-3307.377|    73.76%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.966|   -1.966|-3289.586|-3303.618|    73.77%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.966|   -1.966|-3284.679|-3298.711|    73.77%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.957|   -1.957|-3282.751|-3296.782|    73.78%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.957|   -1.957|-3274.536|-3288.568|    73.79%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.954|   -1.954|-3274.277|-3288.309|    73.79%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.954|   -1.954|-3268.450|-3282.482|    73.80%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.950|   -1.950|-3263.311|-3277.342|    73.80%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.950|   -1.950|-3256.304|-3270.335|    73.81%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.946|   -1.946|-3254.594|-3268.625|    73.82%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.944|   -1.944|-3249.413|-3263.444|    73.83%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.944|   -1.944|-3245.742|-3259.774|    73.83%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.940|   -1.940|-3244.736|-3258.768|    73.83%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.940|   -1.940|-3239.831|-3253.863|    73.84%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.937|   -1.937|-3239.060|-3253.091|    73.85%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.932|   -1.932|-3234.929|-3248.961|    73.86%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.932|   -1.932|-3229.909|-3243.941|    73.86%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.929|   -1.929|-3227.052|-3241.083|    73.88%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.925|   -1.925|-3220.100|-3234.132|    73.88%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.925|   -1.925|-3215.736|-3229.768|    73.89%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.925|   -1.925|-3215.426|-3229.458|    73.89%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.921|   -1.921|-3212.733|-3226.765|    73.90%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.921|   -1.921|-3210.295|-3224.326|    73.91%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.917|   -1.917|-3207.772|-3221.804|    73.92%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.917|   -1.917|-3202.658|-3216.689|    73.92%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.917|   -1.917|-3201.676|-3215.707|    73.92%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.913|   -1.913|-3197.601|-3211.633|    73.93%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.907|   -1.907|-3193.536|-3207.567|    73.94%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.907|   -1.907|-3190.714|-3204.746|    73.94%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.907|   -1.907|-3188.119|-3202.151|    73.94%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.902|   -1.902|-3182.631|-3196.662|    73.97%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.901|   -1.901|-3178.333|-3192.364|    73.98%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.901|   -1.901|-3177.523|-3191.555|    73.98%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.901|   -1.901|-3174.219|-3188.250|    73.99%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.897|   -1.897|-3171.144|-3185.175|    74.00%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.897|   -1.897|-3169.323|-3183.355|    74.01%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.895|   -1.895|-3167.572|-3181.604|    74.02%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.895|   -1.895|-3166.482|-3180.513|    74.02%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.894|   -1.894|-3164.527|-3178.559|    74.02%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.894|   -1.894|-3163.924|-3177.956|    74.03%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.890|   -1.890|-3161.041|-3175.073|    74.04%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.888|   -1.888|-3158.721|-3172.752|    74.05%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.888|   -1.888|-3158.693|-3172.725|    74.05%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.888|   -1.888|-3157.895|-3171.927|    74.05%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.884|   -1.884|-3155.423|-3169.454|    74.08%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.884|   -1.884|-3153.963|-3167.994|    74.09%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.884|   -1.884|-3153.462|-3167.493|    74.09%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.881|   -1.881|-3147.827|-3161.858|    74.11%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.881|   -1.881|-3146.250|-3160.282|    74.11%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.877|   -1.877|-3143.764|-3157.796|    74.12%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.877|   -1.877|-3142.561|-3156.593|    74.12%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.875|   -1.875|-3141.013|-3155.044|    74.13%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.873|   -1.873|-3140.005|-3154.036|    74.15%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.873|   -1.873|-3139.667|-3153.698|    74.15%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.873|   -1.873|-3139.539|-3153.571|    74.15%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.871|   -1.871|-3136.866|-3150.897|    74.16%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.871|   -1.871|-3136.511|-3150.548|    74.16%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.869|   -1.869|-3134.951|-3148.988|    74.17%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.869|   -1.869|-3134.650|-3148.687|    74.17%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.868|   -1.868|-3134.676|-3148.712|    74.17%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.868|   -1.868|-3134.009|-3148.045|    74.18%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.866|   -1.866|-3131.930|-3145.967|    74.18%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.866|   -1.866|-3131.569|-3145.605|    74.18%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.863|   -1.863|-3130.836|-3144.872|    74.20%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.861|   -1.861|-3125.784|-3139.820|    74.23%|   0:00:08.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.859|   -1.859|-3121.382|-3135.418|    74.25%|   0:00:07.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.856|   -1.856|-3118.298|-3132.334|    74.26%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.854|   -1.854|-3114.401|-3128.437|    74.28%|   0:00:15.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.851|   -1.851|-3112.203|-3126.239|    74.29%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.847|   -1.847|-3108.569|-3122.605|    74.30%|   0:00:10.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.847|   -1.847|-3103.919|-3117.955|    74.34%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.844|   -1.844|-3102.649|-3116.685|    74.34%|   0:00:05.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.843|   -1.843|-3099.081|-3113.117|    74.37%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.843|   -1.843|-3096.955|-3110.991|    74.38%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.843|   -1.843|-3091.686|-3105.722|    74.38%|   0:00:08.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.843|   -1.843|-3090.689|-3104.725|    74.39%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.837|   -1.837|-3085.842|-3099.878|    74.41%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.833|   -1.833|-3081.496|-3095.532|    74.43%|   0:00:11.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.832|   -1.832|-3079.217|-3093.253|    74.44%|   0:00:09.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.832|   -1.832|-3077.659|-3091.695|    74.45%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.832|   -1.832|-3075.969|-3090.006|    74.45%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.832|   -1.832|-3075.699|-3089.735|    74.46%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.828|   -1.828|-3070.063|-3084.100|    74.51%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.823|   -1.823|-3066.297|-3080.333|    74.53%|   0:00:06.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.822|   -1.822|-3060.739|-3074.775|    74.56%|   0:00:11.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.821|   -1.821|-3059.823|-3073.859|    74.57%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.821|   -1.821|-3057.189|-3071.240|    74.57%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.821|   -1.821|-3056.396|-3070.447|    74.59%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.818|   -1.818|-3050.240|-3064.292|    74.67%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.815|   -1.815|-3045.948|-3060.000|    74.68%|   0:00:10.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.816|   -1.816|-3043.820|-3057.871|    74.70%|   0:00:06.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.814|   -1.814|-3043.027|-3057.078|    74.70%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.814|   -1.814|-3042.223|-3056.274|    74.71%|   0:00:06.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.809|   -1.809|-3032.700|-3046.751|    74.75%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.805|   -1.805|-3027.640|-3041.691|    74.78%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.805|   -1.805|-3024.281|-3038.332|    74.80%|   0:00:13.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.804|   -1.804|-3023.316|-3037.367|    74.81%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.804|   -1.804|-3021.446|-3035.497|    74.82%|   0:00:05.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.802|   -1.802|-3019.317|-3033.368|    74.82%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.802|   -1.802|-3016.908|-3030.959|    74.83%|   0:00:06.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.802|   -1.802|-3016.380|-3030.431|    74.84%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.798|   -1.798|-3010.474|-3024.525|    74.91%|   0:00:07.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.798|   -1.798|-3006.550|-3020.601|    74.93%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.798|   -1.798|-3006.524|-3020.575|    74.93%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.795|   -1.795|-3004.038|-3018.103|    74.95%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.795|   -1.795|-3001.980|-3016.045|    74.96%|   0:00:05.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.795|   -1.795|-3001.959|-3016.024|    74.96%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.795|   -1.795|-2999.272|-3013.337|    74.99%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.792|   -1.792|-2998.969|-3013.034|    74.99%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.790|   -1.790|-2994.657|-3008.722|    75.01%|   0:00:06.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.789|   -1.789|-2993.492|-3007.557|    75.01%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.789|   -1.789|-2993.377|-3007.442|    75.02%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.789|   -1.789|-2992.405|-3006.470|    75.02%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.784|   -1.784|-2990.588|-3004.653|    75.07%|   0:00:05.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.782|   -1.782|-2989.093|-3003.158|    75.08%|   0:00:09.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.781|   -1.781|-2987.033|-3001.098|    75.10%|   0:00:05.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.781|   -1.781|-2986.742|-3000.807|    75.10%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.781|   -1.781|-2985.525|-2999.590|    75.11%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.778|   -1.778|-2980.621|-2994.686|    75.15%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.776|   -1.776|-2975.296|-2989.361|    75.17%|   0:00:08.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.776|   -1.776|-2971.809|-2985.874|    75.19%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.775|   -1.775|-2971.598|-2985.663|    75.19%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.775|   -1.775|-2970.187|-2984.252|    75.20%|   0:00:06.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.775|   -1.775|-2970.179|-2984.244|    75.21%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.774|   -1.774|-2965.641|-2979.706|    75.27%|   0:00:05.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.770|   -1.770|-2963.115|-2977.180|    75.28%|   0:00:05.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.768|   -1.768|-2960.944|-2975.009|    75.30%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.768|   -1.768|-2957.784|-2971.849|    75.31%|   0:00:06.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.768|   -1.768|-2957.240|-2971.305|    75.31%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.764|   -1.764|-2951.186|-2965.251|    75.38%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.763|   -1.763|-2948.321|-2962.400|    75.40%|   0:00:08.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.764|   -1.764|-2946.669|-2960.747|    75.41%|   0:00:09.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.762|   -1.762|-2943.083|-2957.162|    75.46%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.761|   -1.761|-2937.751|-2951.830|    75.47%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.761|   -1.761|-2935.849|-2949.927|    75.48%|   0:00:15.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.761|   -1.761|-2935.667|-2949.745|    75.48%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.757|   -1.757|-2930.916|-2944.995|    75.54%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.757|   -1.757|-2927.553|-2941.632|    75.56%|   0:00:11.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.754|   -1.754|-2927.269|-2941.347|    75.56%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.753|   -1.753|-2926.926|-2941.005|    75.56%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.753|   -1.753|-2926.187|-2940.265|    75.57%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.751|   -1.751|-2923.474|-2937.554|    75.59%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.751|   -1.751|-2922.788|-2936.867|    75.59%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.749|   -1.749|-2921.797|-2935.877|    75.61%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.747|   -1.747|-2920.973|-2935.053|    75.62%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.746|   -1.746|-2919.327|-2933.407|    75.63%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.745|   -1.745|-2918.068|-2932.147|    75.63%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.744|   -1.744|-2916.543|-2930.623|    75.64%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.743|   -1.743|-2914.900|-2928.979|    75.65%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.742|   -1.742|-2911.971|-2926.053|    75.66%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.742|   -1.742|-2908.847|-2922.929|    75.67%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.742|   -1.742|-2908.525|-2922.608|    75.67%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.740|   -1.740|-2904.312|-2918.394|    75.70%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.740|   -1.740|-2902.981|-2917.063|    75.71%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.738|   -1.738|-2902.602|-2916.684|    75.72%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.738|   -1.738|-2902.134|-2916.217|    75.72%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.738|   -1.738|-2902.131|-2916.213|    75.72%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.738|   -1.738|-2900.035|-2914.117|    75.74%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.737|   -1.737|-2899.289|-2913.372|    75.74%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.737|   -1.737|-2899.248|-2913.330|    75.75%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.737|   -1.737|-2898.161|-2912.243|    75.75%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.736|   -1.736|-2897.434|-2911.545|    75.76%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.735|   -1.735|-2897.063|-2911.175|    75.76%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.735|   -1.735|-2897.025|-2911.136|    75.76%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.734|   -1.734|-2896.032|-2910.143|    75.78%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.734|   -1.734|-2895.336|-2909.447|    75.78%|   0:00:08.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.734|   -1.734|-2894.859|-2908.970|    75.78%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.733|   -1.733|-2893.625|-2907.737|    75.79%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.733|   -1.733|-2893.288|-2907.401|    75.80%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.731|   -1.731|-2891.741|-2905.854|    75.82%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.730|   -1.730|-2890.019|-2904.132|    75.82%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.730|   -1.730|-2888.646|-2902.759|    75.83%|   0:00:08.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.730|   -1.730|-2888.378|-2902.491|    75.83%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.729|   -1.729|-2887.565|-2901.678|    75.85%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.729|   -1.729|-2886.827|-2900.940|    75.85%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.728|   -1.728|-2885.827|-2899.941|    75.89%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.728|   -1.728|-2882.844|-2896.958|    75.90%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.728|   -1.728|-2882.680|-2896.793|    75.90%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.726|   -1.726|-2881.062|-2895.175|    75.92%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.726|   -1.726|-2878.660|-2892.773|    75.93%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.726|   -1.726|-2878.490|-2892.603|    75.93%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.725|   -1.725|-2876.013|-2890.126|    75.96%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.725|   -1.725|-2873.950|-2888.063|    75.97%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.724|   -1.724|-2873.246|-2887.359|    75.98%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.723|   -1.723|-2872.261|-2886.374|    75.99%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.722|   -1.722|-2870.536|-2884.665|    76.00%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.722|   -1.722|-2869.667|-2883.796|    76.00%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.722|   -1.722|-2868.156|-2882.284|    76.01%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.722|   -1.722|-2868.050|-2882.178|    76.01%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.721|   -1.721|-2867.010|-2881.152|    76.03%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.720|   -1.720|-2866.008|-2880.150|    76.04%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.719|   -1.719|-2865.481|-2879.624|    76.04%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.719|   -1.719|-2864.910|-2879.052|    76.04%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.718|   -1.718|-2862.302|-2876.444|    76.07%|   0:00:27.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2862.038|-2876.180|    76.07%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2858.663|-2872.805|    76.09%|   0:00:25.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2855.132|-2869.274|    76.17%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2854.135|-2868.278|    76.18%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2852.232|-2866.374|    76.19%|   0:00:10.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2851.918|-2866.060|    76.19%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2848.574|-2862.716|    76.25%|   0:00:05.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2846.657|-2860.799|    76.26%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2843.517|-2857.659|    76.28%|   0:00:06.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2841.254|-2855.396|    76.29%|   0:00:08.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.718|   -1.718|-2838.319|-2852.461|    76.31%|   0:00:14.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2838.056|-2852.198|    76.32%|   0:00:06.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.718|   -1.718|-2837.969|-2852.111|    76.32%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2836.056|-2850.198|    76.37%|   0:00:07.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2833.973|-2848.115|    76.37%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2831.663|-2845.805|    76.39%|   0:00:12.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2831.272|-2845.414|    76.39%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2827.156|-2841.298|    76.47%|   0:00:06.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2825.199|-2839.341|    76.49%|   0:00:09.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2825.171|-2839.313|    76.49%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2823.591|-2837.733|    76.53%|   0:00:07.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2823.203|-2837.345|    76.53%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2822.143|-2836.285|    76.54%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2821.975|-2836.117|    76.54%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2820.679|-2834.821|    76.56%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.718|   -1.718|-2819.698|-2833.840|    76.56%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.718|   -1.718|-2819.537|-2833.679|    76.56%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.718|   -1.718|-2815.940|-2830.082|    76.58%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.718|   -1.718|-2815.268|-2829.410|    76.58%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.718|   -1.718|-2814.719|-2828.861|    76.59%|   0:00:11.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.718|   -1.718|-2812.854|-2826.996|    76.60%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.718|   -1.718|-2812.793|-2826.935|    76.61%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.718|   -1.718|-2811.986|-2826.128|    76.62%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.718|   -1.718|-2811.529|-2825.670|    76.62%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.718|   -1.718|-2811.163|-2825.304|    76.63%|   0:00:06.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.718|   -1.718|-2810.071|-2824.212|    76.63%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.718|   -1.718|-2809.211|-2823.353|    76.63%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.718|   -1.718|-2808.472|-2822.614|    76.64%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2808.131|-2822.273|    76.65%|   0:00:12.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2808.115|-2822.257|    76.65%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2808.009|-2822.150|    76.66%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2807.989|-2822.131|    76.66%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2807.163|-2821.305|    76.70%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2806.363|-2820.505|    76.70%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2805.731|-2819.873|    76.70%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2805.385|-2819.527|    76.70%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2804.247|-2818.389|    76.71%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2803.777|-2817.919|    76.71%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2803.516|-2817.658|    76.72%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2802.847|-2816.990|    76.73%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2802.250|-2816.391|    76.73%|   0:00:05.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2801.681|-2815.823|    76.76%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2801.620|-2815.762|    76.76%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2801.526|-2815.668|    76.76%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2801.252|-2815.394|    76.78%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2800.557|-2814.699|    76.79%|   0:00:05.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2799.281|-2813.422|    76.79%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2798.299|-2812.441|    76.82%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2797.773|-2811.915|    76.82%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2797.315|-2811.457|    76.84%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2796.961|-2811.103|    76.85%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2796.937|-2811.079|    76.85%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2795.415|-2809.556|    76.89%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2795.157|-2809.299|    76.89%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2794.592|-2808.734|    76.90%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2793.983|-2808.125|    76.90%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2793.916|-2808.057|    76.91%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2793.810|-2807.952|    76.91%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2793.162|-2807.304|    76.91%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2793.063|-2807.205|    76.91%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2792.906|-2807.049|    76.92%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2792.267|-2806.408|    76.92%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2791.612|-2805.754|    76.92%|   0:00:08.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2790.599|-2804.741|    76.92%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2789.972|-2804.114|    76.93%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2788.845|-2802.987|    76.95%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.718|   -1.718|-2787.882|-2802.029|    76.96%|   0:00:05.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.718|   -1.718|-2787.670|-2801.818|    76.96%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.718|   -1.718|-2787.390|-2801.538|    76.96%|   0:00:07.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.718|   -1.718|-2785.514|-2799.662|    76.98%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.718|   -1.718|-2785.476|-2799.623|    76.99%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.718|   -1.718|-2785.276|-2799.423|    76.99%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.718|   -1.718|-2784.324|-2798.471|    76.99%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -1.718|   -1.718|-2784.240|-2798.388|    76.99%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -1.718|   -1.718|-2783.865|-2798.012|    77.00%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.718|   -1.718|-2783.390|-2797.537|    77.00%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.718|   -1.718|-2783.006|-2797.153|    77.00%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.718|   -1.718|-2782.974|-2797.121|    77.00%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.718|   -1.718|-2782.573|-2796.721|    77.01%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.718|   -1.718|-2782.566|-2796.713|    77.01%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.718|   -1.718|-2780.058|-2794.206|    77.02%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_15_/D                                      |
|  -1.718|   -1.718|-2779.815|-2793.963|    77.02%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_15_/D                                      |
|  -1.718|   -1.718|-2779.135|-2793.283|    77.03%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_15_/D                                      |
|  -1.718|   -1.718|-2778.962|-2793.110|    77.03%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_15_/D                                      |
|  -1.718|   -1.718|-2778.503|-2792.651|    77.04%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -1.718|   -1.718|-2778.436|-2792.583|    77.04%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -1.718|   -1.718|-2777.109|-2791.257|    77.04%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.718|   -1.718|-2777.046|-2791.194|    77.04%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.718|   -1.718|-2776.443|-2790.591|    77.04%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.718|   -1.718|-2775.563|-2789.711|    77.05%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.718|   -1.718|-2775.509|-2789.656|    77.05%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.718|   -1.718|-2775.338|-2789.486|    77.06%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -1.718|   -1.718|-2774.040|-2788.188|    77.06%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -1.718|   -1.718|-2773.863|-2788.010|    77.07%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -1.718|   -1.718|-2773.530|-2787.678|    77.07%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -1.718|   -1.718|-2773.361|-2787.509|    77.07%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -1.718|   -1.718|-2772.264|-2786.412|    77.07%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -1.718|   -1.718|-2771.190|-2785.338|    77.07%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -1.718|   -1.718|-2770.925|-2785.073|    77.08%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -1.719|   -1.719|-2770.692|-2784.840|    77.08%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -1.719|   -1.719|-2770.517|-2784.665|    77.08%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -1.719|   -1.719|-2770.389|-2784.537|    77.08%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -1.719|   -1.719|-2769.760|-2783.908|    77.09%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -1.719|   -1.719|-2769.385|-2783.532|    77.09%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -1.719|   -1.719|-2768.154|-2782.302|    77.09%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -1.719|   -1.719|-2768.087|-2782.235|    77.10%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -1.719|   -1.719|-2767.791|-2781.938|    77.10%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -1.719|   -1.719|-2767.765|-2781.913|    77.10%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -1.719|   -1.719|-2767.629|-2781.777|    77.10%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -1.719|   -1.719|-2766.912|-2781.060|    77.11%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -1.719|   -1.719|-2766.783|-2780.930|    77.11%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -1.719|   -1.719|-2766.629|-2780.777|    77.11%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.719|   -1.719|-2766.365|-2780.513|    77.11%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -1.719|   -1.719|-2766.303|-2780.450|    77.11%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -1.719|   -1.719|-2765.725|-2779.873|    77.11%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -1.719|   -1.719|-2765.549|-2779.697|    77.11%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -1.719|   -1.719|-2765.162|-2779.310|    77.14%|   0:00:05.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -1.719|   -1.719|-2764.407|-2778.555|    77.14%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -1.719|   -1.719|-2763.556|-2777.704|    77.15%|   0:00:07.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -1.719|   -1.719|-2763.385|-2777.533|    77.15%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -1.719|   -1.719|-2762.274|-2776.421|    77.15%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -1.719|   -1.719|-2760.939|-2775.087|    77.16%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -1.719|   -1.719|-2759.581|-2773.729|    77.19%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -1.719|   -1.719|-2759.195|-2773.342|    77.20%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -1.719|   -1.719|-2758.767|-2772.915|    77.20%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -1.719|   -1.719|-2758.660|-2772.808|    77.20%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -1.719|   -1.719|-2757.938|-2772.086|    77.21%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -1.719|   -1.719|-2756.964|-2771.111|    77.21%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -1.719|   -1.719|-2756.585|-2770.732|    77.21%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -1.719|   -1.719|-2756.356|-2770.504|    77.22%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_12_/D                                      |
|  -1.719|   -1.719|-2756.252|-2770.399|    77.23%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_12_/D                                      |
|  -1.719|   -1.719|-2756.210|-2770.358|    77.23%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_12_/D                                      |
|  -1.719|   -1.719|-2755.452|-2769.600|    77.23%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.719|   -1.719|-2755.335|-2769.482|    77.23%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -1.719|   -1.719|-2754.543|-2768.691|    77.23%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -1.719|   -1.719|-2754.301|-2768.449|    77.23%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -1.719|   -1.719|-2754.151|-2768.299|    77.24%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -1.719|   -1.719|-2753.705|-2767.853|    77.25%|   0:00:05.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -1.719|   -1.719|-2753.538|-2767.686|    77.26%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -1.719|   -1.719|-2753.384|-2767.532|    77.26%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -1.719|   -1.719|-2753.375|-2767.522|    77.26%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -1.719|   -1.719|-2752.723|-2766.871|    77.26%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.719|   -1.719|-2752.708|-2766.855|    77.26%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.719|   -1.719|-2752.523|-2766.671|    77.27%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.719|   -1.719|-2750.680|-2764.828|    77.27%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
|  -1.719|   -1.719|-2750.385|-2764.533|    77.27%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
|  -1.719|   -1.719|-2750.000|-2764.147|    77.27%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -1.719|   -1.719|-2748.959|-2763.107|    77.27%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
|  -1.719|   -1.719|-2748.897|-2763.044|    77.28%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
|  -1.719|   -1.719|-2746.139|-2760.286|    77.28%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -1.719|   -1.719|-2746.030|-2760.177|    77.28%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -1.719|   -1.719|-2745.781|-2759.929|    77.28%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -1.719|   -1.719|-2745.111|-2759.259|    77.28%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -1.719|   -1.719|-2744.760|-2758.907|    77.28%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -1.719|   -1.719|-2744.631|-2758.778|    77.28%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
|  -1.719|   -1.719|-2744.542|-2758.690|    77.29%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
|  -1.719|   -1.719|-2744.450|-2758.597|    77.29%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
|  -1.719|   -1.719|-2744.370|-2758.517|    77.29%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
|  -1.719|   -1.719|-2744.343|-2758.490|    77.30%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
|  -1.719|   -1.719|-2744.256|-2758.404|    77.33%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -1.719|   -1.719|-2743.774|-2757.922|    77.33%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -1.719|   -1.719|-2742.942|-2757.090|    77.34%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -1.719|   -1.719|-2742.813|-2756.960|    77.34%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -1.719|   -1.719|-2742.202|-2756.350|    77.35%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -1.719|   -1.719|-2742.115|-2756.263|    77.35%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -1.719|   -1.719|-2741.514|-2755.662|    77.35%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -1.719|   -1.719|-2741.448|-2755.596|    77.35%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -1.719|   -1.719|-2741.229|-2755.377|    77.35%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -1.719|   -1.719|-2739.680|-2753.828|    77.36%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_10_/D                                       |
|  -1.719|   -1.719|-2739.604|-2753.751|    77.36%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_10_/D                                       |
|  -1.719|   -1.719|-2739.431|-2753.578|    77.36%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_10_/D                                       |
|  -1.719|   -1.719|-2738.879|-2753.027|    77.36%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_10_/D                                       |
|  -1.719|   -1.719|-2737.308|-2751.456|    77.36%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -1.719|   -1.719|-2736.855|-2751.003|    77.37%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -1.719|   -1.719|-2736.439|-2750.587|    77.37%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -1.719|   -1.719|-2736.294|-2750.441|    77.38%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -1.719|   -1.719|-2735.950|-2750.097|    77.38%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -1.719|   -1.719|-2735.862|-2750.010|    77.38%|   0:00:06.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -1.719|   -1.719|-2735.572|-2749.719|    77.38%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -1.719|   -1.719|-2735.356|-2749.504|    77.39%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -1.719|   -1.719|-2735.014|-2749.161|    77.39%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -1.719|   -1.719|-2734.885|-2749.033|    77.39%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -1.719|   -1.719|-2733.519|-2747.666|    77.40%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -1.719|   -1.719|-2733.344|-2747.492|    77.40%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -1.719|   -1.719|-2732.997|-2747.145|    77.45%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -1.719|   -1.719|-2731.677|-2745.824|    77.46%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -1.719|   -1.719|-2731.431|-2745.579|    77.47%|   0:00:05.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -1.719|   -1.719|-2731.388|-2745.536|    77.47%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -1.719|   -1.719|-2731.290|-2745.437|    77.47%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -1.719|   -1.719|-2730.185|-2744.333|    77.47%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -1.719|   -1.719|-2729.431|-2743.579|    77.47%|   0:00:05.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -1.719|   -1.719|-2728.257|-2742.405|    77.48%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -1.719|   -1.719|-2728.233|-2742.381|    77.48%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -1.719|   -1.719|-2727.902|-2742.050|    77.48%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.719|   -1.719|-2727.841|-2741.989|    77.49%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.719|   -1.719|-2727.206|-2741.354|    77.49%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.719|   -1.719|-2727.031|-2741.178|    77.49%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.719|   -1.719|-2726.783|-2740.930|    77.49%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.719|   -1.719|-2725.300|-2739.448|    77.49%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.719|   -1.719|-2725.148|-2739.296|    77.49%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.719|   -1.719|-2724.946|-2739.094|    77.49%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.719|   -1.719|-2724.863|-2739.010|    77.50%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.719|   -1.719|-2724.124|-2738.271|    77.50%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -1.719|   -1.719|-2723.326|-2737.474|    77.50%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -1.719|   -1.719|-2723.259|-2737.407|    77.50%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -1.719|   -1.719|-2723.195|-2737.343|    77.51%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -1.719|   -1.719|-2721.777|-2735.924|    77.51%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -1.719|   -1.719|-2721.397|-2735.545|    77.52%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.719|   -1.719|-2721.376|-2735.524|    77.52%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.719|   -1.719|-2720.952|-2735.099|    77.54%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.719|   -1.719|-2720.446|-2734.594|    77.54%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -1.719|   -1.719|-2720.097|-2734.245|    77.54%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.719|   -1.719|-2720.073|-2734.221|    77.55%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.719|   -1.719|-2720.022|-2734.170|    77.55%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.719|   -1.719|-2720.008|-2734.156|    77.55%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.719|   -1.719|-2719.947|-2734.094|    77.55%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.719|   -1.719|-2719.889|-2734.037|    77.55%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.719|   -1.719|-2718.648|-2732.795|    77.56%|   0:00:06.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.719|   -1.719|-2718.091|-2732.239|    77.56%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.719|   -1.719|-2717.726|-2731.874|    77.56%|   0:00:06.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.719|   -1.719|-2717.483|-2731.631|    77.56%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.719|   -1.719|-2717.200|-2731.347|    77.56%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.719|   -1.719|-2717.126|-2731.274|    77.57%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.719|   -1.719|-2716.969|-2731.117|    77.58%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.719|   -1.719|-2716.671|-2730.819|    77.59%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.719|   -1.719|-2716.600|-2730.747|    77.59%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.719|   -1.719|-2715.584|-2729.732|    77.60%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.719|   -1.719|-2715.552|-2729.700|    77.60%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.719|   -1.719|-2715.380|-2729.527|    77.60%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.719|   -1.719|-2715.303|-2729.451|    77.60%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.719|   -1.719|-2714.821|-2728.969|    77.63%|   0:00:05.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.719|   -1.719|-2714.799|-2728.947|    77.64%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.719|   -1.719|-2712.896|-2727.044|    77.64%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_7_/D                                        |
|  -1.719|   -1.719|-2712.588|-2726.736|    77.67%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_7_/D                                        |
|  -1.719|   -1.719|-2712.488|-2726.635|    77.67%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_7_/D                                        |
|  -1.719|   -1.719|-2712.273|-2726.421|    77.67%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_7_/D                                        |
|  -1.719|   -1.719|-2712.224|-2726.371|    77.67%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_7_/D                                        |
|  -1.719|   -1.719|-2711.923|-2726.071|    77.68%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.719|   -1.719|-2711.825|-2725.973|    77.70%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.719|   -1.719|-2711.732|-2725.880|    77.70%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.719|   -1.719|-2711.433|-2725.581|    77.71%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.719|   -1.719|-2711.267|-2725.415|    77.71%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.719|   -1.719|-2710.964|-2725.112|    77.71%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.719|   -1.719|-2710.932|-2725.080|    77.72%|   0:00:05.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.719|   -1.719|-2710.858|-2725.006|    77.73%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.719|   -1.719|-2710.769|-2724.917|    77.73%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.719|   -1.719|-2710.766|-2724.926|    77.73%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.719|   -1.719|-2710.636|-2724.796|    77.74%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -1.719|   -1.719|-2709.688|-2723.863|    77.74%|   0:00:07.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -1.719|   -1.719|-2709.431|-2723.605|    77.75%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -1.719|   -1.719|-2708.579|-2722.753|    77.75%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -1.719|   -1.719|-2708.095|-2722.269|    77.75%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -1.719|   -1.719|-2708.025|-2722.199|    77.75%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -1.719|   -1.719|-2707.101|-2721.275|    77.76%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -1.719|   -1.719|-2706.683|-2720.857|    77.77%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -1.719|   -1.719|-2706.574|-2720.749|    77.77%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_6_/D                                        |
|  -1.719|   -1.719|-2706.404|-2720.579|    77.77%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_6_/D                                        |
|  -1.719|   -1.719|-2705.057|-2719.232|    77.78%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -1.719|   -1.719|-2704.334|-2718.509|    77.78%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -1.719|   -1.719|-2704.129|-2718.304|    77.78%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -1.719|   -1.719|-2702.919|-2717.093|    77.79%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -1.719|   -1.719|-2702.703|-2716.877|    77.80%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -1.719|   -1.719|-2702.607|-2716.781|    77.80%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -1.719|   -1.719|-2702.206|-2716.381|    77.80%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -1.719|   -1.719|-2702.146|-2716.320|    77.80%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -1.719|   -1.719|-2701.964|-2716.139|    77.80%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -1.719|   -1.719|-2701.372|-2715.563|    77.81%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -1.719|   -1.719|-2700.891|-2715.082|    77.81%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -1.719|   -1.719|-2700.622|-2714.813|    77.81%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -1.719|   -1.719|-2700.054|-2714.245|    77.81%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -1.719|   -1.719|-2699.657|-2713.848|    77.81%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -1.719|   -1.719|-2699.280|-2713.471|    77.81%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -1.719|   -1.719|-2698.271|-2712.462|    77.82%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -1.719|   -1.719|-2698.241|-2712.432|    77.82%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -1.719|   -1.719|-2698.015|-2712.206|    77.82%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -1.719|   -1.719|-2697.914|-2712.105|    77.82%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -1.719|   -1.719|-2697.844|-2712.034|    77.82%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -1.719|   -1.719|-2696.520|-2710.711|    77.83%|   0:00:05.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -1.719|   -1.719|-2696.280|-2710.471|    77.83%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -1.719|   -1.719|-2695.981|-2710.172|    77.83%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -1.719|   -1.719|-2695.759|-2709.949|    77.83%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -1.719|   -1.719|-2695.685|-2709.875|    77.83%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -1.719|   -1.719|-2694.432|-2708.623|    77.83%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -1.719|   -1.719|-2694.104|-2708.295|    77.83%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.719|   -1.719|-2692.667|-2706.857|    77.84%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.719|   -1.719|-2692.401|-2706.592|    77.84%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.719|   -1.719|-2691.894|-2706.085|    77.84%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.719|   -1.719|-2691.681|-2705.872|    77.84%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.719|   -1.719|-2691.592|-2705.782|    77.84%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.719|   -1.719|-2690.948|-2705.138|    77.84%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.719|   -1.719|-2688.755|-2702.946|    77.85%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.719|   -1.719|-2688.353|-2702.544|    77.85%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.719|   -1.719|-2687.330|-2701.521|    77.86%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.719|   -1.719|-2687.109|-2701.300|    77.86%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.719|   -1.719|-2686.927|-2701.117|    77.86%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.719|   -1.719|-2686.816|-2701.007|    77.86%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.719|   -1.719|-2686.760|-2700.951|    77.86%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -1.719|   -1.719|-2686.206|-2700.396|    77.86%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -1.719|   -1.719|-2685.892|-2700.082|    77.87%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -1.719|   -1.719|-2685.805|-2699.996|    77.87%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -1.719|   -1.719|-2685.803|-2699.994|    77.87%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -1.719|   -1.719|-2685.640|-2699.831|    77.87%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.719|   -1.719|-2685.625|-2699.815|    77.87%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.719|   -1.719|-2685.560|-2699.751|    77.87%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.719|   -1.719|-2685.530|-2699.721|    77.87%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.719|   -1.719|-2684.909|-2699.100|    77.87%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.719|   -1.719|-2684.890|-2699.081|    77.87%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.719|   -1.719|-2684.735|-2698.925|    77.88%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.719|   -1.719|-2684.696|-2698.886|    77.88%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -1.719|   -1.719|-2684.509|-2698.700|    77.88%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -1.719|   -1.719|-2684.464|-2698.654|    77.88%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -1.719|   -1.719|-2684.011|-2698.202|    77.88%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -1.719|   -1.719|-2683.970|-2698.160|    77.89%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -1.719|   -1.719|-2683.940|-2698.130|    77.90%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -1.719|   -1.719|-2683.906|-2698.097|    77.91%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -1.719|   -1.719|-2683.783|-2697.974|    77.91%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -1.719|   -1.719|-2682.542|-2696.733|    77.91%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -1.719|   -1.719|-2682.219|-2696.409|    77.91%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -1.719|   -1.719|-2682.025|-2696.216|    77.91%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -1.719|   -1.719|-2681.427|-2695.618|    77.93%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.719|   -1.719|-2681.259|-2695.450|    77.93%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.719|   -1.719|-2681.139|-2695.330|    77.93%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.719|   -1.719|-2681.089|-2695.279|    77.93%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.719|   -1.719|-2680.081|-2694.271|    77.93%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -1.719|   -1.719|-2680.051|-2694.242|    77.93%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -1.719|   -1.719|-2679.958|-2694.148|    77.94%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -1.719|   -1.719|-2679.258|-2693.449|    77.94%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -1.719|   -1.719|-2679.250|-2693.441|    77.94%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -1.719|   -1.719|-2679.227|-2693.417|    77.94%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -1.719|   -1.719|-2680.130|-2694.321|    77.95%|   0:00:03.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -1.719|   -1.719|-2679.773|-2693.964|    77.97%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -1.719|   -1.719|-2679.447|-2693.637|    77.97%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -1.719|   -1.719|-2678.667|-2692.858|    77.98%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -1.719|   -1.719|-2678.164|-2692.354|    77.98%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
|  -1.719|   -1.719|-2677.925|-2692.116|    77.98%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
|  -1.719|   -1.719|-2676.829|-2691.020|    77.98%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
|  -1.719|   -1.719|-2676.714|-2690.905|    77.98%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
|  -1.719|   -1.719|-2676.690|-2690.881|    77.98%|   0:00:02.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
|  -1.719|   -1.719|-2676.122|-2690.313|    77.98%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.719|   -1.719|-2676.048|-2690.239|    77.99%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.719|   -1.719|-2675.954|-2690.145|    77.99%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.719|   -1.719|-2675.876|-2690.067|    77.99%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.719|   -1.719|-2675.736|-2689.927|    77.99%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.719|   -1.719|-2675.561|-2689.752|    78.00%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.719|   -1.719|-2674.833|-2689.024|    78.01%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -1.719|   -1.719|-2674.203|-2688.394|    78.01%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
|  -1.719|   -1.719|-2673.352|-2687.542|    78.01%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.719|   -1.719|-2673.256|-2687.447|    78.01%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.719|   -1.719|-2673.224|-2687.415|    78.01%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.719|   -1.719|-2672.635|-2686.825|    78.01%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.719|   -1.719|-2672.523|-2686.713|    78.01%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.719|   -1.719|-2672.353|-2686.544|    78.01%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.719|   -1.719|-2672.342|-2686.533|    78.02%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.719|   -1.719|-2672.276|-2686.467|    78.03%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.719|   -1.719|-2672.252|-2686.443|    78.03%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.719|   -1.719|-2672.150|-2686.341|    78.04%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.719|   -1.719|-2672.115|-2686.305|    78.04%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.719|   -1.719|-2672.041|-2686.232|    78.04%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.719|   -1.719|-2671.961|-2686.152|    78.04%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.719|   -1.719|-2671.940|-2686.131|    78.04%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.719|   -1.719|-2671.198|-2685.389|    78.04%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.719|   -1.719|-2670.858|-2685.049|    78.04%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.719|   -1.719|-2670.644|-2684.835|    78.04%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.719|   -1.719|-2669.679|-2683.870|    78.04%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.719|   -1.719|-2667.729|-2681.919|    78.06%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.719|   -1.719|-2667.475|-2681.666|    78.06%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.719|   -1.719|-2667.304|-2681.495|    78.06%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.719|   -1.719|-2666.949|-2681.140|    78.06%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.719|   -1.719|-2665.352|-2679.543|    78.08%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -1.719|   -1.719|-2664.720|-2678.911|    78.08%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -1.719|   -1.719|-2664.661|-2678.852|    78.08%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -1.719|   -1.719|-2664.402|-2678.593|    78.08%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -1.719|   -1.719|-2664.262|-2678.453|    78.09%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -1.719|   -1.719|-2664.250|-2678.440|    78.09%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -1.719|   -1.719|-2663.426|-2677.617|    78.10%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -1.719|   -1.719|-2663.309|-2677.500|    78.10%|   0:00:04.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -1.719|   -1.719|-2663.023|-2677.213|    78.11%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -1.719|   -1.719|-2662.767|-2676.958|    78.11%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -1.719|   -1.719|-2662.482|-2676.673|    78.11%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -1.719|   -1.719|-2662.416|-2676.607|    78.11%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -1.719|   -1.719|-2662.135|-2676.325|    78.14%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -1.719|   -1.719|-2661.575|-2675.765|    78.14%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.719|   -1.719|-2661.306|-2675.497|    78.14%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.719|   -1.719|-2660.984|-2675.175|    78.14%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.719|   -1.719|-2660.842|-2675.033|    78.14%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.719|   -1.719|-2660.618|-2674.809|    78.14%|   0:00:00.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -1.719|   -1.719|-2660.531|-2674.722|    78.14%|   0:00:01.0| 1870.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -1.719|   -1.719|-2658.678|-2672.869|    78.15%|   0:00:00.0| 1889.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.719|   -1.719|-2658.662|-2672.853|    78.15%|   0:00:00.0| 1889.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.719|   -1.719|-2658.064|-2672.255|    78.15%|   0:00:00.0| 1889.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.719|   -1.719|-2656.293|-2670.484|    78.15%|   0:00:00.0| 1889.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -1.719|   -1.719|-2655.318|-2669.509|    78.15%|   0:00:00.0| 1889.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory9_reg_59_/D  |
|  -1.719|   -1.719|-2655.310|-2669.501|    78.15%|   0:00:01.0| 1889.1M|        NA|       NA| NA                                                 |
|  -1.719|   -1.719|-2655.310|-2669.501|    78.15%|   0:00:00.0| 1889.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:18:01 real=0:18:00 mem=1889.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:18:01 real=0:18:01 mem=1889.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.093|  -14.191|
|reg2reg   |-1.719|-2655.310|
|HEPG      |-1.719|-2655.310|
|All Paths |-1.719|-2669.501|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.719 TNS Slack -2669.501 Density 78.15
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:42:48.2/0:42:59.2 (1.0), mem = 1889.1M
(I,S,L,T): WC_VIEW: 130.044, 38.1939, 1.94831, 170.186
Reclaim Optimization WNS Slack -1.719  TNS Slack -2669.501 Density 78.15
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    78.15%|        -|  -1.719|-2669.501|   0:00:00.0| 1889.1M|
|    78.10%|       68|  -1.719|-2670.946|   0:00:04.0| 1889.1M|
|    77.58%|     1552|  -1.718|-2672.460|   0:00:17.0| 1889.1M|
|    77.58%|        4|  -1.718|-2672.460|   0:00:01.0| 1889.1M|
|    77.58%|        0|  -1.718|-2672.460|   0:00:00.0| 1889.1M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.718  TNS Slack -2672.460 Density 77.58
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 14 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:24.9) (real = 0:00:24.0) **
(I,S,L,T): WC_VIEW: 129.526, 37.7779, 1.92664, 169.231
*** AreaOpt [finish] : cpu/real = 0:00:25.1/0:00:25.1 (1.0), totSession cpu/real = 0:43:13.3/0:43:24.2 (1.0), mem = 1889.1M
End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:25, mem=1870.12M, totSessionCpu=0:43:13).
** GigaOpt Optimizer WNS Slack -1.718 TNS Slack -2672.460 Density 77.58
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.093|  -14.131|
|reg2reg   |-1.718|-2658.329|
|HEPG      |-1.718|-2658.329|
|All Paths |-1.718|-2672.460|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 14 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:18:27 real=0:18:26 mem=1870.1M) ***

(I,S,L,T): WC_VIEW: 129.526, 37.7779, 1.92664, 169.231
*** SetupOpt [finish] : cpu/real = 0:18:37.4/0:18:36.5 (1.0), totSession cpu/real = 0:43:14.4/0:43:25.3 (1.0), mem = 1835.0M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1825.41 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.41 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43953  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43944 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.454000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 43930 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.32% V. EstWL: 1.099541e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer             (1-18)           (19-37)           (38-56)           (57-75)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       137( 0.15%)        23( 0.03%)        26( 0.03%)        16( 0.02%)   ( 0.23%) 
[NR-eGR]      M3  (3)        56( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M4  (4)        16( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)        10( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6  (6)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              222( 0.04%)        23( 0.00%)        26( 0.00%)        16( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.09% V
[NR-eGR] Overflow after earlyGlobalRoute 0.08% H + 0.44% V
Early Global Route congestion estimation runtime: 1.28 seconds, mem = 1835.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 4.00, normalized total congestion hotspot area = 44.66 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:09.1, real=0:00:10.0)***
Iteration  7: Total net bbox = 8.843e+05 (3.98e+05 4.87e+05)
              Est.  stn bbox = 1.092e+06 (4.96e+05 5.96e+05)
              cpu = 0:00:56.3 real = 0:00:56.0 mem = 2156.1M
Iteration  8: Total net bbox = 9.052e+05 (4.07e+05 4.98e+05)
              Est.  stn bbox = 1.120e+06 (5.09e+05 6.11e+05)
              cpu = 0:01:25 real = 0:01:25 mem = 2123.3M
Iteration  9: Total net bbox = 9.126e+05 (4.09e+05 5.04e+05)
              Est.  stn bbox = 1.135e+06 (5.14e+05 6.21e+05)
              cpu = 0:02:29 real = 0:02:29 mem = 2123.4M
Iteration 10: Total net bbox = 9.356e+05 (4.24e+05 5.12e+05)
              Est.  stn bbox = 1.158e+06 (5.29e+05 6.30e+05)
              cpu = 0:01:09 real = 0:01:09 mem = 2133.2M
Iteration 11: Total net bbox = 9.424e+05 (4.27e+05 5.15e+05)
              Est.  stn bbox = 1.165e+06 (5.32e+05 6.33e+05)
              cpu = 0:00:29.5 real = 0:00:29.0 mem = 2137.8M
Move report: Timing Driven Placement moves 38928 insts, mean move: 13.87 um, max move: 136.06 um
	Max move on inst (FE_OCPC5943_core_instance_array_out_126): (457.40, 316.80) --> (397.43, 240.71)

Finished Incremental Placement (cpu=0:07:02, real=0:07:02, mem=2134.6M)
*** Starting refinePlace (0:50:19 mem=2137.8M) ***
Total net bbox length = 9.603e+05 (4.452e+05 5.151e+05) (ext = 1.941e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 38928 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 38928 insts, mean move: 1.13 um, max move: 43.93 um
	Max move on inst (FE_OFC3103_core_instance_mac_array_instance_q_temp_174): (102.35, 259.12) --> (146.20, 259.20)
	Runtime: CPU: 0:00:06.7 REAL: 0:00:07.0 MEM: 2137.8MB
Summary Report:
Instances move: 38928 (out of 38928 movable)
Instances flipped: 0
Mean displacement: 1.13 um
Max displacement: 43.93 um (Instance: FE_OFC3103_core_instance_mac_array_instance_q_temp_174) (102.353, 259.118) -> (146.2, 259.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 9.206e+05 (4.026e+05 5.179e+05) (ext = 1.887e+04)
Runtime: CPU: 0:00:06.8 REAL: 0:00:07.0 MEM: 2137.8MB
*** Finished refinePlace (0:50:26 mem=2137.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2137.77 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2137.77 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43953  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43953 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.380200e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 43939 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.091408e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.05 seconds, mem = 2137.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 163931
[NR-eGR]     M2  (2V) length: 3.705630e+05um, number of vias: 244853
[NR-eGR]     M3  (3H) length: 4.081985e+05um, number of vias: 17014
[NR-eGR]     M4  (4V) length: 2.072555e+05um, number of vias: 4917
[NR-eGR]     M5  (5H) length: 8.849590e+04um, number of vias: 1242
[NR-eGR]     M6  (6V) length: 4.166500e+04um, number of vias: 189
[NR-eGR]     M7  (7H) length: 6.922000e+02um, number of vias: 276
[NR-eGR]     M8  (8V) length: 4.882800e+03um, number of vias: 0
[NR-eGR] Total length: 1.121753e+06um, number of vias: 432422
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.932290e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.23 seconds, mem = 2026.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:07:13, real=0:07:12)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2023.6M)
Extraction called for design 'fullchip' of instances=38928 and nets=43965 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 2023.559M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:41:32, real = 0:41:29, mem = 1422.4M, totSessionCpu=0:50:31 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1831.57)
Total number of fetched objects 43953
End delay calculation. (MEM=1904.86 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1904.86 CPU=0:00:10.8 REAL=0:00:10.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -1.896
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:50:49.2/0:50:59.6 (1.0), mem = 1904.9M
(I,S,L,T): WC_VIEW: 129.551, 38.2438, 1.92664, 169.722
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.896 TNS Slack -2940.133 Density 77.58
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.104|  -13.632|
|reg2reg   |-1.896|-2926.502|
|HEPG      |-1.896|-2926.502|
|All Paths |-1.896|-2940.133|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.896|   -1.896|-2926.502|-2940.133|    77.58%|   0:00:00.0| 1943.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.870|   -1.870|-2921.015|-2934.647|    77.58%|   0:00:01.0| 1943.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.854|   -1.854|-2917.907|-2931.538|    77.58%|   0:00:00.0| 1943.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.844|   -1.844|-2912.180|-2925.812|    77.59%|   0:00:01.0| 1943.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.832|   -1.832|-2909.780|-2923.412|    77.59%|   0:00:00.0| 1943.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.819|   -1.819|-2899.698|-2913.329|    77.59%|   0:00:01.0| 1943.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -1.810|   -1.810|-2896.215|-2909.847|    77.59%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -1.802|   -1.802|-2888.083|-2901.715|    77.59%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.794|   -1.794|-2885.958|-2899.589|    77.60%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.789|   -1.789|-2879.176|-2892.808|    77.60%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.781|   -1.781|-2872.104|-2885.735|    77.60%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -1.777|   -1.777|-2867.856|-2881.487|    77.60%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.774|   -1.774|-2865.397|-2879.029|    77.60%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.765|   -1.765|-2861.447|-2875.078|    77.61%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.758|   -1.758|-2855.263|-2868.894|    77.61%|   0:00:05.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.758|   -1.758|-2849.367|-2862.999|    77.62%|   0:00:04.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.758|   -1.758|-2848.590|-2862.221|    77.62%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.750|   -1.750|-2847.376|-2861.008|    77.62%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.747|   -1.747|-2835.779|-2849.411|    77.63%|   0:00:02.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.744|   -1.744|-2828.825|-2842.457|    77.63%|   0:00:03.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.740|   -1.740|-2823.641|-2837.273|    77.64%|   0:00:02.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.740|   -1.740|-2818.402|-2832.034|    77.64%|   0:00:03.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.731|   -1.731|-2816.593|-2830.224|    77.65%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.730|   -1.730|-2806.385|-2820.017|    77.66%|   0:00:05.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.730|   -1.730|-2798.571|-2812.202|    77.66%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.722|   -1.722|-2796.879|-2810.511|    77.67%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.723|   -1.723|-2794.561|-2808.193|    77.68%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.722|   -1.722|-2793.496|-2807.127|    77.68%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -1.722|   -1.722|-2793.162|-2806.793|    77.69%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -1.722|   -1.722|-2793.128|-2806.760|    77.69%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -1.714|   -1.714|-2787.523|-2801.155|    77.70%|   0:00:02.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.714|   -1.714|-2777.369|-2791.001|    77.71%|   0:00:02.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.714|   -1.714|-2777.182|-2790.814|    77.71%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.709|   -1.709|-2774.138|-2787.769|    77.72%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.709|   -1.709|-2769.874|-2783.506|    77.73%|   0:00:02.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.709|   -1.709|-2769.642|-2783.274|    77.73%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.707|   -1.707|-2769.242|-2782.874|    77.74%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.707|   -1.707|-2766.957|-2780.588|    77.75%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.701|   -1.701|-2765.637|-2779.268|    77.76%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.700|   -1.700|-2762.161|-2775.793|    77.77%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.700|   -1.700|-2759.733|-2773.365|    77.77%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.699|   -1.699|-2756.082|-2769.713|    77.79%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.699|   -1.699|-2755.776|-2769.408|    77.79%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.697|   -1.697|-2754.883|-2768.515|    77.79%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.697|   -1.697|-2754.171|-2767.803|    77.80%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.688|   -1.688|-2750.177|-2763.809|    77.81%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.686|   -1.686|-2746.663|-2760.295|    77.82%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.686|   -1.686|-2744.433|-2758.065|    77.82%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.681|   -1.681|-2743.219|-2756.850|    77.84%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.681|   -1.681|-2739.925|-2753.557|    77.84%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.675|   -1.675|-2735.143|-2748.775|    77.84%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.675|   -1.675|-2734.604|-2748.236|    77.85%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.673|   -1.673|-2733.940|-2747.572|    77.85%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.673|   -1.673|-2732.347|-2745.978|    77.85%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.667|   -1.667|-2728.875|-2742.506|    77.88%|   0:00:05.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.667|   -1.667|-2728.822|-2742.453|    77.88%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.666|   -1.666|-2726.979|-2740.611|    77.89%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.666|   -1.666|-2726.854|-2740.486|    77.89%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.661|   -1.661|-2726.178|-2739.810|    77.89%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.656|   -1.656|-2720.804|-2734.436|    77.89%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.651|   -1.651|-2719.784|-2733.416|    77.89%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.651|   -1.651|-2714.781|-2728.413|    77.90%|   0:00:06.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.648|   -1.648|-2713.770|-2727.402|    77.90%|   0:00:12.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.650|   -1.650|-2711.336|-2724.968|    77.91%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.648|   -1.648|-2710.784|-2724.416|    77.91%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.643|   -1.643|-2709.537|-2723.169|    77.92%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.643|   -1.643|-2705.030|-2718.662|    77.93%|   0:00:11.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.643|   -1.643|-2705.024|-2718.656|    77.93%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.638|   -1.638|-2702.007|-2715.638|    77.95%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.635|   -1.635|-2699.554|-2713.186|    77.96%|   0:00:06.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.635|   -1.635|-2696.256|-2709.887|    77.97%|   0:00:02.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.635|   -1.635|-2696.012|-2709.644|    77.97%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.634|   -1.634|-2696.084|-2709.715|    77.98%|   0:00:03.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.629|   -1.629|-2693.742|-2707.374|    77.98%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.629|   -1.629|-2689.828|-2703.459|    77.99%|   0:00:09.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.624|   -1.624|-2688.127|-2701.759|    77.99%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.623|   -1.623|-2685.510|-2699.141|    78.00%|   0:00:17.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.623|   -1.623|-2684.914|-2698.545|    78.00%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.616|   -1.616|-2681.479|-2695.111|    78.02%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.616|   -1.616|-2677.200|-2690.839|    78.03%|   0:00:13.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.613|   -1.613|-2676.365|-2690.004|    78.03%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.613|   -1.613|-2673.298|-2686.937|    78.04%|   0:00:12.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.613|   -1.613|-2672.879|-2686.519|    78.04%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.610|   -1.610|-2671.402|-2685.041|    78.05%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.610|   -1.610|-2669.810|-2683.449|    78.06%|   0:00:03.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.606|   -1.606|-2668.502|-2682.143|    78.07%|   0:00:02.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.606|   -1.606|-2666.619|-2680.260|    78.08%|   0:00:16.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.602|   -1.602|-2666.049|-2679.690|    78.10%|   0:00:06.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.598|   -1.598|-2665.603|-2679.244|    78.11%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -1.594|   -1.594|-2666.194|-2679.835|    78.11%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.591|   -1.591|-2664.949|-2678.590|    78.12%|   0:00:11.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.591|   -1.591|-2661.869|-2675.510|    78.13%|   0:00:08.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.591|   -1.591|-2660.955|-2674.596|    78.13%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.587|   -1.587|-2659.626|-2673.267|    78.15%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.586|   -1.586|-2658.204|-2671.845|    78.16%|   0:00:03.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.586|   -1.586|-2656.946|-2670.587|    78.16%|   0:00:04.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.582|   -1.582|-2655.578|-2669.219|    78.17%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.580|   -1.580|-2652.857|-2666.498|    78.17%|   0:00:02.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.580|   -1.580|-2651.713|-2665.369|    78.17%|   0:00:11.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.576|   -1.576|-2650.787|-2664.442|    78.19%|   0:00:02.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.575|   -1.575|-2648.879|-2662.535|    78.20%|   0:00:10.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.573|   -1.573|-2646.971|-2660.627|    78.20%|   0:00:08.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.573|   -1.573|-2646.459|-2660.117|    78.21%|   0:00:03.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.573|   -1.573|-2646.376|-2660.034|    78.21%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.569|   -1.569|-2643.055|-2656.714|    78.26%|   0:00:04.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.569|   -1.569|-2641.680|-2655.339|    78.26%|   0:00:05.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.569|   -1.569|-2640.219|-2653.877|    78.26%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.566|   -1.566|-2640.227|-2653.885|    78.29%|   0:00:02.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.566|   -1.566|-2639.704|-2653.362|    78.29%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.565|   -1.565|-2641.384|-2655.042|    78.30%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.561|   -1.561|-2641.631|-2655.289|    78.30%|   0:00:00.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.554|   -1.554|-2641.634|-2655.292|    78.30%|   0:00:05.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.551|   -1.551|-2639.258|-2652.916|    78.31%|   0:00:20.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.545|   -1.545|-2640.472|-2654.131|    78.32%|   0:00:02.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.541|   -1.541|-2638.976|-2652.635|    78.33%|   0:00:02.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.539|   -1.539|-2639.108|-2652.767|    78.34%|   0:00:12.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.532|   -1.532|-2635.734|-2649.393|    78.35%|   0:00:13.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.531|   -1.531|-2634.847|-2648.505|    78.35%|   0:00:08.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.530|   -1.530|-2633.384|-2647.044|    78.36%|   0:00:10.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.526|   -1.526|-2631.779|-2645.440|    78.36%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.522|   -1.522|-2629.534|-2643.195|    78.37%|   0:00:16.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -1.520|   -1.520|-2626.684|-2640.344|    78.39%|   0:00:16.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.517|   -1.517|-2627.187|-2640.848|    78.39%|   0:00:06.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.515|   -1.515|-2626.503|-2640.164|    78.39%|   0:00:06.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.515|   -1.515|-2625.149|-2638.810|    78.40%|   0:00:04.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.514|   -1.514|-2625.149|-2638.811|    78.40%|   0:00:02.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.510|   -1.510|-2624.846|-2638.507|    78.40%|   0:00:01.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.507|   -1.507|-2623.166|-2636.827|    78.41%|   0:00:03.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.505|   -1.505|-2621.256|-2634.917|    78.42%|   0:00:08.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.502|   -1.502|-2620.033|-2633.695|    78.42%|   0:00:09.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.500|   -1.500|-2618.641|-2632.302|    78.42%|   0:00:22.0| 1951.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.498|   -1.498|-2617.553|-2631.214|    78.42%|   0:00:13.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.495|   -1.495|-2616.560|-2630.221|    78.42%|   0:00:02.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.493|   -1.493|-2612.882|-2626.543|    78.43%|   0:00:12.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.491|   -1.491|-2611.085|-2624.760|    78.43%|   0:00:04.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.489|   -1.489|-2609.729|-2623.404|    78.43%|   0:00:17.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.488|   -1.488|-2609.300|-2622.977|    78.43%|   0:00:01.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.488|   -1.488|-2608.144|-2621.821|    78.43%|   0:00:05.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.488|   -1.488|-2607.956|-2621.633|    78.44%|   0:00:02.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.485|   -1.485|-2605.529|-2619.206|    78.49%|   0:00:03.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.483|   -1.483|-2603.645|-2617.322|    78.49%|   0:00:05.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.482|   -1.482|-2602.440|-2616.117|    78.50%|   0:00:01.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.478|   -1.478|-2602.160|-2615.846|    78.50%|   0:00:01.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -1.477|   -1.477|-2597.188|-2610.874|    78.51%|   0:00:39.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.476|   -1.476|-2596.462|-2610.148|    78.51%|   0:00:04.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.472|   -1.472|-2594.246|-2607.932|    78.52%|   0:00:02.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.470|   -1.470|-2592.508|-2606.194|    78.52%|   0:00:18.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.469|   -1.469|-2590.097|-2603.783|    78.53%|   0:00:18.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.467|   -1.467|-2589.470|-2603.156|    78.53%|   0:00:11.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.466|   -1.466|-2588.563|-2602.250|    78.53%|   0:00:11.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.464|   -1.464|-2588.093|-2601.779|    78.54%|   0:00:01.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.464|   -1.464|-2585.724|-2599.410|    78.55%|   0:00:09.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.464|   -1.464|-2585.505|-2599.191|    78.55%|   0:00:13.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.468|   -1.468|-2585.135|-2598.821|    78.56%|   0:00:02.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.463|   -1.463|-2584.500|-2598.186|    78.56%|   0:00:00.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.459|   -1.459|-2583.880|-2597.566|    78.57%|   0:00:01.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.457|   -1.457|-2583.061|-2596.747|    78.57%|   0:00:14.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.457|   -1.457|-2582.181|-2595.867|    78.57%|   0:00:04.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.457|   -1.457|-2581.897|-2595.583|    78.57%|   0:00:02.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.456|   -1.456|-2578.881|-2592.567|    78.61%|   0:00:05.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.454|   -1.454|-2577.900|-2591.586|    78.61%|   0:00:01.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.452|   -1.452|-2578.034|-2591.720|    78.61%|   0:00:06.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.454|   -1.454|-2576.492|-2590.179|    78.63%|   0:00:35.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.451|   -1.451|-2576.201|-2589.887|    78.63%|   0:00:00.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.450|   -1.450|-2575.234|-2588.920|    78.63%|   0:00:08.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.450|   -1.450|-2573.883|-2587.569|    78.63%|   0:00:24.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.449|   -1.449|-2573.673|-2587.359|    78.63%|   0:00:03.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.449|   -1.449|-2572.491|-2586.177|    78.64%|   0:00:14.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.448|   -1.448|-2569.938|-2583.624|    78.67%|   0:00:02.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.448|   -1.448|-2569.605|-2583.291|    78.67%|   0:00:01.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.448|   -1.448|-2569.354|-2583.040|    78.67%|   0:00:01.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.447|   -1.447|-2568.438|-2582.124|    78.68%|   0:00:00.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.444|   -1.444|-2567.566|-2581.252|    78.69%|   0:00:06.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.444|   -1.444|-2566.209|-2579.895|    78.69%|   0:00:20.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.444|   -1.444|-2566.050|-2579.736|    78.70%|   0:00:12.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.444|   -1.444|-2565.935|-2579.621|    78.70%|   0:00:04.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.444|   -1.444|-2565.790|-2579.476|    78.70%|   0:00:00.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.442|   -1.442|-2562.389|-2576.075|    78.74%|   0:00:03.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.441|   -1.441|-2560.714|-2574.400|    78.75%|   0:00:05.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.438|   -1.438|-2560.028|-2573.715|    78.75%|   0:00:04.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.438|   -1.438|-2557.941|-2571.627|    78.76%|   0:00:31.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.438|   -1.438|-2557.675|-2571.364|    78.77%|   0:00:05.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.438|   -1.438|-2557.581|-2571.270|    78.77%|   0:00:00.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.437|   -1.437|-2555.429|-2569.117|    78.85%|   0:00:05.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.437|   -1.437|-2553.969|-2567.657|    78.85%|   0:00:05.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.437|   -1.437|-2553.006|-2566.694|    78.85%|   0:00:04.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.436|   -1.436|-2552.289|-2565.978|    78.86%|   0:00:00.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.435|   -1.435|-2549.844|-2563.532|    78.87%|   0:00:14.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.435|   -1.435|-2549.534|-2563.222|    78.87%|   0:00:13.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.434|   -1.434|-2546.925|-2560.613|    78.90%|   0:00:02.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.432|   -1.432|-2545.545|-2559.234|    78.91%|   0:00:01.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.432|   -1.432|-2544.943|-2558.631|    78.92%|   0:00:15.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.432|   -1.432|-2544.604|-2558.293|    78.92%|   0:00:01.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.432|   -1.432|-2544.521|-2558.210|    78.92%|   0:00:00.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.432|   -1.432|-2544.419|-2558.108|    78.92%|   0:00:01.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.432|   -1.432|-2543.892|-2557.580|    78.95%|   0:00:02.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.432|   -1.432|-2543.875|-2557.564|    78.96%|   0:00:00.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.432|   -1.432|-2543.581|-2557.269|    78.98%|   0:00:08.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.432|   -1.432|-2543.506|-2557.194|    78.99%|   0:00:03.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.432|   -1.432|-2543.454|-2557.143|    79.01%|   0:00:01.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.432|   -1.432|-2543.453|-2557.141|    79.01%|   0:00:00.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.432|   -1.432|-2543.453|-2557.141|    79.01%|   0:00:00.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:15:09 real=0:15:08 mem=1960.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.104|   -1.432| -13.688|-2557.141|    79.01%|   0:00:00.0| 1960.7M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_106_/D       |
|  -0.051|   -1.432|  -7.399|-2550.852|    79.01%|   0:00:01.0| 1960.7M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_57_/D        |
|  -0.042|   -1.432|  -5.006|-2548.459|    79.01%|   0:00:00.0| 1960.7M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_117_/E                          |
|  -0.033|   -1.432|  -3.530|-2546.983|    79.01%|   0:00:00.0| 1960.7M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_28_/D        |
|  -0.022|   -1.432|  -1.318|-2544.765|    79.02%|   0:00:01.0| 1998.8M|   WC_VIEW|  default| core_instance_kmem_instance_Q_reg_46_/D            |
|  -0.016|   -1.432|  -0.358|-2543.805|    79.02%|   0:00:00.0| 1998.8M|   WC_VIEW|  default| core_instance_kmem_instance_Q_reg_71_/D            |
|  -0.014|   -1.432|  -0.123|-2543.571|    79.02%|   0:00:00.0| 1998.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_57_/D        |
|  -0.005|   -1.432|  -0.042|-2543.490|    79.02%|   0:00:01.0| 1998.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_75_/D        |
|   0.004|   -1.432|   0.000|-2543.448|    79.02%|   0:00:00.0| 1998.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_122_/D       |
|   0.011|   -1.432|   0.000|-2543.448|    79.03%|   0:00:00.0| 1998.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_6_/D         |
|   0.019|   -1.432|   0.000|-2543.448|    79.03%|   0:00:01.0| 1998.8M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_77_/E                             |
|   0.019|   -1.432|   0.000|-2543.448|    79.03%|   0:00:00.0| 1998.8M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_77_/E                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.5 real=0:00:04.0 mem=1998.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:15:12 real=0:15:12 mem=1998.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.019|    0.000|
|reg2reg   |-1.432|-2543.448|
|HEPG      |-1.432|-2543.448|
|All Paths |-1.432|-2543.448|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.432 TNS Slack -2543.448 Density 79.03
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:06:13.9/1:06:23.5 (1.0), mem = 1998.8M
(I,S,L,T): WC_VIEW: 131.534, 40.4048, 1.98417, 173.922
Reclaim Optimization WNS Slack -1.432  TNS Slack -2543.448 Density 79.03
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    79.03%|        -|  -1.432|-2543.448|   0:00:00.0| 1998.8M|
|    78.96%|      110|  -1.432|-2539.933|   0:00:05.0| 1998.8M|
|    78.70%|      850|  -1.429|-2538.076|   0:00:13.0| 1998.8M|
|    78.70%|        1|  -1.429|-2538.076|   0:00:00.0| 1998.8M|
|    78.70%|        0|  -1.429|-2538.076|   0:00:01.0| 1998.8M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.429  TNS Slack -2538.076 Density 78.70
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 106 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:20.9) (real = 0:00:21.0) **
(I,S,L,T): WC_VIEW: 131.154, 40.153, 1.97049, 173.277
*** AreaOpt [finish] : cpu/real = 0:00:21.2/0:00:21.1 (1.0), totSession cpu/real = 1:06:35.0/1:06:44.6 (1.0), mem = 1998.8M
End: Area Reclaim Optimization (cpu=0:00:21, real=0:00:21, mem=1933.85M, totSessionCpu=1:06:35).
*** Starting refinePlace (1:06:36 mem=1933.8M) ***
Total net bbox length = 9.263e+05 (4.062e+05 5.202e+05) (ext = 1.887e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 39856 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 981 insts, mean move: 6.68 um, max move: 41.60 um
	Max move on inst (FE_OFC834_core_instance_pmem_in_82): (344.20, 275.40) --> (335.00, 243.00)
	Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 2079.2MB
Move report: Detail placement moves 7302 insts, mean move: 0.76 um, max move: 7.80 um
	Max move on inst (FE_RC_5390_0): (89.20, 304.20) --> (93.40, 307.80)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2079.2MB
Summary Report:
Instances move: 7808 (out of 39856 movable)
Instances flipped: 11
Mean displacement: 1.52 um
Max displacement: 41.60 um (Instance: FE_OFC834_core_instance_pmem_in_82) (344.2, 275.4) -> (335, 243)
	Length: 12 sites, height: 1 rows, site name: core, cell type: BUFFD6
Total net bbox length = 9.323e+05 (4.105e+05 5.218e+05) (ext = 1.887e+04)
Runtime: CPU: 0:00:04.9 REAL: 0:00:05.0 MEM: 2079.2MB
*** Finished refinePlace (1:06:41 mem=2079.2M) ***
Finished re-routing un-routed nets (0:00:00.0 2079.2M)


Density : 0.7870
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:07.0 real=0:00:07.0 mem=2079.2M) ***
** GigaOpt Optimizer WNS Slack -1.474 TNS Slack -2553.928 Density 78.70
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.019|    0.000|
|reg2reg   |-1.474|-2553.928|
|HEPG      |-1.474|-2553.928|
|All Paths |-1.474|-2553.928|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.474|   -1.474|-2553.928|-2553.928|    78.70%|   0:00:00.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.464|   -1.464|-2551.970|-2551.970|    78.70%|   0:00:02.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.452|   -1.452|-2549.794|-2549.794|    78.70%|   0:00:01.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.441|   -1.441|-2547.386|-2547.386|    78.70%|   0:00:02.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.433|   -1.433|-2544.448|-2544.448|    78.71%|   0:00:02.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.428|   -1.428|-2541.987|-2541.987|    78.70%|   0:00:17.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.426|   -1.426|-2538.600|-2538.600|    78.72%|   0:01:11.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.425|   -1.425|-2537.502|-2537.502|    78.72%|   0:00:49.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.425|   -1.425|-2535.638|-2535.638|    78.72%|   0:00:12.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.424|   -1.424|-2535.909|-2535.909|    78.72%|   0:00:00.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.426|   -1.426|-2534.709|-2534.709|    78.73%|   0:00:27.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.424|   -1.424|-2534.844|-2534.844|    78.73%|   0:00:00.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.426|   -1.426|-2534.399|-2534.399|    78.73%|   0:00:05.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.431|   -1.431|-2534.312|-2534.312|    78.77%|   0:00:02.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.420|   -1.420|-2533.497|-2533.497|    78.77%|   0:00:01.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.421|   -1.421|-2532.774|-2532.774|    78.78%|   0:01:29.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.420|   -1.420|-2530.374|-2530.374|    78.78%|   0:00:03.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.414|   -1.414|-2527.553|-2527.553|    78.86%|   0:00:05.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.415|   -1.415|-2525.793|-2525.793|    78.88%|   0:00:28.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.415|   -1.415|-2524.712|-2524.712|    78.88%|   0:00:04.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.413|   -1.413|-2522.158|-2522.158|    78.90%|   0:00:06.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.411|   -1.411|-2521.268|-2521.268|    78.91%|   0:00:06.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.411|   -1.411|-2520.473|-2520.473|    78.92%|   0:00:10.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.411|   -1.411|-2520.138|-2520.138|    78.92%|   0:00:08.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.411|   -1.411|-2520.061|-2520.061|    78.92%|   0:00:00.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.411|   -1.411|-2519.917|-2519.917|    78.92%|   0:00:00.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.407|   -1.407|-2517.724|-2517.724|    78.96%|   0:00:08.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.407|   -1.407|-2514.314|-2514.314|    78.99%|   0:00:12.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.407|   -1.407|-2514.256|-2514.256|    78.99%|   0:00:00.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.405|   -1.405|-2512.053|-2512.053|    79.03%|   0:00:05.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.405|   -1.405|-2511.458|-2511.458|    79.03%|   0:00:07.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.405|   -1.405|-2510.777|-2510.777|    79.04%|   0:00:01.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.402|   -1.402|-2507.925|-2507.925|    79.12%|   0:00:06.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.402|   -1.402|-2506.110|-2506.110|    79.12%|   0:00:06.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.399|   -1.399|-2505.399|-2505.399|    79.14%|   0:00:00.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.399|   -1.399|-2503.187|-2503.187|    79.15%|   0:00:10.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.399|   -1.399|-2503.070|-2503.070|    79.16%|   0:00:00.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.395|   -1.395|-2501.454|-2501.454|    79.23%|   0:00:04.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.395|   -1.395|-2499.091|-2499.091|    79.25%|   0:00:43.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.395|   -1.395|-2497.713|-2497.713|    79.26%|   0:00:25.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.393|   -1.393|-2495.062|-2495.062|    79.34%|   0:00:07.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.392|   -1.392|-2493.380|-2493.380|    79.38%|   0:00:05.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.392|   -1.392|-2493.171|-2493.171|    79.38%|   0:00:01.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.389|   -1.389|-2491.561|-2491.561|    79.45%|   0:00:25.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -1.389|   -1.389|-2491.077|-2491.077|    79.45%|   0:00:02.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -1.388|   -1.388|-2490.406|-2490.406|    79.48%|   0:00:03.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.388|   -1.388|-2490.110|-2490.110|    79.49%|   0:00:01.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.387|   -1.387|-2489.364|-2489.364|    79.52%|   0:00:05.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.387|   -1.387|-2489.280|-2489.280|    79.53%|   0:00:01.0| 2079.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.386|   -1.386|-2486.899|-2486.899|    79.55%|   0:00:06.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.386|   -1.386|-2486.219|-2486.219|    79.55%|   0:00:01.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.385|   -1.385|-2484.491|-2484.491|    79.59%|   0:00:06.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.385|   -1.385|-2484.324|-2484.324|    79.59%|   0:00:01.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.383|   -1.383|-2483.589|-2483.589|    79.61%|   0:00:01.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.383|   -1.383|-2483.440|-2483.440|    79.61%|   0:00:01.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.382|   -1.382|-2481.318|-2481.318|    79.64%|   0:00:02.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.382|   -1.382|-2480.468|-2480.468|    79.65%|   0:00:01.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.381|   -1.381|-2479.565|-2479.565|    79.66%|   0:00:05.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.381|   -1.381|-2479.223|-2479.223|    79.66%|   0:00:01.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.380|   -1.380|-2478.935|-2478.935|    79.68%|   0:00:01.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.380|   -1.380|-2478.823|-2478.823|    79.68%|   0:00:01.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.378|   -1.378|-2476.851|-2476.851|    79.73%|   0:00:06.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.379|   -1.379|-2476.746|-2476.746|    79.78%|   0:00:06.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.377|   -1.377|-2476.427|-2476.427|    79.79%|   0:00:03.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.377|   -1.377|-2476.027|-2476.027|    79.79%|   0:00:02.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.377|   -1.377|-2475.954|-2475.954|    79.80%|   0:00:00.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.376|   -1.376|-2475.552|-2475.552|    79.82%|   0:00:09.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.375|   -1.375|-2475.062|-2475.062|    79.85%|   0:00:03.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.375|   -1.375|-2475.001|-2475.001|    79.85%|   0:00:01.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.375|   -1.375|-2474.863|-2474.863|    79.85%|   0:00:00.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.373|   -1.373|-2474.000|-2474.000|    79.87%|   0:00:03.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.373|   -1.373|-2473.563|-2473.563|    79.87%|   0:00:01.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.372|   -1.372|-2473.159|-2473.159|    79.90%|   0:00:09.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.373|   -1.373|-2472.944|-2472.944|    79.90%|   0:00:01.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.373|   -1.373|-2472.837|-2472.837|    79.90%|   0:00:00.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.372|   -1.372|-2472.854|-2472.854|    79.92%|   0:00:02.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.372|   -1.372|-2471.137|-2471.137|    79.95%|   0:00:04.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.370|   -1.370|-2470.604|-2470.604|    79.97%|   0:00:00.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.370|   -1.370|-2470.205|-2470.205|    79.98%|   0:00:01.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.369|   -1.369|-2470.462|-2470.462|    80.00%|   0:00:02.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.368|   -1.368|-2469.850|-2469.850|    80.00%|   0:00:34.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.368|   -1.368|-2469.829|-2469.829|    80.00%|   0:00:04.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.367|   -1.367|-2469.285|-2469.285|    80.00%|   0:00:05.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.367|   -1.367|-2468.594|-2468.594|    80.01%|   0:00:22.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.367|   -1.367|-2468.256|-2468.256|    80.01%|   0:00:01.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.366|   -1.366|-2466.932|-2466.932|    80.05%|   0:00:06.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.365|   -1.365|-2465.461|-2465.461|    80.06%|   0:00:11.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.365|   -1.365|-2465.875|-2465.875|    80.06%|   0:00:08.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.365|   -1.365|-2465.602|-2465.602|    80.06%|   0:00:05.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.364|   -1.364|-2464.735|-2464.735|    80.17%|   0:00:07.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.363|   -1.363|-2463.783|-2463.783|    80.17%|   0:00:07.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.362|   -1.362|-2463.010|-2463.010|    80.17%|   0:00:05.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.362|   -1.362|-2462.787|-2462.787|    80.28%|   0:00:14.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.360|   -1.360|-2461.214|-2461.214|    80.33%|   0:00:02.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.362|   -1.362|-2460.240|-2460.240|    80.33%|   0:00:18.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.360|   -1.360|-2459.816|-2459.816|    80.33%|   0:00:04.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.359|   -1.359|-2459.173|-2459.173|    80.38%|   0:00:05.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.359|   -1.359|-2456.632|-2456.632|    80.39%|   0:00:13.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.358|   -1.358|-2456.073|-2456.073|    80.42%|   0:00:01.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.358|   -1.358|-2455.766|-2455.766|    80.45%|   0:00:03.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.358|   -1.358|-2455.751|-2455.751|    80.45%|   0:00:00.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.358|   -1.358|-2455.649|-2455.649|    80.45%|   0:00:00.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.358|   -1.358|-2455.590|-2455.590|    80.45%|   0:00:01.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.358|   -1.358|-2455.310|-2455.310|    80.48%|   0:00:06.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.358|   -1.358|-2455.159|-2455.159|    80.53%|   0:00:03.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.358|   -1.358|-2455.126|-2455.126|    80.53%|   0:00:00.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.358|   -1.358|-2454.908|-2454.908|    80.54%|   0:00:01.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.358|   -1.358|-2454.905|-2454.905|    80.55%|   0:00:00.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.358|   -1.358|-2454.905|-2454.905|    80.55%|   0:00:00.0| 2077.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:13:14 real=0:13:13 mem=2077.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:13:14 real=0:13:14 mem=2077.2M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.019|    0.000|
|reg2reg   |-1.358|-2454.905|
|HEPG      |-1.358|-2454.905|
|All Paths |-1.358|-2454.905|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.358 TNS Slack -2454.905 Density 80.55
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:19:57.2/1:20:06.1 (1.0), mem = 2077.2M
(I,S,L,T): WC_VIEW: 133.4, 43.2019, 2.03572, 178.637
Reclaim Optimization WNS Slack -1.358  TNS Slack -2454.905 Density 80.55
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    80.55%|        -|  -1.358|-2454.905|   0:00:00.0| 2077.2M|
|    80.51%|       55|  -1.358|-2452.948|   0:00:05.0| 2077.2M|
|    80.26%|      814|  -1.357|-2452.079|   0:00:13.0| 2077.2M|
|    80.26%|        0|  -1.357|-2452.079|   0:00:01.0| 2077.2M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.357  TNS Slack -2452.079 Density 80.26
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 147 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:21.3) (real = 0:00:21.0) **
(I,S,L,T): WC_VIEW: 133.041, 42.9198, 2.0238, 177.984
*** AreaOpt [finish] : cpu/real = 0:00:21.6/0:00:21.6 (1.0), totSession cpu/real = 1:20:18.8/1:20:27.7 (1.0), mem = 2077.2M
End: Area Reclaim Optimization (cpu=0:00:22, real=0:00:21, mem=1964.18M, totSessionCpu=1:20:19).
*** Starting refinePlace (1:20:19 mem=1964.2M) ***
Total net bbox length = 9.418e+05 (4.163e+05 5.255e+05) (ext = 1.887e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 41431 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 11778 insts, mean move: 7.02 um, max move: 77.60 um
	Max move on inst (FE_RC_7057_0): (273.40, 325.80) --> (315.00, 289.80)
	Runtime: CPU: 0:00:12.0 REAL: 0:00:12.0 MEM: 2129.7MB
Move report: Detail placement moves 10732 insts, mean move: 0.61 um, max move: 6.80 um
	Max move on inst (DP_OP_1331J1_125_8403_U136): (257.40, 484.20) --> (262.40, 486.00)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2129.7MB
Summary Report:
Instances move: 15804 (out of 41431 movable)
Instances flipped: 66
Mean displacement: 5.45 um
Max displacement: 77.60 um (Instance: FE_RC_7057_0) (273.4, 325.8) -> (315, 289.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 9.561e+05 (4.280e+05 5.281e+05) (ext = 1.887e+04)
Runtime: CPU: 0:00:13.1 REAL: 0:00:13.0 MEM: 2129.7MB
*** Finished refinePlace (1:20:33 mem=2129.7M) ***
Finished re-routing un-routed nets (0:00:00.2 2129.7M)


Density : 0.8026
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:18.7 real=0:00:19.0 mem=2129.7M) ***
** GigaOpt Optimizer WNS Slack -1.463 TNS Slack -2545.002 Density 80.26
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.019|    0.000|
|reg2reg   |-1.463|-2545.002|
|HEPG      |-1.463|-2545.002|
|All Paths |-1.463|-2545.002|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.463|   -1.463|-2545.002|-2545.002|    80.26%|   0:00:00.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.451|   -1.451|-2542.342|-2542.342|    80.26%|   0:00:01.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.432|   -1.432|-2535.192|-2535.192|    80.26%|   0:00:01.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.424|   -1.424|-2523.218|-2523.218|    80.26%|   0:00:04.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.421|   -1.421|-2522.562|-2522.562|    80.26%|   0:00:00.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.420|   -1.420|-2522.437|-2522.437|    80.26%|   0:00:03.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.411|   -1.411|-2520.314|-2520.314|    80.26%|   0:00:01.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.404|   -1.404|-2510.063|-2510.063|    80.27%|   0:00:08.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.395|   -1.395|-2507.140|-2507.140|    80.27%|   0:00:09.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -1.388|   -1.388|-2504.511|-2504.511|    80.27%|   0:00:12.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.389|   -1.389|-2502.069|-2502.069|    80.28%|   0:00:23.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.382|   -1.382|-2500.810|-2500.810|    80.28%|   0:00:07.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.382|   -1.382|-2496.117|-2496.117|    80.28%|   0:00:38.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.382|   -1.382|-2495.881|-2495.881|    80.29%|   0:00:02.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.379|   -1.379|-2495.369|-2495.369|    80.29%|   0:00:02.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.379|   -1.379|-2493.025|-2493.025|    80.29%|   0:00:00.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.375|   -1.375|-2492.148|-2492.148|    80.32%|   0:00:01.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.372|   -1.372|-2489.060|-2489.060|    80.32%|   0:00:02.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.372|   -1.372|-2487.996|-2487.996|    80.32%|   0:00:01.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.367|   -1.367|-2486.325|-2486.325|    80.34%|   0:00:01.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.367|   -1.367|-2484.814|-2484.814|    80.35%|   0:00:15.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.363|   -1.363|-2482.800|-2482.800|    80.37%|   0:00:05.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.362|   -1.362|-2480.236|-2480.236|    80.38%|   0:00:06.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.362|   -1.362|-2479.306|-2479.306|    80.38%|   0:00:14.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.359|   -1.359|-2477.137|-2477.137|    80.42%|   0:00:09.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.359|   -1.359|-2476.076|-2476.076|    80.43%|   0:00:02.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.357|   -1.357|-2475.245|-2475.245|    80.44%|   0:00:12.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.357|   -1.357|-2474.717|-2474.717|    80.45%|   0:00:13.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.354|   -1.354|-2470.831|-2470.831|    80.49%|   0:00:07.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.354|   -1.354|-2469.545|-2469.545|    80.51%|   0:00:26.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.354|   -1.354|-2469.507|-2469.507|    80.51%|   0:00:00.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.353|   -1.353|-2466.242|-2466.242|    80.59%|   0:00:12.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.353|   -1.353|-2465.624|-2465.624|    80.59%|   0:00:03.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.350|   -1.350|-2464.629|-2464.629|    80.61%|   0:00:02.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.349|   -1.349|-2464.572|-2464.572|    80.62%|   0:00:03.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -1.349|   -1.349|-2463.339|-2463.339|    80.62%|   0:00:01.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.349|   -1.349|-2463.228|-2463.228|    80.62%|   0:00:01.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.348|   -1.348|-2461.992|-2461.992|    80.66%|   0:00:05.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -1.348|   -1.348|-2461.683|-2461.683|    80.67%|   0:00:01.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -1.347|   -1.347|-2461.091|-2461.091|    80.69%|   0:00:05.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -1.347|   -1.347|-2460.870|-2460.870|    80.69%|   0:00:01.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -1.346|   -1.346|-2459.580|-2459.580|    80.72%|   0:00:08.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.346|   -1.346|-2459.317|-2459.317|    80.73%|   0:00:01.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.344|   -1.344|-2458.581|-2458.581|    80.75%|   0:00:05.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.344|   -1.344|-2457.812|-2457.812|    80.75%|   0:00:01.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.344|   -1.344|-2457.261|-2457.261|    80.77%|   0:00:06.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.344|   -1.344|-2457.136|-2457.136|    80.78%|   0:00:00.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.343|   -1.343|-2456.987|-2456.987|    80.79%|   0:00:02.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.343|   -1.343|-2456.639|-2456.639|    80.79%|   0:00:01.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.342|   -1.342|-2456.075|-2456.075|    80.81%|   0:00:03.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.342|   -1.342|-2456.043|-2456.043|    80.81%|   0:00:01.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.341|   -1.341|-2455.859|-2455.859|    80.82%|   0:00:02.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.341|   -1.341|-2455.619|-2455.619|    80.82%|   0:00:00.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.340|   -1.340|-2453.628|-2453.628|    80.87%|   0:00:09.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.340|   -1.340|-2452.400|-2452.400|    80.88%|   0:00:27.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.340|   -1.340|-2452.286|-2452.286|    80.88%|   0:00:00.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.338|   -1.338|-2451.143|-2451.143|    80.95%|   0:00:04.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.338|   -1.338|-2449.662|-2449.662|    80.95%|   0:00:22.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.338|   -1.338|-2449.465|-2449.465|    80.95%|   0:00:00.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.335|   -1.335|-2446.223|-2446.223|    81.07%|   0:00:07.0| 2129.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.335|   -1.335|-2445.651|-2445.651|    81.08%|   0:00:37.0| 2127.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.335|   -1.335|-2442.806|-2442.806|    81.23%|   0:00:12.0| 2127.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.335|   -1.335|-2440.415|-2440.415|    81.25%|   0:00:03.0| 2127.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.334|   -1.334|-2440.023|-2440.023|    81.29%|   0:00:04.0| 2127.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.333|   -1.333|-2439.602|-2439.602|    81.30%|   0:00:04.0| 2127.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.333|   -1.333|-2439.020|-2439.020|    81.30%|   0:00:07.0| 2127.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.333|   -1.333|-2438.424|-2438.424|    81.30%|   0:00:01.0| 2127.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.331|   -1.331|-2437.188|-2437.188|    81.33%|   0:00:02.0| 2127.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.331|   -1.331|-2436.418|-2436.418|    81.34%|   0:00:22.0| 2127.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.331|   -1.331|-2436.274|-2436.274|    81.34%|   0:00:00.0| 2127.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.330|   -1.330|-2435.076|-2435.076|    81.40%|   0:00:07.0| 2127.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.330|   -1.330|-2434.696|-2434.696|    81.41%|   0:00:06.0| 2127.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.330|   -1.330|-2433.564|-2433.564|    81.44%|   0:00:02.0| 2127.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.330|   -1.330|-2433.223|-2433.223|    81.44%|   0:00:00.0| 2127.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.331|   -1.331|-2432.599|-2432.599|    81.48%|   0:00:10.0| 2127.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.332|   -1.332|-2432.065|-2432.065|    81.52%|   0:00:05.0| 2127.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.332|   -1.332|-2432.055|-2432.055|    81.55%|   0:00:03.0| 2127.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.332|   -1.332|-2431.786|-2431.786|    81.55%|   0:00:00.0| 2127.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.332|   -1.332|-2431.540|-2431.540|    81.57%|   0:00:02.0| 2127.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.332|   -1.332|-2431.525|-2431.525|    81.59%|   0:00:00.0| 2127.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.332|   -1.332|-2431.525|-2431.525|    81.59%|   0:00:00.0| 2127.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:08:06 real=0:08:05 mem=2127.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:08:06 real=0:08:06 mem=2127.7M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.019|    0.000|
|reg2reg   |-1.332|-2431.525|
|HEPG      |-1.332|-2431.525|
|All Paths |-1.332|-2431.525|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.332 TNS Slack -2431.525 Density 81.59
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:28:44.8/1:28:53.1 (1.0), mem = 2127.7M
(I,S,L,T): WC_VIEW: 134.719, 45.2374, 2.06867, 182.025
Reclaim Optimization WNS Slack -1.332  TNS Slack -2431.525 Density 81.59
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    81.59%|        -|  -1.332|-2431.525|   0:00:00.0| 2127.7M|
|    81.53%|      110|  -1.332|-2429.324|   0:00:06.0| 2127.7M|
|    81.29%|      774|  -1.330|-2427.817|   0:00:14.0| 2127.7M|
|    81.29%|        0|  -1.330|-2427.817|   0:00:00.0| 2127.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.330  TNS Slack -2427.817 Density 81.29
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 165 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:22.6) (real = 0:00:22.0) **
(I,S,L,T): WC_VIEW: 134.371, 44.9367, 2.05751, 181.365
*** AreaOpt [finish] : cpu/real = 0:00:22.9/0:00:22.9 (1.0), totSession cpu/real = 1:29:07.7/1:29:16.0 (1.0), mem = 2127.7M
End: Area Reclaim Optimization (cpu=0:00:23, real=0:00:22, mem=1980.65M, totSessionCpu=1:29:08).
*** Starting refinePlace (1:29:08 mem=1980.7M) ***
Total net bbox length = 9.624e+05 (4.316e+05 5.308e+05) (ext = 1.887e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 42508 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 12805 insts, mean move: 6.76 um, max move: 108.20 um
	Max move on inst (FE_RC_8313_0): (300.00, 405.00) --> (242.20, 455.40)
	Runtime: CPU: 0:00:14.7 REAL: 0:00:15.0 MEM: 2149.9MB
Move report: Detail placement moves 10075 insts, mean move: 0.57 um, max move: 7.80 um
	Max move on inst (DP_OP_1331J1_125_8403_U89): (274.00, 504.00) --> (278.20, 500.40)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2149.9MB
Summary Report:
Instances move: 15611 (out of 42508 movable)
Instances flipped: 46
Mean displacement: 5.68 um
Max displacement: 107.80 um (Instance: FE_RC_8313_0) (300, 405) -> (242.6, 455.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 9.747e+05 (4.390e+05 5.357e+05) (ext = 1.887e+04)
Runtime: CPU: 0:00:15.9 REAL: 0:00:16.0 MEM: 2149.9MB
*** Finished refinePlace (1:29:24 mem=2149.9M) ***
Finished re-routing un-routed nets (0:00:00.2 2149.9M)


Density : 0.8129
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:22.6 real=0:00:23.0 mem=2149.9M) ***
** GigaOpt Optimizer WNS Slack -1.413 TNS Slack -2502.320 Density 81.29
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.002|    0.000|
|reg2reg   |-1.413|-2502.320|
|HEPG      |-1.413|-2502.320|
|All Paths |-1.413|-2502.320|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.413|   -1.413|-2502.320|-2502.320|    81.29%|   0:00:00.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.402|   -1.402|-2498.362|-2498.362|    81.29%|   0:00:01.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.394|   -1.394|-2488.459|-2488.459|    81.30%|   0:00:01.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.384|   -1.384|-2486.337|-2486.337|    81.30%|   0:00:00.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.377|   -1.377|-2482.773|-2482.773|    81.30%|   0:00:06.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.369|   -1.369|-2473.930|-2473.930|    81.30%|   0:00:05.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.367|   -1.367|-2473.596|-2473.596|    81.30%|   0:00:28.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.361|   -1.361|-2469.828|-2469.828|    81.31%|   0:00:10.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.361|   -1.361|-2466.054|-2466.054|    81.31%|   0:00:01.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.355|   -1.355|-2465.481|-2465.481|    81.32%|   0:00:01.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.349|   -1.349|-2461.258|-2461.258|    81.32%|   0:00:04.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.343|   -1.343|-2455.760|-2455.760|    81.33%|   0:00:44.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.342|   -1.342|-2451.812|-2451.812|    81.34%|   0:00:04.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.342|   -1.342|-2450.459|-2450.459|    81.34%|   0:00:01.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.336|   -1.336|-2448.158|-2448.158|    81.35%|   0:00:00.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.335|   -1.335|-2444.417|-2444.417|    81.36%|   0:00:16.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.336|   -1.336|-2443.810|-2443.810|    81.37%|   0:00:02.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.332|   -1.332|-2440.111|-2440.111|    81.38%|   0:00:01.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.332|   -1.332|-2438.418|-2438.418|    81.39%|   0:00:17.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.330|   -1.330|-2437.256|-2437.256|    81.44%|   0:00:04.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -1.329|   -1.329|-2435.900|-2435.900|    81.45%|   0:00:08.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.329|   -1.329|-2435.738|-2435.738|    81.45%|   0:00:08.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.329|   -1.329|-2433.728|-2433.728|    81.50%|   0:00:04.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.325|   -1.325|-2432.284|-2432.284|    81.52%|   0:00:02.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.325|   -1.325|-2430.417|-2430.417|    81.53%|   0:00:22.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.325|   -1.325|-2430.210|-2430.210|    81.53%|   0:00:07.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.322|   -1.322|-2427.647|-2427.647|    81.60%|   0:00:06.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.322|   -1.322|-2426.161|-2426.161|    81.61%|   0:00:12.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.322|   -1.322|-2424.967|-2424.967|    81.62%|   0:00:04.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.321|   -1.321|-2424.642|-2424.642|    81.69%|   0:00:08.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.321|   -1.321|-2423.714|-2423.714|    81.71%|   0:00:16.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.319|   -1.319|-2423.244|-2423.244|    81.79%|   0:00:11.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.319|   -1.319|-2422.625|-2422.625|    81.80%|   0:00:14.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.319|   -1.319|-2422.539|-2422.539|    81.80%|   0:00:01.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.317|   -1.317|-2418.732|-2418.732|    81.90%|   0:00:08.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.317|   -1.317|-2418.228|-2418.228|    81.91%|   0:00:02.0| 2149.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.316|   -1.316|-2417.954|-2417.954|    81.94%|   0:00:08.0| 2140.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.316|   -1.316|-2417.885|-2417.885|    81.94%|   0:00:01.0| 2140.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.314|   -1.314|-2416.869|-2416.869|    81.96%|   0:00:03.0| 2140.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.314|   -1.314|-2416.576|-2416.576|    81.97%|   0:00:02.0| 2140.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.313|   -1.313|-2413.011|-2413.011|    81.99%|   0:00:09.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -1.313|   -1.313|-2412.627|-2412.627|    82.00%|   0:00:01.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -1.311|   -1.311|-2411.917|-2411.917|    82.01%|   0:00:04.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.311|   -1.311|-2411.670|-2411.670|    82.02%|   0:00:01.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.310|   -1.310|-2411.023|-2411.023|    82.03%|   0:00:03.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.310|   -1.310|-2410.922|-2410.922|    82.04%|   0:00:01.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.310|   -1.310|-2410.866|-2410.866|    82.04%|   0:00:00.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.308|   -1.308|-2409.808|-2409.808|    82.05%|   0:00:08.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.308|   -1.308|-2408.144|-2408.144|    82.05%|   0:00:21.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.307|   -1.307|-2406.213|-2406.213|    82.09%|   0:00:07.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.307|   -1.307|-2405.620|-2405.620|    82.09%|   0:00:13.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.307|   -1.307|-2405.423|-2405.423|    82.09%|   0:00:05.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.304|   -1.304|-2403.957|-2403.957|    82.18%|   0:00:07.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.304|   -1.304|-2401.900|-2401.900|    82.19%|   0:00:32.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.302|   -1.302|-2400.876|-2400.876|    82.26%|   0:00:13.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.302|   -1.302|-2398.259|-2398.259|    82.27%|   0:00:10.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.302|   -1.302|-2397.851|-2397.851|    82.27%|   0:00:00.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.301|   -1.301|-2396.057|-2396.057|    82.38%|   0:00:10.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.301|   -1.301|-2395.859|-2395.859|    82.38%|   0:00:22.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.298|   -1.298|-2394.333|-2394.333|    82.44%|   0:00:09.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.298|   -1.298|-2393.343|-2393.343|    82.46%|   0:00:43.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.298|   -1.298|-2393.201|-2393.201|    82.46%|   0:00:01.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.298|   -1.298|-2391.855|-2391.855|    82.61%|   0:00:13.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.297|   -1.297|-2390.543|-2390.543|    82.66%|   0:00:03.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.297|   -1.297|-2389.917|-2389.917|    82.66%|   0:00:15.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.296|   -1.296|-2387.753|-2387.753|    82.74%|   0:00:20.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.296|   -1.296|-2387.393|-2387.393|    82.74%|   0:00:08.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.295|   -1.295|-2387.189|-2387.189|    82.83%|   0:00:06.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.295|   -1.295|-2386.712|-2386.712|    82.83%|   0:00:08.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.293|   -1.293|-2385.081|-2385.081|    82.88%|   0:00:08.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.293|   -1.293|-2383.999|-2383.999|    82.88%|   0:00:11.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.293|   -1.293|-2383.807|-2383.807|    82.88%|   0:00:00.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.292|   -1.292|-2383.531|-2383.531|    82.95%|   0:00:06.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.292|   -1.292|-2382.820|-2382.820|    82.96%|   0:00:04.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.290|   -1.290|-2380.887|-2380.887|    83.03%|   0:00:12.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.290|   -1.290|-2379.735|-2379.735|    83.03%|   0:00:12.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.288|   -1.288|-2376.916|-2376.916|    83.11%|   0:00:11.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.288|   -1.288|-2376.323|-2376.323|    83.12%|   0:00:39.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.288|   -1.288|-2376.218|-2376.218|    83.12%|   0:00:00.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.287|   -1.287|-2374.319|-2374.319|    83.22%|   0:00:15.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.286|   -1.286|-2373.559|-2373.559|    83.23%|   0:00:21.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.285|   -1.285|-2373.148|-2373.148|    83.24%|   0:00:19.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.285|   -1.285|-2372.760|-2372.760|    83.24%|   0:00:41.0| 2135.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.285|   -1.285|-2372.120|-2372.120|    83.24%|   0:00:24.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.282|   -1.282|-2370.393|-2370.393|    83.31%|   0:00:09.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.282|   -1.282|-2367.651|-2367.651|    83.32%|   0:00:30.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.282|   -1.282|-2366.542|-2366.542|    83.33%|   0:00:19.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.281|   -1.281|-2363.565|-2363.565|    83.44%|   0:00:08.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.279|   -1.279|-2362.425|-2362.425|    83.44%|   0:00:21.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.279|   -1.279|-2359.479|-2359.479|    83.45%|   0:00:41.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.279|   -1.279|-2357.216|-2357.216|    83.61%|   0:00:15.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.277|   -1.277|-2356.419|-2356.419|    83.63%|   0:00:02.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.276|   -1.276|-2356.040|-2356.040|    83.64%|   0:00:17.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.276|   -1.276|-2355.229|-2355.229|    83.66%|   0:00:10.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.276|   -1.276|-2354.137|-2354.137|    83.66%|   0:00:12.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.276|   -1.276|-2353.915|-2353.915|    83.66%|   0:00:00.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.276|   -1.276|-2353.908|-2353.908|    83.66%|   0:00:01.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.275|   -1.275|-2351.684|-2351.684|    83.72%|   0:00:06.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.275|   -1.275|-2351.188|-2351.188|    83.72%|   0:00:26.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.275|   -1.275|-2351.115|-2351.115|    83.72%|   0:00:02.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.274|   -1.274|-2350.241|-2350.241|    83.80%|   0:00:06.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.274|   -1.274|-2348.320|-2348.320|    83.81%|   0:00:16.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.274|   -1.274|-2348.272|-2348.272|    83.81%|   0:00:00.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.273|   -1.273|-2347.826|-2347.826|    83.85%|   0:00:03.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.272|   -1.272|-2347.097|-2347.097|    83.84%|   0:00:18.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.272|   -1.272|-2346.265|-2346.265|    83.85%|   0:00:11.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.272|   -1.272|-2346.233|-2346.233|    83.85%|   0:00:01.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.271|   -1.271|-2344.415|-2344.415|    83.93%|   0:00:05.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.270|   -1.270|-2343.486|-2343.486|    83.93%|   0:00:20.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.270|   -1.270|-2341.578|-2341.578|    84.01%|   0:00:20.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.268|   -1.268|-2340.973|-2340.973|    84.01%|   0:00:09.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.268|   -1.268|-2338.716|-2338.716|    84.01%|   0:00:27.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.268|   -1.268|-2338.333|-2338.333|    84.02%|   0:00:27.0| 2131.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.268|   -1.268|-2338.076|-2338.076|    84.02%|   0:00:01.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.267|   -1.267|-2336.003|-2336.003|    84.13%|   0:00:09.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.266|   -1.266|-2334.951|-2334.951|    84.13%|   0:00:12.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.265|   -1.265|-2333.796|-2333.796|    84.14%|   0:00:28.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.265|   -1.265|-2333.575|-2333.575|    84.14%|   0:00:30.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.264|   -1.264|-2333.164|-2333.164|    84.31%|   0:00:15.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.263|   -1.263|-2330.337|-2330.337|    84.40%|   0:00:10.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.263|   -1.263|-2329.450|-2329.450|    84.41%|   0:00:25.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.263|   -1.263|-2329.169|-2329.169|    84.41%|   0:00:01.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.262|   -1.262|-2328.922|-2328.922|    84.45%|   0:00:06.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.262|   -1.262|-2328.426|-2328.426|    84.45%|   0:00:27.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.261|   -1.261|-2327.675|-2327.675|    84.53%|   0:00:19.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.261|   -1.261|-2327.195|-2327.195|    84.54%|   0:00:42.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.259|   -1.259|-2326.347|-2326.347|    84.63%|   0:00:05.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.259|   -1.259|-2325.091|-2325.091|    84.64%|   0:00:26.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.258|   -1.258|-2324.251|-2324.251|    84.65%|   0:00:08.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.258|   -1.258|-2323.420|-2323.420|    84.65%|   0:00:26.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.258|   -1.258|-2321.543|-2321.543|    84.81%|   0:00:12.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.258|   -1.258|-2321.188|-2321.188|    84.82%|   0:00:30.0| 2123.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.256|   -1.256|-2319.647|-2319.647|    84.90%|   0:00:10.0| 2123.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
Dumping Information for Job 706 **WARN: (IMPESI-3014):	The RC network is incomplete for net core_instance_mac_array_instance_q_temp[1059]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net core_instance_mac_array_instance_q_temp[1059]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -1.257|   -1.257|-2319.469|-2319.469|    84.91%|   0:00:37.0| 2123.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.256|   -1.256|-2319.059|-2319.059|    84.91%|   0:00:06.0| 2123.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.257|   -1.257|-2317.777|-2317.777|    84.99%|   0:00:06.0| 2123.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.255|   -1.255|-2317.663|-2317.663|    84.99%|   0:00:01.0| 2123.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.255|   -1.255|-2316.774|-2316.774|    84.99%|   0:00:23.0| 2123.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.255|   -1.255|-2316.628|-2316.628|    85.00%|   0:00:06.0| 2123.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.254|   -1.254|-2315.607|-2315.607|    85.06%|   0:00:04.0| 2123.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.254|   -1.254|-2314.775|-2314.775|    85.06%|   0:00:19.0| 2123.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.254|   -1.254|-2314.172|-2314.172|    85.06%|   0:00:15.0| 2123.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.254|   -1.254|-2313.728|-2313.728|    85.16%|   0:00:07.0| 2123.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.253|   -1.253|-2313.428|-2313.428|    85.18%|   0:00:01.0| 2123.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.252|   -1.252|-2312.271|-2312.271|    85.18%|   0:00:30.0| 2120.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.252|   -1.252|-2311.919|-2311.919|    85.19%|   0:00:14.0| 2109.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.252|   -1.252|-2311.783|-2311.783|    85.19%|   0:00:01.0| 2109.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.251|   -1.251|-2310.786|-2310.786|    85.29%|   0:00:07.0| 2109.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.251|   -1.251|-2310.384|-2310.384|    85.29%|   0:00:54.0| 2109.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.251|   -1.251|-2310.307|-2310.307|    85.29%|   0:00:03.0| 2109.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.250|   -1.250|-2308.189|-2308.189|    85.35%|   0:00:04.0| 2109.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.250|   -1.250|-2306.432|-2306.432|    85.39%|   0:00:08.0| 2109.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.250|   -1.250|-2305.478|-2305.478|    85.39%|   0:00:20.0| 2109.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.250|   -1.250|-2305.413|-2305.413|    85.39%|   0:00:02.0| 2109.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.250|   -1.250|-2305.280|-2305.280|    85.42%|   0:00:02.0| 2109.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.250|   -1.250|-2305.241|-2305.241|    85.42%|   0:00:00.0| 2109.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.250|   -1.250|-2304.669|-2304.669|    85.47%|   0:00:09.0| 2109.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.250|   -1.250|-2304.472|-2304.472|    85.52%|   0:00:08.0| 2109.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.250|   -1.250|-2304.406|-2304.406|    85.57%|   0:00:04.0| 2109.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.250|   -1.250|-2304.419|-2304.419|    85.58%|   0:00:01.0| 2109.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:30:26 real=0:30:25 mem=2109.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -1.250|   0.000|-2304.419|    85.58%|   0:00:00.0| 2109.9M|   WC_VIEW|  default| core_instance_qmem_instance_Q_reg_93_/D            |
|   0.009|   -1.250|   0.000|-2304.419|    85.58%|   0:00:00.0| 2129.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/E                                       |
|   0.018|   -1.250|   0.000|-2304.423|    85.58%|   0:00:00.0| 2129.0M|   WC_VIEW|  default| core_instance_kmem_instance_Q_reg_126_/D           |
|   0.018|   -1.250|   0.000|-2304.423|    85.58%|   0:00:00.0| 2129.0M|   WC_VIEW|  default| core_instance_kmem_instance_Q_reg_126_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=2129.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:30:27 real=0:30:25 mem=2129.0M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.018|    0.000|
|reg2reg   |-1.250|-2304.423|
|HEPG      |-1.250|-2304.423|
|All Paths |-1.250|-2304.423|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.250 TNS Slack -2304.423 Density 85.58
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:59:58.4/2:00:04.9 (1.0), mem = 2129.0M
(I,S,L,T): WC_VIEW: 139.275, 52.2131, 2.1892, 193.677
Reclaim Optimization WNS Slack -1.250  TNS Slack -2304.423 Density 85.58
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    85.58%|        -|  -1.250|-2304.423|   0:00:00.0| 2129.0M|
|    85.52%|      111|  -1.250|-2301.016|   0:00:06.0| 2129.0M|
|    84.99%|     1554|  -1.249|-2297.984|   0:00:20.0| 2129.0M|
|    84.99%|        0|  -1.249|-2297.984|   0:00:01.0| 2129.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.249  TNS Slack -2297.984 Density 84.99
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 298 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:29.8) (real = 0:00:30.0) **
(I,S,L,T): WC_VIEW: 138.59, 51.6284, 2.16548, 192.384
*** AreaOpt [finish] : cpu/real = 0:00:30.1/0:00:30.0 (1.0), totSession cpu/real = 2:00:28.5/2:00:35.0 (1.0), mem = 2129.0M
End: Area Reclaim Optimization (cpu=0:00:30, real=0:00:30, mem=2082.96M, totSessionCpu=2:00:29).
*** Starting refinePlace (2:00:29 mem=2083.0M) ***
Total net bbox length = 1.000e+06 (4.527e+05 5.476e+05) (ext = 1.887e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 47012 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 35201 insts, mean move: 8.61 um, max move: 87.20 um
	Max move on inst (FE_RC_9127_0): (287.80, 469.80) --> (209.60, 478.80)
	Runtime: CPU: 0:00:38.3 REAL: 0:00:38.0 MEM: 2282.8MB
Move report: Detail placement moves 23797 insts, mean move: 0.67 um, max move: 10.60 um
	Max move on inst (DP_OP_1328J1_122_8403_U142): (94.60, 271.80) --> (101.60, 268.20)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:02.0 MEM: 2282.8MB
Summary Report:
Instances move: 35552 (out of 47012 movable)
Instances flipped: 36
Mean displacement: 8.60 um
Max displacement: 88.00 um (Instance: FE_RC_9127_0) (287.8, 469.8) -> (208.8, 478.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 1.004e+06 (4.565e+05 5.478e+05) (ext = 1.882e+04)
Runtime: CPU: 0:00:39.6 REAL: 0:00:40.0 MEM: 2282.8MB
*** Finished refinePlace (2:01:09 mem=2282.8M) ***
Finished re-routing un-routed nets (0:00:00.6 2282.8M)


Density : 0.8499
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:53.5 real=0:00:54.0 mem=2282.8M) ***
** GigaOpt Optimizer WNS Slack -1.337 TNS Slack -2467.259 Density 84.99
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.086|   -5.573|
|reg2reg   |-1.337|-2461.686|
|HEPG      |-1.337|-2461.686|
|All Paths |-1.337|-2467.259|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.337|   -1.337|-2461.686|-2467.259|    84.99%|   0:00:00.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.326|   -1.326|-2459.205|-2464.778|    84.99%|   0:00:00.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.316|   -1.316|-2455.601|-2461.174|    84.99%|   0:00:03.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.307|   -1.307|-2446.502|-2452.075|    84.99%|   0:00:01.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.306|   -1.306|-2436.451|-2442.025|    85.01%|   0:00:11.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.301|   -1.301|-2432.607|-2438.180|    85.01%|   0:00:03.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.302|   -1.302|-2431.190|-2436.763|    85.01%|   0:00:10.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.301|   -1.301|-2429.396|-2434.970|    85.01%|   0:00:00.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.294|   -1.294|-2429.549|-2435.122|    85.01%|   0:00:01.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.293|   -1.293|-2422.624|-2428.198|    85.02%|   0:00:32.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.293|   -1.293|-2420.815|-2426.388|    85.02%|   0:00:06.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.293|   -1.293|-2420.311|-2425.884|    85.02%|   0:00:05.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.286|   -1.286|-2417.847|-2423.420|    85.06%|   0:00:03.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -1.281|   -1.281|-2407.729|-2413.303|    85.06%|   0:00:19.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.279|   -1.279|-2400.601|-2406.174|    85.08%|   0:00:56.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.276|   -1.276|-2396.876|-2402.449|    85.08%|   0:00:14.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.276|   -1.276|-2394.169|-2399.742|    85.09%|   0:00:01.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.275|   -1.275|-2390.548|-2396.121|    85.11%|   0:00:01.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -1.269|   -1.269|-2388.864|-2394.437|    85.11%|   0:00:00.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.270|   -1.270|-2386.136|-2391.724|    85.12%|   0:00:26.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.270|   -1.270|-2385.740|-2391.328|    85.12%|   0:00:00.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.270|   -1.270|-2385.680|-2391.269|    85.12%|   0:00:00.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.265|   -1.265|-2381.670|-2387.259|    85.15%|   0:00:02.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.265|   -1.265|-2380.277|-2385.865|    85.16%|   0:00:25.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.265|   -1.265|-2380.192|-2385.781|    85.16%|   0:00:01.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.263|   -1.263|-2377.633|-2383.221|    85.22%|   0:00:06.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.263|   -1.263|-2376.669|-2382.258|    85.23%|   0:00:01.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.263|   -1.263|-2376.646|-2382.234|    85.23%|   0:00:01.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.262|   -1.262|-2374.088|-2379.676|    85.26%|   0:00:04.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.260|   -1.260|-2373.826|-2379.415|    85.26%|   0:00:01.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.260|   -1.260|-2372.611|-2378.199|    85.27%|   0:00:11.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.257|   -1.257|-2370.357|-2375.945|    85.33%|   0:00:06.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -1.257|   -1.257|-2369.381|-2374.969|    85.34%|   0:00:07.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -1.258|   -1.258|-2368.043|-2373.632|    85.39%|   0:00:08.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.256|   -1.256|-2366.358|-2371.947|    85.45%|   0:00:04.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.256|   -1.256|-2365.482|-2371.070|    85.45%|   0:00:06.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.254|   -1.254|-2363.923|-2369.511|    85.48%|   0:00:05.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.254|   -1.254|-2362.644|-2368.233|    85.49%|   0:00:14.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.254|   -1.254|-2362.619|-2368.207|    85.49%|   0:00:01.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.252|   -1.252|-2360.954|-2366.542|    85.54%|   0:00:03.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.252|   -1.252|-2359.369|-2364.958|    85.55%|   0:00:01.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.250|   -1.250|-2357.373|-2362.961|    85.58%|   0:00:11.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.250|   -1.250|-2357.157|-2362.745|    85.59%|   0:00:01.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.250|   -1.250|-2357.147|-2362.736|    85.59%|   0:00:01.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.249|   -1.249|-2353.133|-2358.721|    85.61%|   0:00:08.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.249|   -1.249|-2352.665|-2358.254|    85.62%|   0:00:01.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.248|   -1.248|-2350.522|-2356.111|    85.64%|   0:00:05.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.248|   -1.248|-2349.969|-2355.557|    85.65%|   0:00:17.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.248|   -1.248|-2349.922|-2355.510|    85.65%|   0:00:00.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.246|   -1.246|-2348.183|-2353.771|    85.67%|   0:00:04.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.246|   -1.246|-2347.958|-2353.546|    85.68%|   0:00:01.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.245|   -1.245|-2347.110|-2352.699|    85.72%|   0:00:04.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.245|   -1.245|-2346.736|-2352.325|    85.72%|   0:00:01.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.243|   -1.243|-2345.885|-2351.474|    85.74%|   0:00:07.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.243|   -1.243|-2345.714|-2351.318|    85.75%|   0:00:02.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.244|   -1.244|-2344.789|-2350.393|    85.80%|   0:00:10.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.243|   -1.243|-2343.382|-2348.985|    85.81%|   0:00:01.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.241|   -1.241|-2341.635|-2347.238|    85.81%|   0:00:01.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.241|   -1.241|-2340.919|-2346.522|    85.82%|   0:00:56.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.241|   -1.241|-2340.872|-2346.476|    85.82%|   0:00:00.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.240|   -1.240|-2338.039|-2343.643|    86.01%|   0:00:18.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.240|   -1.240|-2337.459|-2343.063|    86.01%|   0:00:19.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.241|   -1.241|-2336.950|-2342.553|    86.10%|   0:00:06.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.239|   -1.239|-2336.464|-2342.067|    86.12%|   0:00:01.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.239|   -1.239|-2336.030|-2341.649|    86.13%|   0:00:10.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.239|   -1.239|-2335.965|-2341.583|    86.14%|   0:00:01.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.238|   -1.238|-2334.063|-2339.682|    86.24%|   0:00:10.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.238|   -1.238|-2333.448|-2339.068|    86.24%|   0:00:22.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.237|   -1.237|-2331.191|-2336.810|    86.38%|   0:00:10.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.237|   -1.237|-2329.380|-2334.999|    86.42%|   0:00:13.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.237|   -1.237|-2329.196|-2334.815|    86.48%|   0:00:08.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.237|   -1.237|-2329.068|-2334.687|    86.54%|   0:00:03.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.237|   -1.237|-2329.067|-2334.686|    86.54%|   0:00:01.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.237|   -1.237|-2329.052|-2334.671|    86.56%|   0:00:01.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.237|   -1.237|-2329.028|-2334.647|    86.57%|   0:00:00.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.237|   -1.237|-2329.028|-2334.647|    86.57%|   0:00:00.0| 2282.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:09:15 real=0:09:14 mem=2282.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.086|   -1.237|  -5.619|-2334.647|    86.57%|   0:00:01.0| 2282.8M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_1_/E                              |
|  -0.010|   -1.237|  -0.266|-2329.294|    86.57%|   0:00:00.0| 2282.8M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_1_/E                              |
|  -0.001|   -1.237|  -0.009|-2329.037|    86.57%|   0:00:00.0| 2282.8M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_88_/E                           |
|   0.010|   -1.237|   0.000|-2329.028|    86.57%|   0:00:00.0| 2282.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_9_/E                                        |
|   0.018|   -1.237|   0.000|-2329.021|    86.57%|   0:00:00.0| 2282.8M|   WC_VIEW|  default| core_instance_kmem_instance_Q_reg_126_/D           |
|   0.018|   -1.237|   0.000|-2329.021|    86.57%|   0:00:00.0| 2282.8M|   WC_VIEW|  default| core_instance_kmem_instance_Q_reg_126_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=2282.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:09:16 real=0:09:16 mem=2282.8M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.018|    0.000|
|reg2reg   |-1.237|-2329.021|
|HEPG      |-1.237|-2329.021|
|All Paths |-1.237|-2329.021|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.237 TNS Slack -2329.021 Density 86.57
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:10:39.8/2:10:45.5 (1.0), mem = 2282.8M
(I,S,L,T): WC_VIEW: 140.359, 53.9372, 2.21609, 196.513
Reclaim Optimization WNS Slack -1.237  TNS Slack -2329.021 Density 86.57
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    86.57%|        -|  -1.237|-2329.021|   0:00:00.0| 2282.8M|
|    86.47%|      204|  -1.237|-2326.206|   0:00:08.0| 2282.8M|
|    86.02%|     1296|  -1.236|-2324.460|   0:00:19.0| 2282.8M|
|    86.02%|        5|  -1.236|-2324.407|   0:00:01.0| 2282.8M|
|    86.02%|        0|  -1.236|-2324.407|   0:00:01.0| 2282.8M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.236  TNS Slack -2324.407 Density 86.02
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 311 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:30.8) (real = 0:00:31.0) **
(I,S,L,T): WC_VIEW: 139.79, 53.4174, 2.19549, 195.403
*** AreaOpt [finish] : cpu/real = 0:00:31.1/0:00:31.1 (1.0), totSession cpu/real = 2:11:10.9/2:11:16.6 (1.0), mem = 2282.8M
End: Area Reclaim Optimization (cpu=0:00:31, real=0:00:31, mem=2114.83M, totSessionCpu=2:11:11).
*** Starting refinePlace (2:11:12 mem=2114.8M) ***
Total net bbox length = 1.013e+06 (4.610e+05 5.520e+05) (ext = 1.882e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 48245 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 36396 insts, mean move: 4.13 um, max move: 80.00 um
	Max move on inst (FE_RC_14506_0): (406.00, 464.40) --> (360.20, 430.20)
	Runtime: CPU: 0:00:30.1 REAL: 0:00:30.0 MEM: 2313.1MB
Move report: Detail placement moves 25946 insts, mean move: 0.74 um, max move: 9.00 um
	Max move on inst (U11133): (111.40, 248.40) --> (115.00, 243.00)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2313.1MB
Summary Report:
Instances move: 36665 (out of 48245 movable)
Instances flipped: 39
Mean displacement: 4.22 um
Max displacement: 79.60 um (Instance: FE_RC_15493_0) (113.4, 225) -> (78.8, 270)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.011e+06 (4.595e+05 5.511e+05) (ext = 1.881e+04)
Runtime: CPU: 0:00:31.4 REAL: 0:00:31.0 MEM: 2313.1MB
*** Finished refinePlace (2:11:43 mem=2313.1M) ***
Finished re-routing un-routed nets (0:00:00.4 2313.1M)


Density : 0.8602
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:40.3 real=0:00:40.0 mem=2313.1M) ***
** GigaOpt Optimizer WNS Slack -1.285 TNS Slack -2395.424 Density 86.02
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.004|    0.000|
|reg2reg   |-1.285|-2395.424|
|HEPG      |-1.285|-2395.424|
|All Paths |-1.285|-2395.424|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.285|   -1.285|-2395.424|-2395.424|    86.02%|   0:00:00.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -1.275|   -1.275|-2393.680|-2393.680|    86.02%|   0:00:01.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.270|   -1.270|-2391.766|-2391.766|    86.02%|   0:00:15.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.265|   -1.265|-2385.884|-2385.884|    86.02%|   0:00:03.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.258|   -1.258|-2377.752|-2377.752|    86.03%|   0:00:28.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.255|   -1.255|-2370.599|-2370.599|    86.03%|   0:00:44.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.252|   -1.252|-2366.850|-2366.850|    86.03%|   0:00:22.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.252|   -1.252|-2365.090|-2365.090|    86.04%|   0:00:56.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.252|   -1.252|-2364.145|-2364.145|    86.04%|   0:00:04.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.247|   -1.247|-2361.285|-2361.285|    86.05%|   0:00:03.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.247|   -1.247|-2357.384|-2357.384|    86.06%|   0:01:19.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.247|   -1.247|-2357.179|-2357.179|    86.06%|   0:00:00.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.245|   -1.245|-2355.825|-2355.825|    86.09%|   0:00:02.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.245|   -1.245|-2352.577|-2352.577|    86.10%|   0:00:39.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.245|   -1.245|-2352.222|-2352.222|    86.10%|   0:00:02.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.240|   -1.240|-2350.946|-2350.946|    86.13%|   0:00:03.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.237|   -1.237|-2348.008|-2348.008|    86.13%|   0:02:19.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.237|   -1.237|-2345.614|-2345.614|    86.15%|   0:00:09.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.237|   -1.237|-2345.593|-2345.593|    86.16%|   0:00:00.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.235|   -1.235|-2339.973|-2339.973|    86.23%|   0:00:17.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.233|   -1.233|-2339.238|-2339.238|    86.23%|   0:00:04.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.233|   -1.233|-2338.602|-2338.602|    86.24%|   0:00:07.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.231|   -1.231|-2336.976|-2336.976|    86.28%|   0:00:16.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.231|   -1.231|-2335.898|-2335.898|    86.29%|   0:00:23.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.232|   -1.232|-2334.622|-2334.622|    86.43%|   0:00:17.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.230|   -1.230|-2333.364|-2333.364|    86.44%|   0:00:02.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.230|   -1.230|-2333.212|-2333.212|    86.45%|   0:00:16.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.229|   -1.229|-2331.219|-2331.219|    86.55%|   0:00:19.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.229|   -1.229|-2330.570|-2330.570|    86.56%|   0:00:07.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.229|   -1.229|-2330.302|-2330.302|    86.55%|   0:00:01.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.227|   -1.227|-2327.012|-2327.012|    86.63%|   0:00:16.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.227|   -1.227|-2326.531|-2326.531|    86.64%|   0:00:24.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.228|   -1.228|-2325.356|-2325.356|    86.80%|   0:00:15.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.224|   -1.224|-2324.437|-2324.437|    86.80%|   0:00:00.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.224|   -1.224|-2322.547|-2322.547|    86.82%|   0:00:38.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.224|   -1.224|-2322.453|-2322.453|    86.82%|   0:00:01.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.223|   -1.223|-2319.714|-2319.714|    87.06%|   0:00:41.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.223|   -1.223|-2319.015|-2319.015|    87.07%|   0:00:11.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.223|   -1.223|-2318.991|-2318.991|    87.07%|   0:00:00.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.221|   -1.221|-2316.639|-2316.639|    87.18%|   0:00:22.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.221|   -1.221|-2316.208|-2316.208|    87.19%|   0:00:43.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
Dumping Information for Job 396 **WARN: (IMPESI-3014):	The RC network is incomplete for net core_instance_mac_array_instance_q_temp[1059]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net core_instance_mac_array_instance_q_temp[1059]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -1.221|   -1.221|-2314.328|-2314.328|    87.36%|   0:00:32.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.220|   -1.220|-2314.038|-2314.038|    87.37%|   0:00:02.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.220|   -1.220|-2313.705|-2313.705|    87.38%|   0:00:12.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.221|   -1.221|-2312.842|-2312.842|    87.45%|   0:00:07.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.219|   -1.219|-2312.442|-2312.442|    87.46%|   0:00:01.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.219|   -1.219|-2311.824|-2311.824|    87.58%|   0:00:11.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.219|   -1.219|-2309.929|-2309.929|    87.65%|   0:00:28.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.219|   -1.219|-2309.763|-2309.763|    87.68%|   0:00:02.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.218|   -1.218|-2309.308|-2309.308|    87.74%|   0:00:08.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.218|   -1.218|-2306.885|-2306.885|    87.81%|   0:00:12.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.218|   -1.218|-2306.524|-2306.524|    87.82%|   0:00:00.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.218|   -1.218|-2306.500|-2306.500|    87.82%|   0:00:03.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.218|   -1.218|-2306.322|-2306.322|    87.83%|   0:00:01.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.51498)
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.211|   -1.211|-2297.927|-2306.439|    87.86%|   0:05:12.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.211|   -1.211|-2297.053|-2305.565|    87.87%|   0:00:33.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.211|   -1.211|-2297.034|-2305.545|    87.87%|   0:00:05.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.210|   -1.210|-2295.075|-2303.587|    87.99%|   0:00:13.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.211|   -1.211|-2294.547|-2303.058|    88.02%|   0:00:13.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.209|   -1.209|-2293.968|-2302.479|    88.04%|   0:00:02.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.208|   -1.208|-2292.413|-2300.925|    88.04%|   0:00:12.0| 2313.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.208|   -1.208|-2291.840|-2300.351|    88.04%|   0:00:19.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.206|   -1.206|-2290.715|-2299.226|    88.19%|   0:00:09.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.206|   -1.206|-2289.571|-2298.083|    88.20%|   0:01:05.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.206|   -1.206|-2289.557|-2298.068|    88.20%|   0:00:06.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.205|   -1.205|-2288.533|-2297.045|    88.37%|   0:00:14.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.205|   -1.205|-2287.909|-2296.421|    88.38%|   0:00:17.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.205|   -1.205|-2287.510|-2296.021|    88.38%|   0:00:05.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.204|   -1.204|-2287.468|-2295.979|    88.44%|   0:00:07.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
Dumping Information for Job 677 **WARN: (IMPESI-3014):	The RC network is incomplete for net core_instance_mac_array_instance_q_temp[1061]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -1.204|   -1.204|-2285.927|-2294.438|    88.45%|   0:00:37.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.204|   -1.204|-2285.900|-2294.411|    88.45%|   0:00:00.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.204|   -1.204|-2285.398|-2293.910|    88.51%|   0:00:06.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.204|   -1.204|-2284.405|-2292.917|    88.57%|   0:00:11.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.204|   -1.204|-2284.368|-2292.880|    88.57%|   0:00:00.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.204|   -1.204|-2284.092|-2292.604|    88.60%|   0:00:06.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.197|   -1.197|-2273.723|-2297.171|    88.67%|   0:04:27.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.197|   -1.197|-2273.311|-2296.759|    88.67%|   0:00:08.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.196|   -1.196|-2272.505|-2295.953|    88.86%|   0:00:20.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.196|   -1.196|-2271.015|-2294.463|    88.95%|   0:00:32.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.195|   -1.195|-2270.903|-2294.351|    88.95%|   0:00:03.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.195|   -1.195|-2270.140|-2293.589|    88.95%|   0:00:36.0| 2264.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.195|   -1.195|-2269.655|-2293.104|    88.95%|   0:00:19.0| 2221.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.194|   -1.194|-2268.713|-2292.161|    89.03%|   0:00:06.0| 2221.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.194|   -1.194|-2267.365|-2290.813|    89.03%|   0:01:11.0| 2227.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.194|   -1.194|-2266.398|-2289.846|    89.09%|   0:00:05.0| 2227.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.194|   -1.194|-2266.296|-2289.744|    89.09%|   0:00:00.0| 2227.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.194|   -1.194|-2266.071|-2289.519|    89.12%|   0:00:06.0| 2227.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.188|   -1.188|-2258.575|-2293.552|    89.15%|   0:02:34.0| 2235.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.188|   -1.188|-2258.317|-2293.295|    89.15%|   0:00:43.0| 2257.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.188|   -1.188|-2257.019|-2291.996|    89.21%|   0:00:11.0| 2257.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.187|   -1.187|-2255.624|-2290.602|    89.38%|   0:00:14.0| 2257.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.187|   -1.187|-2254.863|-2289.841|    89.38%|   0:01:02.0| 2257.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.187|   -1.187|-2254.826|-2289.803|    89.38%|   0:00:10.0| 2257.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.187|   -1.187|-2254.001|-2288.979|    89.42%|   0:00:05.0| 2257.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.187|   -1.187|-2253.096|-2288.074|    89.44%|   0:00:12.0| 2257.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.187|   -1.187|-2253.079|-2288.056|    89.45%|   0:00:01.0| 2257.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.188|   -1.188|-2252.403|-2287.381|    89.55%|   0:00:15.0| 2257.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.188|   -1.188|-2252.241|-2287.219|    89.60%|   0:00:04.0| 2257.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.188|   -1.188|-2252.057|-2287.035|    89.60%|   0:00:00.0| 2257.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.181|   -1.181|-2240.753|-2290.031|    89.62%|   0:02:35.0| 2257.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.181|   -1.181|-2240.699|-2289.977|    89.63%|   0:00:02.0| 2257.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.180|   -1.180|-2239.181|-2288.459|    89.80%|   0:00:21.0| 2257.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.180|   -1.180|-2238.348|-2287.629|    89.80%|   0:01:08.0| 2259.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.180|   -1.180|-2238.199|-2287.480|    89.80%|   0:00:01.0| 2259.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.179|   -1.179|-2236.810|-2286.092|    89.87%|   0:00:10.0| 2260.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.179|   -1.179|-2235.895|-2285.177|    89.87%|   0:00:47.0| 2264.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.179|   -1.179|-2235.842|-2285.124|    89.87%|   0:00:20.0| 2264.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.179|   -1.179|-2234.948|-2284.230|    89.89%|   0:00:08.0| 2266.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.179|   -1.179|-2234.763|-2284.044|    89.90%|   0:00:07.0| 2267.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.179|   -1.179|-2234.497|-2283.779|    89.90%|   0:00:12.0| 2268.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.179|   -1.179|-2234.484|-2283.766|    89.91%|   0:00:01.0| 2268.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.179|   -1.179|-2234.360|-2283.642|    89.91%|   0:00:01.0| 2268.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.178|   -1.178|-2233.631|-2282.913|    89.97%|   0:00:18.0| 2270.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.178|   -1.178|-2231.806|-2281.088|    90.06%|   0:00:39.0| 2274.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.178|   -1.178|-2231.477|-2280.759|    90.06%|   0:00:20.0| 2274.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.178|   -1.178|-2231.025|-2280.307|    90.07%|   0:00:01.0| 2274.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.178|   -1.178|-2230.992|-2280.274|    90.07%|   0:00:01.0| 2274.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.178|   -1.178|-2230.984|-2280.266|    90.08%|   0:00:01.0| 2274.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.173|   -1.173|-2225.271|-2288.566|    90.09%|   0:01:09.0| 2281.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.173|   -1.173|-2225.080|-2288.374|    90.09%|   0:00:00.0| 2281.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.173|   -1.173|-2224.247|-2287.541|    90.13%|   0:00:10.0| 2281.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.173|   -1.173|-2224.177|-2287.471|    90.14%|   0:00:01.0| 2281.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.173|   -1.173|-2224.149|-2287.444|    90.16%|   0:00:02.0| 2281.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.169|   -1.169|-2215.357|-2292.005|    90.18%|   0:00:58.0| 2280.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.169|   -1.169|-2215.236|-2291.884|    90.19%|   0:00:00.0| 2280.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.169|   -1.169|-2214.718|-2291.366|    90.22%|   0:00:04.0| 2282.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.169|   -1.169|-2214.701|-2291.349|    90.22%|   0:00:00.0| 2282.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.170|   -1.170|-2214.302|-2290.954|    90.25%|   0:00:03.0| 2282.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.169|   -1.169|-2213.966|-2290.618|    90.26%|   0:00:03.0| 2282.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.169|   -1.169|-2213.947|-2290.599|    90.26%|   0:00:00.0| 2282.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.165|   -1.165|-2206.682|-2298.321|    90.27%|   0:01:05.0| 2288.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.165|   -1.165|-2206.200|-2297.839|    90.28%|   0:00:05.0| 2288.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.164|   -1.164|-2205.733|-2297.372|    90.30%|   0:00:09.0| 2288.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.164|   -1.164|-2204.587|-2296.226|    90.30%|   0:00:37.0| 2288.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.164|   -1.164|-2204.078|-2295.717|    90.31%|   0:00:07.0| 2288.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.164|   -1.164|-2203.924|-2295.563|    90.31%|   0:00:01.0| 2288.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.164|   -1.164|-2203.598|-2295.238|    90.35%|   0:00:04.0| 2288.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.164|   -1.164|-2204.029|-2295.668|    90.37%|   0:00:03.0| 2288.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.164|   -1.164|-2203.916|-2295.555|    90.37%|   0:00:00.0| 2286.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.158|   -1.158|-2193.867|-2300.745|    90.38%|   0:00:48.0| 2298.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.158|   -1.158|-2193.006|-2299.884|    90.41%|   0:00:08.0| 2298.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.158|   -1.158|-2192.232|-2299.110|    90.49%|   0:00:07.0| 2298.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.158|   -1.158|-2192.041|-2298.918|    90.53%|   0:00:03.0| 2298.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.153|   -1.153|-2182.945|-2302.479|    90.54%|   0:00:24.0| 2300.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.153|   -1.153|-2182.089|-2301.623|    90.55%|   0:00:04.0| 2300.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.153|   -1.153|-2181.977|-2301.511|    90.55%|   0:00:00.0| 2300.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.147|   -1.147|-2170.737|-2302.809|    90.56%|   0:00:29.0| 2305.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.147|   -1.147|-2170.365|-2302.437|    90.57%|   0:00:09.0| 2305.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.146|   -1.146|-2167.993|-2300.065|    90.58%|   0:00:01.0| 2305.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.146|   -1.146|-2166.694|-2298.766|    90.59%|   0:00:21.0| 2305.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.145|   -1.145|-2166.221|-2298.292|    90.59%|   0:00:04.0| 2305.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.145|   -1.145|-2165.294|-2297.366|    90.59%|   0:00:18.0| 2305.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.145|   -1.145|-2165.006|-2297.078|    90.60%|   0:00:01.0| 2305.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.145|   -1.145|-2164.760|-2296.832|    90.61%|   0:00:02.0| 2305.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.145|   -1.145|-2164.659|-2296.731|    90.62%|   0:00:01.0| 2305.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_116_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_116_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_116_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.138|   -1.138|-2154.473|-2300.726|    90.63%|   0:01:15.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.138|   -1.138|-2154.209|-2300.462|    90.63%|   0:00:00.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.137|   -1.137|-2152.677|-2298.930|    90.66%|   0:00:04.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.137|   -1.137|-2150.528|-2296.781|    90.66%|   0:00:35.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.137|   -1.137|-2150.002|-2296.255|    90.66%|   0:00:01.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.136|   -1.136|-2148.738|-2294.991|    90.68%|   0:00:00.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.136|   -1.136|-2147.541|-2293.794|    90.68%|   0:00:17.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.136|   -1.136|-2147.207|-2293.460|    90.68%|   0:00:17.0| 2308.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.135|   -1.135|-2146.702|-2292.955|    90.69%|   0:00:00.0| 2308.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.135|   -1.135|-2144.861|-2291.115|    90.69%|   0:00:17.0| 2312.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.135|   -1.135|-2144.316|-2290.569|    90.69%|   0:00:06.0| 2331.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.135|   -1.135|-2141.793|-2288.046|    90.70%|   0:00:01.0| 2331.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.135|   -1.135|-2141.362|-2287.615|    90.71%|   0:00:01.0| 2331.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.135|   -1.135|-2141.275|-2287.529|    90.71%|   0:00:01.0| 2331.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.135|   -1.135|-2141.196|-2287.448|    90.71%|   0:00:00.0| 2331.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_116_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_116_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_116_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.128|   -1.128|-2133.127|-2289.247|    90.73%|   0:01:07.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.128|   -1.128|-2132.727|-2288.847|    90.73%|   0:00:01.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.128|   -1.128|-2129.862|-2285.982|    90.75%|   0:00:03.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.127|   -1.127|-2129.090|-2285.210|    90.76%|   0:00:01.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.127|   -1.127|-2128.448|-2284.568|    90.76%|   0:00:25.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.127|   -1.127|-2127.930|-2284.050|    90.76%|   0:00:14.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.127|   -1.127|-2127.788|-2283.908|    90.76%|   0:00:00.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.127|   -1.127|-2126.593|-2282.713|    90.76%|   0:00:12.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.126|   -1.126|-2125.837|-2281.957|    90.77%|   0:00:01.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.126|   -1.126|-2125.490|-2281.610|    90.77%|   0:00:02.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.126|   -1.126|-2125.269|-2281.389|    90.77%|   0:00:01.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.126|   -1.126|-2125.260|-2281.380|    90.77%|   0:00:00.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.127|   -1.127|-2125.126|-2281.246|    90.78%|   0:00:04.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.127|   -1.127|-2124.837|-2280.958|    90.79%|   0:00:01.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_116_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_116_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_116_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.118|   -1.118|-2114.749|-2281.276|    90.81%|   0:01:50.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.118|   -1.118|-2114.389|-2280.916|    90.81%|   0:00:01.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.118|   -1.118|-2113.116|-2279.643|    90.84%|   0:00:09.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.118|   -1.118|-2112.181|-2278.708|    90.84%|   0:00:08.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.117|   -1.117|-2111.580|-2278.106|    90.85%|   0:00:03.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.117|   -1.117|-2110.960|-2277.486|    90.85%|   0:00:16.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.117|   -1.117|-2110.438|-2276.965|    90.86%|   0:00:03.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.117|   -1.117|-2110.379|-2276.905|    90.86%|   0:00:01.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.117|   -1.117|-2109.801|-2276.327|    90.88%|   0:00:09.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.118|   -1.118|-2109.742|-2276.268|    90.90%|   0:00:04.0| 2350.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_116_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_116_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_116_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.109|   -1.109|-2100.794|-2278.370|    90.91%|   0:01:44.0| 2342.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.109|   -1.109|-2100.503|-2278.079|    90.92%|   0:00:01.0| 2342.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.109|   -1.109|-2100.490|-2278.066|    90.92%|   0:00:01.0| 2342.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.110|   -1.110|-2097.766|-2275.342|    90.94%|   0:00:07.0| 2342.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.109|   -1.109|-2097.356|-2274.931|    90.94%|   0:00:01.0| 2342.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.109|   -1.109|-2096.825|-2274.401|    90.94%|   0:00:02.0| 2342.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.109|   -1.109|-2096.436|-2274.012|    90.95%|   0:00:02.0| 2342.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.109|   -1.109|-2096.355|-2273.931|    90.95%|   0:00:00.0| 2342.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.109|   -1.109|-2096.323|-2273.899|    90.95%|   0:00:03.0| 2342.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.109|   -1.109|-2096.315|-2273.891|    90.96%|   0:00:02.0| 2342.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.103|   -1.103|-2089.917|-2276.545|    90.96%|   0:00:20.0| 2351.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.103|   -1.103|-2089.329|-2275.957|    90.96%|   0:00:01.0| 2351.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.102|   -1.102|-2087.973|-2274.602|    90.99%|   0:00:05.0| 2351.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.102|   -1.102|-2086.557|-2273.186|    91.01%|   0:00:15.0| 2351.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.102|   -1.102|-2085.908|-2272.536|    91.01%|   0:00:18.0| 2351.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.102|   -1.102|-2085.887|-2272.515|    91.01%|   0:00:01.0| 2351.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.102|   -1.102|-2084.990|-2271.619|    91.02%|   0:00:02.0| 2351.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.102|   -1.102|-2084.467|-2271.096|    91.02%|   0:00:04.0| 2351.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.102|   -1.102|-2084.450|-2271.078|    91.03%|   0:00:02.0| 2351.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.095|   -1.095|-2071.919|-2267.410|    91.04%|   0:00:57.0| 2354.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.095|   -1.095|-2071.753|-2267.244|    91.04%|   0:00:01.0| 2354.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.095|   -1.095|-2069.651|-2265.142|    91.06%|   0:00:05.0| 2354.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.095|   -1.095|-2068.441|-2263.932|    91.07%|   0:00:07.0| 2354.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.095|   -1.095|-2068.293|-2263.784|    91.07%|   0:00:01.0| 2354.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.095|   -1.095|-2068.284|-2263.775|    91.07%|   0:00:01.0| 2354.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.094|   -1.094|-2067.795|-2263.286|    91.09%|   0:00:04.0| 2354.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.095|   -1.095|-2067.542|-2263.033|    91.11%|   0:00:04.0| 2354.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.094|   -1.094|-2067.385|-2262.876|    91.11%|   0:00:00.0| 2354.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.088|   -1.088|-2057.408|-2260.913|    91.11%|   0:00:43.0| 2359.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.088|   -1.088|-2057.201|-2260.707|    91.11%|   0:00:00.0| 2359.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.088|   -1.088|-2055.741|-2259.246|    91.13%|   0:00:04.0| 2359.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.088|   -1.088|-2055.131|-2258.637|    91.14%|   0:00:12.0| 2359.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.088|   -1.088|-2054.073|-2257.578|    91.17%|   0:00:07.0| 2359.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.088|   -1.088|-2054.016|-2257.521|    91.18%|   0:00:02.0| 2359.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.088|   -1.088|-2053.939|-2257.445|    91.18%|   0:00:01.0| 2359.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_20_/Q                           |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.080|   -1.080|-2029.959|-2243.898|    91.17%|   0:00:53.0| 2363.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.080|   -1.080|-2029.951|-2243.890|    91.18%|   0:00:07.0| 2363.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.079|   -1.079|-2028.007|-2241.947|    91.19%|   0:00:04.0| 2363.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.079|   -1.079|-2026.866|-2240.805|    91.20%|   0:00:03.0| 2363.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.078|   -1.078|-2026.599|-2240.538|    91.20%|   0:00:12.0| 2363.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.078|   -1.078|-2025.341|-2239.281|    91.20%|   0:00:08.0| 2363.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.077|   -1.077|-2024.629|-2238.569|    91.21%|   0:00:00.0| 2363.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.077|   -1.077|-2023.402|-2237.342|    91.21%|   0:00:19.0| 2363.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.076|   -1.076|-2022.271|-2236.210|    91.21%|   0:00:03.0| 2363.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.076|   -1.076|-2022.239|-2236.178|    91.21%|   0:00:16.0| 2363.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.076|   -1.076|-2022.120|-2236.059|    91.21%|   0:00:02.0| 2363.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.075|   -1.075|-2021.289|-2235.229|    91.22%|   0:00:04.0| 2363.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.075|   -1.075|-2021.108|-2235.048|    91.22%|   0:00:00.0| 2363.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.075|   -1.075|-2020.659|-2234.598|    91.24%|   0:00:06.0| 2363.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.075|   -1.075|-2020.592|-2234.531|    91.25%|   0:00:03.0| 2361.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.067|   -1.067|-2009.292|-2230.044|    91.25%|   0:01:08.0| 2372.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.067|   -1.067|-2007.011|-2227.763|    91.26%|   0:00:05.0| 2372.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.067|   -1.067|-2006.007|-2226.759|    91.26%|   0:00:16.0| 2372.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.067|   -1.067|-2005.940|-2226.691|    91.26%|   0:00:03.0| 2372.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.066|   -1.066|-2004.330|-2225.082|    91.27%|   0:00:02.0| 2372.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.065|   -1.065|-2002.547|-2223.299|    91.27%|   0:00:35.0| 2372.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.065|   -1.065|-2002.399|-2223.150|    91.27%|   0:00:10.0| 2372.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.064|   -1.064|-2001.938|-2222.690|    91.27%|   0:00:06.0| 2372.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.064|   -1.064|-2001.275|-2222.026|    91.27%|   0:00:34.0| 2370.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.064|   -1.064|-2001.187|-2221.938|    91.27%|   0:00:02.0| 2370.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.063|   -1.063|-2000.033|-2220.785|    91.30%|   0:00:05.0| 2370.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.062|   -1.062|-1998.703|-2219.455|    91.30%|   0:00:07.0| 2372.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.062|   -1.062|-1995.629|-2216.381|    91.30%|   0:00:29.0| 2374.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.062|   -1.062|-1994.505|-2215.257|    91.31%|   0:00:07.0| 2374.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.062|   -1.062|-1994.276|-2215.028|    91.31%|   0:00:00.0| 2374.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.062|   -1.062|-1992.748|-2213.499|    91.31%|   0:00:02.0| 2374.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.062|   -1.062|-1992.724|-2213.475|    91.31%|   0:00:00.0| 2374.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_119_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_119_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_119_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.054|   -1.054|-1977.132|-2205.385|    91.31%|   0:00:29.0| 2386.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.054|   -1.054|-1976.652|-2204.906|    91.31%|   0:00:00.0| 2386.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.054|   -1.054|-1975.043|-2203.296|    91.32%|   0:00:02.0| 2386.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.053|   -1.053|-1974.689|-2202.942|    91.32%|   0:00:01.0| 2386.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.053|   -1.053|-1973.700|-2201.953|    91.32%|   0:00:22.0| 2383.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.052|   -1.052|-1968.682|-2196.936|    91.33%|   0:00:05.0| 2383.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.052|   -1.052|-1967.706|-2195.960|    91.34%|   0:00:09.0| 2383.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.052|   -1.052|-1967.689|-2195.942|    91.34%|   0:00:01.0| 2383.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_119_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_119_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_119_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.023|   -1.023|-1832.478|-2068.761|    91.34%|   0:00:04.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.021|   -1.021|-1829.468|-2065.751|    91.34%|   0:00:01.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.012|   -1.012|-1827.940|-2064.223|    91.34%|   0:00:00.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.012|   -1.012|-1826.781|-2063.064|    91.34%|   0:00:03.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.012|   -1.012|-1825.256|-2061.539|    91.34%|   0:00:00.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.006|   -1.006|-1824.073|-2060.356|    91.34%|   0:00:02.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.006|   -1.006|-1821.770|-2058.053|    91.34%|   0:00:09.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.003|   -1.003|-1814.404|-2050.687|    91.34%|   0:00:00.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.003|   -1.003|-1812.056|-2048.339|    91.34%|   0:00:10.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.001|   -1.001|-1811.048|-2047.332|    91.35%|   0:00:00.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.998|   -0.998|-1810.666|-2046.949|    91.35%|   0:00:01.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.997|   -0.997|-1809.556|-2045.839|    91.35%|   0:00:02.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.995|   -0.995|-1809.123|-2045.406|    91.35%|   0:00:00.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.993|   -0.993|-1805.441|-2041.724|    91.35%|   0:00:02.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.993|   -0.993|-1803.006|-2039.289|    91.35%|   0:00:02.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.992|   -0.992|-1800.051|-2036.334|    91.35%|   0:00:00.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.992|   -0.992|-1799.268|-2035.551|    91.35%|   0:00:15.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.987|   -0.987|-1797.657|-2033.940|    91.35%|   0:00:01.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.987|   -0.987|-1797.139|-2033.422|    91.36%|   0:00:16.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.987|   -0.987|-1795.831|-2032.114|    91.36%|   0:00:02.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.986|   -0.986|-1795.287|-2031.570|    91.36%|   0:00:01.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.986|   -0.986|-1795.071|-2031.354|    91.36%|   0:00:02.0| 2389.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.984|   -0.984|-1789.286|-2025.841|    91.37%|   0:00:09.0| 2395.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.984|   -0.984|-1789.127|-2025.683|    91.37%|   0:00:00.0| 2395.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.984|   -0.984|-1788.643|-2025.199|    91.37%|   0:00:05.0| 2395.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.984|   -0.984|-1788.629|-2025.184|    91.37%|   0:00:00.0| 2395.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.984|   -0.984|-1788.137|-2024.693|    91.37%|   0:00:01.0| 2395.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.985|   -0.985|-1788.137|-2024.693|    91.37%|   0:00:00.0| 2395.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=1:15:42 real=1:15:37 mem=2395.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.236|   -0.985|-294.048|-2024.693|    91.37%|   0:00:00.0| 2395.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_92_/E                             |
|  -0.221|   -0.984|-287.590|-2018.235|    91.37%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_88_/E                           |
|  -0.214|   -0.984|-260.132|-1990.755|    91.37%|   0:00:01.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_77_/E                           |
|  -0.213|   -0.984|-242.230|-1972.460|    91.37%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_105_/E                            |
|  -0.204|   -0.984|-224.232|-1961.104|    91.37%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_121_/E                          |
|  -0.185|   -0.984|-187.061|-1923.923|    91.38%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_32_/E                           |
|  -0.149|   -0.984|-159.205|-1896.066|    91.38%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_116_/D                            |
|  -0.135|   -0.984|-144.420|-1881.181|    91.38%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_92_/E                             |
|  -0.125|   -0.984|-137.952|-1874.712|    91.38%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_106_/E                            |
|  -0.117|   -0.984|-121.678|-1858.439|    91.38%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_121_/E                          |
|  -0.107|   -0.984|-101.138|-1837.775|    91.38%|   0:00:01.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_34_/E                             |
|  -0.094|   -0.984| -81.426|-1817.922|    91.38%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_90_/E                           |
|  -0.085|   -0.984| -67.752|-1804.238|    91.39%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_48_/E                           |
|  -0.075|   -0.984| -49.760|-1786.246|    91.39%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_92_/E                             |
|  -0.066|   -0.984| -37.449|-1772.816|    91.39%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_106_/E                            |
|  -0.056|   -0.984| -29.440|-1768.637|    91.39%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_91_/E                           |
|  -0.047|   -0.984| -21.530|-1760.694|    91.39%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_81_/E                             |
|  -0.039|   -0.984|  -9.639|-1748.802|    91.39%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_84_/E                             |
|  -0.032|   -0.984|  -7.082|-1746.198|    91.40%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_89_/E                             |
|  -0.024|   -0.984|  -4.565|-1743.681|    91.40%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_121_/D                            |
|  -0.015|   -0.984|  -1.326|-1734.535|    91.40%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_109_/D                          |
|  -0.008|   -0.984|  -0.327|-1733.536|    91.40%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_105_/E                          |
|  -0.000|   -0.984|  -0.001|-1733.210|    91.40%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_104_/E                          |
|   0.007|   -0.984|   0.000|-1733.209|    91.40%|   0:00:01.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_1_/E                              |
|   0.017|   -0.984|   0.000|-1733.209|    91.41%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_120_/E                          |
|   0.017|   -0.985|   0.000|-1733.209|    91.41%|   0:00:00.0| 2414.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_120_/E                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:04.0 mem=2414.4M) ***

*** Finished Optimize Step Cumulative (cpu=1:15:46 real=1:15:41 mem=2414.4M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.017|    0.000|
|reg2reg   |-0.985|-1733.209|
|HEPG      |-0.985|-1733.209|
|All Paths |-0.985|-1733.209|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -0.985 TNS Slack -1733.209 Density 91.41
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:27:38.5/3:27:39.3 (1.0), mem = 2414.4M
(I,S,L,T): WC_VIEW: 145.142, 59.957, 2.39713, 207.497
Reclaim Optimization WNS Slack -0.985  TNS Slack -1733.209 Density 91.41
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    91.41%|        -|  -0.985|-1733.209|   0:00:00.0| 2414.4M|
|    91.29%|      196|  -0.984|-1729.893|   0:00:08.0| 2414.4M|
|    90.14%|     2701|  -0.976|-1718.515|   0:00:29.0| 2414.4M|
|    90.14%|       10|  -0.976|-1718.515|   0:00:01.0| 2414.4M|
|    90.14%|        1|  -0.976|-1718.515|   0:00:01.0| 2414.4M|
|    90.14%|        0|  -0.976|-1718.515|   0:00:01.0| 2414.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.976  TNS Slack -1718.515 Density 90.14
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 950 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:42.1) (real = 0:00:42.0) **
(I,S,L,T): WC_VIEW: 144.076, 59.0592, 2.34911, 205.484
*** AreaOpt [finish] : cpu/real = 0:00:42.4/0:00:42.3 (1.0), totSession cpu/real = 3:28:20.8/3:28:21.6 (1.0), mem = 2414.4M
End: Area Reclaim Optimization (cpu=0:00:42, real=0:00:42, mem=2389.43M, totSessionCpu=3:28:21).
*** Starting refinePlace (3:28:21 mem=2389.4M) ***
Total net bbox length = 1.040e+06 (4.739e+05 5.661e+05) (ext = 1.881e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 52195 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 52165 insts, mean move: 13.11 um, max move: 129.40 um
	Max move on inst (FE_OFC1169_core_instance_pmem_in_96): (363.60, 268.20) --> (306.20, 196.20)
	Runtime: CPU: 0:00:58.3 REAL: 0:00:58.0 MEM: 2614.4MB
Move report: Detail placement moves 38317 insts, mean move: 0.89 um, max move: 11.40 um
	Max move on inst (U7479): (317.20, 340.20) --> (326.80, 342.00)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2614.4MB
Summary Report:
Instances move: 52163 (out of 52195 movable)
Instances flipped: 3
Mean displacement: 13.19 um
Max displacement: 131.20 um (Instance: FE_OFC1169_core_instance_pmem_in_96) (363.6, 268.2) -> (306.2, 194.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
Total net bbox length = 1.047e+06 (4.822e+05 5.645e+05) (ext = 1.870e+04)
Runtime: CPU: 0:00:59.7 REAL: 0:00:59.0 MEM: 2614.4MB
*** Finished refinePlace (3:29:21 mem=2614.4M) ***
Finished re-routing un-routed nets (0:00:01.8 2614.4M)


Density : 0.9014
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:01:22 real=0:01:22 mem=2614.4M) ***
** GigaOpt Optimizer WNS Slack -1.062 TNS Slack -1882.981 Density 90.14
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 6
OptDebug: Start of Optimizer WNS Pass 6:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.004|   -0.004|
|reg2reg   |-1.062|-1882.977|
|HEPG      |-1.062|-1882.977|
|All Paths |-1.062|-1882.981|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.062|   -1.062|-1882.977|-1882.981|    90.14%|   0:00:00.0| 2614.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.048|   -1.048|-1878.977|-1878.980|    90.14%|   0:00:01.0| 2614.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.030|   -1.030|-1876.384|-1876.387|    90.14%|   0:00:02.0| 2614.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.021|   -1.021|-1871.972|-1871.976|    90.14%|   0:00:02.0| 2614.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.015|   -1.015|-1862.416|-1862.420|    90.15%|   0:00:03.0| 2614.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.008|   -1.008|-1851.983|-1851.987|    90.15%|   0:00:30.0| 2614.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.000|   -1.000|-1847.007|-1847.011|    90.15%|   0:00:13.0| 2614.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.997|   -0.997|-1836.847|-1836.851|    90.18%|   0:00:47.0| 2614.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.995|   -0.995|-1835.241|-1835.245|    90.18%|   0:00:31.0| 2614.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.991|   -0.991|-1832.770|-1832.773|    90.18%|   0:00:07.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.989|   -0.989|-1830.760|-1830.764|    90.18%|   0:00:34.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.989|   -0.989|-1830.664|-1830.668|    90.18%|   0:00:13.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.989|   -0.989|-1830.595|-1830.599|    90.18%|   0:00:00.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.984|   -0.984|-1827.637|-1827.641|    90.21%|   0:00:02.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.984|   -0.984|-1824.588|-1824.592|    90.22%|   0:00:06.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.984|   -0.984|-1824.434|-1824.438|    90.22%|   0:00:01.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.977|   -0.977|-1819.700|-1819.704|    90.29%|   0:00:03.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.977|   -0.977|-1815.637|-1815.641|    90.30%|   0:00:20.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.977|   -0.977|-1814.817|-1814.821|    90.30%|   0:00:05.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.975|   -0.975|-1812.061|-1812.065|    90.35%|   0:00:06.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.974|   -0.974|-1810.673|-1810.677|    90.36%|   0:00:05.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.973|   -0.973|-1810.508|-1810.512|    90.36%|   0:00:03.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.973|   -0.973|-1809.872|-1809.876|    90.36%|   0:00:05.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.973|   -0.973|-1809.786|-1809.790|    90.36%|   0:00:01.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.970|   -0.970|-1807.130|-1807.134|    90.44%|   0:00:09.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.970|   -0.970|-1806.510|-1806.514|    90.45%|   0:00:02.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.967|   -0.967|-1802.263|-1802.267|    90.51%|   0:00:04.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.967|   -0.967|-1799.844|-1799.848|    90.53%|   0:00:10.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.967|   -0.967|-1799.642|-1799.646|    90.53%|   0:00:02.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.964|   -0.964|-1796.066|-1796.070|    90.58%|   0:00:06.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.964|   -0.964|-1794.362|-1794.366|    90.59%|   0:00:11.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.960|   -0.960|-1791.657|-1791.661|    90.63%|   0:00:02.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.960|   -0.960|-1791.116|-1791.120|    90.63%|   0:00:09.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.960|   -0.960|-1790.864|-1790.868|    90.63%|   0:00:03.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.959|   -0.959|-1789.004|-1789.008|    90.69%|   0:00:11.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.959|   -0.959|-1787.746|-1787.750|    90.69%|   0:00:05.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.959|   -0.959|-1787.458|-1787.462|    90.75%|   0:00:04.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.958|   -0.958|-1786.918|-1786.922|    90.79%|   0:00:04.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.958|   -0.958|-1786.653|-1786.657|    90.79%|   0:00:10.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.957|   -0.957|-1784.590|-1784.594|    90.87%|   0:00:13.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.957|   -0.957|-1784.101|-1784.105|    90.87%|   0:00:07.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.956|   -0.956|-1783.250|-1783.254|    90.92%|   0:00:04.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.956|   -0.956|-1783.217|-1783.220|    90.93%|   0:00:06.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.956|   -0.956|-1783.210|-1783.214|    90.93%|   0:00:00.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.955|   -0.955|-1782.627|-1782.631|    90.94%|   0:00:09.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.955|   -0.955|-1782.048|-1782.052|    90.94%|   0:00:05.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.953|   -0.953|-1780.663|-1780.667|    90.97%|   0:00:12.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.953|   -0.953|-1780.547|-1780.551|    90.97%|   0:00:34.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.952|   -0.952|-1776.941|-1776.944|    91.10%|   0:00:12.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.952|   -0.952|-1776.360|-1776.364|    91.10%|   0:00:10.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.950|   -0.950|-1774.420|-1774.424|    91.20%|   0:00:20.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.950|   -0.950|-1773.192|-1773.196|    91.20%|   0:00:06.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.950|   -0.950|-1773.131|-1773.135|    91.20%|   0:00:01.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.949|   -0.949|-1771.031|-1771.035|    91.25%|   0:00:11.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.949|   -0.949|-1770.535|-1770.539|    91.25%|   0:00:09.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.947|   -0.947|-1769.482|-1769.486|    91.28%|   0:00:21.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.947|   -0.947|-1768.477|-1768.481|    91.28%|   0:00:10.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.946|   -0.946|-1767.034|-1767.038|    91.33%|   0:00:10.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.946|   -0.946|-1766.671|-1766.675|    91.33%|   0:00:14.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.945|   -0.945|-1765.186|-1765.190|    91.42%|   0:00:20.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.945|   -0.945|-1763.849|-1763.853|    91.53%|   0:00:15.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.943|   -0.943|-1763.390|-1763.394|    91.53%|   0:00:05.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.943|   -0.943|-1763.371|-1763.375|    91.54%|   0:00:23.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.942|   -0.942|-1760.824|-1760.828|    91.60%|   0:00:21.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.942|   -0.942|-1760.324|-1760.328|    91.61%|   0:00:15.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.942|   -0.942|-1758.871|-1758.875|    91.68%|   0:00:15.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.942|   -0.942|-1757.823|-1757.827|    91.68%|   0:00:13.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.941|   -0.941|-1756.308|-1756.312|    91.77%|   0:00:18.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.941|   -0.941|-1756.069|-1756.073|    91.77%|   0:00:09.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.940|   -0.940|-1755.072|-1755.076|    91.82%|   0:00:09.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.940|   -0.940|-1754.594|-1754.598|    91.82%|   0:00:07.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.939|   -0.939|-1753.170|-1753.174|    91.88%|   0:00:13.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.938|   -0.938|-1751.542|-1751.546|    91.89%|   0:00:38.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.938|   -0.938|-1751.314|-1751.318|    91.89%|   0:00:30.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.937|   -0.937|-1750.505|-1750.509|    91.96%|   0:00:06.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.937|   -0.937|-1749.905|-1749.909|    91.97%|   0:00:52.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.937|   -0.937|-1748.730|-1748.734|    92.05%|   0:00:05.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.936|   -0.936|-1748.024|-1748.028|    92.08%|   0:00:15.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.936|   -0.936|-1747.237|-1747.241|    92.08%|   0:01:13.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.936|   -0.936|-1747.118|-1747.122|    92.08%|   0:00:02.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.936|   -0.936|-1746.491|-1746.495|    92.17%|   0:00:05.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.935|   -0.935|-1746.507|-1746.511|    92.17%|   0:00:01.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.935|   -0.935|-1745.133|-1745.137|    92.17%|   0:00:34.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.934|   -0.934|-1744.318|-1744.322|    92.20%|   0:00:04.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.935|   -0.935|-1743.197|-1743.201|    92.23%|   0:00:14.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.934|   -0.934|-1742.866|-1742.870|    92.24%|   0:00:00.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.934|   -0.934|-1742.622|-1742.626|    92.24%|   0:00:20.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.934|   -0.934|-1741.882|-1741.886|    92.28%|   0:00:02.0| 2611.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.934|   -0.934|-1740.965|-1740.969|    92.32%|   0:00:13.0| 2551.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.934|   -0.934|-1740.922|-1740.925|    92.34%|   0:00:02.0| 2551.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.934|   -0.934|-1740.883|-1740.887|    92.35%|   0:00:02.0| 2551.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.934|   -0.934|-1740.883|-1740.887|    92.35%|   0:00:00.0| 2551.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:17:30 real=0:17:28 mem=2551.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.004|   -0.934|  -0.004|-1740.887|    92.35%|   0:00:00.0| 2551.4M|   WC_VIEW|  default| core_instance_qmem_instance_Q_reg_56_/D            |
|   0.006|   -0.934|   0.000|-1740.883|    92.35%|   0:00:00.0| 2551.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_16_/E                             |
|   0.015|   -0.934|   0.000|-1740.883|    92.36%|   0:00:00.0| 2551.4M|   WC_VIEW|  default| core_instance_qmem_instance_Q_reg_35_/D            |
|   0.015|   -0.934|   0.000|-1740.883|    92.36%|   0:00:00.0| 2551.4M|   WC_VIEW|  default| core_instance_qmem_instance_Q_reg_35_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:00.0 mem=2551.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:17:31 real=0:17:29 mem=2551.4M) ***
OptDebug: End of Optimizer WNS Pass 6:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.015|    0.000|
|reg2reg   |-0.934|-1740.883|
|HEPG      |-0.934|-1740.883|
|All Paths |-0.934|-1740.883|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -0.934 TNS Slack -1740.883 Density 92.36
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:47:15.4/3:47:14.9 (1.0), mem = 2551.4M
(I,S,L,T): WC_VIEW: 146.334, 62.8632, 2.41092, 211.609
Reclaim Optimization WNS Slack -0.934  TNS Slack -1740.883 Density 92.36
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    92.36%|        -|  -0.934|-1740.883|   0:00:00.0| 2551.4M|
|    92.25%|      211|  -0.934|-1740.534|   0:00:08.0| 2551.4M|
|    91.54%|     2082|  -0.932|-1743.787|   0:00:25.0| 2551.4M|
|    91.53%|        7|  -0.932|-1743.787|   0:00:01.0| 2551.4M|
|    91.53%|        0|  -0.932|-1743.787|   0:00:01.0| 2551.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.932  TNS Slack -1743.787 Density 91.53
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 999 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:37.9) (real = 0:00:38.0) **
(I,S,L,T): WC_VIEW: 145.527, 62.1692, 2.37779, 210.074
*** AreaOpt [finish] : cpu/real = 0:00:38.2/0:00:38.2 (1.0), totSession cpu/real = 3:47:53.6/3:47:53.0 (1.0), mem = 2551.4M
End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:39, mem=2478.45M, totSessionCpu=3:47:54).
*** Starting refinePlace (3:47:54 mem=2478.4M) ***
Total net bbox length = 1.062e+06 (4.901e+05 5.722e+05) (ext = 1.870e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 54372 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 53585 insts, mean move: 4.24 um, max move: 111.20 um
	Max move on inst (FE_RC_22233_0): (271.20, 441.00) --> (201.40, 482.40)
	Runtime: CPU: 0:00:42.5 REAL: 0:00:43.0 MEM: 2700.0MB
Move report: Detail placement moves 42846 insts, mean move: 1.09 um, max move: 9.60 um
	Max move on inst (DP_OP_1328J1_122_8403_U200): (80.40, 259.20) --> (74.40, 255.60)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2700.0MB
Summary Report:
Instances move: 53650 (out of 54372 movable)
Instances flipped: 18
Mean displacement: 4.46 um
Max displacement: 111.20 um (Instance: FE_RC_22233_0) (271.2, 441) -> (201.4, 482.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 1.060e+06 (4.898e+05 5.703e+05) (ext = 1.864e+04)
Runtime: CPU: 0:00:43.9 REAL: 0:00:44.0 MEM: 2700.0MB
*** Finished refinePlace (3:48:38 mem=2700.0M) ***
Finished re-routing un-routed nets (0:00:00.3 2700.0M)


Density : 0.9153
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:51.5 real=0:00:51.0 mem=2700.0M) ***
** GigaOpt Optimizer WNS Slack -0.962 TNS Slack -1806.154 Density 91.53
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 7
OptDebug: Start of Optimizer WNS Pass 7:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.005|    0.000|
|reg2reg   |-0.962|-1806.154|
|HEPG      |-0.962|-1806.154|
|All Paths |-0.962|-1806.154|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.962|   -0.962|-1806.154|-1806.154|    91.53%|   0:00:00.0| 2700.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.954|   -0.954|-1800.160|-1800.160|    91.54%|   0:00:02.0| 2700.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.947|   -0.947|-1793.774|-1793.774|    91.54%|   0:00:25.0| 2700.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.945|   -0.945|-1786.788|-1786.788|    91.55%|   0:00:32.0| 2700.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.940|   -0.940|-1784.148|-1784.148|    91.56%|   0:00:36.0| 2700.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.939|   -0.939|-1780.933|-1780.933|    91.56%|   0:02:10.0| 2700.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.939|   -0.939|-1778.505|-1778.505|    91.57%|   0:00:50.0| 2700.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.939|   -0.939|-1775.609|-1775.609|    91.67%|   0:00:09.0| 2700.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.935|   -0.935|-1773.793|-1773.793|    91.72%|   0:00:06.0| 2700.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.932|   -0.932|-1771.912|-1771.912|    91.73%|   0:02:21.0| 2700.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.932|   -0.932|-1769.584|-1769.584|    91.74%|   0:03:34.0| 2700.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.928|   -0.928|-1765.918|-1765.918|    91.92%|   0:00:27.0| 2700.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.928|   -0.928|-1765.085|-1765.085|    91.94%|   0:04:31.0| 2700.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.928|   -0.928|-1764.793|-1764.793|    91.95%|   0:00:20.0| 2700.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.927|   -0.927|-1759.389|-1759.389|    92.12%|   0:00:17.0| 2700.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.927|   -0.927|-1758.809|-1758.809|    92.12%|   0:00:49.0| 2661.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.927|   -0.927|-1758.518|-1758.518|    92.12%|   0:00:05.0| 2661.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.927|   -0.927|-1757.762|-1757.762|    92.18%|   0:00:04.0| 2661.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.927|   -0.927|-1757.759|-1757.759|    92.18%|   0:00:00.0| 2661.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.927|   -0.927|-1757.146|-1757.146|    92.24%|   0:01:02.0| 2661.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.927|   -0.927|-1755.892|-1755.892|    92.29%|   0:00:12.0| 2661.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.927|   -0.927|-1755.837|-1755.837|    92.29%|   0:00:02.0| 2661.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.927|   -0.927|-1755.748|-1755.748|    92.29%|   0:00:00.0| 2661.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.927|   -0.927|-1755.735|-1755.735|    92.29%|   0:00:00.0| 2661.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.927|   -0.927|-1755.705|-1755.705|    92.30%|   0:00:00.0| 2661.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.927|   -0.927|-1755.568|-1755.568|    92.30%|   0:00:01.0| 2661.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.927|   -0.927|-1755.568|-1755.568|    92.30%|   0:00:01.0| 2661.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:18:37 real=0:18:36 mem=2661.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.005|   -0.927|   0.000|-1755.568|    92.30%|   0:00:00.0| 2661.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_24_/D        |
|   0.013|   -0.927|   0.000|-1755.568|    92.30%|   0:00:00.0| 2661.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_124_/D       |
|   0.014|   -0.927|   0.000|-1755.568|    92.31%|   0:00:01.0| 2661.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_15_/D        |
|   0.017|   -0.927|   0.000|-1755.568|    92.31%|   0:00:01.0| 2661.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory6_reg_46_/E  |
|   0.017|   -0.927|   0.000|-1755.568|    92.31%|   0:00:00.0| 2661.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory6_reg_46_/E  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=2661.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:18:39 real=0:18:38 mem=2661.0M) ***
OptDebug: End of Optimizer WNS Pass 7:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.017|    0.000|
|reg2reg   |-0.927|-1755.568|
|HEPG      |-0.927|-1755.568|
|All Paths |-0.927|-1755.568|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -0.927 TNS Slack -1755.568 Density 92.31
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:07:26.2/4:07:24.3 (1.0), mem = 2661.0M
(I,S,L,T): WC_VIEW: 146.248, 63.1761, 2.40173, 211.825
Reclaim Optimization WNS Slack -0.927  TNS Slack -1755.568 Density 92.31
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    92.31%|        -|  -0.927|-1755.568|   0:00:00.0| 2661.0M|
|    92.21%|      215|  -0.927|-1754.505|   0:00:08.0| 2661.0M|
|    91.78%|     1475|  -0.926|-1753.711|   0:00:23.0| 2661.0M|
|    91.78%|        8|  -0.926|-1753.711|   0:00:01.0| 2661.0M|
|    91.78%|        0|  -0.926|-1753.711|   0:00:01.0| 2661.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.926  TNS Slack -1753.711 Density 91.78
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 996 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:35.1) (real = 0:00:35.0) **
(I,S,L,T): WC_VIEW: 145.706, 62.696, 2.37981, 210.782
*** AreaOpt [finish] : cpu/real = 0:00:35.4/0:00:35.3 (1.0), totSession cpu/real = 4:08:01.6/4:07:59.6 (1.0), mem = 2661.0M
End: Area Reclaim Optimization (cpu=0:00:35, real=0:00:35, mem=2552.00M, totSessionCpu=4:08:02).
*** Starting refinePlace (4:08:02 mem=2552.0M) ***
Total net bbox length = 1.066e+06 (4.927e+05 5.733e+05) (ext = 1.864e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55045 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 53217 insts, mean move: 3.00 um, max move: 90.00 um
	Max move on inst (FE_RC_24601_0): (531.60, 167.40) --> (463.20, 145.80)
	Runtime: CPU: 0:00:35.6 REAL: 0:00:36.0 MEM: 2766.2MB
Move report: Detail placement moves 44821 insts, mean move: 1.38 um, max move: 9.00 um
	Max move on inst (FE_OCPC6684_core_instance_mac_array_instance_q_temp_730): (343.00, 529.20) --> (352.00, 529.20)
	Runtime: CPU: 0:00:07.5 REAL: 0:00:07.0 MEM: 2766.2MB
Summary Report:
Instances move: 53731 (out of 55045 movable)
Instances flipped: 873
Mean displacement: 3.41 um
Max displacement: 91.20 um (Instance: FE_RC_24601_0) (531.6, 167.4) -> (462, 145.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.016e+06 (4.415e+05 5.742e+05) (ext = 1.819e+04)
Runtime: CPU: 0:00:43.3 REAL: 0:00:43.0 MEM: 2766.2MB
*** Finished refinePlace (4:08:46 mem=2766.2M) ***
Finished re-routing un-routed nets (0:00:00.3 2766.2M)


Density : 0.9178
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:51.4 real=0:00:51.0 mem=2766.2M) ***
** GigaOpt Optimizer WNS Slack -0.971 TNS Slack -1808.060 Density 91.78
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.971|   -0.971|-1808.054|-1808.060|    91.78%|   0:00:00.0| 2766.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.959|   -0.959|-1806.275|-1806.281|    91.78%|   0:00:01.0| 2766.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.950|   -0.950|-1800.322|-1800.327|    91.78%|   0:00:01.0| 2766.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.945|   -0.945|-1796.550|-1796.556|    91.78%|   0:00:02.0| 2766.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.943|   -0.943|-1794.305|-1794.310|    91.78%|   0:00:05.0| 2766.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.942|   -0.942|-1793.644|-1793.650|    91.78%|   0:00:02.0| 2766.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.943|   -0.943|-1792.817|-1792.822|    91.78%|   0:00:01.0| 2766.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.942|   -0.942|-1792.718|-1792.723|    91.78%|   0:00:00.0| 2766.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.942|   -0.942|-1792.585|-1792.590|    91.78%|   0:00:01.0| 2766.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.942|   -0.942|-1792.540|-1792.546|    91.78%|   0:00:01.0| 2766.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.936|   -0.936|-1790.060|-1790.065|    91.78%|   0:00:00.0| 2766.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.936|   -0.936|-1787.735|-1787.740|    91.79%|   0:00:04.0| 2766.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.936|   -0.936|-1786.382|-1786.387|    91.79%|   0:00:01.0| 2766.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.936|   -0.936|-1786.382|-1786.387|    91.79%|   0:00:00.0| 2766.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:19.1 real=0:00:19.0 mem=2766.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.005|   -0.936|  -0.005|-1786.387|    91.79%|   0:00:01.0| 2766.2M|   WC_VIEW|  default| core_instance_qmem_instance_Q_reg_56_/D            |
|   0.005|   -0.936|   0.000|-1786.382|    91.79%|   0:00:00.0| 2766.2M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_16_/E                             |
|   0.012|   -0.936|   0.000|-1786.381|    91.80%|   0:00:01.0| 2766.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_122_/D       |
|   0.017|   -0.936|   0.000|-1786.376|    91.80%|   0:00:01.0| 2766.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_15_/D        |
|   0.017|   -0.936|   0.000|-1786.376|    91.80%|   0:00:00.0| 2766.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_15_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:03.0 mem=2766.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:21.6 real=0:00:22.0 mem=2766.2M) ***
*** Starting refinePlace (4:09:17 mem=2766.2M) ***
Total net bbox length = 1.016e+06 (4.418e+05 5.745e+05) (ext = 1.819e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55068 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 2766.2MB
Summary Report:
Instances move: 0 (out of 55068 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.016e+06 (4.418e+05 5.745e+05) (ext = 1.819e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 2766.2MB
*** Finished refinePlace (4:09:18 mem=2766.2M) ***
Finished re-routing un-routed nets (0:00:00.0 2766.2M)


Density : 0.9180
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:03.0 mem=2766.2M) ***
** GigaOpt Optimizer WNS Slack -0.936 TNS Slack -1786.476 Density 91.80
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.017|    0.000|
|reg2reg   |-0.936|-1786.476|
|HEPG      |-0.936|-1786.476|
|All Paths |-0.936|-1786.476|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 996 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=3:18:19 real=3:18:06 mem=2766.2M) ***

(I,S,L,T): WC_VIEW: 145.739, 62.5574, 2.3811, 210.678
*** SetupOpt [finish] : cpu/real = 3:18:31.6/3:18:19.2 (1.0), totSession cpu/real = 4:09:20.9/4:09:18.8 (1.0), mem = 2731.1M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.936
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:09:21.8/4:09:19.7 (1.0), mem = 2504.1M
(I,S,L,T): WC_VIEW: 145.739, 62.5574, 2.3811, 210.678
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.936 TNS Slack -1786.476 Density 91.80
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.017|    0.000|
|reg2reg   |-0.936|-1786.476|
|HEPG      |-0.936|-1786.476|
|All Paths |-0.936|-1786.476|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.936|   -0.936|-1786.476|-1786.476|    91.80%|   0:00:00.0| 2541.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.934|   -0.934|-1781.283|-1781.283|    91.82%|   0:01:40.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.929|   -0.929|-1779.298|-1779.298|    91.83%|   0:01:20.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
Dumping Information for Job 736 **WARN: (IMPESI-3014):	The RC network is incomplete for net core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[37]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.929|   -0.929|-1777.251|-1777.251|    91.83%|   0:00:55.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.929|   -0.929|-1775.428|-1775.428|    91.86%|   0:00:38.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.929|   -0.929|-1775.158|-1775.158|    91.87%|   0:00:17.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.929|   -0.929|-1774.290|-1774.290|    91.87%|   0:00:57.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.929|   -0.929|-1773.319|-1773.319|    91.90%|   0:00:37.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.929|   -0.929|-1773.155|-1773.155|    91.91%|   0:00:04.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.929|   -0.929|-1772.245|-1772.245|    91.94%|   0:00:07.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.929|   -0.929|-1772.241|-1772.241|    91.94%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.929|   -0.929|-1772.225|-1772.225|    91.94%|   0:00:05.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.929|   -0.929|-1770.040|-1770.040|    91.95%|   0:00:04.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.929|   -0.929|-1769.918|-1769.918|    91.95%|   0:00:06.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.929|   -0.929|-1769.445|-1769.445|    91.95%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.929|   -0.929|-1768.776|-1768.776|    91.95%|   0:00:44.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.929|   -0.929|-1768.272|-1768.272|    91.96%|   0:00:36.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.929|   -0.929|-1765.377|-1765.377|    91.96%|   0:00:02.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.929|   -0.929|-1764.761|-1764.761|    91.96%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.929|   -0.929|-1764.523|-1764.523|    91.96%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.929|   -0.929|-1764.489|-1764.489|    91.96%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.929|   -0.929|-1764.348|-1764.348|    91.97%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.929|   -0.929|-1764.163|-1764.163|    91.97%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.929|   -0.929|-1762.543|-1762.543|    91.97%|   0:00:06.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.929|   -0.929|-1761.875|-1761.875|    91.97%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.929|   -0.929|-1761.685|-1761.685|    91.97%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.929|   -0.929|-1760.428|-1760.428|    91.97%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -0.929|   -0.929|-1760.244|-1760.244|    91.98%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.929|   -0.929|-1759.195|-1759.195|    91.98%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.929|   -0.929|-1759.045|-1759.045|    91.98%|   0:00:06.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.929|   -0.929|-1758.694|-1758.694|    91.98%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -0.929|   -0.929|-1758.323|-1758.323|    91.98%|   0:00:02.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -0.929|   -0.929|-1757.547|-1757.547|    91.98%|   0:00:05.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -0.930|   -0.930|-1755.946|-1755.946|    91.98%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.930|   -0.930|-1755.488|-1755.488|    91.98%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.930|   -0.930|-1755.143|-1755.143|    91.98%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.931|   -0.931|-1754.208|-1754.208|    91.99%|   0:00:09.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -0.931|   -0.931|-1753.937|-1753.937|    91.99%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -0.931|   -0.931|-1753.362|-1753.362|    91.99%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.932|   -0.932|-1752.771|-1752.771|    91.99%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
|  -0.932|   -0.932|-1752.589|-1752.589|    91.99%|   0:00:11.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.932|   -0.932|-1752.472|-1752.472|    91.99%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
|  -0.932|   -0.932|-1750.726|-1750.726|    91.99%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
|  -0.932|   -0.932|-1750.476|-1750.476|    91.99%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.932|   -0.932|-1749.822|-1749.822|    91.99%|   0:00:02.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
|  -0.932|   -0.932|-1749.696|-1749.696|    91.99%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.932|   -0.932|-1749.659|-1749.659|    91.99%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
|  -0.932|   -0.932|-1749.308|-1749.308|    91.99%|   0:00:08.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.932|   -0.932|-1748.617|-1748.617|    91.99%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.932|   -0.932|-1748.601|-1748.601|    92.00%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.932|   -0.932|-1748.514|-1748.514|    92.00%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.932|   -0.932|-1748.435|-1748.435|    92.00%|   0:00:07.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.932|   -0.932|-1747.439|-1747.439|    92.00%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -0.932|   -0.932|-1747.404|-1747.404|    92.00%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -0.932|   -0.932|-1746.686|-1746.686|    92.00%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -0.932|   -0.932|-1746.208|-1746.208|    92.00%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -0.932|   -0.932|-1746.028|-1746.028|    92.00%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -0.932|   -0.932|-1746.012|-1746.012|    92.00%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -0.932|   -0.932|-1744.767|-1744.767|    92.01%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -0.932|   -0.932|-1744.388|-1744.388|    92.01%|   0:00:05.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -0.932|   -0.932|-1744.346|-1744.346|    92.01%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -0.932|   -0.932|-1743.470|-1743.470|    92.01%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.932|   -0.932|-1743.320|-1743.320|    92.01%|   0:00:04.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.932|   -0.932|-1743.315|-1743.315|    92.01%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.932|   -0.932|-1742.317|-1742.317|    92.01%|   0:00:04.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.932|   -0.932|-1740.571|-1740.571|    92.01%|   0:00:07.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.932|   -0.932|-1740.366|-1740.366|    92.02%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.932|   -0.932|-1740.016|-1740.016|    92.02%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.932|   -0.932|-1739.717|-1739.717|    92.02%|   0:00:11.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.932|   -0.932|-1738.652|-1738.652|    92.02%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.932|   -0.932|-1737.870|-1737.870|    92.02%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.932|   -0.932|-1736.499|-1736.499|    92.02%|   0:00:19.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.932|   -0.932|-1736.317|-1736.317|    92.02%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.932|   -0.932|-1735.965|-1735.965|    92.02%|   0:00:02.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.932|   -0.932|-1735.669|-1735.669|    92.02%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.932|   -0.932|-1735.088|-1735.088|    92.02%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.932|   -0.932|-1734.827|-1734.827|    92.02%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.932|   -0.932|-1734.126|-1734.126|    92.02%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.932|   -0.932|-1733.816|-1733.816|    92.02%|   0:00:12.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.932|   -0.932|-1733.330|-1733.330|    92.02%|   0:00:09.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.932|   -0.932|-1732.831|-1732.831|    92.02%|   0:00:04.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.932|   -0.932|-1732.812|-1732.812|    92.04%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.932|   -0.932|-1732.306|-1732.306|    92.04%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_9_/D                                        |
|  -0.932|   -0.932|-1732.183|-1732.183|    92.04%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_9_/D                                        |
|  -0.932|   -0.932|-1731.321|-1731.321|    92.05%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.932|   -0.932|-1730.876|-1730.876|    92.05%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.932|   -0.932|-1730.846|-1730.846|    92.05%|   0:00:02.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.932|   -0.932|-1730.525|-1730.525|    92.05%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -0.932|   -0.932|-1730.132|-1730.132|    92.05%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -0.932|   -0.932|-1729.375|-1729.375|    92.05%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.932|   -0.932|-1728.163|-1728.163|    92.05%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -0.932|   -0.932|-1727.284|-1727.284|    92.05%|   0:00:05.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -0.932|   -0.932|-1726.964|-1726.964|    92.05%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.932|   -0.932|-1726.786|-1726.786|    92.05%|   0:00:06.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.932|   -0.932|-1726.729|-1726.729|    92.05%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -0.932|   -0.932|-1726.068|-1726.068|    92.05%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.932|   -0.932|-1726.035|-1726.035|    92.05%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.932|   -0.932|-1725.771|-1725.771|    92.05%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_6_/D                                        |
|  -0.932|   -0.932|-1725.586|-1725.586|    92.05%|   0:00:09.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_6_/D                                        |
|  -0.932|   -0.932|-1724.790|-1724.790|    92.06%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.932|   -0.932|-1724.687|-1724.687|    92.06%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.932|   -0.932|-1724.556|-1724.556|    92.06%|   0:00:02.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.932|   -0.932|-1723.044|-1723.044|    92.07%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -0.932|   -0.932|-1722.977|-1722.977|    92.07%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -0.932|   -0.932|-1722.854|-1722.854|    92.07%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -0.932|   -0.932|-1722.194|-1722.194|    92.07%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.932|   -0.932|-1721.915|-1721.915|    92.07%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.932|   -0.932|-1721.534|-1721.534|    92.07%|   0:00:20.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.932|   -0.932|-1721.374|-1721.374|    92.07%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.932|   -0.932|-1721.318|-1721.318|    92.08%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -0.932|   -0.932|-1721.209|-1721.209|    92.08%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_5_/D                                       |
|  -0.932|   -0.932|-1720.929|-1720.929|    92.08%|   0:00:02.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.932|   -0.932|-1719.185|-1719.185|    92.08%|   0:00:08.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.932|   -0.932|-1719.176|-1719.176|    92.08%|   0:00:09.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -0.932|   -0.932|-1719.016|-1719.016|    92.08%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -0.932|   -0.932|-1718.673|-1718.673|    92.08%|   0:00:07.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.932|   -0.932|-1718.667|-1718.667|    92.08%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.932|   -0.932|-1718.603|-1718.603|    92.08%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.932|   -0.932|-1718.392|-1718.392|    92.09%|   0:00:08.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.932|   -0.932|-1717.873|-1717.873|    92.09%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.932|   -0.932|-1717.472|-1717.472|    92.09%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.932|   -0.932|-1712.745|-1712.745|    92.09%|   0:00:07.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.932|   -0.932|-1712.637|-1712.637|    92.09%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.932|   -0.932|-1712.601|-1712.601|    92.09%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.932|   -0.932|-1712.165|-1712.165|    92.09%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.932|   -0.932|-1711.943|-1711.943|    92.09%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.932|   -0.932|-1711.905|-1711.905|    92.09%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.932|   -0.932|-1711.761|-1711.761|    92.09%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.932|   -0.932|-1711.625|-1711.625|    92.09%|   0:00:02.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.932|   -0.932|-1711.327|-1711.327|    92.09%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.932|   -0.932|-1711.178|-1711.178|    92.09%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.932|   -0.932|-1706.779|-1706.779|    92.09%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.932|   -0.932|-1702.215|-1702.215|    92.09%|   0:00:04.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.932|   -0.932|-1701.977|-1701.977|    92.09%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -0.932|   -0.932|-1693.442|-1693.442|    92.09%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -0.932|   -0.932|-1693.274|-1693.274|    92.09%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1693.116|-1693.116|    92.09%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.932|   -0.932|-1692.735|-1692.735|    92.09%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1692.374|-1692.374|    92.09%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -0.932|   -0.932|-1692.118|-1692.118|    92.09%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1691.863|-1691.863|    92.09%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1691.727|-1691.727|    92.09%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.932|   -0.932|-1691.652|-1691.652|    92.09%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.932|   -0.932|-1691.429|-1691.429|    92.10%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1690.748|-1690.748|    92.09%|   0:00:04.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.932|   -0.932|-1688.473|-1688.473|    92.09%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.932|   -0.932|-1688.460|-1688.460|    92.10%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.932|   -0.932|-1680.304|-1680.304|    92.10%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.932|   -0.932|-1680.210|-1680.210|    92.10%|   0:00:02.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.932|   -0.932|-1673.453|-1673.453|    92.10%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.932|   -0.932|-1670.530|-1670.530|    92.10%|   0:00:05.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.932|   -0.932|-1670.423|-1670.423|    92.10%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.932|   -0.932|-1670.381|-1670.381|    92.10%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.932|   -0.932|-1670.274|-1670.274|    92.10%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.932|   -0.932|-1670.255|-1670.255|    92.10%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.932|   -0.932|-1670.239|-1670.239|    92.10%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.932|   -0.932|-1670.182|-1670.182|    92.10%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.932|   -0.932|-1670.162|-1670.162|    92.11%|   0:00:04.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.932|   -0.932|-1663.646|-1663.646|    92.11%|   0:00:02.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1659.677|-1659.677|    92.11%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1652.600|-1652.600|    92.11%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1645.981|-1645.981|    92.11%|   0:00:08.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1645.872|-1645.872|    92.12%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1645.658|-1645.658|    92.12%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1642.108|-1642.108|    92.12%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1642.036|-1642.036|    92.12%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1642.032|-1642.032|    92.12%|   0:00:05.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1641.771|-1641.771|    92.13%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1638.548|-1638.548|    92.13%|   0:00:09.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1638.520|-1638.520|    92.13%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1638.459|-1638.459|    92.13%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1638.416|-1638.416|    92.13%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1638.403|-1638.403|    92.16%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1638.384|-1638.384|    92.16%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1638.319|-1638.319|    92.16%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1625.926|-1625.926|    92.16%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1625.874|-1625.874|    92.16%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1620.203|-1620.203|    92.16%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -0.932|   -0.932|-1620.033|-1620.033|    92.16%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1611.652|-1611.652|    92.16%|   0:00:05.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1611.625|-1611.625|    92.16%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1611.409|-1611.409|    92.16%|   0:00:13.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1611.379|-1611.379|    92.17%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1608.475|-1608.475|    92.17%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1608.466|-1608.466|    92.17%|   0:00:08.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.932|   -0.932|-1599.277|-1599.277|    92.18%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.932|   -0.932|-1599.245|-1599.245|    92.18%|   0:00:02.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -0.932|   -0.932|-1599.163|-1599.163|    92.18%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -0.932|   -0.932|-1595.232|-1595.232|    92.18%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.932|   -0.932|-1573.814|-1573.814|    92.18%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.932|   -0.932|-1559.809|-1559.809|    92.18%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.932|   -0.932|-1554.074|-1554.074|    92.18%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.932|   -0.932|-1546.497|-1546.497|    92.18%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.932|   -0.932|-1546.412|-1546.412|    92.18%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.932|   -0.932|-1545.018|-1545.018|    92.18%|   0:00:02.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.932|   -0.932|-1544.990|-1544.990|    92.19%|   0:00:05.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.932|   -0.932|-1534.578|-1534.578|    92.19%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory4_reg_118_/D |
|  -0.932|   -0.932|-1534.042|-1534.042|    92.19%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory9_reg_32_/D  |
|  -0.932|   -0.932|-1528.196|-1528.196|    92.19%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory4_reg_96_/D  |
|  -0.932|   -0.932|-1520.950|-1520.950|    92.19%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.932|   -0.932|-1520.330|-1520.330|    92.19%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.932|   -0.932|-1518.448|-1518.448|    92.19%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.932|   -0.932|-1517.661|-1517.661|    92.19%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.932|   -0.932|-1514.692|-1514.692|    92.19%|   0:00:02.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.932|   -0.932|-1512.353|-1512.353|    92.19%|   0:00:00.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.932|   -0.932|-1508.847|-1508.847|    92.20%|   0:00:02.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.932|   -0.932|-1508.249|-1508.249|    92.20%|   0:00:02.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.932|   -0.932|-1507.954|-1507.954|    92.21%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.932|   -0.932|-1507.857|-1507.857|    92.21%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.932|   -0.932|-1507.812|-1507.812|    92.21%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.932|   -0.932|-1507.592|-1507.592|    92.21%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
|  -0.932|   -0.932|-1507.581|-1507.581|    92.22%|   0:00:03.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.931|   -0.931|-1507.581|-1507.581|    92.22%|   0:00:01.0| 2579.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:15:29 real=0:15:28 mem=2579.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:15:29 real=0:15:28 mem=2579.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.017|    0.000|
|reg2reg   |-0.931|-1507.581|
|HEPG      |-0.931|-1507.581|
|All Paths |-0.931|-1507.581|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -0.931 TNS Slack -1507.581 Density 92.22
*** Starting refinePlace (4:25:02 mem=2579.4M) ***
Total net bbox length = 1.019e+06 (4.432e+05 5.756e+05) (ext = 1.819e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55310 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 53749 insts, mean move: 2.97 um, max move: 61.40 um
	Max move on inst (U17867): (499.20, 171.00) --> (457.60, 190.80)
	Runtime: CPU: 0:00:37.1 REAL: 0:00:37.0 MEM: 2785.9MB
Move report: Detail placement moves 45755 insts, mean move: 1.47 um, max move: 11.60 um
	Max move on inst (DP_OP_1334J1_128_8403_U115): (468.00, 266.40) --> (472.40, 259.20)
	Runtime: CPU: 0:00:07.6 REAL: 0:00:08.0 MEM: 2785.9MB
Summary Report:
Instances move: 53975 (out of 55310 movable)
Instances flipped: 245
Mean displacement: 3.30 um
Max displacement: 66.20 um (Instance: FE_OFC1100_core_instance_pmem_in_26) (285.6, 88.2) -> (330.2, 66.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Total net bbox length = 1.017e+06 (4.429e+05 5.741e+05) (ext = 1.821e+04)
Runtime: CPU: 0:00:44.8 REAL: 0:00:45.0 MEM: 2785.9MB
*** Finished refinePlace (4:25:47 mem=2785.9M) ***
Finished re-routing un-routed nets (0:00:00.3 2785.9M)


Density : 0.9222
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:52.0 real=0:00:52.0 mem=2785.9M) ***
** GigaOpt Optimizer WNS Slack -0.954 TNS Slack -1525.801 Density 92.22
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.954|   -0.954|-1525.801|-1525.801|    92.22%|   0:00:00.0| 2785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.946|   -0.946|-1524.787|-1524.787|    92.22%|   0:00:01.0| 2785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.940|   -0.940|-1523.578|-1523.578|    92.22%|   0:00:01.0| 2785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.938|   -0.938|-1522.372|-1522.372|    92.22%|   0:00:07.0| 2785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.935|   -0.935|-1521.015|-1521.015|    92.22%|   0:00:04.0| 2785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.935|   -0.935|-1519.755|-1519.755|    92.22%|   0:00:05.0| 2785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.935|   -0.935|-1518.933|-1518.933|    92.22%|   0:00:00.0| 2785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.935|   -0.935|-1518.852|-1518.852|    92.22%|   0:00:01.0| 2785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.935|   -0.935|-1518.830|-1518.830|    92.22%|   0:00:00.0| 2785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.933|   -0.933|-1518.457|-1518.457|    92.22%|   0:00:00.0| 2785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.933|   -0.933|-1518.201|-1518.201|    92.22%|   0:00:02.0| 2785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.933|   -0.933|-1518.172|-1518.172|    92.22%|   0:00:00.0| 2785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.933|   -0.933|-1517.892|-1517.892|    92.22%|   0:00:01.0| 2785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.933|   -0.933|-1517.892|-1517.892|    92.22%|   0:00:00.0| 2785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.1 real=0:00:22.0 mem=2785.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.007|   -0.933|   0.000|-1517.892|    92.22%|   0:00:00.0| 2785.9M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_92_/E                             |
|   0.017|   -0.933|   0.000|-1517.892|    92.23%|   0:00:00.0| 2785.9M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_15_/D        |
|   0.017|   -0.933|   0.000|-1517.892|    92.23%|   0:00:00.0| 2785.9M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_15_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2785.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:22.6 real=0:00:22.0 mem=2785.9M) ***
** GigaOpt Optimizer WNS Slack -0.933 TNS Slack -1517.892 Density 92.23
*** Starting refinePlace (4:26:19 mem=2785.9M) ***
Total net bbox length = 1.017e+06 (4.430e+05 5.741e+05) (ext = 1.821e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55310 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2785.9MB
Summary Report:
Instances move: 0 (out of 55310 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.017e+06 (4.430e+05 5.741e+05) (ext = 1.821e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2785.9MB
*** Finished refinePlace (4:26:20 mem=2785.9M) ***
Finished re-routing un-routed nets (0:00:00.0 2785.9M)


Density : 0.9223
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:04.0 mem=2785.9M) ***
** GigaOpt Optimizer WNS Slack -0.937 TNS Slack -1518.445 Density 92.23
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.017|    0.000|
|reg2reg   |-0.937|-1518.445|
|HEPG      |-0.937|-1518.445|
|All Paths |-0.937|-1518.445|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1142 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:16:50 real=0:16:49 mem=2785.9M) ***

(I,S,L,T): WC_VIEW: 146.17, 62.6024, 2.39883, 211.172
*** SetupOpt [finish] : cpu/real = 0:17:00.6/0:16:59.5 (1.0), totSession cpu/real = 4:26:22.4/4:26:19.2 (1.0), mem = 2750.8M
End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:26:23.7/4:26:20.6 (1.0), mem = 2528.9M
(I,S,L,T): WC_VIEW: 146.17, 62.6024, 2.39883, 211.172
Reclaim Optimization WNS Slack -0.937  TNS Slack -1518.445 Density 92.23
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    92.23%|        -|  -0.937|-1518.445|   0:00:00.0| 2528.9M|
|    92.23%|       82|  -0.938|-1517.800|   0:00:02.0| 2567.0M|
|    92.14%|      184|  -0.938|-1517.336|   0:00:09.0| 2567.0M|
|    91.75%|     1357|  -0.933|-1520.748|   0:00:21.0| 2569.3M|
|    91.74%|       22|  -0.933|-1520.670|   0:00:01.0| 2571.5M|
|    91.74%|        0|  -0.933|-1520.670|   0:00:01.0| 2571.5M|
|    91.74%|        0|  -0.933|-1520.670|   0:00:01.0| 2571.5M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.933  TNS Slack -1520.670 Density 91.74
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1058 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:38.4) (real = 0:00:38.0) **
*** Starting refinePlace (4:27:03 mem=2587.6M) ***
Total net bbox length = 1.018e+06 (4.435e+05 5.740e+05) (ext = 1.821e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55118 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2587.6MB
Summary Report:
Instances move: 0 (out of 55118 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.018e+06 (4.435e+05 5.740e+05) (ext = 1.821e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2587.6MB
*** Finished refinePlace (4:27:04 mem=2587.6M) ***
Finished re-routing un-routed nets (0:00:00.0 2587.6M)


Density : 0.9174
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:04.0 mem=2587.6M) ***
(I,S,L,T): WC_VIEW: 145.651, 62.18, 2.37876, 210.209
*** AreaOpt [finish] : cpu/real = 0:00:41.9/0:00:41.8 (1.0), totSession cpu/real = 4:27:05.6/4:27:02.4 (1.0), mem = 2587.6M
End: Area Reclaim Optimization (cpu=0:00:42, real=0:00:42, mem=2508.47M, totSessionCpu=4:27:06).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:27:07.1/4:27:03.9 (1.0), mem = 2508.5M
(I,S,L,T): WC_VIEW: 145.651, 62.18, 2.37876, 210.209
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3|     7|    -0.16|     2|     2|    -0.01|     0|     0|     0|     0|    -0.93| -1520.68|       0|       0|       0|  91.74|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.93| -1520.68|       1|       0|       2|  91.75| 0:00:00.0|  2565.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.93| -1520.68|       0|       0|       0|  91.75| 0:00:00.0|  2565.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1058 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.7 real=0:00:01.0 mem=2565.7M) ***

*** Starting refinePlace (4:27:15 mem=2581.7M) ***
Total net bbox length = 1.018e+06 (4.435e+05 5.740e+05) (ext = 1.821e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55119 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 6 insts, mean move: 3.47 um, max move: 6.00 um
	Max move on inst (U12234): (105.40, 322.20) --> (107.80, 325.80)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2584.8MB
Summary Report:
Instances move: 6 (out of 55119 movable)
Instances flipped: 0
Mean displacement: 3.47 um
Max displacement: 6.00 um (Instance: U12234) (105.4, 322.2) -> (107.8, 325.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2XD0
Total net bbox length = 1.018e+06 (4.435e+05 5.740e+05) (ext = 1.821e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2584.8MB
*** Finished refinePlace (4:27:16 mem=2584.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2584.8M)


Density : 0.9175
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=2584.8M) ***
(I,S,L,T): WC_VIEW: 145.653, 62.18, 2.37889, 210.212
*** DrvOpt [finish] : cpu/real = 0:00:10.5/0:00:10.5 (1.0), totSession cpu/real = 4:27:17.6/4:27:14.4 (1.0), mem = 2549.7M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 4:18:21, real = 4:18:05, mem = 2139.3M, totSessionCpu=4:27:21 **
**optDesign ... cpu = 4:18:21, real = 4:18:05, mem = 2137.3M, totSessionCpu=4:27:21 **
** Profile ** Start :  cpu=0:00:00.0, mem=2508.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=2508.7M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2518.7M
** Profile ** DRVs :  cpu=0:00:01.5, mem=2518.7M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.933  | -0.933  |  0.005  |
|           TNS (ns):| -1520.7 | -1520.7 |  0.000  |
|    Violating Paths:|  2319   |  2319   |    0    |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.746%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2518.7M
Info: 1 clock net  excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2139.89MB/3663.24MB/2357.21MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2140.66MB/3663.24MB/2357.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2140.66MB/3663.24MB/2357.21MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-06 20:37:24 (2022-Mar-07 04:37:24 GMT)
2022-Mar-06 20:37:24 (2022-Mar-07 04:37:24 GMT): 10%
2022-Mar-06 20:37:24 (2022-Mar-07 04:37:24 GMT): 20%
2022-Mar-06 20:37:24 (2022-Mar-07 04:37:24 GMT): 30%
2022-Mar-06 20:37:24 (2022-Mar-07 04:37:24 GMT): 40%
2022-Mar-06 20:37:24 (2022-Mar-07 04:37:24 GMT): 50%
2022-Mar-06 20:37:24 (2022-Mar-07 04:37:24 GMT): 60%
2022-Mar-06 20:37:24 (2022-Mar-07 04:37:24 GMT): 70%
2022-Mar-06 20:37:24 (2022-Mar-07 04:37:24 GMT): 80%
2022-Mar-06 20:37:24 (2022-Mar-07 04:37:24 GMT): 90%

Finished Levelizing
2022-Mar-06 20:37:24 (2022-Mar-07 04:37:24 GMT)

Starting Activity Propagation
2022-Mar-06 20:37:24 (2022-Mar-07 04:37:24 GMT)
2022-Mar-06 20:37:25 (2022-Mar-07 04:37:25 GMT): 10%
2022-Mar-06 20:37:25 (2022-Mar-07 04:37:25 GMT): 20%

Finished Activity Propagation
2022-Mar-06 20:37:27 (2022-Mar-07 04:37:27 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:03, mem(process/total/peak)=2143.25MB/3663.24MB/2357.21MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-06 20:37:27 (2022-Mar-07 04:37:27 GMT)
 ... Calculating switching power
2022-Mar-06 20:37:27 (2022-Mar-07 04:37:27 GMT): 10%
2022-Mar-06 20:37:27 (2022-Mar-07 04:37:27 GMT): 20%
2022-Mar-06 20:37:27 (2022-Mar-07 04:37:27 GMT): 30%
2022-Mar-06 20:37:28 (2022-Mar-07 04:37:28 GMT): 40%
2022-Mar-06 20:37:28 (2022-Mar-07 04:37:28 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-06 20:37:28 (2022-Mar-07 04:37:28 GMT): 60%
2022-Mar-06 20:37:29 (2022-Mar-07 04:37:29 GMT): 70%
2022-Mar-06 20:37:30 (2022-Mar-07 04:37:30 GMT): 80%
2022-Mar-06 20:37:35 (2022-Mar-07 04:37:35 GMT): 90%

Finished Calculating power
2022-Mar-06 20:37:36 (2022-Mar-07 04:37:36 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=2143.25MB/3663.24MB/2357.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2143.25MB/3663.24MB/2357.21MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total/peak)=2143.25MB/3663.24MB/2357.21MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2143.25MB/3663.24MB/2357.21MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-06 20:37:36 (2022-Mar-07 04:37:36 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      145.40275952 	   68.9429%
Total Switching Power:      63.06703903 	   29.9033%
Total Leakage Power:         2.43330194 	    1.1538%
Total Power:               210.90310012
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         90.65       4.112      0.7988       95.56       45.31
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      54.75       58.96       1.634       115.3       54.69
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              145.4       63.07       2.433       210.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      145.4       63.07       2.433       210.9         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: FE_OFC5140_core_instance_array_out_117 (BUFFD16):           0.1079
*              Highest Leakage Power: DP_OP_1334J1_128_8403_U179 (CMPE42D2):        0.0002646
*                Total Cap:      4.23643e-10 F
*                Total instances in design: 55119
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2159.02MB/3670.24MB/2357.21MB)


Phase 1 finished in (cpu = 0:00:12.4) (real = 0:00:12.0) **
Finished Timing Update in (cpu = 0:00:17.9) (real = 0:00:18.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (4:28:54 mem=2614.2M) ***
Total net bbox length = 1.018e+06 (4.435e+05 5.740e+05) (ext = 1.821e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55119 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 129 insts, mean move: 3.29 um, max move: 12.60 um
	Max move on inst (FE_RC_6778_0): (251.80, 437.40) --> (255.40, 446.40)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2614.2MB
Summary Report:
Instances move: 129 (out of 55119 movable)
Instances flipped: 0
Mean displacement: 3.29 um
Max displacement: 12.60 um (Instance: FE_RC_6778_0) (251.8, 437.4) -> (255.4, 446.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.018e+06 (4.438e+05 5.742e+05) (ext = 1.821e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2614.2MB
*** Finished refinePlace (4:28:55 mem=2614.2M) ***
Finished re-routing un-routed nets (0:00:00.0 2614.2M)


Density : 0.9175
Max route overflow : 0.0000

Checking setup slack degradation ...
Checking setup slack degradation ...
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:28:57.6/4:28:54.3 (1.0), mem = 2614.2M
(I,S,L,T): WC_VIEW: 146.442, 63.0782, 2.37821, 211.899
Reclaim Optimization WNS Slack -0.931  TNS Slack -1520.434 Density 91.75
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    91.75%|        -|  -0.931|-1520.434|   0:00:00.0| 2614.2M|
|    91.75%|        0|  -0.931|-1520.434|   0:00:01.0| 2614.2M|
|    91.75%|      263|  -0.932|-1520.339|   0:00:19.0| 2652.3M|
|    91.66%|      186|  -0.932|-1519.943|   0:00:24.0| 2652.3M|
|    91.66%|        5|  -0.932|-1519.943|   0:00:02.0| 2652.3M|
|    91.66%|        0|  -0.932|-1519.943|   0:00:17.0| 2652.3M|
|    91.66%|        0|  -0.932|-1519.943|   0:00:17.0| 2662.3M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.932  TNS Slack -1519.943 Density 91.66
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1058 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:01:23) (real = 0:01:23) **
(I,S,L,T): WC_VIEW: 146.402, 62.955, 2.37638, 211.733
*** PowerOpt [finish] : cpu/real = 0:01:23.6/0:01:23.5 (1.0), totSession cpu/real = 4:30:21.2/4:30:17.8 (1.0), mem = 2662.3M
*** Starting refinePlace (4:30:22 mem=2662.3M) ***
Total net bbox length = 1.018e+06 (4.440e+05 5.741e+05) (ext = 1.821e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 54882 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 342 insts, mean move: 2.32 um, max move: 13.00 um
	Max move on inst (FE_RC_7197_0): (470.40, 126.00) --> (474.40, 117.00)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2662.3MB
Summary Report:
Instances move: 342 (out of 54882 movable)
Instances flipped: 0
Mean displacement: 2.32 um
Max displacement: 13.00 um (Instance: FE_RC_7197_0) (470.4, 126) -> (474.4, 117)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.019e+06 (4.444e+05 5.744e+05) (ext = 1.821e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2662.3MB
*** Finished refinePlace (4:30:23 mem=2662.3M) ***
Finished re-routing un-routed nets (0:00:00.1 2662.3M)


Density : 0.9166
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.3 real=0:00:03.0 mem=2662.3M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:30:27.8/4:30:24.4 (1.0), mem = 2662.3M
(I,S,L,T): WC_VIEW: 146.402, 62.9597, 2.37638, 211.738
Info: 1 clock net  excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.932|   -0.932|-1519.990|-1519.990|    91.66%|   0:00:01.0| 2671.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=2690.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.7 real=0:00:02.0 mem=2690.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1058 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 146.402, 62.9597, 2.37638, 211.738
*** SetupOpt [finish] : cpu/real = 0:00:12.0/0:00:12.0 (1.0), totSession cpu/real = 4:30:39.8/4:30:36.4 (1.0), mem = 2681.4M
Executing incremental physical updates
*** Starting refinePlace (4:30:41 mem=2681.4M) ***
Total net bbox length = 1.019e+06 (4.444e+05 5.744e+05) (ext = 1.821e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 54882 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2681.4MB
Summary Report:
Instances move: 0 (out of 54882 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.019e+06 (4.444e+05 5.744e+05) (ext = 1.821e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2681.4MB
*** Finished refinePlace (4:30:42 mem=2681.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2681.4M)


Density : 0.9166
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=2681.4M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2198.27MB/3825.96MB/2357.21MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2198.27MB/3825.96MB/2357.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2198.27MB/3825.96MB/2357.21MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-06 20:40:43 (2022-Mar-07 04:40:43 GMT)
2022-Mar-06 20:40:43 (2022-Mar-07 04:40:43 GMT): 10%
2022-Mar-06 20:40:44 (2022-Mar-07 04:40:44 GMT): 20%
2022-Mar-06 20:40:44 (2022-Mar-07 04:40:44 GMT): 30%
2022-Mar-06 20:40:44 (2022-Mar-07 04:40:44 GMT): 40%
2022-Mar-06 20:40:44 (2022-Mar-07 04:40:44 GMT): 50%
2022-Mar-06 20:40:44 (2022-Mar-07 04:40:44 GMT): 60%
2022-Mar-06 20:40:44 (2022-Mar-07 04:40:44 GMT): 70%
2022-Mar-06 20:40:44 (2022-Mar-07 04:40:44 GMT): 80%
2022-Mar-06 20:40:44 (2022-Mar-07 04:40:44 GMT): 90%

Finished Levelizing
2022-Mar-06 20:40:44 (2022-Mar-07 04:40:44 GMT)

Starting Activity Propagation
2022-Mar-06 20:40:44 (2022-Mar-07 04:40:44 GMT)
2022-Mar-06 20:40:45 (2022-Mar-07 04:40:45 GMT): 10%
2022-Mar-06 20:40:45 (2022-Mar-07 04:40:45 GMT): 20%

Finished Activity Propagation
2022-Mar-06 20:40:47 (2022-Mar-07 04:40:47 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=2198.59MB/3825.96MB/2357.21MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-06 20:40:47 (2022-Mar-07 04:40:47 GMT)
 ... Calculating switching power
2022-Mar-06 20:40:47 (2022-Mar-07 04:40:47 GMT): 10%
2022-Mar-06 20:40:47 (2022-Mar-07 04:40:47 GMT): 20%
2022-Mar-06 20:40:47 (2022-Mar-07 04:40:47 GMT): 30%
2022-Mar-06 20:40:48 (2022-Mar-07 04:40:48 GMT): 40%
2022-Mar-06 20:40:48 (2022-Mar-07 04:40:48 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-06 20:40:48 (2022-Mar-07 04:40:48 GMT): 60%
2022-Mar-06 20:40:49 (2022-Mar-07 04:40:49 GMT): 70%
2022-Mar-06 20:40:50 (2022-Mar-07 04:40:50 GMT): 80%
2022-Mar-06 20:40:55 (2022-Mar-07 04:40:55 GMT): 90%

Finished Calculating power
2022-Mar-06 20:40:56 (2022-Mar-07 04:40:56 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=2198.59MB/3825.96MB/2357.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2198.59MB/3825.96MB/2357.21MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total/peak)=2198.59MB/3825.96MB/2357.21MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2198.59MB/3825.96MB/2357.21MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-06 20:40:56 (2022-Mar-07 04:40:56 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      145.38528425 	   68.9707%
Total Switching Power:      62.97682961 	   29.8762%
Total Leakage Power:         2.43066084 	    1.1531%
Total Power:               210.79277431
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         90.66       4.123      0.7988       95.58       45.34
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      54.73       58.85       1.632       115.2       54.66
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              145.4       62.98       2.431       210.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      145.4       62.98       2.431       210.8         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: FE_OFC5140_core_instance_array_out_117 (BUFFD16):           0.1079
*              Highest Leakage Power: DP_OP_1334J1_128_8403_U179 (CMPE42D2):        0.0002646
*                Total Cap:      4.22975e-10 F
*                Total instances in design: 54882
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2200.39MB/3825.96MB/2357.21MB)

** Power Reclaim End WNS Slack -0.932  TNS Slack -1519.990 
End: Power Optimization (cpu=0:03:20, real=0:03:20, mem=2510.06M, totSessionCpu=4:31:00).
**optDesign ... cpu = 4:22:00, real = 4:21:44, mem = 2139.1M, totSessionCpu=4:31:00 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=54882 and nets=58876 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2486.547M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:2048   (Analysis view: WC_VIEW)
 Advancing count:2048, Max:-240.0(ps) Min:-240.0(ps) Total:-491520.0(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2530.47 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2530.47 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=58864  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 58864 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1058 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.23% V. EstWL: 7.371900e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 57806 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.182632e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         9( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        60( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M8  (8)       200( 0.22%)         0( 0.00%)   ( 0.22%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              270( 0.04%)         1( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.35 sec, Real: 1.34 sec, Curr Mem: 2543.50 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2533.5)
Total number of fetched objects 58864
End delay calculation. (MEM=2602.25 CPU=0:00:10.3 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2602.25 CPU=0:00:13.1 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:16.6 real=0:00:17.0 totSessionCpu=4:31:22 mem=2602.2M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2221.34MB/3746.80MB/2357.21MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2221.34MB/3746.80MB/2357.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2221.34MB/3746.80MB/2357.21MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-06 20:41:22 (2022-Mar-07 04:41:22 GMT)
2022-Mar-06 20:41:22 (2022-Mar-07 04:41:22 GMT): 10%
2022-Mar-06 20:41:22 (2022-Mar-07 04:41:22 GMT): 20%
2022-Mar-06 20:41:22 (2022-Mar-07 04:41:22 GMT): 30%
2022-Mar-06 20:41:22 (2022-Mar-07 04:41:22 GMT): 40%
2022-Mar-06 20:41:22 (2022-Mar-07 04:41:22 GMT): 50%
2022-Mar-06 20:41:22 (2022-Mar-07 04:41:22 GMT): 60%
2022-Mar-06 20:41:22 (2022-Mar-07 04:41:22 GMT): 70%
2022-Mar-06 20:41:22 (2022-Mar-07 04:41:22 GMT): 80%
2022-Mar-06 20:41:23 (2022-Mar-07 04:41:23 GMT): 90%

Finished Levelizing
2022-Mar-06 20:41:23 (2022-Mar-07 04:41:23 GMT)

Starting Activity Propagation
2022-Mar-06 20:41:23 (2022-Mar-07 04:41:23 GMT)
2022-Mar-06 20:41:24 (2022-Mar-07 04:41:24 GMT): 10%
2022-Mar-06 20:41:24 (2022-Mar-07 04:41:24 GMT): 20%

Finished Activity Propagation
2022-Mar-06 20:41:25 (2022-Mar-07 04:41:25 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2222.37MB/3746.80MB/2357.21MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-06 20:41:25 (2022-Mar-07 04:41:25 GMT)
 ... Calculating switching power
2022-Mar-06 20:41:25 (2022-Mar-07 04:41:25 GMT): 10%
2022-Mar-06 20:41:26 (2022-Mar-07 04:41:26 GMT): 20%
2022-Mar-06 20:41:26 (2022-Mar-07 04:41:26 GMT): 30%
2022-Mar-06 20:41:26 (2022-Mar-07 04:41:26 GMT): 40%
2022-Mar-06 20:41:27 (2022-Mar-07 04:41:27 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-06 20:41:27 (2022-Mar-07 04:41:27 GMT): 60%
2022-Mar-06 20:41:28 (2022-Mar-07 04:41:28 GMT): 70%
2022-Mar-06 20:41:29 (2022-Mar-07 04:41:29 GMT): 80%
2022-Mar-06 20:41:33 (2022-Mar-07 04:41:33 GMT): 90%

Finished Calculating power
2022-Mar-06 20:41:35 (2022-Mar-07 04:41:35 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=2222.37MB/3746.80MB/2357.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2222.37MB/3746.80MB/2357.21MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total/peak)=2222.37MB/3746.80MB/2357.21MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2222.37MB/3746.80MB/2357.21MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-06 20:41:35 (2022-Mar-07 04:41:35 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      145.38550412 	   68.9707%
Total Switching Power:      62.97682961 	   29.8762%
Total Leakage Power:         2.43066084 	    1.1531%
Total Power:               210.79299415
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         90.66       4.123      0.7988       95.58       45.34
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      54.73       58.85       1.632       115.2       54.66
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              145.4       62.98       2.431       210.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      145.4       62.98       2.431       210.8         100
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2225.86MB/3746.80MB/2357.21MB)


Output file is ./timingReports/fullchip_preCTS.power.
**optDesign ... cpu = 4:22:38, real = 4:22:22, mem = 2133.6M, totSessionCpu=4:31:38 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 4:22:38, real = 4:22:22, mem = 2128.4M, totSessionCpu=4:31:38 **
** Profile ** Start :  cpu=0:00:00.0, mem=2501.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=2501.3M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2511.3M
** Profile ** Total reports :  cpu=0:00:00.4, mem=2501.3M
** Profile ** DRVs :  cpu=0:00:03.3, mem=2501.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.931  | -0.931  | -0.057  |
|           TNS (ns):| -1519.6 | -1518.7 | -0.844  |
|    Violating Paths:|  2356   |  2288   |   68    |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.658%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2501.3M
**optDesign ... cpu = 4:22:43, real = 4:22:27, mem = 2118.3M, totSessionCpu=4:31:42 **
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.1571' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 4:31:01, real = 4:30:47, mem = 2440.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPESI-3014          6  The RC network is incomplete for net %s....
WARNING   IMPSP-5140          18  Global net connect rules have not been c...
WARNING   IMPSP-315           18  Found %d instances insts with no PG Term...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 47 warning(s), 0 error(s)

<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/06 20:41:43, mem=2037.5M)
% Begin Save ccopt configuration ... (date=03/06 20:41:43, mem=2037.5M)
% End Save ccopt configuration ... (date=03/06 20:41:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2037.7M, current mem=2037.7M)
% Begin Save netlist data ... (date=03/06 20:41:43, mem=2037.7M)
Writing Binary DB to placement.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/06 20:41:43, total cpu=0:00:00.2, real=0:00:00.0, peak res=2037.7M, current mem=2037.7M)
Saving congestion map file placement.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/06 20:41:44, mem=2038.6M)
Saving AAE Data ...
% End Save AAE data ... (date=03/06 20:41:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2038.6M, current mem=2038.6M)
Saving scheduling_file.cts.1571 in placement.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/06 20:41:45, mem=2038.9M)
% End Save clock tree data ... (date=03/06 20:41:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2038.9M, current mem=2038.9M)
Saving preference file placement.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/06 20:41:45, mem=2039.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/06 20:41:45, total cpu=0:00:00.2, real=0:00:00.0, peak res=2039.0M, current mem=2039.0M)
Saving Drc markers ...
... 300 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=03/06 20:41:45, mem=2039.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/06 20:41:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2039.0M, current mem=2039.0M)
% Begin Save routing data ... (date=03/06 20:41:46, mem=2039.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:00.0 mem=2440.1M) ***
% End Save routing data ... (date=03/06 20:41:46, total cpu=0:00:00.5, real=0:00:00.0, peak res=2039.3M, current mem=2039.3M)
Saving property file placement.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2443.1M) ***
Saving rc congestion map placement.enc.dat/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/06 20:41:47, mem=2039.3M)
% End Save power constraints data ... (date=03/06 20:41:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2039.3M, current mem=2039.3M)
Cmin Cmax
Generated self-contained design placement.enc.dat
#% End save design ... (date=03/06 20:41:48, total cpu=0:00:03.9, real=0:00:05.0, peak res=2040.1M, current mem=2040.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./desdir/constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
** NOTE: Created directory path './desdir/constraints' for file './desdir/constraints/fullchip.ccopt'.
Wrote: ./desdir/constraints/fullchip.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/06 20:41:54, mem=1998.9M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 11824 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/CON was created. It contains 11824 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2448.8M, init mem=2452.0M)
*info: Placed = 54882         
*info: Unplaced = 0           
Placement Density:91.66%(265497/289659)
Placement Density (including fixed std cells):91.66%(265497/289659)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2448.8M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 289659.240um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       11824
  Delay constrained sinks:     11824
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 11824 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.3 real=0:00:02.3)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:02.8 real=0:00:02.8)
CCOpt::Phase::Initialization done. (took cpu=0:00:02.8 real=0:00:02.8)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.



Starting Activity Propagation
2022-Mar-06 20:42:07 (2022-Mar-07 04:42:07 GMT)
2022-Mar-06 20:42:08 (2022-Mar-07 04:42:08 GMT): 10%
2022-Mar-06 20:42:08 (2022-Mar-07 04:42:08 GMT): 20%

Finished Activity Propagation
2022-Mar-06 20:42:09 (2022-Mar-07 04:42:09 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 2048 advancing pin insertion delay (17.321% of 11824 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 11824 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2531.19 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2531.19 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=58864  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 58864 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1058 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.23% V. EstWL: 7.371900e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 57806 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.182632e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         9( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        60( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M8  (8)       200( 0.22%)         0( 0.00%)   ( 0.22%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              270( 0.04%)         1( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 208136
[NR-eGR]     M2  (2V) length: 3.595290e+05um, number of vias: 296840
[NR-eGR]     M3  (3H) length: 4.181611e+05um, number of vias: 26335
[NR-eGR]     M4  (4V) length: 2.328299e+05um, number of vias: 10036
[NR-eGR]     M5  (5H) length: 9.777820e+04um, number of vias: 5880
[NR-eGR]     M6  (6V) length: 3.874697e+04um, number of vias: 4896
[NR-eGR]     M7  (7H) length: 2.202040e+04um, number of vias: 5846
[NR-eGR]     M8  (8V) length: 5.308192e+04um, number of vias: 0
[NR-eGR] Total length: 1.222147e+06um, number of vias: 557969
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.786090e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.71 sec, Real: 2.71 sec, Curr Mem: 2487.22 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.9 real=0:00:02.9)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.4 real=0:00:00.4)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 289659.240um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       11824
  Delay constrained sinks:     11824
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 11824 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.1 real=0:00:02.1)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:07.8 real=0:00:07.8)
Synthesizing clock trees...
  Preparing To Balance...
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.8 real=0:00:00.8)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1419.840um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1419.840um^2
      hp wire lengths  : top=0.000um, trunk=3832.800um, leaf=10932.300um, total=14765.100um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 133 CKBD12: 10 
    Bottom-up phase done. (took cpu=0:00:07.1 real=0:00:07.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (4:32:25 mem=2542.0M) ***
Total net bbox length = 1.033e+06 (4.515e+05 5.816e+05) (ext = 1.870e+04)
Move report: Detail placement moves 7139 insts, mean move: 0.99 um, max move: 7.80 um
	Max move on inst (core_instance_kmem_instance_memory8_reg_71_): (63.00, 378.00) --> (58.80, 374.40)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:03.0 MEM: 2542.0MB
Summary Report:
Instances move: 7139 (out of 55025 movable)
Instances flipped: 0
Mean displacement: 0.99 um
Max displacement: 7.80 um (Instance: core_instance_kmem_instance_memory8_reg_71_) (63, 378) -> (58.8, 374.4)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 1.036e+06 (4.537e+05 5.827e+05) (ext = 1.868e+04)
Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 2542.0MB
*** Finished refinePlace (4:32:28 mem=2542.0M) ***
    Moved 2298, flipped 562 and cell swapped 0 of 11967 clock instance(s) during refinement.
    The largest move was 7.8 microns for core_instance_kmem_instance_memory8_reg_71_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.2 real=0:00:03.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [1.6,1.8)               1
    [1.8,2)                 0
    [2,2.2)                 1
    [2.2,2.4)               0
    [2.4,2.6)               0
    [2.6,2.8)               0
    [2.8,3)                 0
    [3,3.2)                 0
    [3.2,3.4)               1
    [3.4,3.6)              13
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------
         3.6         (33.400,311.400)     (33.400,307.800)     CTS_ccl_a_buf_00227 (a lib_cell CKBD16) at (33.400,307.800), in power domain auto-default
         3.6         (362.200,167.400)    (362.200,171.000)    CTS_ccl_a_buf_00466 (a lib_cell CKBD16) at (362.200,171.000), in power domain auto-default
         3.6         (319.800,167.400)    (319.800,163.800)    CTS_ccl_a_buf_00464 (a lib_cell CKBD16) at (319.800,163.800), in power domain auto-default
         3.6         (55.800,462.600)     (55.800,459.000)     CTS_ccl_a_buf_00462 (a lib_cell CKBD16) at (55.800,459.000), in power domain auto-default
         3.6         (319.800,167.400)    (319.800,171.000)    CTS_ccl_a_buf_00473 (a lib_cell CKBD16) at (319.800,171.000), in power domain auto-default
         3.6         (55.800,167.400)     (55.800,163.800)     CTS_ccl_a_buf_00471 (a lib_cell CKBD16) at (55.800,163.800), in power domain auto-default
         3.6         (235.400,167.400)    (235.400,163.800)    CTS_ccl_buf_00475 (a lib_cell CKBD16) at (235.400,163.800), in power domain auto-default
         3.6         (234.800,354.600)    (234.800,351.000)    CTS_ccl_a_buf_00493 (a lib_cell CKBD16) at (234.800,351.000), in power domain auto-default
         3.6         (235.400,304.200)    (235.400,307.800)    CTS_ccl_a_buf_00487 (a lib_cell CKBD16) at (235.400,307.800), in power domain auto-default
         3.6         (186.400,304.200)    (186.400,300.600)    CTS_ccl_buf_00495 (a lib_cell CKBD16) at (186.400,300.600), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:04.3 real=0:00:04.3)
    Clock DAG stats after 'Clustering':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1419.840um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1419.840um^2
      cell capacitance : b=0.775pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.775pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.901pF, leaf=6.922pF, total=7.823pF
      wire lengths     : top=0.000um, trunk=5717.999um, leaf=39239.507um, total=44957.506um
      hp wire lengths  : top=0.000um, trunk=3852.800um, leaf=11020.100um, total=14872.900um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=17 avg=0.066ns sd=0.022ns min=0.034ns max=0.102ns {7 <= 0.063ns, 6 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.005ns min=0.084ns max=0.106ns {0 <= 0.063ns, 4 <= 0.084ns, 103 <= 0.094ns, 7 <= 0.100ns, 11 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 133 CKBD12: 10 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.428, max=0.522, avg=0.477, sd=0.019], skew [0.094 vs 0.057*], 88.4% {0.466, 0.522} (wid=0.070 ws=0.030) (gid=0.476 gs=0.089)
    Skew group summary after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.428, max=0.522, avg=0.477, sd=0.019], skew [0.094 vs 0.057*], 88.4% {0.466, 0.522} (wid=0.070 ws=0.030) (gid=0.476 gs=0.089)
    Legalizer API calls during this step: 2342 succeeded with high effort: 2342 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:11.9 real=0:00:11.9)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       144 (unrouted=144, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58875 (unrouted=12, trialRouted=58863, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 144 nets for routing of which 144 have one or more fixed wires.
(ccopt eGR): Start to route 144 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2538.80 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2538.80 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=59007  numIgnoredNets=58863
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 144 clock nets ( 144 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 144 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 144 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.295340e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 75 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 75 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.514020e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 72 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 72 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.652240e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 42 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 42 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.107828e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 208422
[NR-eGR]     M2  (2V) length: 3.502876e+05um, number of vias: 289421
[NR-eGR]     M3  (3H) length: 4.207916e+05um, number of vias: 31681
[NR-eGR]     M4  (4V) length: 2.454137e+05um, number of vias: 10128
[NR-eGR]     M5  (5H) length: 9.867100e+04um, number of vias: 5880
[NR-eGR]     M6  (6V) length: 3.874697e+04um, number of vias: 4896
[NR-eGR]     M7  (7H) length: 2.202040e+04um, number of vias: 5846
[NR-eGR]     M8  (8V) length: 5.308192e+04um, number of vias: 0
[NR-eGR] Total length: 1.229013e+06um, number of vias: 556274
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.472660e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 12110
[NR-eGR]     M2  (2V) length: 1.148200e+04um, number of vias: 14435
[NR-eGR]     M3  (3H) length: 1.973830e+04um, number of vias: 5491
[NR-eGR]     M4  (4V) length: 1.261350e+04um, number of vias: 92
[NR-eGR]     M5  (5H) length: 8.928000e+02um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.472660e+04um, number of vias: 32128
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.472660e+04um, number of vias: 32128
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.20 sec, Real: 1.20 sec, Curr Mem: 2481.80 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_1571_ieng6-641.ucsd.edu_cdrewes_POJz9h/.rgfrGEJqL
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.4 real=0:00:01.4)
    Routing using eGR only done.
Net route status summary:
  Clock:       144 (unrouted=0, trialRouted=0, noStatus=0, routed=144, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58875 (unrouted=12, trialRouted=58863, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2513.67 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2513.67 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 144  Num Prerouted Wires = 31524
[NR-eGR] Read numTotalNets=59007  numIgnoredNets=144
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 58863 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1058 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.19% V. EstWL: 7.385940e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 57805 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.151514e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         7( 0.01%)         2( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        83( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]      M8  (8)       159( 0.18%)         0( 0.00%)   ( 0.18%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              253( 0.04%)         2( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.24 seconds, mem = 2526.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 208422
[NR-eGR]     M2  (2V) length: 3.377464e+05um, number of vias: 287797
[NR-eGR]     M3  (3H) length: 4.020308e+05um, number of vias: 34647
[NR-eGR]     M4  (4V) length: 2.527220e+05um, number of vias: 11842
[NR-eGR]     M5  (5H) length: 1.195520e+05um, number of vias: 6093
[NR-eGR]     M6  (6V) length: 4.472210e+04um, number of vias: 4907
[NR-eGR]     M7  (7H) length: 2.223640e+04um, number of vias: 5922
[NR-eGR]     M8  (8V) length: 5.342736e+04um, number of vias: 0
[NR-eGR] Total length: 1.232437e+06um, number of vias: 559630
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.39 seconds, mem = 2494.7M
End of congRepair (cpu=0:00:02.7, real=0:00:02.0)
    Congestion Repair done. (took cpu=0:00:02.8 real=0:00:02.8)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:05.0 real=0:00:05.1)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=55025 and nets=59019 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2497.918M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:00.9)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
    cell areas       : b=1419.840um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1419.840um^2
    cell capacitance : b=0.775pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.775pF
    sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.915pF, leaf=7.031pF, total=7.946pF
    wire lengths     : top=0.000um, trunk=5717.999um, leaf=39239.507um, total=44957.506um
    hp wire lengths  : top=0.000um, trunk=3852.800um, leaf=11020.100um, total=14872.900um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.001ns sd=0.001ns sum=0.003ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=17 avg=0.066ns sd=0.022ns min=0.034ns max=0.102ns {7 <= 0.063ns, 5 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.005ns min=0.084ns max=0.107ns {0 <= 0.063ns, 2 <= 0.084ns, 105 <= 0.094ns, 7 <= 0.100ns, 11 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 133 CKBD12: 10 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.428, max=0.523, avg=0.479, sd=0.019], skew [0.094 vs 0.057*], 88.4% {0.467, 0.523} (wid=0.071 ws=0.031) (gid=0.477 gs=0.090)
  Skew group summary after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.428, max=0.523, avg=0.479, sd=0.019], skew [0.094 vs 0.057*], 88.4% {0.467, 0.523} (wid=0.071 ws=0.031) (gid=0.477 gs=0.090)
  CongRepair After Initial Clustering done. (took cpu=0:00:07.1 real=0:00:07.1)
  Stage::Clustering done. (took cpu=0:00:19.1 real=0:00:19.1)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1422.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1422.000um^2
      cell capacitance : b=0.777pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.777pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.913pF, leaf=7.032pF, total=7.945pF
      wire lengths     : top=0.000um, trunk=5707.799um, leaf=39244.706um, total=44952.505um
      hp wire lengths  : top=0.000um, trunk=3858.200um, leaf=11020.400um, total=14878.600um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=17 avg=0.066ns sd=0.022ns min=0.034ns max=0.102ns {7 <= 0.063ns, 5 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 134 CKBD12: 9 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.428, max=0.523], skew [0.094 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.428, max=0.523], skew [0.094 vs 0.057*]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.4 real=0:00:00.4)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1422.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1422.000um^2
      cell capacitance : b=0.777pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.777pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.913pF, leaf=7.032pF, total=7.945pF
      wire lengths     : top=0.000um, trunk=5707.799um, leaf=39244.706um, total=44952.505um
      hp wire lengths  : top=0.000um, trunk=3858.200um, leaf=11020.400um, total=14878.600um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=17 avg=0.066ns sd=0.022ns min=0.034ns max=0.102ns {7 <= 0.063ns, 5 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 134 CKBD12: 9 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.428, max=0.523, avg=0.479, sd=0.019], skew [0.094 vs 0.057*], 88.4% {0.467, 0.523} (wid=0.071 ws=0.031) (gid=0.477 gs=0.090)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.428, max=0.523, avg=0.479, sd=0.019], skew [0.094 vs 0.057*], 88.4% {0.467, 0.523} (wid=0.071 ws=0.031) (gid=0.477 gs=0.090)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::DRV Fixing done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1422.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1422.000um^2
      cell capacitance : b=0.777pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.777pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.913pF, leaf=7.032pF, total=7.945pF
      wire lengths     : top=0.000um, trunk=5707.799um, leaf=39244.706um, total=44952.505um
      hp wire lengths  : top=0.000um, trunk=3858.200um, leaf=11020.400um, total=14878.600um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=17 avg=0.066ns sd=0.022ns min=0.034ns max=0.102ns {7 <= 0.063ns, 5 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 134 CKBD12: 9 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.428, max=0.523], skew [0.094 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.428, max=0.523], skew [0.094 vs 0.057*]
    Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.6 real=0:00:00.6)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1422.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1422.000um^2
      cell capacitance : b=0.777pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.777pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.913pF, leaf=7.032pF, total=7.945pF
      wire lengths     : top=0.000um, trunk=5707.799um, leaf=39244.706um, total=44952.505um
      hp wire lengths  : top=0.000um, trunk=3858.200um, leaf=11020.400um, total=14878.600um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=17 avg=0.066ns sd=0.022ns min=0.034ns max=0.102ns {7 <= 0.063ns, 5 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 134 CKBD12: 9 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.428, max=0.523], skew [0.094 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.428, max=0.523], skew [0.094 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1422.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1422.000um^2
      cell capacitance : b=0.777pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.777pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.913pF, leaf=7.032pF, total=7.945pF
      wire lengths     : top=0.000um, trunk=5707.799um, leaf=39244.706um, total=44952.505um
      hp wire lengths  : top=0.000um, trunk=3858.200um, leaf=11020.400um, total=14878.600um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=17 avg=0.066ns sd=0.022ns min=0.034ns max=0.102ns {7 <= 0.063ns, 5 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 134 CKBD12: 9 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.428, max=0.523], skew [0.094 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.428, max=0.523], skew [0.094 vs 0.057*]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1422.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1422.000um^2
      cell capacitance : b=0.777pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.777pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.913pF, leaf=7.032pF, total=7.945pF
      wire lengths     : top=0.000um, trunk=5707.799um, leaf=39244.706um, total=44952.505um
      hp wire lengths  : top=0.000um, trunk=3858.200um, leaf=11020.400um, total=14878.600um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=17 avg=0.066ns sd=0.022ns min=0.034ns max=0.102ns {7 <= 0.063ns, 5 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 134 CKBD12: 9 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.428, max=0.523], skew [0.094 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.428, max=0.523], skew [0.094 vs 0.057*]
    Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1424.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1424.160um^2
      cell capacitance : b=0.778pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.778pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.905pF, leaf=7.044pF, total=7.949pF
      wire lengths     : top=0.000um, trunk=5664.198um, leaf=39327.904um, total=44992.102um
      hp wire lengths  : top=0.000um, trunk=3814.400um, leaf=11101.700um, total=14916.100um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=17 avg=0.066ns sd=0.022ns min=0.034ns max=0.102ns {7 <= 0.063ns, 6 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 135 CKBD12: 8 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.422, max=0.511, avg=0.474, sd=0.019], skew [0.088 vs 0.057*], 88.4% {0.460, 0.511} (wid=0.066 ws=0.031) (gid=0.477 gs=0.091)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.422, max=0.511, avg=0.474, sd=0.019], skew [0.088 vs 0.057*], 88.4% {0.460, 0.511} (wid=0.066 ws=0.031) (gid=0.477 gs=0.091)
    Legalizer API calls during this step: 159 succeeded with high effort: 159 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.8 real=0:00:01.8)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:03.2 real=0:00:03.2)
  CCOpt::Phase::Construction done. (took cpu=0:00:23.2 real=0:00:23.2)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1424.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1424.160um^2
      cell capacitance : b=0.778pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.778pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.902pF, leaf=7.044pF, total=7.946pF
      wire lengths     : top=0.000um, trunk=5651.598um, leaf=39327.904um, total=44979.502um
      hp wire lengths  : top=0.000um, trunk=3858.600um, leaf=11101.700um, total=14960.300um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=17 avg=0.066ns sd=0.021ns min=0.034ns max=0.102ns {7 <= 0.063ns, 6 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 135 CKBD12: 8 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.422, max=0.511], skew [0.088 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.422, max=0.511], skew [0.088 vs 0.057*]
    Legalizer API calls during this step: 66 succeeded with high effort: 66 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1399.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1399.680um^2
      cell capacitance : b=0.764pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.764pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.902pF, leaf=7.044pF, total=7.946pF
      wire lengths     : top=0.000um, trunk=5651.098um, leaf=39328.504um, total=44979.602um
      hp wire lengths  : top=0.000um, trunk=3858.600um, leaf=11101.700um, total=14960.300um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=17 avg=0.074ns sd=0.018ns min=0.034ns max=0.102ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 129 CKBD12: 10 CKBD8: 2 CKBD6: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.486, max=0.525], skew [0.038 vs 0.057]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.486, max=0.525], skew [0.038 vs 0.057]
    Legalizer API calls during this step: 306 succeeded with high effort: 306 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:02.5 real=0:00:02.5)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1399.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1399.680um^2
      cell capacitance : b=0.764pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.764pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.902pF, leaf=7.044pF, total=7.946pF
      wire lengths     : top=0.000um, trunk=5651.098um, leaf=39328.504um, total=44979.602um
      hp wire lengths  : top=0.000um, trunk=3858.600um, leaf=11101.700um, total=14960.300um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=17 avg=0.074ns sd=0.018ns min=0.034ns max=0.102ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 129 CKBD12: 10 CKBD8: 2 CKBD6: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.486, max=0.525, avg=0.510, sd=0.005], skew [0.038 vs 0.057], 100% {0.486, 0.525} (wid=0.065 ws=0.032) (gid=0.486 gs=0.035)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.486, max=0.525, avg=0.510, sd=0.005], skew [0.038 vs 0.057], 100% {0.486, 0.525} (wid=0.065 ws=0.032) (gid=0.486 gs=0.035)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Reducing Power done. (took cpu=0:00:03.4 real=0:00:03.4)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.4 real=0:00:01.4)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 145 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
          cell areas       : b=1399.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1399.680um^2
          cell capacitance : b=0.764pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.764pF
          sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.902pF, leaf=7.044pF, total=7.946pF
          wire lengths     : top=0.000um, trunk=5651.098um, leaf=39328.504um, total=44979.602um
          hp wire lengths  : top=0.000um, trunk=3858.600um, leaf=11101.700um, total=14960.300um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=17 avg=0.074ns sd=0.018ns min=0.034ns max=0.102ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 129 CKBD12: 10 CKBD8: 2 CKBD6: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
          cell areas       : b=1397.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1397.520um^2
          cell capacitance : b=0.763pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.763pF
          sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.902pF, leaf=7.044pF, total=7.946pF
          wire lengths     : top=0.000um, trunk=5649.898um, leaf=39328.504um, total=44978.402um
          hp wire lengths  : top=0.000um, trunk=3858.600um, leaf=11101.700um, total=14960.300um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=17 avg=0.075ns sd=0.018ns min=0.034ns max=0.102ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 128 CKBD12: 11 CKBD8: 2 CKBD6: 2 
        Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:01.7 real=0:00:01.7)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
          cell areas       : b=1397.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1397.520um^2
          cell capacitance : b=0.763pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.763pF
          sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.902pF, leaf=7.044pF, total=7.946pF
          wire lengths     : top=0.000um, trunk=5649.898um, leaf=39328.504um, total=44978.402um
          hp wire lengths  : top=0.000um, trunk=3858.600um, leaf=11101.700um, total=14960.300um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=17 avg=0.075ns sd=0.018ns min=0.034ns max=0.102ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 128 CKBD12: 11 CKBD8: 2 CKBD6: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1397.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1397.520um^2
      cell capacitance : b=0.763pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.763pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.902pF, leaf=7.044pF, total=7.946pF
      wire lengths     : top=0.000um, trunk=5649.898um, leaf=39328.504um, total=44978.402um
      hp wire lengths  : top=0.000um, trunk=3858.600um, leaf=11101.700um, total=14960.300um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=17 avg=0.075ns sd=0.018ns min=0.034ns max=0.102ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 128 CKBD12: 11 CKBD8: 2 CKBD6: 2 
    Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:04.2 real=0:00:04.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
    cell areas       : b=1397.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1397.520um^2
    cell capacitance : b=0.763pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.763pF
    sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.902pF, leaf=7.044pF, total=7.946pF
    wire lengths     : top=0.000um, trunk=5649.898um, leaf=39328.504um, total=44978.402um
    hp wire lengths  : top=0.000um, trunk=3858.600um, leaf=11101.700um, total=14960.300um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=17 avg=0.075ns sd=0.018ns min=0.034ns max=0.102ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 128 CKBD12: 11 CKBD8: 2 CKBD6: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.486, max=0.524], skew [0.038 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.486, max=0.524], skew [0.038 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1397.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1397.520um^2
      cell capacitance : b=0.763pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.763pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.902pF, leaf=7.044pF, total=7.946pF
      wire lengths     : top=0.000um, trunk=5649.898um, leaf=39328.504um, total=44978.402um
      hp wire lengths  : top=0.000um, trunk=3858.600um, leaf=11101.700um, total=14960.300um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=17 avg=0.075ns sd=0.018ns min=0.034ns max=0.102ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 128 CKBD12: 11 CKBD8: 2 CKBD6: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.486, max=0.524], skew [0.038 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.486, max=0.524], skew [0.038 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.5 real=0:00:00.5)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.7 real=0:00:00.7)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
          cell areas       : b=1397.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1397.520um^2
          cell capacitance : b=0.763pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.763pF
          sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.902pF, leaf=7.044pF, total=7.946pF
          wire lengths     : top=0.000um, trunk=5649.898um, leaf=39328.504um, total=44978.402um
          hp wire lengths  : top=0.000um, trunk=3858.600um, leaf=11101.700um, total=14960.300um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=17 avg=0.075ns sd=0.018ns min=0.034ns max=0.102ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 128 CKBD12: 11 CKBD8: 2 CKBD6: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1397.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1397.520um^2
      cell capacitance : b=0.763pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.763pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.902pF, leaf=7.044pF, total=7.946pF
      wire lengths     : top=0.000um, trunk=5649.898um, leaf=39328.504um, total=44978.402um
      hp wire lengths  : top=0.000um, trunk=3858.600um, leaf=11101.700um, total=14960.300um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=17 avg=0.075ns sd=0.018ns min=0.034ns max=0.102ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 128 CKBD12: 11 CKBD8: 2 CKBD6: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.486, max=0.524], skew [0.038 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.486, max=0.524], skew [0.038 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:01.1 real=0:00:01.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1397.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1397.520um^2
      cell capacitance : b=0.763pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.763pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.902pF, leaf=7.044pF, total=7.946pF
      wire lengths     : top=0.000um, trunk=5649.898um, leaf=39328.504um, total=44978.402um
      hp wire lengths  : top=0.000um, trunk=3858.600um, leaf=11101.700um, total=14960.300um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=17 avg=0.075ns sd=0.018ns min=0.034ns max=0.102ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 128 CKBD12: 11 CKBD8: 2 CKBD6: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.486, max=0.524], skew [0.038 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.486, max=0.524], skew [0.038 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.2 real=0:00:00.2)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1397.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1397.520um^2
      cell capacitance : b=0.763pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.763pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.902pF, leaf=7.044pF, total=7.946pF
      wire lengths     : top=0.000um, trunk=5649.898um, leaf=39328.504um, total=44978.402um
      hp wire lengths  : top=0.000um, trunk=3858.600um, leaf=11101.700um, total=14960.300um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=17 avg=0.075ns sd=0.018ns min=0.034ns max=0.102ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 128 CKBD12: 11 CKBD8: 2 CKBD6: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.486, max=0.524, avg=0.511, sd=0.005], skew [0.038 vs 0.057], 100% {0.486, 0.524} (wid=0.065 ws=0.032) (gid=0.491 gs=0.041)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.486, max=0.524, avg=0.511, sd=0.005], skew [0.038 vs 0.057], 100% {0.486, 0.524} (wid=0.065 ws=0.032) (gid=0.491 gs=0.041)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Balancing done. (took cpu=0:00:06.7 real=0:00:06.6)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
    Tried: 145 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1397.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1397.520um^2
      cell capacitance : b=0.763pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.763pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.902pF, leaf=7.044pF, total=7.946pF
      wire lengths     : top=0.000um, trunk=5649.898um, leaf=39328.504um, total=44978.402um
      hp wire lengths  : top=0.000um, trunk=3858.600um, leaf=11101.700um, total=14960.300um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=17 avg=0.075ns sd=0.018ns min=0.034ns max=0.102ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 128 CKBD12: 11 CKBD8: 2 CKBD6: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.485, max=0.525], skew [0.040 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.485, max=0.525], skew [0.040 vs 0.057]
    BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.525 -> 0.525}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.8 real=0:00:00.8)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1397.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1397.520um^2
      cell capacitance : b=0.763pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.763pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.902pF, leaf=7.044pF, total=7.946pF
      wire lengths     : top=0.000um, trunk=5649.898um, leaf=39328.504um, total=44978.402um
      hp wire lengths  : top=0.000um, trunk=3858.600um, leaf=11101.700um, total=14960.300um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=17 avg=0.075ns sd=0.018ns min=0.034ns max=0.102ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 128 CKBD12: 11 CKBD8: 2 CKBD6: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.485, max=0.525, avg=0.510, sd=0.005], skew [0.040 vs 0.057], 100% {0.485, 0.525} (wid=0.065 ws=0.032) (gid=0.491 gs=0.042)
    Skew group summary after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.485, max=0.525, avg=0.510, sd=0.005], skew [0.040 vs 0.057], 100% {0.485, 0.525} (wid=0.065 ws=0.032) (gid=0.491 gs=0.042)
    BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.525 -> 0.525}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=12.213pF fall=11.982pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=12.208pF fall=11.978pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1389.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1389.600um^2
      cell capacitance : b=0.759pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.759pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.902pF, leaf=7.044pF, total=7.946pF
      wire lengths     : top=0.000um, trunk=5649.498um, leaf=39328.504um, total=44978.002um
      hp wire lengths  : top=0.000um, trunk=3858.600um, leaf=11101.700um, total=14960.300um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=17 avg=0.078ns sd=0.018ns min=0.034ns max=0.102ns {3 <= 0.063ns, 6 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 125 CKBD12: 14 CKBD8: 1 CKBD6: 3 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.484, max=0.533, avg=0.518, sd=0.006], skew [0.049 vs 0.057], 100% {0.484, 0.533} (wid=0.065 ws=0.031) (gid=0.500 gs=0.046)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.484, max=0.533, avg=0.518, sd=0.006], skew [0.049 vs 0.057], 100% {0.484, 0.533} (wid=0.065 ws=0.031) (gid=0.500 gs=0.046)
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.525 -> 0.533}Legalizer API calls during this step: 298 succeeded with high effort: 298 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:03.4 real=0:00:03.4)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1391.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1391.760um^2
      cell capacitance : b=0.760pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.902pF, leaf=7.044pF, total=7.946pF
      wire lengths     : top=0.000um, trunk=5648.898um, leaf=39328.504um, total=44977.402um
      hp wire lengths  : top=0.000um, trunk=3882.400um, leaf=11101.700um, total=14984.100um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=17 avg=0.078ns sd=0.019ns min=0.032ns max=0.102ns {3 <= 0.063ns, 6 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.004ns min=0.084ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 106 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 126 CKBD12: 13 CKBD8: 1 CKBD6: 3 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.475, max=0.524, avg=0.510, sd=0.006], skew [0.049 vs 0.057], 100% {0.475, 0.524} (wid=0.066 ws=0.031) (gid=0.491 gs=0.046)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.475, max=0.524, avg=0.510, sd=0.006], skew [0.049 vs 0.057], 100% {0.475, 0.524} (wid=0.066 ws=0.031) (gid=0.491 gs=0.046)
    Legalizer API calls during this step: 25 succeeded with high effort: 25 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.4 real=0:00:00.4)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires A0...
        Legalizer API calls during this step: 86 succeeded with high effort: 86 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=144, filtered=144, permitted=143, cannotCompute=0, computed=143, moveTooSmall=8, resolved=133, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=17, ignoredLeafDriver=0, worse=90, accepted=26
        Max accepted move=87.600um, total accepted move=518.800um, average move=19.953um
        Move for wirelength. considered=144, filtered=144, permitted=143, cannotCompute=0, computed=143, moveTooSmall=23, resolved=119, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=25, ignoredLeafDriver=0, worse=73, accepted=19
        Max accepted move=38.800um, total accepted move=220.600um, average move=11.611um
        Move for wirelength. considered=144, filtered=144, permitted=143, cannotCompute=0, computed=143, moveTooSmall=44, resolved=86, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=39, ignoredLeafDriver=0, worse=37, accepted=9
        Max accepted move=29.600um, total accepted move=126.000um, average move=14.000um
        Legalizer API calls during this step: 335 succeeded with high effort: 335 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:04.3 real=0:00:04.3)
      Global shorten wires A1...
        Legalizer API calls during this step: 83 succeeded with high effort: 83 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=144, filtered=144, permitted=143, cannotCompute=0, computed=143, moveTooSmall=24, resolved=7, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=4, accepted=1
        Max accepted move=7.000um, total accepted move=7.000um, average move=7.000um
        Move for wirelength. considered=144, filtered=144, permitted=143, cannotCompute=0, computed=143, moveTooSmall=21, resolved=2, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.0 real=0:00:01.0)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 647 succeeded with high effort: 647 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:01.0 real=0:00:01.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=144, filtered=144, permitted=143, cannotCompute=0, computed=143, moveTooSmall=0, resolved=13, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=7, accepted=6
        Max accepted move=1.800um, total accepted move=4.800um, average move=0.800um
        Move for wirelength. considered=144, filtered=144, permitted=143, cannotCompute=0, computed=143, moveTooSmall=0, resolved=12, predictFail=7, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
        cell areas       : b=1391.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1391.760um^2
        cell capacitance : b=0.760pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
        sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.822pF, leaf=7.028pF, total=7.850pF
        wire lengths     : top=0.000um, trunk=5149.297um, leaf=39212.106um, total=44361.403um
        hp wire lengths  : top=0.000um, trunk=3727.800um, leaf=11139.400um, total=14867.200um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=17 avg=0.075ns sd=0.019ns min=0.035ns max=0.104ns {4 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
        Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 0 <= 0.084ns, 106 <= 0.094ns, 6 <= 0.100ns, 15 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 126 CKBD12: 13 CKBD8: 1 CKBD6: 3 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.471, max=0.521, avg=0.499, sd=0.006], skew [0.051 vs 0.057], 100% {0.471, 0.521} (wid=0.059 ws=0.027) (gid=0.484 gs=0.043)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.471, max=0.521, avg=0.499, sd=0.006], skew [0.051 vs 0.057], 100% {0.471, 0.521} (wid=0.059 ws=0.027) (gid=0.484 gs=0.043)
      Legalizer API calls during this step: 1177 succeeded with high effort: 1177 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:07.2 real=0:00:07.2)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 145 , Succeeded = 27 , Wirelength increased = 116 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.3 real=0:00:00.3)
    Optimizing orientation done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1391.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1391.760um^2
      cell capacitance : b=0.760pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.814pF, leaf=7.023pF, total=7.836pF
      wire lengths     : top=0.000um, trunk=5093.798um, leaf=39178.706um, total=44272.504um
      hp wire lengths  : top=0.000um, trunk=3727.800um, leaf=11139.400um, total=14867.200um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=17 avg=0.074ns sd=0.018ns min=0.035ns max=0.104ns {4 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.005ns min=0.084ns max=0.105ns {0 <= 0.063ns, 0 <= 0.084ns, 106 <= 0.094ns, 6 <= 0.100ns, 15 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 126 CKBD12: 13 CKBD8: 1 CKBD6: 3 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.471, max=0.521, avg=0.498, sd=0.006], skew [0.050 vs 0.057], 100% {0.471, 0.521} (wid=0.060 ws=0.027) (gid=0.484 gs=0.043)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.471, max=0.521, avg=0.498, sd=0.006], skew [0.050 vs 0.057], 100% {0.471, 0.521} (wid=0.060 ws=0.027) (gid=0.484 gs=0.043)
    Legalizer API calls during this step: 1177 succeeded with high effort: 1177 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:08.5 real=0:00:08.5)
  Total capacitance is (rise=20.046pF fall=19.815pF), of which (rise=7.836pF fall=7.836pF) is wire, and (rise=12.210pF fall=11.979pF) is gate.
  Stage::Polishing done. (took cpu=0:00:13.6 real=0:00:13.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (4:33:05 mem=2536.1M) ***
Total net bbox length = 1.036e+06 (4.535e+05 5.827e+05) (ext = 1.868e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2536.1MB
Summary Report:
Instances move: 0 (out of 55025 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.036e+06 (4.535e+05 5.827e+05) (ext = 1.868e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2536.1MB
*** Finished refinePlace (4:33:06 mem=2536.1M) ***
  Moved 0, flipped 0 and cell swapped 0 of 11967 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::Updating netlist done. (took cpu=0:00:01.3 real=0:00:01.3)
  CCOpt::Phase::Implementation done. (took cpu=0:00:25.0 real=0:00:24.9)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       144 (unrouted=144, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58875 (unrouted=12, trialRouted=58863, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 144 nets for routing of which 144 have one or more fixed wires.
(ccopt eGR): Start to route 144 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2536.07 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2536.07 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=59007  numIgnoredNets=58863
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 144 clock nets ( 144 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 144 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 144 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.237560e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 69 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 69 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.259500e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 68 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 68 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.253180e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 45 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 45 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.083132e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 208422
[NR-eGR]     M2  (2V) length: 3.378020e+05um, number of vias: 287804
[NR-eGR]     M3  (3H) length: 4.019007e+05um, number of vias: 34626
[NR-eGR]     M4  (4V) length: 2.524716e+05um, number of vias: 11835
[NR-eGR]     M5  (5H) length: 1.193136e+05um, number of vias: 6093
[NR-eGR]     M6  (6V) length: 4.472210e+04um, number of vias: 4907
[NR-eGR]     M7  (7H) length: 2.223640e+04um, number of vias: 5922
[NR-eGR]     M8  (8V) length: 5.342736e+04um, number of vias: 0
[NR-eGR] Total length: 1.231874e+06um, number of vias: 559609
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.416330e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 12110
[NR-eGR]     M2  (2V) length: 1.153760e+04um, number of vias: 14442
[NR-eGR]     M3  (3H) length: 1.960820e+04um, number of vias: 5470
[NR-eGR]     M4  (4V) length: 1.236310e+04um, number of vias: 85
[NR-eGR]     M5  (5H) length: 6.544000e+02um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.416330e+04um, number of vias: 32107
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.416330e+04um, number of vias: 32107
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.20 sec, Real: 1.21 sec, Curr Mem: 2485.07 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_1571_ieng6-641.ucsd.edu_cdrewes_POJz9h/.rgfoeIJFx
        Early Global Route - eGR->NR step done. (took cpu=0:00:01.4 real=0:00:01.4)
Set FIXED routing status on 144 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       144 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=144, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58875 (unrouted=12, trialRouted=58863, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.7 real=0:00:01.7)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=55025 and nets=59019 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2485.074M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:00.9)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
        Reset bufferability constraints done. (took cpu=0:00:00.4 real=0:00:00.4)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
          cell areas       : b=1391.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1391.760um^2
          cell capacitance : b=0.760pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
          sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.809pF, leaf=7.087pF, total=7.896pF
          wire lengths     : top=0.000um, trunk=5104.500um, leaf=39058.800um, total=44163.300um
          hp wire lengths  : top=0.000um, trunk=3727.800um, leaf=11139.400um, total=14867.200um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.001ns sd=0.001ns sum=0.003ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=17 avg=0.074ns sd=0.018ns min=0.034ns max=0.101ns {4 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.005ns min=0.084ns max=0.107ns {0 <= 0.063ns, 1 <= 0.084ns, 105 <= 0.094ns, 8 <= 0.100ns, 11 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 126 CKBD12: 13 CKBD8: 1 CKBD6: 3 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.473, max=0.522, avg=0.498, sd=0.006], skew [0.049 vs 0.057], 100% {0.473, 0.522} (wid=0.060 ws=0.026) (gid=0.484 gs=0.043)
        Skew group summary eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.473, max=0.522, avg=0.498, sd=0.006], skew [0.049 vs 0.057], 100% {0.473, 0.522} (wid=0.060 ws=0.026) (gid=0.484 gs=0.043)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
          cell areas       : b=1391.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1391.760um^2
          cell capacitance : b=0.760pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
          sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.809pF, leaf=7.087pF, total=7.896pF
          wire lengths     : top=0.000um, trunk=5104.500um, leaf=39058.800um, total=44163.300um
          hp wire lengths  : top=0.000um, trunk=3727.800um, leaf=11139.400um, total=14867.200um
        Clock DAG net violations eGRPC after moving buffers:
          Remaining Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.001ns sd=0.001ns sum=0.003ns
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=17 avg=0.074ns sd=0.018ns min=0.034ns max=0.101ns {4 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.005ns min=0.084ns max=0.107ns {0 <= 0.063ns, 1 <= 0.084ns, 105 <= 0.094ns, 8 <= 0.100ns, 11 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 126 CKBD12: 13 CKBD8: 1 CKBD6: 3 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.473, max=0.522, avg=0.498, sd=0.006], skew [0.049 vs 0.057], 100% {0.473, 0.522} (wid=0.060 ws=0.026) (gid=0.484 gs=0.043)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.473, max=0.522, avg=0.498, sd=0.006], skew [0.049 vs 0.057], 100% {0.473, 0.522} (wid=0.060 ws=0.026) (gid=0.484 gs=0.043)
        Moving buffers done. (took cpu=0:00:00.5 real=0:00:00.5)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 466 long paths. The largest offset applied was 0.012ns.
          
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------
          Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
                        Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------
          clk/CON       11824      466        3.941%      0.012ns       0.522ns         0.510ns
          ----------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.000         7
            0.000        0.005       183
            0.005        0.010       227
            0.010      and above      49
          -------------------------------
          
          Mean=0.005ns Median=0.007ns Std.Dev=0.004ns
          
          
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 5, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 129, numSkippedDueToCloseToSkewTarget = 10
        CCOpt-eGRPC Downsizing: considered: 5, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
          cell areas       : b=1391.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1391.760um^2
          cell capacitance : b=0.760pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
          sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.809pF, leaf=7.087pF, total=7.896pF
          wire lengths     : top=0.000um, trunk=5104.500um, leaf=39058.800um, total=44163.300um
          hp wire lengths  : top=0.000um, trunk=3727.800um, leaf=11139.400um, total=14867.200um
        Clock DAG net violations eGRPC after downsizing:
          Remaining Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.001ns sd=0.001ns sum=0.003ns
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=17 avg=0.074ns sd=0.018ns min=0.034ns max=0.101ns {4 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.005ns min=0.084ns max=0.107ns {0 <= 0.063ns, 1 <= 0.084ns, 105 <= 0.094ns, 8 <= 0.100ns, 11 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 126 CKBD12: 13 CKBD8: 1 CKBD6: 3 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.473, max=0.522, avg=0.498, sd=0.006], skew [0.049 vs 0.057], 100% {0.473, 0.522} (wid=0.060 ws=0.026) (gid=0.484 gs=0.043)
        Skew group summary eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.473, max=0.522, avg=0.498, sd=0.006], skew [0.049 vs 0.057], 100% {0.473, 0.522} (wid=0.060 ws=0.026) (gid=0.484 gs=0.043)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:01.0 real=0:00:01.0)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 144, tested: 144, violation detected: 2, violation ignored (due to small violation): 2, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
          cell areas       : b=1391.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1391.760um^2
          cell capacitance : b=0.760pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
          sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.809pF, leaf=7.087pF, total=7.896pF
          wire lengths     : top=0.000um, trunk=5104.500um, leaf=39058.800um, total=44163.300um
          hp wire lengths  : top=0.000um, trunk=3727.800um, leaf=11139.400um, total=14867.200um
        Clock DAG net violations eGRPC after DRV fixing:
          Remaining Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.001ns sd=0.001ns sum=0.003ns
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=17 avg=0.074ns sd=0.018ns min=0.034ns max=0.101ns {4 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.005ns min=0.084ns max=0.107ns {0 <= 0.063ns, 1 <= 0.084ns, 105 <= 0.094ns, 8 <= 0.100ns, 11 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 126 CKBD12: 13 CKBD8: 1 CKBD6: 3 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.473, max=0.522, avg=0.498, sd=0.006], skew [0.049 vs 0.057], 100% {0.473, 0.522} (wid=0.060 ws=0.026) (gid=0.484 gs=0.043)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.473, max=0.522, avg=0.498, sd=0.006], skew [0.049 vs 0.057], 100% {0.473, 0.522} (wid=0.060 ws=0.026) (gid=0.484 gs=0.043)
        Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Moving clock insts towards fanout...
        Move to sink centre: considered=2, unsuccessful=0, alreadyClose=0, noImprovementFound=2, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.3 real=0:00:00.3)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 9 insts, 18 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
          cell areas       : b=1391.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1391.760um^2
          cell capacitance : b=0.760pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
          sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.809pF, leaf=7.087pF, total=7.896pF
          wire lengths     : top=0.000um, trunk=5104.500um, leaf=39058.800um, total=44163.300um
          hp wire lengths  : top=0.000um, trunk=3727.800um, leaf=11139.400um, total=14867.200um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.001ns sd=0.001ns sum=0.003ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=17 avg=0.074ns sd=0.018ns min=0.034ns max=0.101ns {4 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.005ns min=0.084ns max=0.107ns {0 <= 0.063ns, 1 <= 0.084ns, 105 <= 0.094ns, 8 <= 0.100ns, 11 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 126 CKBD12: 13 CKBD8: 1 CKBD6: 3 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.473, max=0.522, avg=0.498, sd=0.006], skew [0.049 vs 0.057], 100% {0.473, 0.522} (wid=0.060 ws=0.026) (gid=0.484 gs=0.043)
        Skew group summary before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.473, max=0.522, avg=0.498, sd=0.006], skew [0.049 vs 0.057], 100% {0.473, 0.522} (wid=0.060 ws=0.026) (gid=0.484 gs=0.043)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (4:33:13 mem=2532.8M) ***
Total net bbox length = 1.036e+06 (4.535e+05 5.827e+05) (ext = 1.868e+04)
Move report: Detail placement moves 2606 insts, mean move: 0.76 um, max move: 5.60 um
	Max move on inst (FE_RC_5356_0): (235.40, 297.00) --> (239.20, 295.20)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2543.7MB
Summary Report:
Instances move: 2606 (out of 55025 movable)
Instances flipped: 0
Mean displacement: 0.76 um
Max displacement: 5.60 um (Instance: FE_RC_5356_0) (235.4, 297) -> (239.2, 295.2)
	Length: 24 sites, height: 1 rows, site name: core, cell type: AOI22D4
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.037e+06 (4.543e+05 5.830e+05) (ext = 1.867e+04)
Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 2543.7MB
*** Finished refinePlace (4:33:15 mem=2543.7M) ***
  Moved 500, flipped 54 and cell swapped 0 of 11967 clock instance(s) during refinement.
  The largest move was 5.4 microns for core_instance_qmem_instance_memory3_reg_15_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.8 real=0:00:02.8)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:09.7 real=0:00:09.7)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       144 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=144, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58875 (unrouted=12, trialRouted=58863, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 144 nets for routing of which 144 have one or more fixed wires.
(ccopt eGR): Start to route 144 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2534.13 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2534.13 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=59007  numIgnoredNets=58863
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 144 clock nets ( 144 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 144 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 144 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.241880e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 68 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 68 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.238980e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 67 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 67 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.208720e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 45 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 45 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.081026e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 208422
[NR-eGR]     M2  (2V) length: 3.377928e+05um, number of vias: 287811
[NR-eGR]     M3  (3H) length: 4.019497e+05um, number of vias: 34631
[NR-eGR]     M4  (4V) length: 2.524580e+05um, number of vias: 11828
[NR-eGR]     M5  (5H) length: 1.193114e+05um, number of vias: 6093
[NR-eGR]     M6  (6V) length: 4.472210e+04um, number of vias: 4907
[NR-eGR]     M7  (7H) length: 2.223640e+04um, number of vias: 5922
[NR-eGR]     M8  (8V) length: 5.342736e+04um, number of vias: 0
[NR-eGR] Total length: 1.231898e+06um, number of vias: 559614
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.418730e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 12110
[NR-eGR]     M2  (2V) length: 1.152840e+04um, number of vias: 14449
[NR-eGR]     M3  (3H) length: 1.965720e+04um, number of vias: 5475
[NR-eGR]     M4  (4V) length: 1.234950e+04um, number of vias: 78
[NR-eGR]     M5  (5H) length: 6.522000e+02um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.418730e+04um, number of vias: 32112
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.418730e+04um, number of vias: 32112
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.21 sec, Real: 1.21 sec, Curr Mem: 2486.13 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_1571_ieng6-641.ucsd.edu_cdrewes_POJz9h/.rgft8hNzL
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.4 real=0:00:01.4)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 144 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 144 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/06 20:43:19, mem=2116.7M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Mar  6 20:43:19 2022
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=59019)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun Mar  6 20:43:21 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 59017 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:27, elapsed time = 00:00:27, memory = 2176.44 (MB), peak = 2357.34 (MB)
#Merging special wires: starts on Sun Mar  6 20:43:48 2022 with memory = 2176.67 (MB), peak = 2357.34 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB
#reading routing guides ......
#
#Finished routing data preparation on Sun Mar  6 20:43:48 2022
#
#Cpu time = 00:00:27
#Elapsed time = 00:00:27
#Increased memory = 33.06 (MB)
#Total memory = 2176.77 (MB)
#Peak memory = 2357.34 (MB)
#
#
#Start global routing on Sun Mar  6 20:43:48 2022
#
#
#Start global routing initialization on Sun Mar  6 20:43:48 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun Mar  6 20:43:48 2022
#
#Start routing resource analysis on Sun Mar  6 20:43:49 2022
#
#Routing resource analysis is done on Sun Mar  6 20:43:49 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2690           0       32041    97.09%
#  M2             V        2692           0       32041     0.00%
#  M3             H        2690           0       32041     0.00%
#  M4             V        2692           0       32041     0.00%
#  M5             H        2690           0       32041     0.00%
#  M6             V        2692           0       32041     0.00%
#  M7             H         672           0       32041     0.00%
#  M8             V         672           0       32041     0.00%
#  --------------------------------------------------------------
#  Total                  17490       0.00%      256328    12.14%
#
#  144 nets (0.24%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar  6 20:43:49 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2181.02 (MB), peak = 2357.34 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Sun Mar  6 20:43:49 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2181.09 (MB), peak = 2357.34 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2191.72 (MB), peak = 2357.34 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2193.54 (MB), peak = 2357.34 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 144.
#Total number of unselected nets (but routable) for routing = 58863 (skipped).
#Total number of nets in the design = 59019.
#
#58863 skipped nets do not have any wires.
#144 routable nets have only global wires.
#144 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                144               0  
#------------------------------------------------
#        Total                144               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                144         1058           57805  
#-------------------------------------------------------------
#        Total                144         1058           57805  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 144
#Total wire length = 41290 um.
#Total half perimeter of net bounding box = 15547 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 10086 um.
#Total wire length on LAYER M3 = 18295 um.
#Total wire length on LAYER M4 = 12262 um.
#Total wire length on LAYER M5 = 648 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24322
#Up-Via Summary (total 24322):
#           
#-----------------------
# M1              12110
# M2               8131
# M3               4015
# M4                 66
#-----------------------
#                 24322 
#
#Total number of involved priority nets 144
#Maximum src to sink distance for priority net 483.4
#Average of max src_to_sink distance for priority net 91.8
#Average of ave src_to_sink distance for priority net 51.3
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 19.52 (MB)
#Total memory = 2196.29 (MB)
#Peak memory = 2357.34 (MB)
#
#Finished global routing on Sun Mar  6 20:43:57 2022
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2190.53 (MB), peak = 2357.34 (MB)
#Start Track Assignment.
#Done with 5122 horizontal wires in 2 hboxes and 6469 vertical wires in 2 hboxes.
#Done with 5005 horizontal wires in 2 hboxes and 6327 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 144
#Total wire length = 45555 um.
#Total half perimeter of net bounding box = 15547 um.
#Total wire length on LAYER M1 = 4029 um.
#Total wire length on LAYER M2 = 10000 um.
#Total wire length on LAYER M3 = 18088 um.
#Total wire length on LAYER M4 = 12782 um.
#Total wire length on LAYER M5 = 658 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24322
#Up-Via Summary (total 24322):
#           
#-----------------------
# M1              12110
# M2               8131
# M3               4015
# M4                 66
#-----------------------
#                 24322 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2204.15 (MB), peak = 2357.34 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:38
#Elapsed time = 00:00:38
#Increased memory = 60.66 (MB)
#Total memory = 2204.22 (MB)
#Peak memory = 2357.34 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.4% of the total area was rechecked for DRC, and 71.4% required routing.
#   number of violations = 0
#cpu time = 00:01:04, elapsed time = 00:01:03, memory = 2237.68 (MB), peak = 2357.34 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 144
#Total wire length = 44139 um.
#Total half perimeter of net bounding box = 15547 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 783 um.
#Total wire length on LAYER M3 = 21458 um.
#Total wire length on LAYER M4 = 21251 um.
#Total wire length on LAYER M5 = 647 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 36780
#Total number of multi-cut vias = 143 (  0.4%)
#Total number of single cut vias = 36637 ( 99.6%)
#Up-Via Summary (total 36780):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11967 ( 98.8%)       143 (  1.2%)      12110
# M2             12088 (100.0%)         0 (  0.0%)      12088
# M3             12501 (100.0%)         0 (  0.0%)      12501
# M4                81 (100.0%)         0 (  0.0%)         81
#-----------------------------------------------------------
#                36637 ( 99.6%)       143 (  0.4%)      36780 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:05
#Elapsed time = 00:01:05
#Increased memory = -8.45 (MB)
#Total memory = 2195.77 (MB)
#Peak memory = 2357.34 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:05
#Elapsed time = 00:01:05
#Increased memory = -8.45 (MB)
#Total memory = 2195.77 (MB)
#Peak memory = 2357.34 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:01:46
#Elapsed time = 00:01:45
#Increased memory = 82.36 (MB)
#Total memory = 2199.13 (MB)
#Peak memory = 2357.34 (MB)
#Number of warnings = 3
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar  6 20:45:05 2022
#
% End globalDetailRoute (date=03/06 20:45:05, total cpu=0:01:46, real=0:01:46, peak res=2235.0M, current mem=2198.2M)
        NanoRoute done. (took cpu=0:01:46 real=0:01:46)
      Clock detailed routing done.
Checking guided vs. routed lengths for 144 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000            4
        50.000     100.000          111
       100.000     150.000           13
       150.000     200.000           10
       200.000     250.000            3
       250.000     300.000            0
       300.000     350.000            2
       350.000     400.000            0
       400.000     450.000            0
       450.000     500.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          103
        0.000      2.000           16
        2.000      4.000            7
        4.000      6.000            8
        6.000      8.000            5
        8.000     10.000            2
       10.000     12.000            0
       12.000     14.000            1
       14.000     16.000            2
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_53 (101 terminals)
    Guided length:  max path =    68.800um, total =   295.200um
    Routed length:  max path =    68.600um, total =   373.400um
    Deviation:      max path =    -0.291%,  total =    26.491%

    Net CTS_57 (101 terminals)
    Guided length:  max path =    60.800um, total =   300.800um
    Routed length:  max path =    54.800um, total =   378.580um
    Deviation:      max path =    -9.868%,  total =    25.858%

    Net CTS_136 (71 terminals)
    Guided length:  max path =    41.800um, total =   224.000um
    Routed length:  max path =    39.600um, total =   281.050um
    Deviation:      max path =    -5.263%,  total =    25.469%

    Net CTS_141 (76 terminals)
    Guided length:  max path =    47.800um, total =   226.500um
    Routed length:  max path =    47.600um, total =   283.510um
    Deviation:      max path =    -0.418%,  total =    25.170%

    Net CTS_1 (77 terminals)
    Guided length:  max path =    62.600um, total =   241.300um
    Routed length:  max path =    62.000um, total =   299.960um
    Deviation:      max path =    -0.958%,  total =    24.310%

    Net CTS_138 (86 terminals)
    Guided length:  max path =   125.600um, total =   281.200um
    Routed length:  max path =   119.800um, total =   349.190um
    Deviation:      max path =    -4.618%,  total =    24.179%

    Net CTS_54 (97 terminals)
    Guided length:  max path =    64.000um, total =   302.300um
    Routed length:  max path =    62.000um, total =   375.005um
    Deviation:      max path =    -3.125%,  total =    24.051%

    Net CTS_82 (101 terminals)
    Guided length:  max path =    67.600um, total =   300.000um
    Routed length:  max path =    73.000um, total =   371.645um
    Deviation:      max path =     7.988%,  total =    23.882%

    Net CTS_76 (101 terminals)
    Guided length:  max path =    70.400um, total =   309.600um
    Routed length:  max path =    70.600um, total =   382.720um
    Deviation:      max path =     0.284%,  total =    23.618%

    Net CTS_133 (85 terminals)
    Guided length:  max path =   115.000um, total =   274.200um
    Routed length:  max path =   120.200um, total =   338.680um
    Deviation:      max path =     4.522%,  total =    23.516%

Set FIXED routing status on 144 net(s)
Set FIXED placed status on 143 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2509.12 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2541.00 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2541.00 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 144  Num Prerouted Wires = 35244
[NR-eGR] Read numTotalNets=59007  numIgnoredNets=144
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 58863 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1058 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.17% V. EstWL: 7.388460e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 57805 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.152585e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        10( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        62( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M8  (8)       146( 0.16%)         0( 0.00%)   ( 0.16%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              221( 0.04%)         1( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 208422
[NR-eGR]     M2  (2V) length: 3.365101e+05um, number of vias: 287116
[NR-eGR]     M3  (3H) length: 4.041125e+05um, number of vias: 40187
[NR-eGR]     M4  (4V) length: 2.488696e+05um, number of vias: 11976
[NR-eGR]     M5  (5H) length: 1.199669e+05um, number of vias: 6169
[NR-eGR]     M6  (6V) length: 4.838648e+04um, number of vias: 4902
[NR-eGR]     M7  (7H) length: 2.210720e+04um, number of vias: 5928
[NR-eGR]     M8  (8V) length: 5.328716e+04um, number of vias: 0
[NR-eGR] Total length: 1.233240e+06um, number of vias: 564700
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.49 sec, Real: 2.49 sec, Curr Mem: 2523.03 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:02.9 real=0:00:02.9)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       144 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=144, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58875 (unrouted=12, trialRouted=58863, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:51 real=0:01:50)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=55025 and nets=59019 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2510.031M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:00.9)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock DAG stats after routing clock trees:
    cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
    cell areas       : b=1391.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1391.760um^2
    cell capacitance : b=0.760pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
    sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.811pF, leaf=7.087pF, total=7.898pF
    wire lengths     : top=0.000um, trunk=5099.250um, leaf=39039.600um, total=44138.850um
    hp wire lengths  : top=0.000um, trunk=3727.800um, leaf=11149.700um, total=14877.500um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=17 avg=0.074ns sd=0.018ns min=0.033ns max=0.103ns {4 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.005ns min=0.083ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 104 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 126 CKBD12: 13 CKBD8: 1 CKBD6: 3 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.473, max=0.521, avg=0.498, sd=0.006], skew [0.048 vs 0.057], 100% {0.473, 0.521} (wid=0.058 ws=0.026) (gid=0.483 gs=0.043)
  Skew group summary after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.473, max=0.521, avg=0.498, sd=0.006], skew [0.048 vs 0.057], 100% {0.473, 0.521} (wid=0.058 ws=0.026) (gid=0.483 gs=0.043)
  CCOpt::Phase::Routing done. (took cpu=0:01:53 real=0:01:52)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 144, tested: 144, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ----------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
    ----------------------------------------------------------------------------------------------------------------------------
    top                0                    0                    0            0                    0                    0
    trunk              0                    0                    0            0                    0                    0
    leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
    ----------------------------------------------------------------------------------------------------------------------------
    Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
    ----------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 2.160um^2 (0.155%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1393.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1393.920um^2
      cell capacitance : b=0.761pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.761pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.811pF, leaf=7.087pF, total=7.898pF
      wire lengths     : top=0.000um, trunk=5099.250um, leaf=39039.600um, total=44138.850um
      hp wire lengths  : top=0.000um, trunk=3727.800um, leaf=11149.700um, total=14877.500um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=17 avg=0.074ns sd=0.018ns min=0.033ns max=0.103ns {4 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.005ns min=0.083ns max=0.105ns {0 <= 0.063ns, 3 <= 0.084ns, 104 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 127 CKBD12: 12 CKBD8: 1 CKBD6: 3 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.473, max=0.521, avg=0.497, sd=0.006], skew [0.048 vs 0.057], 100% {0.473, 0.521} (wid=0.058 ws=0.026) (gid=0.483 gs=0.043)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.473, max=0.521, avg=0.497, sd=0.006], skew [0.048 vs 0.057], 100% {0.473, 0.521} (wid=0.058 ws=0.026) (gid=0.483 gs=0.043)
    Upsizing to fix DRVs done. (took cpu=0:00:00.6 real=0:00:00.6)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 23 variables and 58 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.9 real=0:00:00.9)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 144, tested: 144, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1393.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1393.920um^2
      cell capacitance : b=0.761pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.761pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.811pF, leaf=7.087pF, total=7.898pF
      wire lengths     : top=0.000um, trunk=5099.250um, leaf=39039.600um, total=44138.850um
      hp wire lengths  : top=0.000um, trunk=3727.800um, leaf=11149.700um, total=14877.500um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=17 avg=0.074ns sd=0.018ns min=0.033ns max=0.103ns {4 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.005ns min=0.083ns max=0.105ns {0 <= 0.063ns, 3 <= 0.084ns, 104 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 127 CKBD12: 12 CKBD8: 1 CKBD6: 3 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.473, max=0.521, avg=0.497, sd=0.006], skew [0.048 vs 0.057], 100% {0.473, 0.521} (wid=0.058 ws=0.026) (gid=0.483 gs=0.043)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.473, max=0.521, avg=0.497, sd=0.006], skew [0.048 vs 0.057], 100% {0.473, 0.521} (wid=0.058 ws=0.026) (gid=0.483 gs=0.043)
    Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 144, nets tested: 144, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1393.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1393.920um^2
      cell capacitance : b=0.761pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.761pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.811pF, leaf=7.087pF, total=7.898pF
      wire lengths     : top=0.000um, trunk=5099.250um, leaf=39039.600um, total=44138.850um
      hp wire lengths  : top=0.000um, trunk=3727.800um, leaf=11149.700um, total=14877.500um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=17 avg=0.074ns sd=0.018ns min=0.033ns max=0.103ns {4 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.005ns min=0.083ns max=0.105ns {0 <= 0.063ns, 3 <= 0.084ns, 104 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 127 CKBD12: 12 CKBD8: 1 CKBD6: 3 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.473, max=0.521, avg=0.497, sd=0.006], skew [0.048 vs 0.057], 100% {0.473, 0.521} (wid=0.058 ws=0.026) (gid=0.483 gs=0.043)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.473, max=0.521, avg=0.497, sd=0.006], skew [0.048 vs 0.057], 100% {0.473, 0.521} (wid=0.058 ws=0.026) (gid=0.483 gs=0.043)
    Buffering to fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1393.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1393.920um^2
      cell capacitance : b=0.761pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.761pF
      sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.811pF, leaf=7.087pF, total=7.898pF
      wire lengths     : top=0.000um, trunk=5099.250um, leaf=39039.600um, total=44138.850um
      hp wire lengths  : top=0.000um, trunk=3727.800um, leaf=11149.700um, total=14877.500um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=17 avg=0.074ns sd=0.018ns min=0.033ns max=0.103ns {4 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.005ns min=0.083ns max=0.105ns {0 <= 0.063ns, 3 <= 0.084ns, 104 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 127 CKBD12: 12 CKBD8: 1 CKBD6: 3 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.473, max=0.521, avg=0.497, sd=0.006], skew [0.048 vs 0.057], 100% {0.473, 0.521} (wid=0.058 ws=0.026) (gid=0.483 gs=0.043)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.473, max=0.521, avg=0.497, sd=0.006], skew [0.048 vs 0.057], 100% {0.473, 0.521} (wid=0.058 ws=0.026) (gid=0.483 gs=0.043)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.3 real=0:00:00.3)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (4:35:12 mem=2551.4M) ***
Total net bbox length = 1.037e+06 (4.543e+05 5.830e+05) (ext = 1.867e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2551.4MB
Summary Report:
Instances move: 0 (out of 55025 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.037e+06 (4.543e+05 5.830e+05) (ext = 1.867e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2551.4MB
*** Finished refinePlace (4:35:13 mem=2551.4M) ***
    Moved 0, flipped 0 and cell swapped 0 of 11967 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.0 real=0:00:02.0)
    Set dirty flag on 2 insts, 4 nets
  PostConditioning done.
Net route status summary:
  Clock:       144 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=144, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58875 (unrouted=12, trialRouted=58863, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after post-conditioning:
    cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
    cell areas       : b=1393.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1393.920um^2
    cell capacitance : b=0.761pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.761pF
    sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.811pF, leaf=7.087pF, total=7.898pF
    wire lengths     : top=0.000um, trunk=5099.250um, leaf=39039.600um, total=44138.850um
    hp wire lengths  : top=0.000um, trunk=3727.800um, leaf=11149.700um, total=14877.500um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=17 avg=0.074ns sd=0.018ns min=0.033ns max=0.103ns {4 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.005ns min=0.083ns max=0.105ns {0 <= 0.063ns, 3 <= 0.084ns, 104 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 127 CKBD12: 12 CKBD8: 1 CKBD6: 3 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.473, max=0.521, avg=0.497, sd=0.006], skew [0.048 vs 0.057], 100% {0.473, 0.521} (wid=0.058 ws=0.026) (gid=0.483 gs=0.043)
  Skew group summary after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.473, max=0.521, avg=0.497, sd=0.006], skew [0.048 vs 0.057], 100% {0.473, 0.521} (wid=0.058 ws=0.026) (gid=0.483 gs=0.043)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:06.4 real=0:00:06.4)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        143     1393.920       0.761
  Inverters                        0        0.000       0.000
  Integrated Clock Gates           0        0.000       0.000
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                      0        0.000       0.000
  All                            143     1393.920       0.761
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      5099.250
  Leaf      39039.600
  Total     44138.850
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       3727.800
  Leaf       11149.700
  Total      14877.500
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------
  Type     Gate      Wire     Total
  ----------------------------------
  Top       0.000    0.000     0.000
  Trunk     0.761    0.811     1.573
  Leaf     11.449    7.087    18.536
  Total    12.211    7.898    20.109
  ----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------------
  Count    Total     Average    Std. Dev.    Min      Max
  ---------------------------------------------------------
  11824    11.449     0.001       0.000      0.001    0.001
  ---------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       17      0.074       0.018      0.033    0.103    {4 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}            -
  Leaf        0.105      127      0.092       0.005      0.083    0.105    {0 <= 0.063ns, 3 <= 0.084ns, 104 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}         -
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  CKBD16    buffer     127      1280.160
  CKBD12    buffer      12        95.040
  CKBD8     buffer       1         5.760
  CKBD6     buffer       3        12.960
  ---------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.473     0.521     0.048       0.057         0.026           0.016           0.497        0.006     100% {0.473, 0.521}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.473     0.521     0.048       0.057         0.026           0.016           0.497        0.006     100% {0.473, 0.521}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.5 real=0:00:00.5)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:02.2 real=0:00:02.2)
Clock DAG stats after update timingGraph:
  cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
  cell areas       : b=1393.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1393.920um^2
  cell capacitance : b=0.761pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.761pF
  sink capacitance : count=11824, total=11.449pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.811pF, leaf=7.087pF, total=7.898pF
  wire lengths     : top=0.000um, trunk=5099.250um, leaf=39039.600um, total=44138.850um
  hp wire lengths  : top=0.000um, trunk=3727.800um, leaf=11149.700um, total=14877.500um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=17 avg=0.074ns sd=0.018ns min=0.033ns max=0.103ns {4 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
  Leaf  : target=0.105ns count=127 avg=0.092ns sd=0.005ns min=0.083ns max=0.105ns {0 <= 0.063ns, 3 <= 0.084ns, 104 <= 0.094ns, 7 <= 0.100ns, 13 <= 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 127 CKBD12: 12 CKBD8: 1 CKBD6: 3 
Primary reporting skew groups after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.473, max=0.521, avg=0.497, sd=0.006], skew [0.048 vs 0.057], 100% {0.473, 0.521} (wid=0.058 ws=0.026) (gid=0.483 gs=0.043)
Skew group summary after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.473, max=0.521, avg=0.497, sd=0.006], skew [0.048 vs 0.057], 100% {0.473, 0.521} (wid=0.058 ws=0.026) (gid=0.483 gs=0.043)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.7 real=0:00:02.7)
Runtime done. (took cpu=0:03:26 real=0:03:26)
Runtime Summary
===============
Clock Runtime:  (30%) Core CTS          57.94 (Init 8.04, Construction 14.10, Implementation 24.13, eGRPC 4.58, PostConditioning 4.37, Other 2.72)
Clock Runtime:  (63%) CTS services     122.11 (RefinePlace 8.77, EarlyGlobalClock 5.09, NanoRoute 105.53, ExtractRC 2.72, TimingAnalysis 0.00)
Clock Runtime:   (5%) Other CTS         11.22 (Init 3.36, CongRepair/EGR-DP 5.64, TimingUpdate 2.21, Other 0.00)
Clock Runtime: (100%) Total            191.27

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2185.7M, totSessionCpu=4:35:18 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 2187.9M, totSessionCpu=4:35:28 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2519.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=2519.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=2522.2M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2530.64)
Total number of fetched objects 59007
End delay calculation. (MEM=2589.85 CPU=0:00:10.4 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2589.85 CPU=0:00:13.0 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:16.4 real=0:00:16.0 totSessionCpu=4:35:46 mem=2589.8M)
** Profile ** Overall slacks :  cpu=0:00:17.4, mem=2589.8M
** Profile ** DRVs :  cpu=0:00:01.7, mem=2589.8M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.185  | -1.185  |  0.275  |
|           TNS (ns):| -1800.5 | -1800.5 |  0.000  |
|    Violating Paths:|  2639   |  2639   |    0    |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.140%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2589.8M
**optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 2218.9M, totSessionCpu=4:35:48 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 55025

Instance distribution across the VT partitions:

 LVT : inst = 26636 (48.4%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 26636 (48.4%)

 HVT : inst = 28389 (51.6%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28389 (51.6%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 2542.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2542.8M) ***
*** Starting optimizing excluded clock nets MEM= 2542.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2542.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 144 nets with fixed/cover wires excluded.
Info: 144 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:35:51.0/4:35:50.0 (1.0), mem = 2542.8M
(I,S,L,T): WC_VIEW: 145.723, 65.6645, 2.37695, 213.765
(I,S,L,T): WC_VIEW: 145.723, 65.6645, 2.37695, 213.765
*** DrvOpt [finish] : cpu/real = 0:00:08.0/0:00:08.0 (1.0), totSession cpu/real = 4:35:59.0/4:35:58.0 (1.0), mem = 2675.8M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -1.185
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 144 nets with fixed/cover wires excluded.
Info: 144 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:36:01.7/4:36:00.7 (1.0), mem = 2675.8M
(I,S,L,T): WC_VIEW: 145.723, 65.6645, 2.37695, 213.765
*info: 144 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
*info: 144 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.185 TNS Slack -1800.484 Density 92.14
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.275|    0.000|
|reg2reg   |-1.185|-1800.484|
|HEPG      |-1.185|-1800.484|
|All Paths |-1.185|-1800.484|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -1.185ns TNS -1800.480ns; HEPG WNS -1.185ns TNS -1800.480ns; all paths WNS -1.185ns TNS -1800.480ns; Real time 0:04:21
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.185|   -1.185|-1800.484|-1800.484|    92.14%|   0:00:00.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.127|   -1.127|-1789.688|-1789.688|    92.14%|   0:00:02.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.127|   -1.127|-1784.432|-1784.432|    92.14%|   0:00:05.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.125|   -1.125|-1784.098|-1784.098|    92.14%|   0:00:00.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.125|   -1.125|-1782.970|-1782.970|    92.14%|   0:00:01.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.125|   -1.125|-1777.343|-1777.343|    92.15%|   0:00:00.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.125|   -1.125|-1765.821|-1765.821|    92.15%|   0:00:05.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.125|   -1.125|-1765.648|-1765.648|    92.15%|   0:00:01.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.125|   -1.125|-1765.351|-1765.351|    92.15%|   0:00:00.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.125|   -1.125|-1764.771|-1764.771|    92.16%|   0:00:06.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.125|   -1.125|-1761.348|-1761.348|    92.16%|   0:00:01.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -1.125|   -1.125|-1759.314|-1759.314|    92.16%|   0:00:00.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.125|   -1.125|-1758.943|-1758.943|    92.16%|   0:00:00.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.125|   -1.125|-1756.574|-1756.574|    92.16%|   0:00:02.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.125|   -1.125|-1748.399|-1748.399|    92.17%|   0:00:02.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.125|   -1.125|-1746.659|-1746.659|    92.17%|   0:00:01.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.125|   -1.125|-1746.601|-1746.601|    92.17%|   0:00:00.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.125|   -1.125|-1744.652|-1744.652|    92.18%|   0:00:00.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.125|   -1.125|-1740.474|-1740.474|    92.19%|   0:00:04.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.125|   -1.125|-1740.455|-1740.455|    92.19%|   0:00:01.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.125|   -1.125|-1739.315|-1739.315|    92.19%|   0:00:00.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.125|   -1.125|-1738.346|-1738.346|    92.19%|   0:00:00.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.125|   -1.125|-1737.641|-1737.641|    92.19%|   0:00:04.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.125|   -1.125|-1736.891|-1736.891|    92.22%|   0:00:02.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.125|   -1.125|-1736.079|-1736.079|    92.22%|   0:00:01.0| 2710.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.125|   -1.125|-1735.331|-1735.331|    92.23%|   0:00:02.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.125|   -1.125|-1734.318|-1734.318|    92.23%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.125|   -1.125|-1734.147|-1734.147|    92.23%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.125|   -1.125|-1733.584|-1733.584|    92.23%|   0:00:01.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.125|   -1.125|-1732.834|-1732.834|    92.23%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.125|   -1.125|-1731.898|-1731.898|    92.23%|   0:00:01.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -1.125|   -1.125|-1731.598|-1731.598|    92.24%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -1.125|   -1.125|-1731.129|-1731.129|    92.24%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -1.125|   -1.125|-1730.249|-1730.249|    92.24%|   0:00:02.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -1.125|   -1.125|-1730.233|-1730.233|    92.24%|   0:00:01.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -1.125|   -1.125|-1729.482|-1729.482|    92.25%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -1.125|   -1.125|-1729.377|-1729.377|    92.25%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -1.125|   -1.125|-1728.750|-1728.750|    92.25%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -1.125|   -1.125|-1727.809|-1727.809|    92.26%|   0:00:02.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -1.125|   -1.125|-1727.638|-1727.638|    92.27%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -1.125|   -1.125|-1727.242|-1727.242|    92.28%|   0:00:01.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -1.125|   -1.125|-1726.891|-1726.891|    92.28%|   0:00:01.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -1.125|   -1.125|-1726.136|-1726.136|    92.29%|   0:00:01.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.125|   -1.125|-1725.751|-1725.751|    92.29%|   0:00:04.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.125|   -1.125|-1725.702|-1725.702|    92.29%|   0:00:01.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.125|   -1.125|-1725.411|-1725.411|    92.29%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -1.125|   -1.125|-1724.768|-1724.768|    92.29%|   0:00:01.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -1.125|   -1.125|-1724.535|-1724.535|    92.29%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -1.125|   -1.125|-1724.048|-1724.048|    92.29%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -1.125|   -1.125|-1723.901|-1723.901|    92.29%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -1.125|   -1.125|-1723.590|-1723.590|    92.29%|   0:00:01.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -1.125|   -1.125|-1723.536|-1723.536|    92.29%|   0:00:02.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -1.125|   -1.125|-1723.253|-1723.253|    92.30%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -1.125|   -1.125|-1721.771|-1721.771|    92.30%|   0:00:01.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -1.125|   -1.125|-1720.966|-1720.966|    92.30%|   0:00:01.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_9_/D                                        |
|  -1.125|   -1.125|-1720.739|-1720.739|    92.32%|   0:00:08.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.125|   -1.125|-1720.400|-1720.400|    92.32%|   0:00:01.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -1.125|   -1.125|-1719.986|-1719.986|    92.32%|   0:00:03.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -1.125|   -1.125|-1719.804|-1719.804|    92.32%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.125|   -1.125|-1719.468|-1719.468|    92.32%|   0:00:03.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -1.125|   -1.125|-1719.171|-1719.171|    92.31%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -1.125|   -1.125|-1719.070|-1719.070|    92.31%|   0:00:02.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.125|   -1.125|-1718.787|-1718.787|    92.31%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.125|   -1.125|-1718.526|-1718.526|    92.31%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_9_/D                                        |
|  -1.125|   -1.125|-1718.298|-1718.298|    92.32%|   0:00:01.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -1.125|   -1.125|-1718.040|-1718.040|    92.31%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -1.125|   -1.125|-1716.932|-1716.932|    92.32%|   0:00:01.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -1.125|   -1.125|-1716.740|-1716.740|    92.32%|   0:00:02.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -1.125|   -1.125|-1716.291|-1716.291|    92.32%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.125|   -1.125|-1716.188|-1716.188|    92.32%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.125|   -1.125|-1716.078|-1716.078|    92.32%|   0:00:01.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.125|   -1.125|-1715.887|-1715.887|    92.32%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.125|   -1.125|-1715.753|-1715.753|    92.32%|   0:00:03.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -1.125|   -1.125|-1715.280|-1715.280|    92.32%|   0:00:01.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -1.125|   -1.125|-1715.181|-1715.181|    92.32%|   0:00:01.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.125|   -1.125|-1714.477|-1714.477|    92.32%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -1.125|   -1.125|-1714.274|-1714.274|    92.32%|   0:00:01.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -1.125|   -1.125|-1714.189|-1714.189|    92.32%|   0:00:03.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -1.125|   -1.125|-1714.183|-1714.183|    92.33%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -1.125|   -1.125|-1713.765|-1713.765|    92.33%|   0:00:00.0| 2701.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -1.125|   -1.125|-1713.679|-1713.679|    92.33%|   0:00:03.0| 2684.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -1.125|   -1.125|-1713.535|-1713.535|    92.33%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -1.125|   -1.125|-1713.519|-1713.519|    92.33%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -1.125|   -1.125|-1713.388|-1713.388|    92.33%|   0:00:02.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -1.125|   -1.125|-1713.096|-1713.096|    92.33%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -1.125|   -1.125|-1712.504|-1712.504|    92.33%|   0:00:01.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -1.125|   -1.125|-1712.289|-1712.289|    92.35%|   0:00:04.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -1.125|   -1.125|-1712.096|-1712.096|    92.35%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -1.125|   -1.125|-1712.082|-1712.082|    92.35%|   0:00:03.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -1.125|   -1.125|-1711.996|-1711.996|    92.35%|   0:00:01.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -1.125|   -1.125|-1711.947|-1711.947|    92.36%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -1.125|   -1.125|-1711.924|-1711.924|    92.36%|   0:00:03.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -1.125|   -1.125|-1711.809|-1711.809|    92.36%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -1.125|   -1.125|-1711.648|-1711.648|    92.36%|   0:00:01.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -1.125|   -1.125|-1711.454|-1711.454|    92.36%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.125|   -1.125|-1711.027|-1711.027|    92.36%|   0:00:03.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.125|   -1.125|-1709.934|-1709.934|    92.36%|   0:00:01.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -1.125|   -1.125|-1709.490|-1709.490|    92.36%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.125|   -1.125|-1709.471|-1709.471|    92.36%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.125|   -1.125|-1709.264|-1709.264|    92.36%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.125|   -1.125|-1709.102|-1709.102|    92.36%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -1.125|   -1.125|-1708.728|-1708.728|    92.37%|   0:00:01.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
|  -1.125|   -1.125|-1708.687|-1708.687|    92.37%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
|  -1.125|   -1.125|-1708.539|-1708.539|    92.37%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -1.125|   -1.125|-1708.399|-1708.399|    92.37%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -1.125|   -1.125|-1708.217|-1708.217|    92.37%|   0:00:01.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
|  -1.125|   -1.125|-1708.002|-1708.002|    92.37%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
|  -1.125|   -1.125|-1705.453|-1705.453|    92.38%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
|  -1.125|   -1.125|-1705.338|-1705.338|    92.39%|   0:00:02.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
|  -1.125|   -1.125|-1703.933|-1703.933|    92.39%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
|  -1.125|   -1.125|-1703.894|-1703.894|    92.40%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
|  -1.125|   -1.125|-1703.828|-1703.828|    92.40%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
|  -1.125|   -1.125|-1702.598|-1702.598|    92.40%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -1.125|   -1.125|-1702.413|-1702.413|    92.40%|   0:00:01.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -1.125|   -1.125|-1702.379|-1702.379|    92.41%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -1.125|   -1.125|-1702.228|-1702.228|    92.41%|   0:00:00.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -1.125|   -1.125|-1702.228|-1702.228|    92.41%|   0:00:01.0| 2687.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:00 real=0:02:00 mem=2687.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:00 real=0:02:00 mem=2687.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.275|    0.000|
|reg2reg   |-1.125|-1702.228|
|HEPG      |-1.125|-1702.228|
|All Paths |-1.125|-1702.228|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -1.125ns TNS -1702.229ns; HEPG WNS -1.125ns TNS -1702.229ns; all paths WNS -1.125ns TNS -1702.229ns; Real time 0:06:21
** GigaOpt Optimizer WNS Slack -1.125 TNS Slack -1702.228 Density 92.41
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:38:13.8/4:38:12.8 (1.0), mem = 2687.4M
(I,S,L,T): WC_VIEW: 145.964, 65.8525, 2.38658, 214.203
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.125  TNS Slack -1702.228 Density 92.41
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    92.41%|        -|  -1.125|-1702.228|   0:00:00.0| 2687.4M|
|    92.31%|      168|  -1.125|-1697.783|   0:00:08.0| 2688.6M|
|    91.47%|     2207|  -1.106|-1694.807|   0:00:31.0| 2694.0M|
|    91.47%|        4|  -1.106|-1694.807|   0:00:01.0| 2696.2M|
|    91.47%|        0|  -1.106|-1694.807|   0:00:01.0| 2696.2M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.106  TNS Slack -1694.807 Density 91.47
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 144 constrained nets 
Layer 7 has 1003 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:43.9) (real = 0:00:44.0) **
(I,S,L,T): WC_VIEW: 145.179, 65.1598, 2.35244, 212.691
*** AreaOpt [finish] : cpu/real = 0:00:44.3/0:00:44.2 (1.0), totSession cpu/real = 4:38:58.1/4:38:57.0 (1.0), mem = 2696.2M
End: Area Reclaim Optimization (cpu=0:00:44, real=0:00:44, mem=2690.25M, totSessionCpu=4:38:58).
*** Starting refinePlace (4:38:59 mem=2690.2M) ***
Total net bbox length = 1.039e+06 (4.556e+05 5.834e+05) (ext = 1.867e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55016 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.318%
Density distribution unevenness ratio = 2.401%
Move report: Timing Driven Placement moves 53203 insts, mean move: 2.86 um, max move: 73.20 um
	Max move on inst (FE_OFC673_inst_13): (22.40, 381.60) --> (17.60, 313.20)
	Runtime: CPU: 0:00:34.7 REAL: 0:00:35.0 MEM: 2775.7MB
Move report: Detail placement moves 42092 insts, mean move: 0.97 um, max move: 11.40 um
	Max move on inst (core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_15_): (142.20, 225.00) --> (134.40, 221.40)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 2775.7MB
Summary Report:
Instances move: 53310 (out of 54873 movable)
Instances flipped: 542
Mean displacement: 3.02 um
Max displacement: 71.00 um (Instance: FE_OFC673_inst_13) (22.4, 381.6) -> (18, 315)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.074e+06 (4.953e+05 5.786e+05) (ext = 1.915e+04)
Runtime: CPU: 0:00:37.1 REAL: 0:00:37.0 MEM: 2775.7MB
*** Finished refinePlace (4:39:36 mem=2775.7M) ***
Finished re-routing un-routed nets (0:00:00.1 2775.7M)


Density : 0.9147
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:41.6 real=0:00:42.0 mem=2775.7M) ***
** GigaOpt Optimizer WNS Slack -1.252 TNS Slack -1733.407 Density 91.47
Skipped Place ECO bump recovery (TNS opt)
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.139|    0.000|
|reg2reg   |-1.252|-1733.407|
|HEPG      |-1.252|-1733.407|
|All Paths |-1.252|-1733.407|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 144 constrained nets 
Layer 7 has 1003 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:03:28 real=0:03:28 mem=2775.7M) ***

(I,S,L,T): WC_VIEW: 145.182, 65.2277, 2.35244, 212.763
*** SetupOpt [finish] : cpu/real = 0:03:40.0/0:03:39.9 (1.0), totSession cpu/real = 4:39:41.7/4:39:40.5 (1.0), mem = 2740.6M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 144 nets with fixed/cover wires excluded.
Info: 144 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:39:42.1/4:39:40.9 (1.0), mem = 2619.6M
(I,S,L,T): WC_VIEW: 145.182, 65.2277, 2.35244, 212.763
*info: 144 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
*info: 144 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.252 TNS Slack -1733.407 Density 91.47
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.139|    0.000|
|reg2reg   |-1.252|-1733.407|
|HEPG      |-1.252|-1733.407|
|All Paths |-1.252|-1733.407|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -1.252ns TNS -1733.408ns; HEPG WNS -1.252ns TNS -1733.408ns; all paths WNS -1.252ns TNS -1733.408ns; Real time 0:08:01
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.252|   -1.252|-1733.407|-1733.407|    91.47%|   0:00:00.0| 2656.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.084|   -1.084|-1702.357|-1702.357|    91.47%|   0:00:01.0| 2694.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.074|   -1.074|-1699.156|-1699.156|    91.48%|   0:00:00.0| 2694.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.069|   -1.069|-1696.990|-1696.990|    91.48%|   0:00:12.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.059|   -1.059|-1693.933|-1693.933|    91.48%|   0:00:01.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.057|   -1.057|-1690.726|-1690.726|    91.49%|   0:00:16.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.051|   -1.051|-1690.285|-1690.285|    91.49%|   0:00:01.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.044|   -1.044|-1686.263|-1686.263|    91.50%|   0:00:06.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.041|   -1.041|-1684.048|-1684.048|    91.51%|   0:00:30.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.036|   -1.036|-1681.322|-1681.322|    91.51%|   0:00:26.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.036|   -1.036|-1680.939|-1680.939|    91.52%|   0:00:45.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.033|   -1.033|-1679.488|-1679.488|    91.52%|   0:00:05.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.025|   -1.025|-1679.253|-1679.253|    91.53%|   0:00:02.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.024|   -1.024|-1677.339|-1677.339|    91.54%|   0:00:09.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.024|   -1.024|-1676.921|-1676.921|    91.54%|   0:00:07.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.019|   -1.019|-1677.276|-1677.276|    91.55%|   0:00:02.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.017|   -1.017|-1673.594|-1673.594|    91.56%|   0:00:12.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.017|   -1.017|-1672.500|-1672.500|    91.56%|   0:00:02.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.017|   -1.017|-1672.327|-1672.327|    91.56%|   0:00:00.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.010|   -1.010|-1670.348|-1670.348|    91.57%|   0:00:02.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.008|   -1.008|-1665.199|-1665.199|    91.58%|   0:00:11.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.008|   -1.008|-1664.983|-1664.983|    91.59%|   0:00:02.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.013|   -1.013|-1664.500|-1664.500|    91.61%|   0:00:08.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.004|   -1.004|-1664.324|-1664.324|    91.61%|   0:00:01.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -1.002|   -1.002|-1663.388|-1663.388|    91.62%|   0:00:05.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.002|   -1.002|-1663.341|-1663.341|    91.62%|   0:00:10.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.001|   -1.001|-1662.438|-1662.438|    91.65%|   0:00:01.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -1.001|   -1.001|-1661.594|-1661.594|    91.66%|   0:00:01.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.995|   -0.995|-1659.464|-1659.464|    91.67%|   0:00:01.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.995|   -0.995|-1657.464|-1657.464|    91.68%|   0:00:06.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.995|   -0.995|-1656.977|-1656.977|    91.68%|   0:00:00.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.992|   -0.992|-1654.853|-1654.853|    91.72%|   0:00:08.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.991|   -0.991|-1653.321|-1653.321|    91.75%|   0:00:06.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.991|   -0.991|-1652.301|-1652.301|    91.76%|   0:00:01.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.988|   -0.988|-1651.974|-1651.974|    91.77%|   0:00:01.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.988|   -0.988|-1649.573|-1649.573|    91.77%|   0:00:03.0| 2697.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.987|   -0.987|-1648.696|-1648.696|    91.81%|   0:00:15.0| 2701.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.985|   -0.985|-1648.036|-1648.036|    91.81%|   0:00:01.0| 2701.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.985|   -0.985|-1647.747|-1647.747|    91.82%|   0:00:02.0| 2701.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.985|   -0.985|-1647.744|-1647.744|    91.82%|   0:00:01.0| 2701.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.983|   -0.983|-1646.761|-1646.761|    91.84%|   0:00:01.0| 2701.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.983|   -0.983|-1646.552|-1646.552|    91.84%|   0:00:03.0| 2701.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.983|   -0.983|-1646.520|-1646.520|    91.84%|   0:00:00.0| 2701.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.982|   -0.982|-1644.677|-1644.677|    91.86%|   0:00:05.0| 2701.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.982|   -0.982|-1644.459|-1644.459|    91.87%|   0:00:01.0| 2701.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.981|   -0.981|-1644.181|-1644.181|    91.88%|   0:00:06.0| 2701.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.981|   -0.981|-1641.703|-1641.703|    91.88%|   0:00:01.0| 2701.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.981|   -0.981|-1641.611|-1641.611|    91.88%|   0:00:01.0| 2701.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.980|   -0.980|-1641.119|-1641.119|    91.90%|   0:00:05.0| 2702.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.980|   -0.980|-1640.909|-1640.909|    91.91%|   0:00:01.0| 2702.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.979|   -0.979|-1638.880|-1638.880|    91.92%|   0:00:04.0| 2705.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.980|   -0.980|-1638.646|-1638.646|    91.93%|   0:00:09.0| 2705.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.979|   -0.979|-1638.709|-1638.709|    92.01%|   0:00:09.0| 2706.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.979|   -0.979|-1638.342|-1638.342|    92.01%|   0:00:06.0| 2705.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.978|   -0.978|-1637.968|-1637.968|    92.02%|   0:00:00.0| 2705.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.978|   -0.978|-1637.619|-1637.619|    92.03%|   0:00:07.0| 2705.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.978|   -0.978|-1637.146|-1637.146|    92.04%|   0:00:00.0| 2705.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.978|   -0.978|-1636.728|-1636.728|    92.07%|   0:00:03.0| 2705.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.978|   -0.978|-1636.597|-1636.597|    92.09%|   0:00:01.0| 2705.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 59319
End delay calculation. (MEM=0 CPU=0:00:10.2 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:13.1 REAL=0:00:13.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:19.3/0:00:19.2 (1.0), mem = 0.0M

_______________________________________________________________________
skewClock sized 1 and inserted 40 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.761|   -0.761|-1321.974|-1322.019|    92.09%|   0:00:35.0| 2811.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -0.753|   -0.753|-1317.747|-1317.793|    92.09%|   0:00:01.0| 2811.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -0.748|   -0.748|-1316.577|-1316.622|    92.10%|   0:00:08.0| 2811.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.745|   -0.745|-1315.336|-1315.381|    92.10%|   0:00:03.0| 2811.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.743|   -0.743|-1315.629|-1315.674|    92.10%|   0:00:01.0| 2811.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -0.736|   -0.736|-1314.641|-1314.687|    92.11%|   0:00:00.0| 2811.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.735|   -0.735|-1314.069|-1314.114|    92.11%|   0:00:06.0| 2811.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.733|   -0.733|-1312.888|-1312.933|    92.11%|   0:00:13.0| 2811.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -0.731|   -0.731|-1312.379|-1312.424|    92.11%|   0:00:01.0| 2811.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.730|   -0.730|-1311.604|-1311.650|    92.11%|   0:00:02.0| 2811.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.730|   -0.730|-1309.554|-1309.600|    92.12%|   0:00:04.0| 2811.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.730|   -0.730|-1309.500|-1309.546|    92.12%|   0:00:00.0| 2811.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.730|   -0.730|-1308.907|-1308.952|    92.13%|   0:00:01.0| 2811.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.730|   -0.730|-1308.897|-1308.943|    92.14%|   0:00:04.0| 2811.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 43 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.519|   -0.519|-1256.834|-1290.094|    92.14%|   0:00:20.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.518|   -0.518|-1256.652|-1289.912|    92.14%|   0:00:02.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.516|   -0.516|-1256.288|-1289.547|    92.14%|   0:00:01.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.515|   -0.515|-1255.703|-1288.963|    92.14%|   0:00:03.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.514|   -0.514|-1256.452|-1289.712|    92.14%|   0:00:15.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.512|   -0.512|-1256.162|-1289.422|    92.14%|   0:00:01.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.510|   -0.510|-1254.288|-1287.548|    92.14%|   0:00:11.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.510|   -0.510|-1254.258|-1287.518|    92.14%|   0:00:17.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.506|   -0.506|-1253.037|-1286.297|    92.16%|   0:00:01.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.505|   -0.505|-1252.723|-1285.983|    92.17%|   0:00:04.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.504|   -0.504|-1252.253|-1285.513|    92.17%|   0:00:11.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.504|   -0.504|-1251.623|-1284.883|    92.17%|   0:00:10.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.503|   -0.503|-1250.544|-1283.803|    92.18%|   0:00:01.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.502|   -0.502|-1244.483|-1277.743|    92.18%|   0:00:06.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.502|   -0.502|-1243.756|-1277.016|    92.18%|   0:00:24.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.500|   -0.500|-1243.444|-1276.704|    92.19%|   0:00:01.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.500|   -0.500|-1242.679|-1275.938|    92.19%|   0:00:01.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.499|   -0.499|-1242.686|-1275.946|    92.21%|   0:00:05.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.499|   -0.499|-1242.418|-1275.678|    92.21%|   0:00:00.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.499|   -0.499|-1242.326|-1275.585|    92.21%|   0:00:00.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.499|   -0.499|-1242.162|-1275.422|    92.21%|   0:00:01.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.499|   -0.499|-1242.162|-1275.422|    92.22%|   0:00:02.0| 2838.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:09:02 real=0:09:02 mem=2838.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.369|   -0.499| -33.260|-1275.422|    92.22%|   0:00:00.0| 2838.6M|   WC_VIEW|  default| out[158]                                           |
|  -0.320|   -0.499| -32.999|-1275.161|    92.22%|   0:00:00.0| 2838.6M|   WC_VIEW|  default| out[133]                                           |
|  -0.312|   -0.499| -32.969|-1275.132|    92.22%|   0:00:00.0| 2838.6M|   WC_VIEW|  default| out[129]                                           |
|  -0.306|   -0.499| -32.901|-1275.064|    92.23%|   0:00:00.0| 2838.6M|   WC_VIEW|  default| out[158]                                           |
|  -0.302|   -0.499| -32.619|-1274.782|    92.23%|   0:00:01.0| 2838.6M|   WC_VIEW|  default| out[158]                                           |
|  -0.302|   -0.499| -32.619|-1274.782|    92.23%|   0:00:00.0| 2838.6M|   WC_VIEW|  default| out[158]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=2838.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:09:03 real=0:09:03 mem=2838.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.302|  -32.619|
|reg2reg   |-0.499|-1242.162|
|HEPG      |-0.499|-1242.162|
|All Paths |-0.499|-1274.782|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.499ns TNS -1242.162ns; HEPG WNS -0.499ns TNS -1242.162ns; all paths WNS -0.499ns TNS -1274.781ns; Real time 0:17:04
** GigaOpt Optimizer WNS Slack -0.499 TNS Slack -1274.782 Density 92.23
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:48:57.2/4:48:55.6 (1.0), mem = 2838.6M
(I,S,L,T): WC_VIEW: 146.327, 65.8053, 2.384, 214.516
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.499  TNS Slack -1274.782 Density 92.23
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    92.23%|        -|  -0.499|-1274.782|   0:00:00.0| 2838.6M|
|    92.09%|      227|  -0.498|-1268.471|   0:00:10.0| 2838.6M|
|    91.71%|     1255|  -0.496|-1268.807|   0:00:23.0| 2840.9M|
|    91.71%|        9|  -0.496|-1270.815|   0:00:02.0| 2843.1M|
|    91.71%|        3|  -0.496|-1275.271|   0:00:00.0| 2843.1M|
|    91.71%|        1|  -0.496|-1275.348|   0:00:01.0| 2843.1M|
|    91.71%|        0|  -0.496|-1275.348|   0:00:01.0| 2843.1M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.496  TNS Slack -1275.348 Density 91.71
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 227 constrained nets 
Layer 7 has 961 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:39.1) (real = 0:00:39.0) **
(I,S,L,T): WC_VIEW: 145.437, 65.3037, 2.35884, 213.1
*** AreaOpt [finish] : cpu/real = 0:00:39.4/0:00:39.4 (1.0), totSession cpu/real = 4:49:36.7/4:49:35.0 (1.0), mem = 2843.1M
End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:39, mem=2838.15M, totSessionCpu=4:49:37).
*** Starting refinePlace (4:49:37 mem=2838.1M) ***
Total net bbox length = 1.077e+06 (4.971e+05 5.803e+05) (ext = 1.917e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55248 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.348%
Density distribution unevenness ratio = 2.616%
Move report: Timing Driven Placement moves 53012 insts, mean move: 2.70 um, max move: 60.40 um
	Max move on inst (FE_RC_25373_0): (177.00, 255.60) --> (168.80, 203.40)
	Runtime: CPU: 0:00:39.3 REAL: 0:00:40.0 MEM: 2895.5MB
Move report: Detail placement moves 43476 insts, mean move: 1.07 um, max move: 11.20 um
	Max move on inst (DP_OP_1335J1_129_8403_U56): (519.60, 106.20) --> (525.40, 111.60)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2895.5MB
Summary Report:
Instances move: 53278 (out of 55106 movable)
Instances flipped: 945
Mean displacement: 2.93 um
Max displacement: 61.00 um (Instance: FE_RC_25373_0) (177, 255.6) -> (168.2, 203.4)
	Length: 25 sites, height: 1 rows, site name: core, cell type: OAI22D4
Total net bbox length = 1.077e+06 (4.982e+05 5.786e+05) (ext = 1.920e+04)
Runtime: CPU: 0:00:40.8 REAL: 0:00:41.0 MEM: 2895.5MB
*** Finished refinePlace (4:50:18 mem=2895.5M) ***
Finished re-routing un-routed nets (0:00:00.1 2895.5M)


Density : 0.9191
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:45.6 real=0:00:45.0 mem=2895.5M) ***
** GigaOpt Optimizer WNS Slack -0.557 TNS Slack -1302.243 Density 91.91
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.302|  -32.619|
|reg2reg   |-0.557|-1269.624|
|HEPG      |-0.557|-1269.624|
|All Paths |-0.557|-1302.243|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -0.557ns TNS -1269.625ns; HEPG WNS -0.557ns TNS -1269.625ns; all paths WNS -0.557ns TNS -1302.244ns; Real time 0:18:30
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.557|   -0.557|-1269.624|-1302.243|    91.91%|   0:00:00.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.552|   -0.552|-1268.584|-1301.203|    91.91%|   0:00:01.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.530|   -0.530|-1264.875|-1297.494|    91.91%|   0:00:00.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.522|   -0.522|-1263.870|-1296.489|    91.91%|   0:00:01.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.514|   -0.514|-1262.643|-1295.262|    91.91%|   0:00:14.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.506|   -0.506|-1262.202|-1294.821|    91.91%|   0:00:05.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -0.499|   -0.499|-1256.299|-1288.918|    91.92%|   0:00:10.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.499|   -0.499|-1255.323|-1287.943|    91.92%|   0:00:28.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.491|   -0.491|-1254.032|-1286.651|    91.93%|   0:00:05.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.490|   -0.490|-1253.958|-1286.578|    91.94%|   0:03:09.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.490|   -0.490|-1252.394|-1285.013|    91.94%|   0:00:19.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.488|   -0.488|-1249.880|-1282.499|    91.98%|   0:00:02.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.488|   -0.488|-1249.760|-1282.379|    91.98%|   0:00:02.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.484|   -0.484|-1248.516|-1281.135|    91.99%|   0:00:01.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.484|   -0.484|-1247.661|-1280.280|    92.00%|   0:00:04.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.482|   -0.482|-1247.296|-1279.915|    92.03%|   0:00:04.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.482|   -0.482|-1246.602|-1279.221|    92.03%|   0:00:02.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.479|   -0.479|-1246.158|-1278.777|    92.06%|   0:00:07.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.479|   -0.479|-1239.610|-1272.229|    92.07%|   0:00:04.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.479|   -0.479|-1239.490|-1272.109|    92.07%|   0:00:01.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.477|   -0.477|-1238.541|-1271.160|    92.11%|   0:00:01.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.477|   -0.477|-1238.258|-1270.877|    92.11%|   0:00:02.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.477|   -0.477|-1238.151|-1270.771|    92.11%|   0:00:01.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.473|   -0.473|-1237.230|-1269.849|    92.13%|   0:00:12.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.473|   -0.473|-1228.125|-1260.744|    92.14%|   0:00:03.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.473|   -0.473|-1227.957|-1260.576|    92.14%|   0:00:01.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.472|   -0.472|-1226.633|-1259.252|    92.18%|   0:00:02.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.472|   -0.472|-1221.932|-1254.551|    92.18%|   0:00:00.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.472|   -0.472|-1221.158|-1253.778|    92.19%|   0:00:01.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.472|   -0.472|-1221.157|-1253.776|    92.25%|   0:00:08.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.471|   -0.471|-1221.447|-1254.067|    92.29%|   0:00:03.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.471|   -0.471|-1207.070|-1239.689|    92.29%|   0:00:04.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.471|   -0.471|-1206.672|-1239.291|    92.29%|   0:00:00.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.471|   -0.471|-1206.520|-1239.139|    92.31%|   0:00:02.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.470|   -0.470|-1206.521|-1239.140|    92.32%|   0:00:01.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.470|   -0.470|-1206.500|-1239.119|    92.32%|   0:00:00.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.470|   -0.470|-1206.348|-1238.967|    92.32%|   0:00:00.0| 2895.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 37 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.462|   -0.462|-1102.019|-1136.093|    92.33%|   0:00:22.0| 2878.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
Dumping Information for Job 459 **WARN: (IMPESI-3014):	The RC network is incomplete for net FE_RN_14271_0. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.457|   -0.457|-1102.419|-1136.494|    92.33%|   0:00:14.0| 2878.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.456|   -0.456|-1101.528|-1135.603|    92.33%|   0:00:13.0| 2878.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.454|   -0.454|-1094.359|-1128.433|    92.33%|   0:00:07.0| 2878.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.453|   -0.453|-1094.350|-1128.425|    92.34%|   0:00:13.0| 2878.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.453|   -0.453|-1094.592|-1128.667|    92.34%|   0:00:01.0| 2878.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.452|   -0.452|-1094.198|-1128.273|    92.35%|   0:00:00.0| 2878.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.451|   -0.451|-1093.859|-1127.934|    92.34%|   0:00:05.0| 2878.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.450|   -0.450|-1093.797|-1127.872|    92.35%|   0:00:08.0| 2878.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.447|   -0.447|-1094.491|-1128.566|    92.37%|   0:00:07.0| 2878.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.447|   -0.447|-1093.403|-1127.478|    92.38%|   0:00:02.0| 2878.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.447|   -0.447|-1093.165|-1127.239|    92.39%|   0:00:00.0| 2878.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 25 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.440|   -0.440|-1035.572|-1074.776|    92.52%|   0:00:22.0| 2905.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.440|   -0.440|-1035.572|-1074.776|    92.52%|   0:00:00.0| 2905.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:35 real=0:07:34 mem=2905.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.338|   -0.440| -39.204|-1074.776|    92.52%|   0:00:00.0| 2905.8M|   WC_VIEW|  default| out[107]                                           |
|  -0.307|   -0.440| -38.860|-1074.432|    92.52%|   0:00:01.0| 2905.8M|   WC_VIEW|  default| out[104]                                           |
|  -0.300|   -0.440| -38.689|-1074.261|    92.52%|   0:00:00.0| 2905.8M|   WC_VIEW|  default| out[158]                                           |
|  -0.300|   -0.440| -38.668|-1074.240|    92.52%|   0:00:00.0| 2905.8M|   WC_VIEW|  default| out[158]                                           |
|  -0.300|   -0.440| -38.563|-1074.136|    92.53%|   0:00:00.0| 2905.8M|   WC_VIEW|  default| out[158]                                           |
|  -0.300|   -0.440| -38.563|-1074.136|    92.53%|   0:00:00.0| 2905.8M|   WC_VIEW|  default| out[158]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2905.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:36 real=0:07:35 mem=2905.8M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.300|  -38.563|
|reg2reg   |-0.440|-1035.572|
|HEPG      |-0.440|-1035.572|
|All Paths |-0.440|-1074.136|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -0.440ns TNS -1035.573ns; HEPG WNS -0.440ns TNS -1035.573ns; all paths WNS -0.440ns TNS -1074.136ns; Real time 0:26:06
** GigaOpt Optimizer WNS Slack -0.440 TNS Slack -1074.136 Density 92.53
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:58:00.2/4:57:57.9 (1.0), mem = 2905.8M
(I,S,L,T): WC_VIEW: 146.367, 65.9628, 2.38594, 214.715
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.440  TNS Slack -1074.136 Density 92.53
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    92.53%|        -|  -0.440|-1074.136|   0:00:00.0| 2905.8M|
|    92.45%|      107|  -0.440|-1071.763|   0:00:09.0| 2905.8M|
|    92.19%|      962|  -0.437|-1079.565|   0:00:20.0| 2908.1M|
|    92.19%|        6|  -0.437|-1079.565|   0:00:01.0| 2910.3M|
|    92.19%|        2|  -0.437|-1079.565|   0:00:01.0| 2910.3M|
|    92.19%|        0|  -0.437|-1079.565|   0:00:01.0| 2910.3M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.437  TNS Slack -1079.565 Density 92.19
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 289 constrained nets 
Layer 7 has 942 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:34.2) (real = 0:00:35.0) **
(I,S,L,T): WC_VIEW: 145.861, 65.6148, 2.37128, 213.847
*** AreaOpt [finish] : cpu/real = 0:00:34.6/0:00:34.6 (1.0), totSession cpu/real = 4:58:34.8/4:58:32.5 (1.0), mem = 2910.3M
End: Area Reclaim Optimization (cpu=0:00:35, real=0:00:35, mem=2906.30M, totSessionCpu=4:58:35).
*** Starting refinePlace (4:58:36 mem=2906.3M) ***
Total net bbox length = 1.079e+06 (4.993e+05 5.799e+05) (ext = 1.920e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55505 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.449%
Density distribution unevenness ratio = 2.549%
Move report: Timing Driven Placement moves 52999 insts, mean move: 2.52 um, max move: 55.60 um
	Max move on inst (FE_OCPC7532_core_instance_mac_array_instance_q_temp_387): (313.60, 327.60) --> (270.60, 340.20)
	Runtime: CPU: 0:00:37.0 REAL: 0:00:37.0 MEM: 2962.0MB
Move report: Detail placement moves 44137 insts, mean move: 1.09 um, max move: 12.60 um
	Max move on inst (DP_OP_1329J1_123_8403_U269): (148.00, 298.80) --> (139.00, 302.40)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2962.0MB
Summary Report:
Instances move: 53342 (out of 55365 movable)
Instances flipped: 9
Mean displacement: 2.76 um
Max displacement: 55.40 um (Instance: FE_OCPC7532_core_instance_mac_array_instance_q_temp_387) (313.6, 327.6) -> (270.8, 340.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 1.080e+06 (4.998e+05 5.797e+05) (ext = 1.918e+04)
Runtime: CPU: 0:00:38.5 REAL: 0:00:38.0 MEM: 2962.0MB
*** Finished refinePlace (4:59:14 mem=2962.0M) ***
Finished re-routing un-routed nets (0:00:00.1 2962.0M)


Density : 0.9228
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:43.1 real=0:00:43.0 mem=2962.0M) ***
** GigaOpt Optimizer WNS Slack -0.476 TNS Slack -1105.854 Density 92.28
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.300|  -38.566|
|reg2reg   |-0.476|-1067.287|
|HEPG      |-0.476|-1067.287|
|All Paths |-0.476|-1105.854|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2reg* WNS -0.476ns TNS -1067.288ns; HEPG WNS -0.476ns TNS -1067.288ns; all paths WNS -0.476ns TNS -1105.854ns; Real time 0:27:25
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.476|   -0.476|-1067.287|-1105.854|    92.28%|   0:00:00.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.468|   -0.468|-1065.157|-1103.723|    92.28%|   0:00:01.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -0.460|   -0.460|-1061.619|-1100.185|    92.28%|   0:00:00.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -0.450|   -0.450|-1059.947|-1098.513|    92.28%|   0:00:01.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -0.439|   -0.439|-1057.208|-1095.774|    92.29%|   0:00:12.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -0.437|   -0.437|-1055.108|-1093.674|    92.30%|   0:00:43.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.435|   -0.435|-1053.981|-1092.547|    92.30%|   0:00:11.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.431|   -0.431|-1052.980|-1091.546|    92.30%|   0:00:09.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.430|   -0.430|-1043.090|-1081.656|    92.30%|   0:00:48.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.430|   -0.430|-1042.680|-1081.246|    92.30%|   0:00:13.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.430|   -0.430|-1042.171|-1080.738|    92.31%|   0:00:01.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.425|   -0.425|-1040.642|-1079.208|    92.33%|   0:00:02.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.424|   -0.424|-1035.995|-1074.561|    92.33%|   0:01:37.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.424|   -0.424|-1035.313|-1073.879|    92.34%|   0:00:58.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.424|   -0.424|-1035.257|-1073.824|    92.34%|   0:00:05.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.424|   -0.424|-1035.222|-1073.789|    92.34%|   0:00:00.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.421|   -0.421|-1033.880|-1072.446|    92.37%|   0:00:05.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.421|   -0.421|-1024.204|-1062.770|    92.38%|   0:00:05.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.419|   -0.419|-1022.459|-1061.026|    92.44%|   0:00:02.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.419|   -0.419|-1022.349|-1060.915|    92.44%|   0:00:03.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.417|   -0.417|-1021.785|-1060.352|    92.47%|   0:00:09.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.417|   -0.417|-1014.960|-1053.526|    92.47%|   0:00:03.0| 2962.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.420|   -0.420|-1013.327|-1051.893|    92.56%|   0:00:18.0| 2970.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.416|   -0.416|-1012.678|-1051.245|    92.56%|   0:00:00.0| 2970.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.416|   -0.416|-1012.509|-1051.076|    92.56%|   0:00:02.0| 2970.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.416|   -0.416|-1012.496|-1051.062|    92.56%|   0:00:01.0| 2970.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.416|   -0.416|-1011.669|-1050.235|    92.59%|   0:00:14.0| 2970.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.416|   -0.416|-1011.486|-1050.053|    92.60%|   0:00:01.0| 2970.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.416|   -0.416|-1011.275|-1049.842|    92.66%|   0:00:07.0| 2970.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.416|   -0.416|-1011.274|-1049.840|    92.72%|   0:00:04.0| 2970.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.416|   -0.416|-1011.274|-1049.840|    92.72%|   0:00:01.0| 2970.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:17 real=0:06:16 mem=2970.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.300|   -0.416| -38.566|-1049.840|    92.72%|   0:00:00.0| 2970.0M|   WC_VIEW|  default| out[158]                                           |
|  -0.300|   -0.416| -38.566|-1049.840|    92.72%|   0:00:00.0| 2970.0M|   WC_VIEW|  default| out[158]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2970.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:17 real=0:06:16 mem=2970.0M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.300|  -38.566|
|reg2reg   |-0.416|-1011.274|
|HEPG      |-0.416|-1011.274|
|All Paths |-0.416|-1049.840|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 2: reg2reg* WNS -0.416ns TNS -1011.274ns; HEPG WNS -0.416ns TNS -1011.274ns; all paths WNS -0.416ns TNS -1049.841ns; Real time 0:33:43
** GigaOpt Optimizer WNS Slack -0.416 TNS Slack -1049.840 Density 92.72
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:05:37.1/5:05:34.1 (1.0), mem = 2970.0M
(I,S,L,T): WC_VIEW: 146.467, 66.1661, 2.38876, 215.022
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.416  TNS Slack -1049.840 Density 92.72
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    92.72%|        -|  -0.416|-1049.840|   0:00:00.0| 2970.0M|
|    92.64%|      122|  -0.416|-1049.346|   0:00:09.0| 2970.0M|
|    92.47%|      811|  -0.413|-1050.764|   0:00:18.0| 2970.0M|
|    92.47%|        1|  -0.413|-1050.764|   0:00:01.0| 2970.0M|
|    92.47%|        0|  -0.413|-1050.764|   0:00:00.0| 2970.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.413  TNS Slack -1050.764 Density 92.47
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 289 constrained nets 
Layer 7 has 920 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:31.0) (real = 0:00:31.0) **
(I,S,L,T): WC_VIEW: 146.124, 65.9173, 2.37718, 214.418
*** AreaOpt [finish] : cpu/real = 0:00:31.4/0:00:31.4 (1.0), totSession cpu/real = 5:06:08.5/5:06:05.5 (1.0), mem = 2970.0M
End: Area Reclaim Optimization (cpu=0:00:31, real=0:00:31, mem=2908.96M, totSessionCpu=5:06:08).
*** Starting refinePlace (5:06:09 mem=2909.0M) ***
Total net bbox length = 1.081e+06 (5.008e+05 5.806e+05) (ext = 1.918e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55642 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.426%
Density distribution unevenness ratio = 2.492%
Move report: Timing Driven Placement moves 52838 insts, mean move: 2.37 um, max move: 81.60 um
	Max move on inst (U14316): (249.00, 426.60) --> (282.00, 475.20)
	Runtime: CPU: 0:00:37.0 REAL: 0:00:37.0 MEM: 2969.8MB
Move report: Detail placement moves 44432 insts, mean move: 1.10 um, max move: 14.60 um
	Max move on inst (U12967): (145.40, 298.80) --> (136.20, 304.20)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2969.8MB
Summary Report:
Instances move: 53110 (out of 55502 movable)
Instances flipped: 9
Mean displacement: 2.61 um
Max displacement: 84.80 um (Instance: U14316) (249, 426.6) -> (285.2, 475.2)
	Length: 12 sites, height: 1 rows, site name: core, cell type: NR2D4
Total net bbox length = 1.081e+06 (5.003e+05 5.811e+05) (ext = 1.910e+04)
Runtime: CPU: 0:00:38.6 REAL: 0:00:38.0 MEM: 2969.8MB
*** Finished refinePlace (5:06:48 mem=2969.8M) ***
Finished re-routing un-routed nets (0:00:00.1 2969.8M)


Density : 0.9247
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:42.7 real=0:00:43.0 mem=2969.8M) ***
** GigaOpt Optimizer WNS Slack -0.456 TNS Slack -1066.923 Density 92.47
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.300|  -38.559|
|reg2reg   |-0.456|-1028.365|
|HEPG      |-0.456|-1028.365|
|All Paths |-0.456|-1066.923|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 3: reg2reg* WNS -0.456ns TNS -1028.366ns; HEPG WNS -0.456ns TNS -1028.366ns; all paths WNS -0.456ns TNS -1066.924ns; Real time 0:34:58
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.456|   -0.456|-1028.365|-1066.923|    92.47%|   0:00:01.0| 2969.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.438|   -0.438|-1025.872|-1064.431|    92.47%|   0:00:00.0| 2969.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.429|   -0.429|-1024.425|-1062.984|    92.47%|   0:00:00.0| 2969.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.423|   -0.423|-1020.494|-1059.053|    92.46%|   0:00:11.0| 2969.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.418|   -0.418|-1017.360|-1055.919|    92.47%|   0:00:36.0| 2969.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.415|   -0.415|-1013.466|-1052.024|    92.47%|   0:01:36.0| 2969.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -0.414|   -0.414|-1013.227|-1051.786|    92.47%|   0:01:20.0| 2969.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.414|   -0.414|-1010.539|-1049.097|    92.47%|   0:00:39.0| 2969.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.410|   -0.410|-1008.819|-1047.377|    92.54%|   0:00:08.0| 2969.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -0.410|   -0.410|-1007.151|-1045.709|    92.54%|   0:02:12.0| 2969.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -0.410|   -0.410|-1007.107|-1045.665|    92.54%|   0:00:13.0| 2969.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -0.409|   -0.409|-1005.383|-1043.941|    92.64%|   0:00:14.0| 2969.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -0.409|   -0.409|-1005.053|-1043.612|    92.65%|   0:00:34.0| 2969.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -0.406|   -0.406|-1003.400|-1041.959|    92.70%|   0:00:04.0| 2969.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.406|   -0.406| -998.064|-1036.623|    92.70%|   0:01:31.0| 2969.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.406|   -0.406| -998.053|-1036.611|    92.70%|   0:00:02.0| 2969.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.405|   -0.405| -997.504|-1036.062|    92.75%|   0:00:16.0| 2969.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.405|   -0.405| -997.374|-1035.932|    92.76%|   0:00:04.0| 2969.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.405|   -0.405| -997.342|-1035.901|    92.77%|   0:00:04.0| 2969.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.405|   -0.405| -997.010|-1035.569|    92.77%|   0:00:00.0| 2969.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.404|   -0.404| -997.782|-1036.341|    92.82%|   0:00:08.0| 2969.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.404|   -0.404| -995.846|-1034.405|    92.97%|   0:00:18.0| 2920.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.404|   -0.404| -983.977|-1022.536|    92.98%|   0:00:01.0| 2920.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.404|   -0.404| -983.564|-1022.123|    92.98%|   0:00:00.0| 2920.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.404|   -0.404| -983.564|-1022.123|    93.00%|   0:00:02.0| 2920.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:10:15 real=0:10:14 mem=2920.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.300|   -0.404| -38.559|-1022.123|    93.00%|   0:00:00.0| 2920.8M|   WC_VIEW|  default| out[158]                                           |
|  -0.300|   -0.404| -38.559|-1022.123|    93.00%|   0:00:00.0| 2920.8M|   WC_VIEW|  default| out[158]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2920.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:10:15 real=0:10:15 mem=2920.8M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.300|  -38.559|
|reg2reg   |-0.404| -983.564|
|HEPG      |-0.404| -983.564|
|All Paths |-0.404|-1022.123|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 3: reg2reg* WNS -0.404ns TNS -983.567ns; HEPG WNS -0.404ns TNS -983.567ns; all paths WNS -0.404ns TNS -1022.126ns; Real time 0:45:13
** GigaOpt Optimizer WNS Slack -0.404 TNS Slack -1022.123 Density 93.00
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:17:08.5/5:17:04.6 (1.0), mem = 2920.8M
(I,S,L,T): WC_VIEW: 146.826, 66.6282, 2.39615, 215.85
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.404  TNS Slack -1022.123 Density 93.00
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    93.00%|        -|  -0.404|-1022.123|   0:00:00.0| 2920.8M|
|    92.92%|      114|  -0.404|-1019.665|   0:00:09.0| 2920.8M|
|    92.71%|      860|  -0.402|-1021.932|   0:00:19.0| 2924.2M|
|    92.71%|        2|  -0.402|-1021.932|   0:00:01.0| 2926.4M|
|    92.71%|        0|  -0.402|-1021.932|   0:00:01.0| 2926.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.402  TNS Slack -1021.932 Density 92.71
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 289 constrained nets 
Layer 7 has 893 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:31.7) (real = 0:00:32.0) **
(I,S,L,T): WC_VIEW: 146.457, 66.3721, 2.38406, 215.213
*** AreaOpt [finish] : cpu/real = 0:00:32.0/0:00:32.0 (1.0), totSession cpu/real = 5:17:40.5/5:17:36.5 (1.0), mem = 2926.4M
End: Area Reclaim Optimization (cpu=0:00:32, real=0:00:32, mem=2922.45M, totSessionCpu=5:17:40).
*** Starting refinePlace (5:17:41 mem=2922.4M) ***
Total net bbox length = 1.084e+06 (5.017e+05 5.826e+05) (ext = 1.910e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55980 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.387%
Density distribution unevenness ratio = 2.667%
Move report: Timing Driven Placement moves 53418 insts, mean move: 2.46 um, max move: 81.20 um
	Max move on inst (U14316): (247.80, 426.60) --> (282.20, 473.40)
	Runtime: CPU: 0:00:38.0 REAL: 0:00:38.0 MEM: 2999.5MB
Move report: Detail placement moves 46375 insts, mean move: 1.34 um, max move: 17.20 um
	Max move on inst (FE_OCPC5422_FE_OFN967_core_instance_mac_array_instance_q_temp_259): (250.80, 210.60) --> (268.00, 210.60)
	Runtime: CPU: 0:00:06.1 REAL: 0:00:06.0 MEM: 2999.5MB
Summary Report:
Instances move: 53790 (out of 55840 movable)
Instances flipped: 1348
Mean displacement: 2.79 um
Max displacement: 78.40 um (Instance: U14316) (247.8, 426.6) -> (281.2, 471.6)
	Length: 12 sites, height: 1 rows, site name: core, cell type: NR2D4
Total net bbox length = 1.035e+06 (4.524e+05 5.824e+05) (ext = 1.871e+04)
Runtime: CPU: 0:00:44.2 REAL: 0:00:44.0 MEM: 2999.5MB
*** Finished refinePlace (5:18:26 mem=2999.5M) ***
Finished re-routing un-routed nets (0:00:00.2 2999.5M)


Density : 0.9271
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:50.0 real=0:00:50.0 mem=2999.5M) ***
** GigaOpt Optimizer WNS Slack -0.424 TNS Slack -1033.925 Density 92.71
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.424|   -0.424|-995.359|-1033.925|    92.71%|   0:00:00.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -0.417|   -0.417|-992.478|-1031.043|    92.71%|   0:00:03.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.417|   -0.417|-991.677|-1030.243|    92.71%|   0:00:04.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.417|   -0.417|-991.190|-1029.756|    92.72%|   0:00:01.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.417|   -0.417|-991.190|-1029.756|    92.72%|   0:00:00.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.2 real=0:00:08.0 mem=2999.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.300|   -0.417| -38.566|-1029.756|    92.72%|   0:00:00.0| 2999.5M|   WC_VIEW|  default| out[158]                                           |
|  -0.300|   -0.417| -38.566|-1029.756|    92.72%|   0:00:00.0| 2999.5M|   WC_VIEW|  default| out[158]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2999.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.6 real=0:00:08.0 mem=2999.5M) ***
*** Starting refinePlace (5:18:42 mem=2999.5M) ***
Total net bbox length = 1.035e+06 (4.525e+05 5.825e+05) (ext = 1.871e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55980 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2999.5MB
Summary Report:
Instances move: 0 (out of 55840 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.035e+06 (4.525e+05 5.825e+05) (ext = 1.871e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2999.5MB
*** Finished refinePlace (5:18:43 mem=2999.5M) ***
Finished re-routing un-routed nets (0:00:00.0 2999.5M)


Density : 0.9272
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=2999.5M) ***
** GigaOpt Optimizer WNS Slack -0.417 TNS Slack -1029.756 Density 92.72
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.300|  -38.566|
|reg2reg   |-0.417| -991.190|
|HEPG      |-0.417| -991.190|
|All Paths |-0.417|-1029.756|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 289 constrained nets 
Layer 7 has 894 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:38:52 real=0:38:49 mem=2999.5M) ***

(I,S,L,T): WC_VIEW: 146.459, 66.2181, 2.38416, 215.061
*** SetupOpt [finish] : cpu/real = 0:39:03.4/0:39:00.6 (1.0), totSession cpu/real = 5:18:45.5/5:18:41.5 (1.0), mem = 2964.4M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 144 nets with fixed/cover wires excluded.
Info: 289 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:18:45.9/5:18:41.9 (1.0), mem = 2841.4M
(I,S,L,T): WC_VIEW: 146.459, 66.2181, 2.38416, 215.061
*info: 289 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
*info: 144 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.417 TNS Slack -1029.756 Density 92.72
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.300|  -38.566|
|reg2reg   |-0.417| -991.190|
|HEPG      |-0.417| -991.190|
|All Paths |-0.417|-1029.756|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.417ns TNS -991.193ns; HEPG WNS -0.417ns TNS -991.193ns; all paths WNS -0.417ns TNS -1029.758ns; Real time 0:47:02
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.417|   -0.417|-991.190|-1029.756|    92.72%|   0:00:00.0| 2878.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.417|   -0.417|-989.214|-1027.779|    92.72%|   0:01:28.0| 2919.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.417|   -0.417|-988.042|-1026.607|    92.76%|   0:00:26.0| 2919.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.417|   -0.417|-987.879|-1026.445|    92.77%|   0:00:08.0| 2919.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.417|   -0.417|-970.128|-1008.693|    92.77%|   0:01:05.0| 2919.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -0.417|   -0.417|-969.681|-1008.247|    92.78%|   0:00:00.0| 2919.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -0.417|   -0.417|-968.707|-1007.273|    92.78%|   0:00:08.0| 2919.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -0.417|   -0.417|-968.521|-1007.086|    92.78%|   0:00:17.0| 2919.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -0.417|   -0.417|-968.489|-1007.055|    92.79%|   0:00:04.0| 2919.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_19_/D                                      |
Dumping Information for Job 757 **WARN: (IMPESI-3014):	The RC network is incomplete for net core_instance_mac_array_instance_q_temp[1061]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net core_instance_mac_array_instance_q_temp[1061]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net core_instance_mac_array_instance_q_temp[1061]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.417|   -0.417|-955.438| -994.003|    92.79%|   0:00:24.0| 2919.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.417|   -0.417|-955.221| -993.786|    92.79%|   0:00:01.0| 2919.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.417|   -0.417|-955.064| -993.630|    92.79%|   0:00:06.0| 2919.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.417|   -0.417|-955.040| -993.606|    92.79%|   0:00:38.0| 2919.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.417|   -0.417|-954.730| -993.295|    92.80%|   0:00:00.0| 2919.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.417|   -0.417|-922.505| -961.071|    92.80%|   0:00:32.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.417|   -0.417|-922.339| -960.904|    92.80%|   0:00:03.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.417|   -0.417|-922.017| -960.583|    92.80%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.417|   -0.417|-921.991| -960.557|    92.80%|   0:00:00.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.417|   -0.417|-902.035| -940.601|    92.81%|   0:00:03.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.417|   -0.417|-902.032| -940.598|    92.82%|   0:00:00.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.417|   -0.417|-901.990| -940.555|    92.82%|   0:00:04.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.417|   -0.417|-901.873| -940.439|    92.83%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.417|   -0.417|-901.870| -940.436|    92.83%|   0:00:00.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.417|   -0.417|-884.903| -923.469|    92.83%|   0:00:11.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.417|   -0.417|-884.798| -923.364|    92.87%|   0:00:02.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.418|   -0.418|-874.206| -912.772|    92.87%|   0:00:12.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_19_/D                                       |
|  -0.418|   -0.418|-866.054| -904.620|    92.87%|   0:00:08.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -0.418|   -0.418|-864.384| -902.950|    92.87%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -0.418|   -0.418|-831.309| -869.875|    92.88%|   0:00:11.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.418|   -0.418|-829.552| -868.118|    92.88%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.418|   -0.418|-799.784| -838.350|    92.88%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.418|   -0.418|-798.247| -836.813|    92.88%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.418|   -0.418|-770.182| -808.748|    92.88%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_12_/D                                      |
|  -0.418|   -0.418|-768.495| -807.061|    92.89%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_12_/D                                      |
|  -0.418|   -0.418|-755.982| -794.548|    92.89%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.418|   -0.418|-754.296| -792.861|    92.89%|   0:00:00.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.418|   -0.418|-753.825| -792.391|    92.89%|   0:00:00.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.418|   -0.418|-752.481| -791.047|    92.89%|   0:00:00.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.418|   -0.418|-741.067| -779.633|    92.89%|   0:00:02.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.418|   -0.418|-737.070| -775.635|    92.89%|   0:00:00.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.418|   -0.418|-723.246| -761.812|    92.90%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.418|   -0.418|-723.226| -761.792|    92.90%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.418|   -0.418|-720.369| -758.935|    92.90%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.418|   -0.418|-719.162| -757.727|    92.90%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.418|   -0.418|-704.819| -743.384|    92.90%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.418|   -0.418|-701.627| -740.192|    92.90%|   0:00:20.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.418|   -0.418|-694.331| -732.896|    92.91%|   0:00:09.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.418|   -0.418|-694.154| -732.720|    92.91%|   0:00:04.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.418|   -0.418|-694.013| -732.579|    92.91%|   0:00:00.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.418|   -0.418|-693.909| -732.475|    92.91%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.418|   -0.418|-671.439| -710.005|    92.92%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_9_/D                                       |
|  -0.418|   -0.418|-665.713| -704.278|    92.92%|   0:00:03.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_9_/D                                       |
|  -0.418|   -0.418|-665.557| -704.122|    92.92%|   0:00:00.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_9_/D                                       |
|  -0.418|   -0.418|-649.814| -688.380|    92.93%|   0:00:03.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.418|   -0.418|-643.911| -682.477|    92.93%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.418|   -0.418|-632.885| -671.451|    92.93%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_60_/E                           |
|  -0.418|   -0.418|-628.504| -667.070|    92.94%|   0:00:00.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_93_/E                             |
|  -0.418|   -0.418|-625.376| -663.941|    92.94%|   0:00:00.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_12_/D                                       |
|  -0.418|   -0.418|-609.397| -647.963|    92.95%|   0:00:03.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_9_/D                                        |
|  -0.418|   -0.418|-604.590| -643.156|    92.95%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_0_/E                              |
|  -0.418|   -0.418|-595.293| -633.859|    92.95%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.418|   -0.418|-592.641| -631.206|    92.95%|   0:00:09.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.418|   -0.418|-592.585| -631.151|    92.95%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_12_/D                                       |
|  -0.418|   -0.418|-592.189| -630.755|    92.95%|   0:00:00.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_93_/E                             |
|  -0.418|   -0.418|-591.872| -630.438|    92.95%|   0:00:06.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_12_/D                                       |
|  -0.418|   -0.418|-590.184| -628.750|    92.95%|   0:00:00.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_12_/D                                       |
|  -0.418|   -0.418|-589.997| -628.563|    92.95%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_108_/E                            |
|  -0.418|   -0.418|-586.574| -625.140|    92.96%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -0.418|   -0.418|-584.908| -623.474|    92.96%|   0:00:00.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_126_/E                            |
|  -0.418|   -0.418|-575.536| -614.101|    92.96%|   0:00:15.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.418|   -0.418|-573.660| -612.226|    92.96%|   0:00:00.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.418|   -0.418|-572.769| -611.335|    92.96%|   0:00:00.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.418|   -0.418|-548.585| -587.151|    92.98%|   0:00:03.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.418|   -0.418|-544.573| -583.139|    92.98%|   0:00:03.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.418|   -0.418|-544.568| -583.134|    92.98%|   0:00:05.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.418|   -0.418|-543.454| -582.019|    92.99%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.418|   -0.418|-532.140| -570.706|    92.99%|   0:00:02.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_33_/E                           |
|  -0.418|   -0.418|-531.701| -570.267|    93.00%|   0:00:02.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_33_/E                           |
|  -0.418|   -0.418|-530.246| -568.811|    92.99%|   0:00:00.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_33_/E                           |
|  -0.418|   -0.418|-525.930| -564.495|    93.01%|   0:00:00.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.418|   -0.418|-523.243| -561.809|    93.01%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.418|   -0.418|-508.633| -547.199|    93.02%|   0:00:02.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_120_/E                          |
|  -0.418|   -0.418|-506.120| -544.685|    93.02%|   0:00:01.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_120_/E                          |
|  -0.418|   -0.418|-505.774| -544.340|    93.02%|   0:00:00.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_120_/E                          |
|  -0.418|   -0.418|-494.166| -532.732|    93.03%|   0:00:03.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_52_/E                           |
|  -0.418|   -0.418|-492.584| -531.150|    93.04%|   0:00:00.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_52_/E                           |
|  -0.418|   -0.418|-479.337| -517.903|    93.05%|   0:00:02.0| 2957.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_70_/E                             |
|  -0.418|   -0.418|-479.057| -517.623|    93.05%|   0:00:04.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_70_/E                             |
|  -0.418|   -0.418|-470.424| -508.990|    93.06%|   0:00:02.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_90_/E                             |
|  -0.418|   -0.418|-463.272| -501.838|    93.06%|   0:00:01.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_40_/E                             |
|  -0.418|   -0.418|-460.651| -499.217|    93.06%|   0:00:01.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_40_/E                             |
|  -0.418|   -0.418|-460.632| -499.198|    93.06%|   0:00:01.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_40_/E                             |
|  -0.418|   -0.418|-452.243| -490.809|    93.07%|   0:00:02.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_63_/E                           |
|  -0.418|   -0.418|-451.361| -489.926|    93.07%|   0:00:00.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_9_/E                              |
|  -0.418|   -0.418|-450.291| -488.857|    93.08%|   0:00:01.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_9_/E                              |
|  -0.418|   -0.418|-450.263| -488.829|    93.08%|   0:00:00.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_9_/E                              |
|  -0.418|   -0.418|-442.772| -481.338|    93.08%|   0:00:02.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_93_/E                             |
|  -0.418|   -0.418|-442.470| -481.036|    93.08%|   0:00:01.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_48_/E                             |
|  -0.418|   -0.418|-440.782| -479.348|    93.08%|   0:00:05.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_65_/E                             |
|  -0.418|   -0.418|-427.237| -465.803|    93.09%|   0:00:04.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_50_/E                             |
|  -0.418|   -0.418|-424.863| -463.429|    93.09%|   0:00:00.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.418|   -0.418|-423.422| -461.987|    93.12%|   0:00:02.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_1_/E                            |
|  -0.418|   -0.418|-423.059| -461.625|    93.12%|   0:00:01.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_64_/E                             |
|  -0.418|   -0.418|-419.428| -457.993|    93.14%|   0:00:02.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_16_/E                             |
|  -0.418|   -0.418|-418.539| -457.105|    93.15%|   0:00:03.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_57_/E                             |
|  -0.418|   -0.418|-418.464| -457.030|    93.15%|   0:00:01.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_65_/E                             |
|  -0.418|   -0.418|-418.080| -456.646|    93.14%|   0:00:00.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_57_/E                             |
|  -0.418|   -0.418|-418.034| -456.600|    93.14%|   0:00:01.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_57_/E                             |
|  -0.418|   -0.418|-417.458| -456.024|    93.15%|   0:00:03.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.418|   -0.418|-416.625| -455.191|    93.16%|   0:00:05.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.418|   -0.418|-416.620| -455.186|    93.16%|   0:00:00.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_14_/D                                      |
Dumping Information for Job 657 **WARN: (IMPESI-3014):	The RC network is incomplete for net core_instance_mac_array_instance_q_temp[1060]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net core_instance_mac_array_instance_q_temp[1060]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net core_instance_mac_array_instance_q_temp[1060]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net core_instance_mac_array_instance_q_temp[1060]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.418|   -0.418|-414.614| -453.180|    93.18%|   0:00:10.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_113_/E                          |
|  -0.418|   -0.418|-414.614| -453.180|    93.18%|   0:00:03.0| 2976.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:09:08 real=0:09:08 mem=2976.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:09:08 real=0:09:08 mem=2976.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.300| -38.566|
|reg2reg   |-0.418|-414.614|
|HEPG      |-0.418|-414.614|
|All Paths |-0.418|-453.180|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.418ns TNS -414.613ns; HEPG WNS -0.418ns TNS -414.613ns; all paths WNS -0.418ns TNS -453.178ns; Real time 0:56:10
** GigaOpt Optimizer WNS Slack -0.418 TNS Slack -453.180 Density 93.18
*** Starting refinePlace (5:28:07 mem=2976.9M) ***
Total net bbox length = 1.039e+06 (4.544e+05 5.844e+05) (ext = 1.871e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56206 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.379%
Density distribution unevenness ratio = 2.704%
Move report: Timing Driven Placement moves 53847 insts, mean move: 2.64 um, max move: 82.40 um
	Max move on inst (FE_OCPC7302_core_instance_mac_array_instance_col_idx_4__mac_col_inst_N40): (361.20, 342.00) --> (309.40, 372.60)
	Runtime: CPU: 0:00:39.2 REAL: 0:00:39.0 MEM: 3035.5MB
Move report: Detail placement moves 47204 insts, mean move: 1.45 um, max move: 14.40 um
	Max move on inst (core_instance_kmem_instance_memory4_reg_58_): (0.00, 297.00) --> (0.00, 282.60)
	Runtime: CPU: 0:00:06.2 REAL: 0:00:06.0 MEM: 3035.5MB
Summary Report:
Instances move: 53987 (out of 56066 movable)
Instances flipped: 399
Mean displacement: 2.96 um
Max displacement: 82.40 um (Instance: FE_OCPC7302_core_instance_mac_array_instance_col_idx_4__mac_col_inst_N40) (361.2, 342) -> (309.4, 372.6)
	Length: 7 sites, height: 1 rows, site name: core, cell type: BUFFD3
Total net bbox length = 1.039e+06 (4.554e+05 5.837e+05) (ext = 1.871e+04)
Runtime: CPU: 0:00:45.7 REAL: 0:00:45.0 MEM: 3035.5MB
*** Finished refinePlace (5:28:53 mem=3035.5M) ***
Finished re-routing un-routed nets (0:00:00.2 3035.5M)


Density : 0.9318
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:51.4 real=0:00:51.0 mem=3035.5M) ***
** GigaOpt Optimizer WNS Slack -0.454 TNS Slack -471.171 Density 93.18
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.454|   -0.454|-432.605| -471.171|    93.18%|   0:00:00.0| 3035.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.440|   -0.440|-430.056| -468.621|    93.18%|   0:00:01.0| 3035.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.436|   -0.436|-429.982| -468.548|    93.17%|   0:00:00.0| 3035.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.430|   -0.430|-429.138| -467.704|    93.17%|   0:00:00.0| 3035.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.425|   -0.425|-425.556| -464.121|    93.17%|   0:00:02.0| 3035.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.424|   -0.424|-425.383| -463.948|    93.17%|   0:00:01.0| 3035.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.424|   -0.424|-425.383| -463.948|    93.17%|   0:00:00.0| 3035.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.8 real=0:00:04.0 mem=3035.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.9 real=0:00:04.0 mem=3035.5M) ***
** GigaOpt Optimizer WNS Slack -0.424 TNS Slack -463.948 Density 93.17
*** Starting refinePlace (5:29:04 mem=3035.5M) ***
Total net bbox length = 1.039e+06 (4.554e+05 5.837e+05) (ext = 1.871e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56206 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3035.5MB
Summary Report:
Instances move: 0 (out of 56066 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.039e+06 (4.554e+05 5.837e+05) (ext = 1.871e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 3035.5MB
*** Finished refinePlace (5:29:05 mem=3035.5M) ***
Finished re-routing un-routed nets (0:00:00.0 3035.5M)


Density : 0.9317
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=3035.5M) ***
** GigaOpt Optimizer WNS Slack -0.424 TNS Slack -463.948 Density 93.17
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.300| -38.566|
|reg2reg   |-0.424|-425.383|
|HEPG      |-0.424|-425.383|
|All Paths |-0.424|-463.948|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 289 constrained nets 
Layer 7 has 902 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:10:10 real=0:10:09 mem=3035.5M) ***

(I,S,L,T): WC_VIEW: 147.106, 66.61, 2.40704, 216.123
*** SetupOpt [finish] : cpu/real = 0:10:21.5/0:10:20.6 (1.0), totSession cpu/real = 5:29:07.5/5:29:02.5 (1.0), mem = 3000.4M
End: GigaOpt Optimization in TNS mode
Info: 144 nets with fixed/cover wires excluded.
Info: 289 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:29:08.9/5:29:03.9 (1.0), mem = 2874.5M
(I,S,L,T): WC_VIEW: 147.106, 66.61, 2.40704, 216.123
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.424  TNS Slack -463.948 Density 93.17
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    93.17%|        -|  -0.424|-463.948|   0:00:00.0| 2874.5M|
|    93.08%|      231|  -0.424|-460.904|   0:00:22.0| 2914.2M|
|    93.08%|        1|  -0.424|-460.902|   0:00:01.0| 2914.2M|
|    93.08%|      788|  -0.420|-453.734|   0:00:09.0| 2914.2M|
|    92.99%|      115|  -0.420|-453.338|   0:00:09.0| 2914.2M|
|    92.69%|     1073|  -0.412|-455.492|   0:00:21.0| 2916.4M|
|    92.69%|       17|  -0.412|-455.369|   0:00:01.0| 2918.7M|
|    92.69%|        0|  -0.412|-455.369|   0:00:01.0| 2918.7M|
|    92.69%|        0|  -0.412|-455.369|   0:00:00.0| 2918.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.412  TNS Slack -455.369 Density 92.69
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 289 constrained nets 
Layer 7 has 113 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:07) (real = 0:01:07) **
*** Starting refinePlace (5:30:17 mem=2934.7M) ***
Total net bbox length = 1.039e+06 (4.557e+05 5.834e+05) (ext = 1.871e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55815 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 215 insts, mean move: 2.68 um, max move: 15.40 um
	Max move on inst (FE_RC_7889_0): (193.80, 243.00) --> (185.60, 250.20)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2937.7MB
Summary Report:
Instances move: 215 (out of 55675 movable)
Instances flipped: 1
Mean displacement: 2.68 um
Max displacement: 15.40 um (Instance: FE_RC_7889_0) (193.8, 243) -> (185.6, 250.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 1.040e+06 (4.560e+05 5.837e+05) (ext = 1.871e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2937.7MB
*** Finished refinePlace (5:30:18 mem=2937.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2937.7M)


Density : 0.9269
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.4 real=0:00:04.0 mem=2937.7M) ***
(I,S,L,T): WC_VIEW: 146.459, 65.374, 2.38843, 214.222
*** AreaOpt [finish] : cpu/real = 0:01:10.9/0:01:10.8 (1.0), totSession cpu/real = 5:30:19.7/5:30:14.7 (1.0), mem = 2937.7M
End: Area Reclaim Optimization (cpu=0:01:11, real=0:01:11, mem=2857.64M, totSessionCpu=5:30:20).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2886.30 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2886.30 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 144  Num Prerouted Wires = 35292
[NR-eGR] Read numTotalNets=59752  numIgnoredNets=144
[NR-eGR] There are 145 clock nets ( 145 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 59463 
[NR-eGR] Rule id: 1  Nets: 145 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 113 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.819440e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 145 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.881000e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 59350 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.152666e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        11( 0.01%)   ( 0.01%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         2( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               13( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 210610
[NR-eGR]     M2  (2V) length: 3.437264e+05um, number of vias: 289725
[NR-eGR]     M3  (3H) length: 4.104595e+05um, number of vias: 38853
[NR-eGR]     M4  (4V) length: 2.651298e+05um, number of vias: 9388
[NR-eGR]     M5  (5H) length: 1.293246e+05um, number of vias: 3189
[NR-eGR]     M6  (6V) length: 6.360224e+04um, number of vias: 1531
[NR-eGR]     M7  (7H) length: 5.069200e+03um, number of vias: 2221
[NR-eGR]     M8  (8V) length: 1.514132e+04um, number of vias: 0
[NR-eGR] Total length: 1.232453e+06um, number of vias: 555517
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.304000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.52 sec, Real: 3.51 sec, Curr Mem: 2842.98 MB )
Extraction called for design 'fullchip' of instances=55815 and nets=59764 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2829.977M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2840.55)
Total number of fetched objects 59752
End delay calculation. (MEM=2899.77 CPU=0:00:10.9 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2899.77 CPU=0:00:13.9 REAL=0:00:14.0)
Begin: GigaOpt postEco DRV Optimization
Info: 144 nets with fixed/cover wires excluded.
Info: 289 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:30:46.5/5:30:41.4 (1.0), mem = 2899.8M
(I,S,L,T): WC_VIEW: 146.462, 65.3672, 2.38843, 214.218
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     5|    16|    -0.07|     3|     3|    -0.01|     0|     0|     0|     0|    -0.47|  -513.16|       0|       0|       0|  92.69|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.47|  -513.16|       2|       0|       3|  92.69| 0:00:00.0|  2922.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.47|  -513.16|       0|       0|       0|  92.69| 0:00:00.0|  2922.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 289 constrained nets 
Layer 7 has 53 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.7 real=0:00:02.0 mem=2922.1M) ***

*** Starting refinePlace (5:30:59 mem=2938.1M) ***
Total net bbox length = 1.040e+06 (4.560e+05 5.837e+05) (ext = 1.871e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55817 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 20 insts, mean move: 2.28 um, max move: 5.80 um
	Max move on inst (FE_OCPC6788_n8269): (301.20, 473.40) --> (300.80, 478.80)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2938.1MB
Summary Report:
Instances move: 20 (out of 55677 movable)
Instances flipped: 0
Mean displacement: 2.28 um
Max displacement: 5.80 um (Instance: FE_OCPC6788_n8269) (301.2, 473.4) -> (300.8, 478.8)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Total net bbox length = 1.040e+06 (4.560e+05 5.837e+05) (ext = 1.871e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2938.1MB
*** Finished refinePlace (5:31:00 mem=2938.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2938.1M)


Density : 0.9269
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.3 real=0:00:03.0 mem=2938.1M) ***
(I,S,L,T): WC_VIEW: 146.464, 65.3674, 2.38856, 214.22
*** DrvOpt [finish] : cpu/real = 0:00:15.2/0:00:15.1 (1.0), totSession cpu/real = 5:31:01.7/5:30:56.5 (1.0), mem = 2903.0M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.411 -> -0.465 (bump = 0.054)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 144 nets with fixed/cover wires excluded.
Info: 289 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:31:02.6/5:30:57.3 (1.0), mem = 2903.0M
(I,S,L,T): WC_VIEW: 146.464, 65.3674, 2.38856, 214.22
*info: 289 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
*info: 144 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.465 TNS Slack -513.159 Density 92.69
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.282| -34.337|
|reg2reg   |-0.465|-478.822|
|HEPG      |-0.465|-478.822|
|All Paths |-0.465|-513.159|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.465ns TNS -478.823ns; HEPG WNS -0.465ns TNS -478.823ns; all paths WNS -0.465ns TNS -513.160ns; Real time 0:59:16
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.465|   -0.465|-478.822| -513.159|    92.69%|   0:00:01.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
|  -0.453|   -0.453|-471.787| -506.124|    92.69%|   0:00:04.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.452|   -0.452|-470.848| -505.185|    92.69%|   0:00:02.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.449|   -0.449|-468.466| -502.802|    92.69%|   0:00:00.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.449|   -0.449|-468.366| -502.703|    92.69%|   0:00:01.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.445|   -0.445|-468.598| -502.935|    92.69%|   0:00:01.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.440|   -0.440|-464.211| -498.548|    92.69%|   0:00:04.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -0.438|   -0.438|-460.849| -495.186|    92.69%|   0:00:20.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.438|   -0.438|-460.619| -494.956|    92.69%|   0:00:06.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.434|   -0.434|-457.393| -491.730|    92.71%|   0:00:01.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.434|   -0.434|-457.014| -491.351|    92.70%|   0:00:04.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.429|   -0.429|-455.576| -489.913|    92.72%|   0:00:01.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.429|   -0.429|-453.293| -487.630|    92.72%|   0:00:19.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.429|   -0.429|-451.544| -485.880|    92.74%|   0:00:02.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.429|   -0.429|-451.446| -485.783|    92.75%|   0:00:01.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.429|   -0.429|-451.446| -485.783|    92.75%|   0:00:00.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:07 real=0:01:07 mem=2938.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.282|   -0.429| -34.337| -485.783|    92.75%|   0:00:00.0| 2938.1M|   WC_VIEW|  default| out[158]                                           |
|  -0.282|   -0.429| -34.337| -485.783|    92.75%|   0:00:00.0| 2938.1M|   WC_VIEW|  default| out[158]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2938.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:07 real=0:01:07 mem=2938.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.282| -34.337|
|reg2reg   |-0.429|-451.446|
|HEPG      |-0.429|-451.446|
|All Paths |-0.429|-485.783|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.429ns TNS -451.445ns; HEPG WNS -0.429ns TNS -451.445ns; all paths WNS -0.429ns TNS -485.782ns; Real time 1:00:24
** GigaOpt Optimizer WNS Slack -0.429 TNS Slack -485.783 Density 92.75
*** Starting refinePlace (5:32:21 mem=2938.1M) ***
Total net bbox length = 1.040e+06 (4.563e+05 5.840e+05) (ext = 1.871e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55866 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2938.1MB
Summary Report:
Instances move: 0 (out of 55726 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.040e+06 (4.563e+05 5.840e+05) (ext = 1.871e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2938.1MB
*** Finished refinePlace (5:32:22 mem=2938.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2938.1M)


Density : 0.9275
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.5 real=0:00:03.0 mem=2938.1M) ***
** GigaOpt Optimizer WNS Slack -0.429 TNS Slack -485.783 Density 92.75
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.282| -34.337|
|reg2reg   |-0.429|-451.446|
|HEPG      |-0.429|-451.446|
|All Paths |-0.429|-485.783|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 289 constrained nets 
Layer 7 has 53 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:12 real=0:01:13 mem=2938.1M) ***

(I,S,L,T): WC_VIEW: 146.562, 65.4405, 2.39122, 214.394
*** SetupOpt [finish] : cpu/real = 0:01:22.3/0:01:22.2 (1.0), totSession cpu/real = 5:32:24.9/5:32:19.6 (1.0), mem = 2903.0M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.411 -> -0.429 (bump = 0.018)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -455.369 -> -485.783
Begin: GigaOpt TNS recovery
Info: 144 nets with fixed/cover wires excluded.
Info: 289 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:32:26.2/5:32:20.9 (1.0), mem = 2903.0M
(I,S,L,T): WC_VIEW: 146.562, 65.4405, 2.39122, 214.394
*info: 289 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
*info: 144 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.429 TNS Slack -485.783 Density 92.75
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.282| -34.337|
|reg2reg   |-0.429|-451.446|
|HEPG      |-0.429|-451.446|
|All Paths |-0.429|-485.783|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.429ns TNS -451.445ns; HEPG WNS -0.429ns TNS -451.445ns; all paths WNS -0.429ns TNS -485.782ns; Real time 1:00:40
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.429|   -0.429|-451.446| -485.783|    92.75%|   0:00:00.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.429|   -0.429|-450.473| -484.810|    92.75%|   0:00:11.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.429|   -0.429|-449.617| -483.954|    92.76%|   0:00:01.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.430|   -0.430|-448.939| -483.276|    92.76%|   0:00:03.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.430|   -0.430|-448.868| -483.205|    92.76%|   0:00:01.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.430|   -0.430|-448.096| -482.433|    92.76%|   0:00:01.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.430|   -0.430|-447.668| -482.005|    92.76%|   0:00:02.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.430|   -0.430|-447.448| -481.785|    92.76%|   0:00:02.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.430|   -0.430|-447.443| -481.780|    92.75%|   0:00:01.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.430|   -0.430|-447.300| -481.637|    92.75%|   0:00:02.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.430|   -0.430|-446.889| -481.226|    92.76%|   0:00:01.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.430|   -0.430|-446.854| -481.191|    92.76%|   0:00:01.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.430|   -0.430|-446.414| -480.751|    92.76%|   0:00:01.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.430|   -0.430|-446.231| -480.568|    92.75%|   0:00:00.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.430|   -0.430|-445.996| -480.333|    92.76%|   0:00:02.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.430|   -0.430|-445.648| -479.985|    92.76%|   0:00:01.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.430|   -0.430|-445.374| -479.710|    92.76%|   0:00:02.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.430|   -0.430|-445.242| -479.579|    92.76%|   0:00:01.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.430|   -0.430|-445.212| -479.549|    92.76%|   0:00:00.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.430|   -0.430|-445.000| -479.336|    92.76%|   0:00:02.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -0.430|   -0.430|-444.173| -478.510|    92.76%|   0:00:01.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -0.430|   -0.430|-444.124| -478.461|    92.77%|   0:00:03.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.430|   -0.430|-444.058| -478.395|    92.77%|   0:00:00.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.430|   -0.430|-443.939| -478.276|    92.77%|   0:00:01.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.430|   -0.430|-442.953| -477.290|    92.77%|   0:00:01.0| 2938.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -0.430|   -0.430|-440.286| -474.623|    92.77%|   0:00:01.0| 2974.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.430|   -0.430|-440.138| -474.475|    92.77%|   0:00:01.0| 2974.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_106_/E                            |
|  -0.430|   -0.430|-440.075| -474.412|    92.77%|   0:00:02.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.430|   -0.430|-440.004| -474.341|    92.77%|   0:00:00.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.430|   -0.430|-439.307| -473.643|    92.77%|   0:00:01.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_110_/E                            |
|  -0.430|   -0.430|-439.025| -473.362|    92.77%|   0:00:00.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_110_/E                            |
|  -0.430|   -0.430|-438.657| -472.994|    92.77%|   0:00:01.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -0.430|   -0.430|-437.492| -471.829|    92.77%|   0:00:01.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.430|   -0.430|-436.701| -471.038|    92.77%|   0:00:00.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.430|   -0.430|-436.518| -470.855|    92.77%|   0:00:02.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.430|   -0.430|-435.738| -470.075|    92.77%|   0:00:02.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_93_/E                           |
|  -0.430|   -0.430|-434.741| -469.078|    92.77%|   0:00:02.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_0_/E                              |
|  -0.430|   -0.430|-434.616| -468.953|    92.78%|   0:00:01.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_0_/E                              |
|  -0.430|   -0.430|-433.982| -468.319|    92.78%|   0:00:01.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_31_/E                             |
|  -0.430|   -0.430|-433.858| -468.194|    92.78%|   0:00:01.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_31_/E                             |
|  -0.430|   -0.430|-433.728| -468.065|    92.78%|   0:00:02.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_76_/E                             |
|  -0.430|   -0.430|-433.668| -468.005|    92.78%|   0:00:00.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_76_/E                             |
|  -0.430|   -0.430|-433.534| -467.871|    92.78%|   0:00:04.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_64_/E                             |
|  -0.430|   -0.430|-433.493| -467.830|    92.78%|   0:00:01.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_3_/E                            |
|  -0.430|   -0.430|-433.493| -467.830|    92.78%|   0:00:00.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:04 real=0:01:04 mem=2965.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.282|   -0.430| -34.337| -467.830|    92.78%|   0:00:00.0| 2965.7M|   WC_VIEW|  default| out[158]                                           |
|  -0.282|   -0.430| -34.237| -467.729|    92.78%|   0:00:01.0| 2965.7M|   WC_VIEW|  default| out[79]                                            |
|  -0.282|   -0.430| -34.187| -467.680|    92.79%|   0:00:00.0| 2965.7M|   WC_VIEW|  default| out[79]                                            |
|  -0.282|   -0.430| -33.951| -467.444|    92.79%|   0:00:00.0| 2965.7M|   WC_VIEW|  default| out[92]                                            |
|  -0.282|   -0.430| -33.934| -467.427|    92.79%|   0:00:00.0| 2965.7M|   WC_VIEW|  default| out[92]                                            |
|  -0.282|   -0.430| -33.384| -466.877|    92.79%|   0:00:00.0| 2965.7M|   WC_VIEW|  default| out[106]                                           |
|  -0.282|   -0.430| -32.956| -466.449|    92.80%|   0:00:01.0| 2965.7M|   WC_VIEW|  default| out[77]                                            |
|  -0.282|   -0.430| -32.751| -466.244|    92.80%|   0:00:00.0| 2965.7M|   WC_VIEW|  default| out[31]                                            |
|  -0.282|   -0.430| -32.540| -466.033|    92.80%|   0:00:00.0| 2965.7M|   WC_VIEW|  default| out[35]                                            |
|  -0.282|   -0.430| -32.479| -465.972|    92.81%|   0:00:00.0| 2965.7M|   WC_VIEW|  default| out[14]                                            |
|  -0.282|   -0.430| -32.455| -465.948|    92.81%|   0:00:00.0| 2965.7M|   WC_VIEW|  default| out[146]                                           |
|  -0.282|   -0.430| -32.455| -465.947|    92.81%|   0:00:00.0| 2965.7M|   WC_VIEW|  default| out[158]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:02.0 mem=2965.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:07 real=0:01:07 mem=2965.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.282| -32.455|
|reg2reg   |-0.430|-433.493|
|HEPG      |-0.430|-433.493|
|All Paths |-0.430|-465.947|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.430ns TNS -433.491ns; HEPG WNS -0.430ns TNS -433.491ns; all paths WNS -0.430ns TNS -465.946ns; Real time 1:01:47
** GigaOpt Optimizer WNS Slack -0.430 TNS Slack -465.947 Density 92.81
*** Starting refinePlace (5:33:44 mem=2965.7M) ***
Total net bbox length = 1.041e+06 (4.565e+05 5.842e+05) (ext = 1.875e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55878 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2965.7MB
Summary Report:
Instances move: 0 (out of 55738 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.041e+06 (4.565e+05 5.842e+05) (ext = 1.875e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2965.7MB
*** Finished refinePlace (5:33:46 mem=2965.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2965.7M)


Density : 0.9281
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.3 real=0:00:03.0 mem=2965.7M) ***
** GigaOpt Optimizer WNS Slack -0.430 TNS Slack -465.947 Density 92.81
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.282| -32.455|
|reg2reg   |-0.430|-433.493|
|HEPG      |-0.430|-433.493|
|All Paths |-0.430|-465.947|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 289 constrained nets 
Layer 7 has 51 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:12 real=0:01:12 mem=2965.7M) ***

(I,S,L,T): WC_VIEW: 146.655, 65.4817, 2.39595, 214.533
*** SetupOpt [finish] : cpu/real = 0:01:21.8/0:01:21.7 (1.0), totSession cpu/real = 5:33:48.0/5:33:42.6 (1.0), mem = 2930.6M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.470%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 144 nets with fixed/cover wires excluded.
Info: 289 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:33:48.4/5:33:43.0 (1.0), mem = 2930.6M
(I,S,L,T): WC_VIEW: 146.655, 65.4817, 2.39595, 214.533
*info: 289 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
*info: 144 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.430 TNS Slack -465.947 Density 92.81
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.282| -32.455|
|reg2reg   |-0.430|-433.493|
|HEPG      |-0.430|-433.493|
|All Paths |-0.430|-465.947|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.430ns TNS -433.491ns; HEPG WNS -0.430ns TNS -433.491ns; all paths WNS -0.430ns TNS -465.946ns; Real time 1:02:02
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.430|   -0.430|-433.493| -465.947|    92.81%|   0:00:00.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.430|   -0.430|-433.493| -465.948|    92.81%|   0:00:07.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.430|   -0.430|-433.493| -465.948|    92.81%|   0:00:01.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.430|   -0.430|-433.493| -465.948|    92.81%|   0:00:01.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.430|   -0.430|-433.493| -465.947|    92.81%|   0:00:00.0| 2965.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.1 real=0:00:09.0 mem=2965.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.282|   -0.430| -32.455| -465.947|    92.81%|   0:00:00.0| 2965.7M|   WC_VIEW|  default| out[158]                                           |
|  -0.282|   -0.430| -32.455| -465.948|    92.81%|   0:00:00.0| 2965.7M|   WC_VIEW|  default| out[146]                                           |
|  -0.282|   -0.430| -32.455| -465.947|    92.81%|   0:00:00.0| 2965.7M|   WC_VIEW|  default| out[158]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2965.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:09.6 real=0:00:10.0 mem=2965.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.282| -32.455|
|reg2reg   |-0.430|-433.493|
|HEPG      |-0.430|-433.493|
|All Paths |-0.430|-465.947|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.430ns TNS -433.491ns; HEPG WNS -0.430ns TNS -433.491ns; all paths WNS -0.430ns TNS -465.946ns; Real time 1:02:12
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.282| -32.455|
|reg2reg   |-0.430|-433.493|
|HEPG      |-0.430|-433.493|
|All Paths |-0.430|-465.947|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 289 constrained nets 
Layer 7 has 51 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:10.8 real=0:00:11.0 mem=2965.7M) ***

(I,S,L,T): WC_VIEW: 146.655, 65.4817, 2.39595, 214.533
*** SetupOpt [finish] : cpu/real = 0:00:21.1/0:00:21.0 (1.0), totSession cpu/real = 5:34:09.5/5:34:04.0 (1.0), mem = 2930.6M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:58:55, real = 0:58:50, mem = 2497.7M, totSessionCpu=5:34:12 **
**optDesign ... cpu = 0:58:55, real = 0:58:51, mem = 2495.7M, totSessionCpu=5:34:12 **
** Profile ** Start :  cpu=0:00:00.0, mem=2846.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=2846.6M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2856.6M
** Profile ** DRVs :  cpu=0:00:01.6, mem=2856.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.430  | -0.430  | -0.282  |
|           TNS (ns):|-465.946 |-433.491 | -32.455 |
|    Violating Paths:|  2640   |  2480   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.806%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2856.6M
Info: 144 nets with fixed/cover wires excluded.
Info: 289 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2498.21MB/4009.02MB/2667.13MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2498.21MB/4009.02MB/2667.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2498.21MB/4009.02MB/2667.13MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-06 21:44:14 (2022-Mar-07 05:44:14 GMT)
2022-Mar-06 21:44:14 (2022-Mar-07 05:44:14 GMT): 10%
2022-Mar-06 21:44:14 (2022-Mar-07 05:44:14 GMT): 20%
2022-Mar-06 21:44:14 (2022-Mar-07 05:44:14 GMT): 30%
2022-Mar-06 21:44:14 (2022-Mar-07 05:44:14 GMT): 40%
2022-Mar-06 21:44:14 (2022-Mar-07 05:44:14 GMT): 50%
2022-Mar-06 21:44:14 (2022-Mar-07 05:44:14 GMT): 60%
2022-Mar-06 21:44:14 (2022-Mar-07 05:44:14 GMT): 70%
2022-Mar-06 21:44:14 (2022-Mar-07 05:44:14 GMT): 80%
2022-Mar-06 21:44:14 (2022-Mar-07 05:44:14 GMT): 90%

Finished Levelizing
2022-Mar-06 21:44:14 (2022-Mar-07 05:44:14 GMT)

Starting Activity Propagation
2022-Mar-06 21:44:14 (2022-Mar-07 05:44:14 GMT)
2022-Mar-06 21:44:15 (2022-Mar-07 05:44:15 GMT): 10%
2022-Mar-06 21:44:15 (2022-Mar-07 05:44:15 GMT): 20%

Finished Activity Propagation
2022-Mar-06 21:44:17 (2022-Mar-07 05:44:17 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2500.79MB/4009.02MB/2667.13MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-06 21:44:17 (2022-Mar-07 05:44:17 GMT)
 ... Calculating switching power
2022-Mar-06 21:44:17 (2022-Mar-07 05:44:17 GMT): 10%
2022-Mar-06 21:44:17 (2022-Mar-07 05:44:17 GMT): 20%
2022-Mar-06 21:44:18 (2022-Mar-07 05:44:18 GMT): 30%
2022-Mar-06 21:44:18 (2022-Mar-07 05:44:18 GMT): 40%
2022-Mar-06 21:44:18 (2022-Mar-07 05:44:18 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-06 21:44:19 (2022-Mar-07 05:44:19 GMT): 60%
2022-Mar-06 21:44:19 (2022-Mar-07 05:44:19 GMT): 70%
2022-Mar-06 21:44:20 (2022-Mar-07 05:44:20 GMT): 80%
2022-Mar-06 21:44:25 (2022-Mar-07 05:44:25 GMT): 90%

Finished Calculating power
2022-Mar-06 21:44:26 (2022-Mar-07 05:44:26 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:09, mem(process/total/peak)=2500.79MB/4009.02MB/2667.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2500.79MB/4009.02MB/2667.13MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total/peak)=2500.79MB/4009.02MB/2667.13MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2500.79MB/4009.02MB/2667.13MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-06 21:44:26 (2022-Mar-07 05:44:26 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      151.23991669 	   64.7914%
Total Switching Power:      79.68351571 	   34.1365%
Total Leakage Power:         2.50246504 	    1.0721%
Total Power:               233.42589712
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         90.02       4.016      0.8073       94.85       40.63
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      55.41       61.47       1.647       118.5       50.78
Clock (Combinational)              5.809        14.2     0.04851       20.06       8.592
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              151.2       79.68       2.502       233.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      151.2       79.68       2.502       233.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.809        14.2     0.04851       20.06       8.592
-----------------------------------------------------------------------------------------
Total                              5.809        14.2     0.04851       20.06       8.592
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001200 usec 
Clock Toggle Rate:  1666.6666 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00403 (CKBD16):           0.1443
*              Highest Leakage Power: DP_OP_1332J1_126_8403_U176 (CMPE42D2):        0.0002646
*                Total Cap:      4.50179e-10 F
*                Total instances in design: 55878
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2514.44MB/4016.02MB/2667.13MB)


Phase 1 finished in (cpu = 0:00:12.6) (real = 0:00:13.0) **
Finished Timing Update in (cpu = 0:00:18.3) (real = 0:00:19.0) **
OPT: Doing preprocessing before recovery...
skewClock sized 41 and inserted 0 insts
Checking setup slack degradation ...
*** Starting refinePlace (5:35:11 mem=2983.0M) ***
Total net bbox length = 1.041e+06 (4.566e+05 5.842e+05) (ext = 1.875e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55878 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 41 insts, mean move: 3.97 um, max move: 14.60 um
	Max move on inst (FE_RC_13128_0): (71.40, 288.00) --> (73.40, 275.40)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2983.0MB
Summary Report:
Instances move: 41 (out of 55753 movable)
Instances flipped: 0
Mean displacement: 3.97 um
Max displacement: 14.60 um (Instance: FE_RC_13128_0) (71.4, 288) -> (73.4, 275.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.041e+06 (4.566e+05 5.843e+05) (ext = 1.875e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2983.0MB
*** Finished refinePlace (5:35:12 mem=2983.0M) ***
Finished re-routing un-routed nets (0:00:00.0 2983.0M)


Density : 0.9272
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:35:13.6/5:35:08.1 (1.0), mem = 2983.0M
(I,S,L,T): WC_VIEW: 146.354, 65.3751, 2.39173, 214.121
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.411  TNS Slack -434.406 Density 92.72
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    92.72%|        -|  -0.411|-434.406|   0:00:00.0| 2983.0M|
|    92.72%|        0|  -0.411|-434.405|   0:00:01.0| 2983.0M|
|    92.66%|      130|  -0.411|-433.801|   0:00:25.0| 2954.0M|
|    92.66%|        5|  -0.411|-433.799|   0:00:02.0| 2954.0M|
|    92.65%|       27|  -0.411|-433.798|   0:00:17.0| 2967.4M|
|    92.64%|       20|  -0.411|-433.804|   0:00:18.0| 2977.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.411  TNS Slack -433.805 Density 92.64
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 289 constrained nets 
Layer 7 has 51 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:01:07) (real = 0:01:06) **
(I,S,L,T): WC_VIEW: 146.235, 65.2434, 2.38973, 213.868
*** PowerOpt [finish] : cpu/real = 0:01:07.2/0:01:07.1 (1.0), totSession cpu/real = 5:36:20.8/5:36:15.3 (1.0), mem = 2977.8M
*** Starting refinePlace (5:36:22 mem=2977.8M) ***
Total net bbox length = 1.041e+06 (4.566e+05 5.841e+05) (ext = 1.875e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55718 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 275 insts, mean move: 2.81 um, max move: 13.60 um
	Max move on inst (FE_RC_12832_0): (501.00, 124.20) --> (512.80, 122.40)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2977.8MB
Summary Report:
Instances move: 275 (out of 55593 movable)
Instances flipped: 0
Mean displacement: 2.81 um
Max displacement: 13.60 um (Instance: FE_RC_12832_0) (501, 124.2) -> (512.8, 122.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.041e+06 (4.571e+05 5.844e+05) (ext = 1.875e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2977.8MB
*** Finished refinePlace (5:36:23 mem=2977.8M) ***
Finished re-routing un-routed nets (0:00:00.1 2977.8M)


Density : 0.9264
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.5 real=0:00:03.0 mem=2977.8M) ***
Checking setup slack degradation ...
Info: 144 nets with fixed/cover wires excluded.
Info: 289 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:36:27.7/5:36:22.2 (1.0), mem = 2977.8M
(I,S,L,T): WC_VIEW: 146.235, 65.2436, 2.38973, 213.869
Info: 144 nets with fixed/cover wires excluded.
Info: 289 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.411|   -0.411|-433.805| -433.805|    92.64%|   0:00:00.0| 2987.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_18_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=3006.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=3006.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 289 constrained nets 
Layer 7 has 51 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 146.235, 65.2436, 2.38973, 213.869
*** SetupOpt [finish] : cpu/real = 0:00:11.3/0:00:11.3 (1.0), totSession cpu/real = 5:36:39.1/5:36:33.5 (1.0), mem = 2996.8M
Executing incremental physical updates
*** Starting refinePlace (5:36:40 mem=2996.8M) ***
Total net bbox length = 1.041e+06 (4.571e+05 5.844e+05) (ext = 1.875e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55718 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2996.8MB
Summary Report:
Instances move: 0 (out of 55593 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.041e+06 (4.571e+05 5.844e+05) (ext = 1.875e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2996.8MB
*** Finished refinePlace (5:36:41 mem=2996.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2996.8M)


Density : 0.9264
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=2996.8M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2616.45MB/4149.25MB/2667.13MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2616.45MB/4149.25MB/2667.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2616.45MB/4149.25MB/2667.13MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-06 21:46:40 (2022-Mar-07 05:46:40 GMT)
2022-Mar-06 21:46:40 (2022-Mar-07 05:46:40 GMT): 10%
2022-Mar-06 21:46:41 (2022-Mar-07 05:46:41 GMT): 20%
2022-Mar-06 21:46:41 (2022-Mar-07 05:46:41 GMT): 30%
2022-Mar-06 21:46:41 (2022-Mar-07 05:46:41 GMT): 40%
2022-Mar-06 21:46:41 (2022-Mar-07 05:46:41 GMT): 50%
2022-Mar-06 21:46:41 (2022-Mar-07 05:46:41 GMT): 60%
2022-Mar-06 21:46:41 (2022-Mar-07 05:46:41 GMT): 70%
2022-Mar-06 21:46:41 (2022-Mar-07 05:46:41 GMT): 80%
2022-Mar-06 21:46:41 (2022-Mar-07 05:46:41 GMT): 90%

Finished Levelizing
2022-Mar-06 21:46:41 (2022-Mar-07 05:46:41 GMT)

Starting Activity Propagation
2022-Mar-06 21:46:41 (2022-Mar-07 05:46:41 GMT)
2022-Mar-06 21:46:42 (2022-Mar-07 05:46:42 GMT): 10%
2022-Mar-06 21:46:42 (2022-Mar-07 05:46:42 GMT): 20%

Finished Activity Propagation
2022-Mar-06 21:46:44 (2022-Mar-07 05:46:44 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2616.45MB/4149.25MB/2667.13MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-06 21:46:44 (2022-Mar-07 05:46:44 GMT)
 ... Calculating switching power
2022-Mar-06 21:46:44 (2022-Mar-07 05:46:44 GMT): 10%
2022-Mar-06 21:46:44 (2022-Mar-07 05:46:44 GMT): 20%
2022-Mar-06 21:46:45 (2022-Mar-07 05:46:45 GMT): 30%
2022-Mar-06 21:46:45 (2022-Mar-07 05:46:45 GMT): 40%
2022-Mar-06 21:46:45 (2022-Mar-07 05:46:45 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-06 21:46:46 (2022-Mar-07 05:46:46 GMT): 60%
2022-Mar-06 21:46:46 (2022-Mar-07 05:46:46 GMT): 70%
2022-Mar-06 21:46:47 (2022-Mar-07 05:46:47 GMT): 80%
2022-Mar-06 21:46:52 (2022-Mar-07 05:46:52 GMT): 90%

Finished Calculating power
2022-Mar-06 21:46:54 (2022-Mar-07 05:46:54 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=2616.45MB/4149.25MB/2667.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2616.45MB/4149.25MB/2667.13MB)

Ended Power Analysis: (cpu=0:00:14, real=0:00:14, mem(process/total/peak)=2616.45MB/4149.25MB/2667.13MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2616.45MB/4149.25MB/2667.13MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-06 21:46:54 (2022-Mar-07 05:46:54 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      150.38577497 	   64.7450%
Total Switching Power:      79.39597466 	   34.1820%
Total Leakage Power:         2.49216931 	    1.0729%
Total Power:               232.27391863
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         90.02       4.016      0.8066       94.84       40.83
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      54.97       61.24       1.641       117.8       50.74
Clock (Combinational)              5.401       14.14       0.045       19.59       8.433
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              150.4        79.4       2.492       232.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      150.4        79.4       2.492       232.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.401       14.14       0.045       19.59       8.433
-----------------------------------------------------------------------------------------
Total                              5.401       14.14       0.045       19.59       8.433
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001200 usec 
Clock Toggle Rate:  1666.6666 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00403 (CKBD16):           0.1443
*              Highest Leakage Power: DP_OP_1332J1_126_8403_U176 (CMPE42D2):        0.0002646
*                Total Cap:      4.49363e-10 F
*                Total instances in design: 55718
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2616.71MB/4149.25MB/2667.13MB)

** Power Reclaim End WNS Slack -0.411  TNS Slack -433.805 
End: Power Optimization (cpu=0:02:27, real=0:02:27, mem=2874.75M, totSessionCpu=5:36:59).
**optDesign ... cpu = 1:01:42, real = 1:01:37, mem = 2505.2M, totSessionCpu=5:36:59 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=55718 and nets=59667 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2852.871M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2884.75 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2884.75 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 144  Num Prerouted Wires = 35292
[NR-eGR] Read numTotalNets=59655  numIgnoredNets=144
[NR-eGR] There are 145 clock nets ( 145 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 59366 
[NR-eGR] Rule id: 1  Nets: 145 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 51 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.643580e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 145 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.709280e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 59315 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.154522e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        11( 0.01%)   ( 0.01%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               11( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.29 sec, Real: 1.28 sec, Curr Mem: 2897.92 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2887.92)
Total number of fetched objects 59655
End delay calculation. (MEM=2937.59 CPU=0:00:10.4 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2937.59 CPU=0:00:13.3 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:18.3 real=0:00:18.0 totSessionCpu=5:37:21 mem=2937.6M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2561.18MB/4090.02MB/2667.13MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=2561.18MB/4090.02MB/2667.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2561.18MB/4090.02MB/2667.13MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-06 21:47:19 (2022-Mar-07 05:47:19 GMT)
2022-Mar-06 21:47:19 (2022-Mar-07 05:47:19 GMT): 10%
2022-Mar-06 21:47:19 (2022-Mar-07 05:47:19 GMT): 20%
2022-Mar-06 21:47:19 (2022-Mar-07 05:47:19 GMT): 30%
2022-Mar-06 21:47:19 (2022-Mar-07 05:47:19 GMT): 40%
2022-Mar-06 21:47:19 (2022-Mar-07 05:47:19 GMT): 50%
2022-Mar-06 21:47:19 (2022-Mar-07 05:47:19 GMT): 60%
2022-Mar-06 21:47:19 (2022-Mar-07 05:47:19 GMT): 70%
2022-Mar-06 21:47:20 (2022-Mar-07 05:47:20 GMT): 80%
2022-Mar-06 21:47:20 (2022-Mar-07 05:47:20 GMT): 90%

Finished Levelizing
2022-Mar-06 21:47:20 (2022-Mar-07 05:47:20 GMT)

Starting Activity Propagation
2022-Mar-06 21:47:20 (2022-Mar-07 05:47:20 GMT)
2022-Mar-06 21:47:21 (2022-Mar-07 05:47:21 GMT): 10%
2022-Mar-06 21:47:21 (2022-Mar-07 05:47:21 GMT): 20%

Finished Activity Propagation
2022-Mar-06 21:47:22 (2022-Mar-07 05:47:22 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2563.63MB/4090.02MB/2667.13MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-06 21:47:22 (2022-Mar-07 05:47:22 GMT)
 ... Calculating switching power
2022-Mar-06 21:47:23 (2022-Mar-07 05:47:23 GMT): 10%
2022-Mar-06 21:47:23 (2022-Mar-07 05:47:23 GMT): 20%
2022-Mar-06 21:47:23 (2022-Mar-07 05:47:23 GMT): 30%
2022-Mar-06 21:47:23 (2022-Mar-07 05:47:23 GMT): 40%
2022-Mar-06 21:47:23 (2022-Mar-07 05:47:23 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-06 21:47:24 (2022-Mar-07 05:47:24 GMT): 60%
2022-Mar-06 21:47:25 (2022-Mar-07 05:47:25 GMT): 70%
2022-Mar-06 21:47:26 (2022-Mar-07 05:47:26 GMT): 80%
2022-Mar-06 21:47:30 (2022-Mar-07 05:47:30 GMT): 90%

Finished Calculating power
2022-Mar-06 21:47:32 (2022-Mar-07 05:47:32 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=2563.64MB/4090.02MB/2667.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2563.64MB/4090.02MB/2667.13MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total/peak)=2563.64MB/4090.02MB/2667.13MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2563.64MB/4090.02MB/2667.13MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-06 21:47:32 (2022-Mar-07 05:47:32 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      150.38578748 	   64.7450%
Total Switching Power:      79.39597466 	   34.1820%
Total Leakage Power:         2.49216931 	    1.0729%
Total Power:               232.27393115
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         90.02       4.016      0.8066       94.84       40.83
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      54.97       61.24       1.641       117.8       50.74
Clock (Combinational)              5.401       14.14       0.045       19.59       8.433
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              150.4        79.4       2.492       232.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      150.4        79.4       2.492       232.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.401       14.14       0.045       19.59       8.433
-----------------------------------------------------------------------------------------
Total                              5.401       14.14       0.045       19.59       8.433
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001200 usec 
Clock Toggle Rate:  1666.6666 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:01,
mem(process/total/peak)=2567.10MB/4090.02MB/2667.13MB)


Output file is ./timingReports/fullchip_postCTS.power.
**optDesign ... cpu = 1:02:19, real = 1:02:15, mem = 2507.0M, totSessionCpu=5:37:37 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:02:19, real = 1:02:15, mem = 2502.5M, totSessionCpu=5:37:37 **
** Profile ** Start :  cpu=0:00:00.0, mem=2866.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=2866.6M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2876.6M
** Profile ** Total reports :  cpu=0:00:00.6, mem=2868.6M
** Profile ** DRVs :  cpu=0:00:03.2, mem=2866.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.412  | -0.412  | -0.352  |
|           TNS (ns):|-433.847 |-393.940 | -39.908 |
|    Violating Paths:|  3394   |  3234   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.643%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2866.6M
**optDesign ... cpu = 1:02:24, real = 1:02:21, mem = 2492.1M, totSessionCpu=5:37:42 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPESI-3014          8  The RC network is incomplete for net %s....
WARNING   IMPSP-5140          15  Global net connect rules have not been c...
WARNING   IMPSP-315           15  Found %d instances insts with no PG Term...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2332      978  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 1036 warning(s), 0 error(s)

#% End ccopt_design (date=03/06 21:47:40, total cpu=1:05:50, real=1:05:46, peak res=2667.3M, current mem=2412.5M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2363.0M, totSessionCpu=5:37:43 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.



Starting Activity Propagation
2022-Mar-06 21:47:50 (2022-Mar-07 05:47:50 GMT)
2022-Mar-06 21:47:51 (2022-Mar-07 05:47:51 GMT): 10%
2022-Mar-06 21:47:51 (2022-Mar-07 05:47:51 GMT): 20%

Finished Activity Propagation
2022-Mar-06 21:47:52 (2022-Mar-07 05:47:52 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 2424.1M, totSessionCpu=5:38:01 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2819.6M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 456
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 456
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=5:38:04 mem=2822.8M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=9.33984)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 59655
End delay calculation. (MEM=0 CPU=0:00:10.6 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:13.3 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:16.1 real=0:00:16.0 totSessionCpu=0:00:38.5 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:21.7 real=0:00:22.0 totSessionCpu=0:00:40.7 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=0.0M
Done building hold timer [205068 node(s), 476848 edge(s), 1 view(s)] (fixHold) cpu=0:00:34.0 real=0:00:34.0 totSessionCpu=0:00:53.0 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:34.3/0:00:34.2 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2845.34)
Total number of fetched objects 59655
End delay calculation. (MEM=2904.55 CPU=0:00:10.5 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2904.55 CPU=0:00:13.1 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.2 real=0:00:15.0 totSessionCpu=5:38:56 mem=2904.6M)
Done building cte setup timing graph (fixHold) cpu=0:00:52.2 real=0:00:53.0 totSessionCpu=5:38:56 mem=2904.6M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2904.6M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2904.6M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=2923.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=2923.8M
** Profile ** DRVs :  cpu=0:00:01.6, mem=2923.8M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.412  | -0.412  | -0.352  |
|           TNS (ns):|-433.847 |-393.940 | -39.908 |
|    Violating Paths:|  3394   |  3234   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.306  | -0.253  | -0.306  |
|           TNS (ns):| -1318.9 |-101.774 | -1228.8 |
|    Violating Paths:|  10977  |  1510   |  9818   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.643%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:20, real = 0:01:22, mem = 2545.9M, totSessionCpu=5:39:03 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:39:02.7/5:38:59.2 (1.0), mem = 2901.8M
(I,S,L,T): WC_VIEW: 146.243, 65.2551, 2.38973, 213.887
*info: Run optDesign holdfix with 1 thread.
Info: 144 nets with fixed/cover wires excluded.
Info: 289 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:01:04 real=0:01:05 totSessionCpu=5:39:08 mem=2991.4M density=92.643% ***
** Profile ** Start :  cpu=0:00:00.0, mem=2995.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=2995.6M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3003.6M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3058
      TNS :   -1318.8818
      #VP :        10976
  Density :      92.643%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:09 real=0:01:09 totSessionCpu=5:39:12 mem=3003.6M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3058
      TNS :   -1318.8818
      #VP :        10976
  Density :      92.643%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.5 real=0:00:04.0
 accumulated cpu=0:01:12 real=0:01:13 totSessionCpu=5:39:16 mem=3047.5M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3058
      TNS :   -1318.8818
      #VP :        10976
  Density :      92.643%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:13 real=0:01:13 totSessionCpu=5:39:16 mem=3047.5M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst FE_PHC8076_mem_in_53 (CKBD0)

    Added inst FE_PHC8077_mem_in_29 (BUFFD1)

    Added inst FE_PHC8078_mem_in_10 (BUFFD1)

    Added inst FE_PHC8079_mem_in_25 (BUFFD1)

    Added inst FE_PHC8080_mem_in_26 (BUFFD1)

    Added inst FE_PHC8081_mem_in_42 (BUFFD1)

    Added inst FE_PHC8082_mem_in_2 (BUFFD1)

    Added inst FE_PHC8083_mem_in_46 (BUFFD1)

    Added inst FE_PHC8084_mem_in_71 (BUFFD1)

    Added inst FE_PHC8085_mem_in_126 (BUFFD1)

    Added inst FE_PHC8086_mem_in_33 (BUFFD1)

    Added inst FE_PHC8087_mem_in_12 (BUFFD1)

    Added inst FE_PHC8088_mem_in_3 (BUFFD1)

    Added inst FE_PHC8089_mem_in_5 (BUFFD1)

    Added inst FE_PHC8090_mem_in_75 (BUFFD1)

    Added inst FE_PHC8091_mem_in_34 (BUFFD1)

    Added inst FE_PHC8092_mem_in_32 (BUFFD1)

    Added inst FE_PHC8093_mem_in_62 (BUFFD1)

    Added inst FE_PHC8094_mem_in_20 (BUFFD1)

    Added inst FE_PHC8095_mem_in_118 (BUFFD1)

    Added inst FE_PHC8096_mem_in_55 (BUFFD1)

    Added inst FE_PHC8097_mem_in_74 (BUFFD1)

    Added inst FE_PHC8098_mem_in_13 (BUFFD1)

    Added inst FE_PHC8099_mem_in_27 (BUFFD1)

    Added inst FE_PHC8100_mem_in_72 (BUFFD1)

    Added inst FE_PHC8101_mem_in_94 (BUFFD1)

    Added inst FE_PHC8102_mem_in_88 (BUFFD1)

    Added inst FE_PHC8103_mem_in_43 (BUFFD1)

    Added inst FE_PHC8104_mem_in_4 (BUFFD1)

    Added inst FE_PHC8105_mem_in_35 (BUFFD1)

    Added inst FE_PHC8106_mem_in_54 (BUFFD1)

    Added inst FE_PHC8107_mem_in_14 (BUFFD1)

    Added inst FE_PHC8108_mem_in_22 (BUFFD1)

    Added inst FE_PHC8109_mem_in_116 (BUFFD1)

    Added inst FE_PHC8110_mem_in_63 (BUFFD1)

    Added inst FE_PHC8111_mem_in_102 (BUFFD1)

    Added inst FE_PHC8112_mem_in_87 (BUFFD1)

    Added inst FE_PHC8113_mem_in_86 (BUFFD1)

    Added inst FE_PHC8114_mem_in_89 (BUFFD1)

    Added inst FE_PHC8115_mem_in_76 (BUFFD1)

    Added inst FE_PHC8116_mem_in_85 (BUFFD1)

    Added inst FE_PHC8117_mem_in_61 (BUFFD1)

    Added inst FE_PHC8118_mem_in_18 (BUFFD1)

    Added inst FE_PHC8119_mem_in_67 (BUFFD1)

    Added inst FE_PHC8120_mem_in_103 (BUFFD1)

    Added inst FE_PHC8121_mem_in_127 (BUFFD1)

    Added inst FE_PHC8122_mem_in_83 (BUFFD1)

    Added inst FE_PHC8123_mem_in_44 (BUFFD1)

    Added inst FE_PHC8124_mem_in_124 (BUFFD1)

    Added inst FE_PHC8125_mem_in_70 (BUFFD1)

    Added inst FE_PHC8126_mem_in_104 (BUFFD1)

    Added inst FE_PHC8127_mem_in_82 (BUFFD1)

    Added inst FE_PHC8128_mem_in_92 (BUFFD1)

    Added inst FE_PHC8129_mem_in_30 (BUFFD1)

    Added inst FE_PHC8130_mem_in_122 (BUFFD1)

    Added inst FE_PHC8131_mem_in_106 (BUFFD1)

    Added inst FE_PHC8132_mem_in_8 (BUFFD1)

    Added inst FE_PHC8133_mem_in_69 (BUFFD1)

    Added inst FE_PHC8134_mem_in_79 (BUFFD1)

    Added inst FE_PHC8135_mem_in_117 (BUFFD1)

    Added inst FE_PHC8136_mem_in_23 (BUFFD1)

    Added inst FE_PHC8137_mem_in_84 (BUFFD1)

    Added inst FE_PHC8138_mem_in_114 (BUFFD1)

    Added inst FE_PHC8139_mem_in_93 (BUFFD1)

    Added inst FE_PHC8140_mem_in_39 (BUFFD1)

    Added inst FE_PHC8141_mem_in_95 (BUFFD1)

    Added inst FE_PHC8142_mem_in_0 (BUFFD1)

    Added inst FE_PHC8143_mem_in_120 (BUFFD1)

    Added inst FE_PHC8144_mem_in_91 (BUFFD1)

    Added inst FE_PHC8145_mem_in_64 (BUFFD1)

    Added inst FE_PHC8146_mem_in_60 (BUFFD1)

    Added inst FE_PHC8147_mem_in_15 (BUFFD1)

    Added inst FE_PHC8148_mem_in_97 (BUFFD1)

    Added inst FE_PHC8149_mem_in_113 (BUFFD1)

    Added inst FE_PHC8150_mem_in_81 (BUFFD1)

    Added inst FE_PHC8151_mem_in_121 (BUFFD1)

    Added inst FE_PHC8152_mem_in_99 (BUFFD1)

    Added inst FE_PHC8153_mem_in_96 (BUFFD1)

    Added inst FE_PHC8154_mem_in_1 (BUFFD1)

    Added inst FE_PHC8155_mem_in_52 (BUFFD1)

    Added inst FE_PHC8156_mem_in_37 (BUFFD1)

    Added inst FE_PHC8157_mem_in_36 (BUFFD1)

    Added inst FE_PHC8158_mem_in_80 (BUFFD1)

    Added inst FE_PHC8159_mem_in_16 (BUFFD1)

    Added inst FE_PHC8160_mem_in_107 (BUFFD1)

    Added inst FE_PHC8161_mem_in_115 (BUFFD1)

    Added inst FE_PHC8162_mem_in_125 (BUFFD1)

    Added inst FE_PHC8163_mem_in_40 (BUFFD1)

    Added inst FE_PHC8164_mem_in_45 (BUFFD1)

    Added inst FE_PHC8165_mem_in_108 (BUFFD1)

    Added inst FE_PHC8166_mem_in_111 (BUFFD1)

    Added inst FE_PHC8167_mem_in_119 (BUFFD1)

    Added inst FE_PHC8168_mem_in_105 (BUFFD1)

    Added inst FE_PHC8169_mem_in_48 (BUFFD1)

    Added inst FE_PHC8170_mem_in_66 (BUFFD1)

    Added inst FE_PHC8171_mem_in_49 (BUFFD1)

    Added inst FE_PHC8172_mem_in_68 (BUFFD1)

    Added inst FE_PHC8173_mem_in_11 (BUFFD1)

    Added inst FE_PHC8174_mem_in_78 (BUFFD1)

    Added inst FE_PHC8175_mem_in_41 (BUFFD1)

    Added inst FE_PHC8176_mem_in_56 (BUFFD1)

    Added inst FE_PHC8177_mem_in_9 (BUFFD1)

    Added inst FE_PHC8178_mem_in_65 (BUFFD1)

    Added inst FE_PHC8179_mem_in_6 (BUFFD1)

    Added inst FE_PHC8180_mem_in_47 (BUFFD1)

    Added inst FE_PHC8181_mem_in_38 (BUFFD1)

    Added inst FE_PHC8182_mem_in_21 (BUFFD1)

    Added inst FE_PHC8183_mem_in_17 (BUFFD1)

    Added inst FE_PHC8184_mem_in_31 (BUFFD1)

    Added inst FE_PHC8185_mem_in_28 (BUFFD1)

    Added inst FE_PHC8186_mem_in_112 (BUFFD1)

    Added inst FE_PHC8187_mem_in_51 (BUFFD1)

    Added inst FE_PHC8188_mem_in_73 (BUFFD1)

    Added inst FE_PHC8189_mem_in_59 (BUFFD1)

    Added inst FE_PHC8190_mem_in_7 (BUFFD1)

    Added inst FE_PHC8191_mem_in_24 (BUFFD1)

    Added inst FE_PHC8192_mem_in_109 (BUFFD1)

    Added inst FE_PHC8193_mem_in_19 (BUFFD1)

    Added inst FE_PHC8194_mem_in_98 (BUFFD1)

    Added inst FE_PHC8195_mem_in_57 (BUFFD1)

    Added inst FE_PHC8196_mem_in_101 (BUFFD1)

    Added inst FE_PHC8197_mem_in_58 (BUFFD1)

    Added inst FE_PHC8198_mem_in_123 (BUFFD1)

    Added inst FE_PHC8199_mem_in_50 (BUFFD1)

    Added inst FE_PHC8200_mem_in_77 (BUFFD1)

    Added inst FE_PHC8201_mem_in_110 (BUFFD1)

    Added inst FE_PHC8202_mem_in_100 (BUFFD1)

    Added inst FE_PHC8203_mem_in_90 (BUFFD1)

    Added inst FE_PHC8204_inst_13 (CKBD0)

    Added inst FE_PHC8205_reset (CKBD2)

    Added inst FE_PHC8206_inst_7 (CKBD0)

    Added inst FE_PHC8207_inst_8 (CKBD0)

    Added inst FE_PHC8208_inst_0 (CKBD0)

    Added inst FE_PHC8209_inst_11 (CKBD0)

    Added inst FE_PHC8210_FE_OFN485_core_instance_array_out_60 (BUFFD1)

    Added inst FE_PHC8211_FE_OFN342_core_instance_array_out_40 (CKBD0)

    Added inst FE_PHC8212_FE_OFN296_core_instance_array_out_121 (BUFFD1)

    Added inst FE_PHC8213_FE_OFN363_core_instance_array_out_1 (BUFFD1)

    Added inst FE_PHC8214_inst_10 (CKBD0)

    Added inst FE_PHC8215_FE_OFN340_core_instance_array_out_42 (CKBD0)

    Added inst FE_PHC8216_inst_14 (BUFFD1)

    Added inst FE_PHC8217_inst_9 (CKBD0)

    Added inst FE_PHC8218_FE_OFN341_core_instance_array_out_41 (CKBD0)

    Added inst FE_PHC8219_inst_12 (CKBD2)

    Added inst FE_PHC8220_inst_16 (CKBD0)

    Added inst FE_PHC8221_FE_OFN331_core_instance_array_out_61 (BUFFD1)

    Added inst FE_PHC8222_core_instance_ofifo_inst_col_idx_7__fifo_instance_wr_ptr_2 (CKBD0)

    Added inst FE_PHC8223_core_instance_array_out_89 (CKBD2)

    Added inst FE_PHC8224_inst_15 (BUFFD4)

    Added inst FE_PHC8225_FE_OFN338_core_instance_array_out_44 (BUFFD1)

    Added inst FE_PHC8226_FE_OFN294_core_instance_array_out_123 (CKBD2)

    Added inst FE_PHC8227_FE_OFN321_core_instance_array_out_81 (CKBD2)

    Added inst FE_PHC8228_inst_4 (CKBD0)

    Added inst FE_PHC8229_inst_2 (CKBD0)

    Added inst FE_PHC8230_core_instance_ofifo_inst_col_idx_5__fifo_instance_wr_ptr_2 (BUFFD1)

    Added inst FE_PHC8231_FE_RN_3659_0 (BUFFD1)

    Added inst FE_PHC8232_FE_OFN330_core_instance_array_out_62 (CKBD4)

    Added inst FE_PHC8233_core_instance_ofifo_inst_col_idx_7__fifo_instance_wr_ptr_3 (CKBD1)

    Added inst FE_PHC8234_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_111 (CKBD1)

    Added inst FE_PHC8235_core_instance_ofifo_inst_col_idx_7__fifo_instance_wr_ptr_1 (BUFFD1)

    Added inst FE_PHC8236_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_79 (CKBD1)

    Added inst FE_PHC8237_core_instance_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_3 (CKBD1)

    Added inst FE_PHC8238_core_instance_ofifo_inst_col_idx_7__fifo_instance_wr_ptr_0 (CKBD1)

    Added inst FE_PHC8239_DP_OP_1332J1_126_8403_n25 (CKBD1)

    Added inst FE_PHC8240_FE_OCPN16384_core_instance_array_out_91 (BUFFD1)

    Added inst FE_PHC8241_FE_OCPN17407_core_instance_array_out_46 (CKBD4)

    Added inst FE_PHC8242_FE_OCPN8070_core_instance_array_out_88 (BUFFD1)

    Added inst FE_PHC8243_FE_RN_4795_0 (CKBD1)

    Added inst FE_PHC8244_FE_OFN362_core_instance_array_out_2 (CKBD2)

    Added inst FE_PHC8245_FE_OFN318_core_instance_array_out_84 (BUFFD1)

    Added inst FE_PHC8246_DP_OP_1334J1_128_8403_n22 (BUFFD1)

    Added inst FE_PHC8247_FE_OFN315_core_instance_array_out_87 (BUFFD1)

    Added inst FE_PHC8248_DP_OP_1331J1_125_8403_n22 (CKBD1)

    Added inst FE_PHC8249_core_instance_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_2 (BUFFD1)

    Added inst FE_PHC8250_FE_OFN339_core_instance_array_out_43 (BUFFD3)

    Added inst FE_PHC8251_core_instance_mac_array_instance_q_temp_880 (CKBD1)

    Added inst FE_PHC8252_core_instance_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_1 (CKBD0)

    Added inst FE_PHC8253_DP_OP_1332J1_126_8403_n46 (CKBD1)

    Added inst FE_PHC8254_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_95 (CKBD1)

    Added inst FE_PHC8255_core_instance_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_0 (CKBD0)

    Added inst FE_PHC8256_DP_OP_1332J1_126_8403_n31 (CKBD0)

    Added inst FE_PHC8257_core_instance_array_out_45 (BUFFD1)

    Added inst FE_PHC8258_core_instance_mac_array_instance_q_temp_879 (CKBD1)

    Added inst FE_PHC8259_n3773 (CKBD0)

    Added inst FE_PHC8260_DP_OP_1332J1_126_8403_n22 (BUFFD1)

    Added inst FE_PHC8261_n7633 (CKBD1)

    Added inst FE_PHC8262_DP_OP_1330J1_124_8403_n22 (CKBD0)

    Added inst FE_PHC8263_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_79 (CKBD1)

    Added inst FE_PHC8264_FE_OFN987_core_instance_mac_array_instance_q_temp_837 (CKBD0)

    Added inst FE_PHC8265_core_instance_mac_array_instance_q_temp_207 (CKBD1)

    Added inst FE_PHC8266_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_33 (BUFFD1)

    Added inst FE_PHC8267_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_31 (BUFFD1)

    Added inst FE_PHC8268_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_87 (BUFFD1)

    Added inst FE_PHC8269_core_instance_mac_array_instance_q_temp_328 (BUFFD1)

    Added inst FE_PHC8270_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_111 (BUFFD1)

    Added inst FE_PHC8271_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_31 (CKBD1)

    Added inst FE_PHC8272_core_instance_mac_array_instance_q_temp_167 (CKBD1)

    Added inst FE_PHC8273_n7354 (CKBD0)

    Added inst FE_PHC8274_core_instance_mac_array_instance_q_temp_368 (BUFFD1)

    Added inst FE_PHC8275_n11680 (CKBD1)

    Added inst FE_PHC8276_core_instance_mac_array_instance_q_temp_1095 (CKBD1)

    Added inst FE_PHC8277_core_instance_mac_array_instance_q_temp_215 (CKBD1)

    Added inst FE_PHC8278_n6554 (CKBD1)

    Added inst FE_PHC8279_n6555 (CKBD1)

    Added inst FE_PHC8280_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_47 (CKBD1)

    Added inst FE_PHC8281_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_39 (CKBD1)

    Added inst FE_PHC8282_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_39 (CKBD1)

    Added inst FE_PHC8283_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_127 (BUFFD1)

    Added inst FE_PHC8284_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_71 (CKBD1)

    Added inst FE_PHC8285_n7296 (CKBD1)

    Added inst FE_PHC8286_n7407 (CKBD1)

    Added inst FE_PHC8287_core_instance_mac_array_instance_q_temp_1120 (CKBD1)

    Added inst FE_PHC8288_core_instance_mac_array_instance_q_temp_871 (BUFFD1)

    Added inst FE_PHC8289_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_33 (CKBD0)

    Added inst FE_PHC8290_core_instance_mac_array_instance_q_temp_277 (CKBD1)

    Added inst FE_PHC8291_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_111 (CKBD1)

    Added inst FE_PHC8292_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_112 (BUFFD1)

    Added inst FE_PHC8293_core_instance_mac_array_instance_q_temp_799 (CKBD1)

    Added inst FE_PHC8294_n7451 (BUFFD1)

    Added inst FE_PHC8295_FE_OFN1146_core_instance_mac_array_instance_q_temp_1047 (CKBD1)

    Added inst FE_PHC8296_core_instance_mac_array_instance_q_temp_1088 (CKBD1)

    Added inst FE_PHC8297_core_instance_mac_array_instance_q_temp_823 (CKBD1)

    Added inst FE_PHC8298_FE_OCPN17012_core_instance_mac_array_instance_q_temp_1077 (CKBD0)

    Added inst FE_PHC8299_n7555 (CKBD1)

    Added inst FE_PHC8300_n10667 (CKBD1)

    Added inst FE_PHC8301_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_23 (CKBD1)

    Added inst FE_PHC8302_core_instance_mac_array_instance_q_temp_1055 (CKBD1)

    Added inst FE_PHC8303_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_47 (CKBD1)

    Added inst FE_PHC8304_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_31 (BUFFD1)

    Added inst FE_PHC8305_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_88 (CKBD0)

    Added inst FE_PHC8306_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_51 (CKBD1)

    Added inst FE_PHC8307_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_87 (BUFFD1)

    Added inst FE_PHC8308_core_instance_mac_array_instance_q_temp_317 (CKBD1)

    Added inst FE_PHC8309_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_87 (BUFFD1)

    Added inst FE_PHC8310_core_instance_mac_array_instance_q_temp_263 (CKBD1)

    Added inst FE_PHC8311_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_112 (CKBD1)

    Added inst FE_PHC8312_core_instance_mac_array_instance_q_temp_324 (BUFFD1)

    Added inst FE_PHC8313_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_127 (CKBD1)

    Added inst FE_PHC8314_n6733 (BUFFD1)

    Added inst FE_PHC8315_core_instance_mac_array_instance_q_temp_821 (CKBD1)

    Added inst FE_PHC8316_core_instance_mac_array_instance_q_temp_863 (CKBD1)

    Added inst FE_PHC8317_core_instance_mac_array_instance_q_temp_279 (CKBD1)

    Added inst FE_PHC8318_core_instance_mac_array_instance_q_temp_351 (CKBD1)

    Added inst FE_PHC8319_FE_OFN1058_core_instance_mac_array_instance_q_temp_335 (CKBD1)

    Added inst FE_PHC8320_n10421 (CKBD0)

    Added inst FE_PHC8321_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_127 (BUFFD1)

    Added inst FE_PHC8322_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_64 (CKBD1)

    Added inst FE_PHC8323_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_103 (CKBD1)

    Added inst FE_PHC8324_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_58 (CKBD1)

    Added inst FE_PHC8325_n10267 (CKBD0)

    Added inst FE_PHC8326_n10317 (CKBD1)

    Added inst FE_PHC8327_core_instance_mac_array_instance_q_temp_1072 (CKBD4)

    Added inst FE_PHC8328_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_55 (CKBD0)

    Added inst FE_PHC8329_n7322 (CKBD1)

    Added inst FE_PHC8330_core_instance_mac_array_instance_q_temp_288 (CKBD1)

    Added inst FE_PHC8331_core_instance_mac_array_instance_q_temp_797 (CKBD0)

    Added inst FE_PHC8332_core_instance_mac_array_instance_q_temp_805 (CKBD1)

    Added inst FE_PHC8333_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_89 (CKBD0)

    Added inst FE_PHC8334_FE_OCPN16997_core_instance_mac_array_instance_q_temp_333 (CKBD1)

    Added inst FE_PHC8335_n9762 (CKBD1)

    Added inst FE_PHC8336_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_95 (CKBD1)

    Added inst FE_PHC8337_core_instance_mac_array_instance_q_temp_1024 (CKBD1)

    Added inst FE_PHC8338_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_23 (CKBD0)

    Added inst FE_PHC8339_FE_OCPN17033_core_instance_mac_array_instance_q_temp_1077 (CKBD0)

    Added inst FE_PHC8340_core_instance_mac_array_instance_q_temp_791 (CKBD1)

    Added inst FE_PHC8341_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_55 (CKBD0)

    Added inst FE_PHC8342_n11528 (CKBD1)

    Added inst FE_PHC8343_n10766 (CKBD0)

    Added inst FE_PHC8344_core_instance_mac_array_instance_q_temp_383 (CKBD0)

    Added inst FE_PHC8345_core_instance_mac_array_instance_q_temp_367 (CKBD0)

    Added inst FE_PHC8346_core_instance_mac_array_instance_q_temp_327 (CKBD0)

    Added inst FE_PHC8347_n7557 (CKBD0)

    Added inst FE_PHC8348_core_instance_ofifo_inst_col_idx_4__fifo_instance_N164 (CKBD0)

    Added inst FE_PHC8349_core_instance_ofifo_inst_col_idx_4__fifo_instance_N159 (CKBD0)

    Added inst FE_PHC8350_core_instance_ofifo_inst_col_idx_4__fifo_instance_N158 (CKBD0)

    Added inst FE_PHC8351_core_instance_ofifo_inst_col_idx_4__fifo_instance_N157 (CKBD0)

    Added inst FE_PHC8352_core_instance_ofifo_inst_col_idx_4__fifo_instance_N163 (CKBD0)

    Added inst FE_PHC8353_FE_OFN312_core_instance_array_out_101 (CKBD2)

    Added inst FE_PHC8354_core_instance_qmem_instance_N230 (CKBD2)

    Added inst FE_PHC8355_FE_OFN483_core_instance_array_out_100 (CKBD2)

    Added inst FE_PHC8356_FE_RN_3456_0 (CKBD0)

    Added inst FE_PHC8357_FE_OFN311_core_instance_array_out_102 (BUFFD3)

    Added inst FE_PHC8358_n13629 (BUFFD0)

    Added inst FE_PHC8359_FE_OFN326_core_instance_array_out_67 (CKBD4)

    Added inst FE_PHC8360_FE_RN_4758_0 (CKBD0)

    Added inst FE_PHC8361_core_instance_psum_mem_instance_N262 (CKBD2)

    Added inst FE_PHC8362_core_instance_mac_array_instance_col_idx_1__mac_col_inst_N34 (CKBD0)

    Added inst FE_PHC8363_FE_OFN324_core_instance_array_out_69 (CKBD2)

    Added inst FE_PHC8364_n13609 (CKBD0)

    Added inst FE_PHC8365_core_instance_kmem_instance_N230 (CKBD2)

    Added inst FE_PHC8366_FE_RN_333_0 (CKBD0)

    Added inst FE_PHC8367_DP_OP_1335J1_129_8403_n26 (CKBD4)

    Added inst FE_PHC8368_core_instance_ofifo_inst_col_idx_4__fifo_instance_N156 (CKBD2)

    Added inst FE_PHC8369_FE_RN_3449_0 (CKBD0)

    Added inst FE_PHC8370_core_instance_ofifo_inst_col_idx_3__fifo_instance_N162 (CKBD2)

    Added inst FE_PHC8371_n13681 (CKBD0)

    Added inst FE_PHC8372_FE_RN_4099_0 (BUFFD1)

    Added inst FE_PHC8373_n3775 (CKBD0)

    Added inst FE_PHC8374_DP_OP_1333J1_127_8403_n43 (CKBD4)

    Added inst FE_PHC8375_FE_OFN309_core_instance_array_out_104 (CKBD4)

    Added inst FE_PHC8376_FE_RN_4095_0 (CKBD1)

    Added inst FE_PHC8377_FE_RN_4855_0 (CKBD1)

    Added inst FE_PHC8378_FE_RN_4759_0 (BUFFD1)

    Added inst FE_PHC8379_FE_OFN310_core_instance_array_out_103 (CKBD4)

    Added inst FE_PHC8380_FE_RN_4756_0 (BUFFD1)

    Added inst FE_PHC8381_core_instance_ofifo_inst_col_idx_3__fifo_instance_N163 (CKBD2)

    Added inst FE_PHC8382_FE_RN_3827_0 (BUFFD1)

    Added inst FE_PHC8383_core_instance_ofifo_inst_col_idx_3__fifo_instance_N159 (CKBD2)

    Added inst FE_PHC8384_FE_OFN325_core_instance_array_out_68 (BUFFD0)

    Added inst FE_PHC8385_core_instance_ofifo_inst_col_idx_3__fifo_instance_N158 (CKBD2)

    Added inst FE_PHC8386_n3772 (CKBD1)

    Added inst FE_PHC8387_FE_OFN307_core_instance_array_out_105 (BUFFD3)

    Added inst FE_PHC8388_FE_RN_329_0 (CKBD0)

    Added inst FE_PHC8389_DP_OP_1329J1_123_8403_n43 (BUFFD1)

    Added inst FE_PHC8390_DP_OP_1328J1_122_8403_n43 (CKBD1)

    Added inst FE_PHC8391_FE_RN_14685_0 (BUFFD1)

    Added inst FE_PHC8392_FE_RN_14679_0 (BUFFD1)

    Added inst FE_PHC8393_FE_RN_335_0 (BUFFD1)

    Added inst FE_PHC8394_FE_OFN1268_core_instance_mac_array_instance_q_temp_1120 (CKBD1)

    Added inst FE_PHC8395_DP_OP_1335J1_129_8403_n1178 (CKBD1)

    Added inst FE_PHC8396_n6823 (CKBD1)

    Added inst FE_PHC8397_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC8398_n7613 (CKBD1)
    Committed inst FE_OFC1115_core_instance_array_out_120, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_RC_1688_0, resized cell NR2D1 -> cell NR2XD0

    Added inst FE_PHC8399_FE_OFN486_core_instance_array_out_20 (CKBD0)

    Added inst FE_PHC8400_core_instance_array_out_27 (BUFFD1)

    Added inst FE_PHC8401_n13616 (CKBD0)

    Added inst FE_PHC8402_FE_OFN353_core_instance_array_out_21 (BUFFD1)

    Added inst FE_PHC8403_core_instance_ofifo_inst_col_idx_4__fifo_instance_N167 (CKBD0)

    Added inst FE_PHC8404_core_instance_ofifo_inst_col_idx_4__fifo_instance_N169 (CKBD0)

    Added inst FE_PHC8405_core_instance_ofifo_inst_col_idx_4__fifo_instance_N168 (CKBD0)

    Added inst FE_PHC8406_core_instance_ofifo_inst_col_idx_4__fifo_instance_N155 (CKBD0)

    Added inst FE_PHC8407_core_instance_ofifo_inst_col_idx_4__fifo_instance_N165 (CKBD0)

    Added inst FE_PHC8408_core_instance_ofifo_inst_col_idx_4__fifo_instance_N166 (CKBD0)

    Added inst FE_PHC8409_core_instance_ofifo_inst_col_idx_4__fifo_instance_N154 (CKBD0)

    Added inst FE_PHC8410_FE_RN_6776_0 (CKBD1)

    Added inst FE_PHC8411_core_instance_array_out_30 (BUFFD1)

    Added inst FE_PHC8412_core_instance_array_out_28 (BUFFD1)

    Added inst FE_PHC8413_DP_OP_1335J1_129_8403_n395 (CKBD1)

    Added inst FE_PHC8414_FE_OFN346_core_instance_array_out_29 (BUFFD1)

    Added inst FE_PHC8415_FE_OFN306_core_instance_array_out_106 (BUFFD2)

    Added inst FE_PHC8416_n10842 (BUFFD1)

    Added inst FE_PHC8417_core_instance_array_out_22 (BUFFD1)

    Added inst FE_PHC8418_FE_OFN351_core_instance_array_out_23 (CKBD4)

    Added inst FE_PHC8419_FE_OCPN17227_core_instance_array_out_146 (CKBD2)

    Added inst FE_PHC8420_FE_OFN304_core_instance_array_out_107 (BUFFD3)

    Added inst FE_PHC8421_DP_OP_1329J1_123_8403_n170 (CKBD0)

    Added inst FE_PHC8422_DP_OP_1333J1_127_8403_n170 (BUFFD1)

    Added inst FE_PHC8423_FE_OCPN16459_core_instance_array_out_108 (CKBD4)

    Added inst FE_PHC8424_core_instance_array_out_31 (BUFFD3)

    Added inst FE_PHC8425_DP_OP_1335J1_129_8403_n394 (BUFFD1)

    Added inst FE_PHC8426_n6786 (CKBD0)

    Added inst FE_PHC8427_core_instance_array_out_147 (CKBD2)

    Added inst FE_PHC8428_n3884 (BUFFD1)

    Added inst FE_PHC8429_DP_OP_1328J1_122_8403_n22 (BUFFD1)

    Added inst FE_PHC8430_n3780 (CKBD1)

    Added inst FE_PHC8431_FE_RN_3403_0 (CKBD1)

    Added inst FE_PHC8432_DP_OP_1333J1_127_8403_n200 (CKBD1)

    Added inst FE_PHC8433_n3800 (CKBD1)

    Added inst FE_PHC8434_DP_OP_1333J1_127_8403_n134 (CKBD1)

    Added inst FE_PHC8435_DP_OP_1329J1_123_8403_n205 (CKBD1)

    Added inst FE_PHC8436_FE_OFN15431_core_instance_array_out_110 (CKBD4)

    Added inst FE_PHC8437_core_instance_array_out_26 (CKBD1)

    Added inst FE_PHC8438_FE_OFN302_core_instance_array_out_109 (CKBD6)

    Added inst FE_PHC8439_n9827 (CKBD4)

    Added inst FE_PHC8440_FE_OFN350_core_instance_array_out_24 (BUFFD3)

    Added inst FE_PHC8441_FE_OFN15861_core_instance_array_out_25 (CKBD6)

    Added inst FE_PHC8442_FE_OFN15433_core_instance_array_out_111 (BUFFD12)

    Added inst FE_PHC8443_FE_RN_3402_0 (CKBD2)

    Added inst FE_PHC8444_DP_OP_1333J1_127_8403_n26 (BUFFD1)

    Added inst FE_PHC8445_DP_OP_1335J1_129_8403_n492 (CKBD0)

    Added inst FE_PHC8446_DP_OP_1335J1_129_8403_n30 (CKBD0)
    Committed inst FE_RC_21562_0, resized cell NR2XD0 -> cell NR2D0

    Added inst FE_PHC8447_FE_OFN15394_core_instance_ofifo_inst_col_idx_7__fifo_instance_N165 (BUFFD1)

    Added inst FE_PHC8448_core_instance_ofifo_inst_col_idx_7__fifo_instance_N167 (CKBD0)

    Added inst FE_PHC8449_core_instance_ofifo_inst_col_idx_7__fifo_instance_N166 (CKBD0)

    Added inst FE_PHC8450_core_instance_ofifo_inst_col_idx_7__fifo_instance_N169 (CKBD0)

    Added inst FE_PHC8451_core_instance_ofifo_inst_col_idx_7__fifo_instance_N155 (CKBD0)

    Added inst FE_PHC8452_FE_RN_3513_0 (CKBD0)

    Added inst FE_PHC8453_core_instance_ofifo_inst_col_idx_7__fifo_instance_N154 (CKBD0)

    Added inst FE_PHC8454_FE_RN_4507_0 (CKBD0)

    Added inst FE_PHC8455_FE_RN_3376_0 (CKBD1)

    Added inst FE_PHC8456_FE_RN_3380_0 (CKBD1)

    Added inst FE_PHC8457_DP_OP_1333J1_127_8403_n115 (CKBD1)

    Added inst FE_PHC8458_DP_OP_1335J1_129_8403_n232 (CKBD1)

    Added inst FE_PHC8459_core_instance_array_out_148 (CKBD0)

    Added inst FE_PHC8460_DP_OP_1333J1_127_8403_n75 (BUFFD1)

    Added inst FE_PHC8461_FE_RN_3396_0 (BUFFD1)

    Added inst FE_PHC8462_DP_OP_1333J1_127_8403_n47 (CKBD0)

    Added inst FE_PHC8463_FE_RN_4510_0 (BUFFD1)

    Added inst FE_PHC8464_FE_RN_3511_0 (CKBD1)

    Added inst FE_PHC8465_DP_OP_1335J1_129_8403_n46 (CKBD1)

    Added inst FE_PHC8466_DP_OP_1335J1_129_8403_n171 (BUFFD1)

    Added inst FE_PHC8467_FE_RN_4847_0 (CKBD1)

    Added inst FE_PHC8468_core_instance_array_out_149 (CKBD2)

    Added inst FE_PHC8469_DP_OP_1335J1_129_8403_n75 (CKBD1)

    Added inst FE_PHC8470_FE_RN_3515_0 (CKBD4)

    Added inst FE_PHC8471_n3869 (CKBD4)

    Added inst FE_PHC8472_FE_RN_4850_0 (BUFFD1)

    Added inst FE_PHC8473_DP_OP_1333J1_127_8403_n76 (CKBD0)
    Committed inst FE_OFC1067_core_instance_array_out_140, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_OCPC6190_core_instance_array_out_141, resized cell CKBD1 -> cell CKBD0

    Added inst FE_PHC8474_FE_RN_4_0 (CKBD1)

    Added inst FE_PHC8475_FE_RN_3166_0 (CKBD1)

    Added inst FE_PHC8476_FE_RN_114_0 (BUFFD1)

    Added inst FE_PHC8477_FE_OCPN17405_FE_RN_19619_0 (CKBD4)

    Added inst FE_PHC8478_FE_OCPN16313_core_instance_array_out_155 (CKBD1)
    Committed inst FE_RC_4369_0, resized cell IND2D1 -> cell IND2D0
    Committed inst FE_RC_21036_0, resized cell INR2D1 -> cell INR2XD0
    Uncommitted inst FE_RC_4369_0, resized cell IND2D0 -> cell IND2D1

    Added inst FE_PHC8479_FE_OFN15426_core_instance_array_out_115 (CKBD4)

    Added inst FE_PHC8480_FE_OFN15440_core_instance_array_out_114 (BUFFD16)

    Added inst FE_PHC8481_core_instance_array_out_33 (CKBD1)

    Added inst FE_PHC8482_core_instance_array_out_38 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2410
      TNS :    -607.4904
      #VP :         8502
      TNS+:     711.3914/413 improved (1.7225 per commit, 53.939%)
  Density :      92.871%
------------------------------------------------------------------------------------------
 407 buffer added (phase total 407, total 407)
 6 inst resized (phase total 6, total 6)
------------------------------------------------------------------------------------------
 iteration   cpu=0:01:07 real=0:01:07
 accumulated cpu=0:02:19 real=0:02:20 totSessionCpu=5:40:23 mem=3169.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 54.84 %
    there are 459 full evals passed out of 837 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst FE_PHC8483_inst_14 (BUFFD1)

    Added inst FE_PHC8484_FE_OFN342_core_instance_array_out_40 (CKBD0)

    Added inst FE_PHC8485_FE_OFN341_core_instance_array_out_41 (BUFFD0)

    Added inst FE_PHC8486_mem_in_76 (CKBD0)

    Added inst FE_PHC8487_mem_in_124 (CKBD0)

    Added inst FE_PHC8488_mem_in_53 (CKBD0)

    Added inst FE_PHC8489_mem_in_41 (CKBD0)

    Added inst FE_PHC8490_mem_in_40 (CKBD0)

    Added inst FE_PHC8491_mem_in_120 (CKBD0)

    Added inst FE_PHC8492_mem_in_1 (CKBD0)

    Added inst FE_PHC8493_mem_in_24 (CKBD0)

    Added inst FE_PHC8494_inst_9 (CKBD0)

    Added inst FE_PHC8495_mem_in_7 (CKBD0)

    Added inst FE_PHC8496_mem_in_34 (CKBD0)

    Added inst FE_PHC8497_mem_in_47 (CKBD0)

    Added inst FE_PHC8498_mem_in_81 (CKBD0)

    Added inst FE_PHC8499_mem_in_65 (CKBD0)

    Added inst FE_PHC8500_mem_in_123 (CKBD0)

    Added inst FE_PHC8501_mem_in_70 (CKBD0)

    Added inst FE_PHC8502_mem_in_14 (CKBD0)

    Added inst FE_PHC8503_mem_in_75 (CKBD0)

    Added inst FE_PHC8504_mem_in_98 (CKBD0)

    Added inst FE_PHC8505_mem_in_61 (CKBD0)

    Added inst FE_PHC8506_mem_in_63 (CKBD0)

    Added inst FE_PHC8507_mem_in_64 (CKBD0)

    Added inst FE_PHC8508_mem_in_60 (CKBD0)

    Added inst FE_PHC8509_mem_in_15 (CKBD0)

    Added inst FE_PHC8510_mem_in_68 (CKBD0)

    Added inst FE_PHC8511_mem_in_43 (CKBD0)

    Added inst FE_PHC8512_mem_in_113 (CKBD0)

    Added inst FE_PHC8513_mem_in_16 (CKBD0)

    Added inst FE_PHC8514_mem_in_13 (CKBD0)

    Added inst FE_PHC8515_mem_in_78 (CKBD0)

    Added inst FE_PHC8516_reset (CKBD2)

    Added inst FE_PHC8517_mem_in_59 (CKBD0)

    Added inst FE_PHC8518_mem_in_99 (CKBD0)

    Added inst FE_PHC8519_mem_in_31 (CKBD0)

    Added inst FE_PHC8520_mem_in_96 (CKBD0)

    Added inst FE_PHC8521_mem_in_89 (CKBD0)

    Added inst FE_PHC8522_mem_in_94 (CKBD0)

    Added inst FE_PHC8523_mem_in_82 (CKBD0)

    Added inst FE_PHC8524_mem_in_91 (CKBD0)

    Added inst FE_PHC8525_mem_in_46 (CKBD0)

    Added inst FE_PHC8526_mem_in_126 (BUFFD1)

    Added inst FE_PHC8527_mem_in_45 (CKBD0)

    Added inst FE_PHC8528_mem_in_74 (CKBD0)

    Added inst FE_PHC8529_mem_in_104 (CKBD0)

    Added inst FE_PHC8530_mem_in_28 (CKBD0)

    Added inst FE_PHC8531_mem_in_32 (CKBD0)

    Added inst FE_PHC8532_mem_in_55 (CKBD0)

    Added inst FE_PHC8533_mem_in_117 (CKBD0)

    Added inst FE_PHC8534_mem_in_17 (CKBD0)

    Added inst FE_PHC8535_mem_in_80 (CKBD0)

    Added inst FE_PHC8536_mem_in_33 (CKBD0)

    Added inst FE_PHC8537_mem_in_58 (CKBD0)

    Added inst FE_PHC8538_mem_in_118 (BUFFD1)

    Added inst FE_PHC8539_mem_in_107 (CKBD0)

    Added inst FE_PHC8540_mem_in_111 (CKBD0)

    Added inst FE_PHC8541_mem_in_44 (CKBD0)

    Added inst FE_PHC8542_mem_in_12 (BUFFD1)

    Added inst FE_PHC8543_mem_in_0 (CKBD0)

    Added inst FE_PHC8544_mem_in_21 (CKBD0)

    Added inst FE_PHC8545_mem_in_56 (CKBD0)

    Added inst FE_PHC8546_mem_in_79 (CKBD0)

    Added inst FE_PHC8547_mem_in_110 (BUFFD1)

    Added inst FE_PHC8548_mem_in_11 (CKBD0)

    Added inst FE_PHC8549_mem_in_87 (CKBD0)

    Added inst FE_PHC8550_mem_in_105 (CKBD0)

    Added inst FE_PHC8551_mem_in_108 (CKBD0)

    Added inst FE_PHC8552_mem_in_95 (CKBD0)

    Added inst FE_PHC8553_mem_in_86 (CKBD0)

    Added inst FE_PHC8554_mem_in_102 (BUFFD1)

    Added inst FE_PHC8555_mem_in_100 (CKBD0)

    Added inst FE_PHC8556_mem_in_122 (CKBD0)

    Added inst FE_PHC8557_mem_in_106 (CKBD0)

    Added inst FE_PHC8558_mem_in_103 (CKBD0)

    Added inst FE_PHC8559_mem_in_30 (CKBD0)

    Added inst FE_PHC8560_mem_in_22 (CKBD0)

    Added inst FE_PHC8561_mem_in_5 (CKBD0)

    Added inst FE_PHC8562_mem_in_77 (CKBD0)

    Added inst FE_PHC8563_mem_in_26 (CKBD0)

    Added inst FE_PHC8564_mem_in_36 (CKBD0)

    Added inst FE_PHC8565_mem_in_50 (CKBD0)

    Added inst FE_PHC8566_mem_in_49 (CKBD0)

    Added inst FE_PHC8567_mem_in_48 (CKBD0)

    Added inst FE_PHC8568_mem_in_62 (CKBD0)

    Added inst FE_PHC8569_mem_in_93 (BUFFD1)

    Added inst FE_PHC8570_mem_in_109 (CKBD0)

    Added inst FE_PHC8571_mem_in_112 (CKBD0)

    Added inst FE_PHC8572_mem_in_8 (CKBD0)

    Added inst FE_PHC8573_mem_in_19 (CKBD0)

    Added inst FE_PHC8574_mem_in_9 (CKBD0)

    Added inst FE_PHC8575_mem_in_23 (CKBD0)

    Added inst FE_PHC8576_mem_in_83 (CKBD0)

    Added inst FE_PHC8577_mem_in_85 (CKBD0)

    Added inst FE_PHC8578_mem_in_38 (CKBD0)

    Added inst FE_PHC8579_mem_in_37 (CKBD0)

    Added inst FE_PHC8580_mem_in_57 (CKBD0)

    Added inst FE_PHC8581_mem_in_51 (CKBD0)

    Added inst FE_PHC8582_mem_in_66 (CKBD0)

    Added inst FE_PHC8583_mem_in_52 (CKBD0)

    Added inst FE_PHC8584_mem_in_71 (CKBD0)

    Added inst FE_PHC8585_mem_in_42 (CKBD0)

    Added inst FE_PHC8586_mem_in_54 (CKBD0)

    Added inst FE_PHC8587_mem_in_116 (BUFFD1)

    Added inst FE_PHC8588_inst_7 (CKBD0)

    Added inst FE_PHC8589_mem_in_25 (BUFFD1)

    Added inst FE_PHC8590_mem_in_114 (BUFFD1)

    Added inst FE_PHC8591_mem_in_29 (BUFFD1)

    Added inst FE_PHC8592_mem_in_121 (CKBD0)

    Added inst FE_PHC8593_mem_in_88 (CKBD0)

    Added inst FE_PHC8594_mem_in_72 (CKBD0)

    Added inst FE_PHC8595_mem_in_4 (BUFFD1)

    Added inst FE_PHC8596_mem_in_115 (CKBD0)

    Added inst FE_PHC8597_mem_in_119 (CKBD0)

    Added inst FE_PHC8598_mem_in_125 (CKBD0)

    Added inst FE_PHC8599_mem_in_127 (CKBD0)

    Added inst FE_PHC8600_mem_in_27 (CKBD0)

    Added inst FE_PHC8601_mem_in_3 (CKBD0)

    Added inst FE_PHC8602_mem_in_97 (CKBD0)

    Added inst FE_PHC8603_mem_in_92 (CKBD0)

    Added inst FE_PHC8604_mem_in_84 (CKBD0)

    Added inst FE_PHC8605_mem_in_18 (CKBD0)

    Added inst FE_PHC8606_mem_in_35 (CKBD0)

    Added inst FE_PHC8607_mem_in_73 (CKBD0)

    Added inst FE_PHC8608_mem_in_67 (CKBD0)

    Added inst FE_PHC8609_mem_in_69 (CKBD0)

    Added inst FE_PHC8610_mem_in_20 (BUFFD1)

    Added inst FE_PHC8611_mem_in_39 (CKBD0)

    Added inst FE_PHC8612_mem_in_90 (BUFFD1)

    Added inst FE_PHC8613_FE_OFN340_core_instance_array_out_42 (CKBD0)

    Added inst FE_PHC8614_mem_in_6 (BUFFD1)

    Added inst FE_PHC8615_mem_in_10 (BUFFD1)

    Added inst FE_PHC8616_mem_in_2 (BUFFD1)

    Added inst FE_PHC8617_mem_in_101 (BUFFD1)

    Added inst FE_PHC8618_inst_13 (CKBD2)

    Added inst FE_PHC8619_inst_12 (CKBD0)

    Added inst FE_PHC8620_inst_5 (CKBD0)

    Added inst FE_PHC8621_FE_OFN339_core_instance_array_out_43 (BUFFD1)

    Added inst FE_PHC8622_FE_OFN485_core_instance_array_out_60 (BUFFD1)

    Added inst FE_PHC8623_inst_0 (CKBD0)

    Added inst FE_PHC8624_inst_10 (CKBD0)

    Added inst FE_PHC8625_inst_8 (CKBD0)

    Added inst FE_PHC8626_inst_11 (CKBD0)

    Added inst FE_PHC8627_DP_OP_1332J1_126_8403_n595 (CKBD2)

    Added inst FE_PHC8628_inst_2 (CKBD0)

    Added inst FE_PHC8629_inst_4 (CKBD0)

    Added inst FE_PHC8630_FE_OFN363_core_instance_array_out_1 (CKBD0)

    Added inst FE_PHC8631_core_instance_ofifo_inst_col_idx_5__fifo_instance_wr_ptr_2 (CKBD1)

    Added inst FE_PHC8632_FE_OFN338_core_instance_array_out_44 (BUFFD1)

    Added inst FE_PHC8633_inst_15 (BUFFD1)

    Added inst FE_PHC8634_FE_OFN330_core_instance_array_out_62 (CKBD4)

    Added inst FE_PHC8635_FE_OFN324_core_instance_array_out_69 (CKBD2)

    Added inst FE_PHC8636_FE_OFN296_core_instance_array_out_121 (BUFFD1)

    Added inst FE_PHC8637_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_47 (CKBD1)

    Added inst FE_PHC8638_FE_OCPN17407_core_instance_array_out_46 (BUFFD6)

    Added inst FE_PHC8639_FE_OFN318_core_instance_array_out_84 (CKBD0)

    Added inst FE_PHC8640_DP_OP_1334J1_128_8403_n22 (BUFFD1)

    Added inst FE_PHC8641_DP_OP_1333J1_127_8403_n43 (CKBD4)

    Added inst FE_PHC8642_FE_OFN1058_core_instance_mac_array_instance_q_temp_335 (CKBD1)

    Added inst FE_PHC8643_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_71 (CKBD1)

    Added inst FE_PHC8644_DP_OP_1331J1_125_8403_n22 (BUFFD1)

    Added inst FE_PHC8645_FE_OFN1146_core_instance_mac_array_instance_q_temp_1047 (CKBD1)

    Added inst FE_PHC8646_core_instance_mac_array_instance_q_temp_351 (CKBD1)

    Added inst FE_PHC8647_DP_OP_1335J1_129_8403_n43 (BUFFD1)

    Added inst FE_PHC8648_core_instance_mac_array_instance_q_temp_383 (CKBD1)

    Added inst FE_PHC8649_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_87 (CKBD1)

    Added inst FE_PHC8650_FE_OFN1266_core_instance_mac_array_instance_q_temp_1127 (CKBD0)

    Added inst FE_PHC8651_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_31 (CKBD1)

    Added inst FE_PHC8652_n11367 (CKBD1)

    Added inst FE_PHC8653_FE_OFN326_core_instance_array_out_67 (CKBD4)

    Added inst FE_PHC8654_DP_OP_1330J1_124_8403_n43 (CKBD1)

    Added inst FE_PHC8655_n11636 (CKBD1)

    Added inst FE_PHC8656_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_87 (CKBD1)

    Added inst FE_PHC8657_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_79 (BUFFD1)

    Added inst FE_PHC8658_n7595 (CKBD1)

    Added inst FE_PHC8659_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_23 (CKBD1)

    Added inst FE_PHC8660_n6115 (BUFFD1)

    Added inst FE_PHC8661_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_72 (BUFFD1)

    Added inst FE_PHC8662_n7215 (CKBD1)

    Added inst FE_PHC8663_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_79 (CKBD1)

    Added inst FE_PHC8664_n11590 (CKBD1)

    Added inst FE_PHC8665_core_instance_mac_array_instance_q_temp_328 (CKBD4)

    Added inst FE_PHC8666_FE_OFN980_core_instance_mac_array_instance_q_temp_239 (CKBD1)

    Added inst FE_PHC8667_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_111 (CKBD1)

    Added inst FE_PHC8668_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_39 (CKBD1)

    Added inst FE_PHC8669_n10485 (CKBD1)

    Added inst FE_PHC8670_core_instance_mac_array_instance_q_temp_295 (BUFFD1)

    Added inst FE_PHC8671_core_instance_mac_array_instance_q_temp_1120 (CKBD1)

    Added inst FE_PHC8672_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_39 (BUFFD1)

    Added inst FE_PHC8673_DP_OP_1328J1_122_8403_n43 (BUFFD1)

    Added inst FE_PHC8674_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_55 (BUFFD1)

    Added inst FE_PHC8675_n7563 (CKBD1)

    Added inst FE_PHC8676_n10266 (CKBD0)

    Added inst FE_PHC8677_n11680 (CKBD1)

    Added inst FE_PHC8678_core_instance_mac_array_instance_q_temp_263 (BUFFD1)

    Added inst FE_PHC8679_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_47 (CKBD1)

    Added inst FE_PHC8680_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_23 (CKBD0)

    Added inst FE_PHC8681_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_23 (CKBD0)

    Added inst FE_PHC8682_FE_OFN15929_core_instance_mac_array_instance_q_temp_289 (CKBD1)

    Added inst FE_PHC8683_n10421 (CKBD1)

    Added inst FE_PHC8684_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_112 (CKBD1)

    Added inst FE_PHC8685_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_95 (CKBD1)

    Added inst FE_PHC8686_n10580 (CKBD1)

    Added inst FE_PHC8687_n11197 (CKBD1)

    Added inst FE_PHC8688_core_instance_mac_array_instance_q_temp_751 (CKBD1)

    Added inst FE_PHC8689_n11635 (CKBD1)

    Added inst FE_PHC8690_n9588 (BUFFD1)

    Added inst FE_PHC8691_core_instance_mac_array_instance_q_temp_256 (CKBD1)

    Added inst FE_PHC8692_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_16 (CKBD1)

    Added inst FE_PHC8693_core_instance_mac_array_instance_q_temp_863 (CKBD1)

    Added inst FE_PHC8694_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_96 (CKBD1)

    Added inst FE_PHC8695_core_instance_mac_array_instance_q_temp_279 (CKBD1)

    Added inst FE_PHC8696_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_111 (CKBD1)

    Added inst FE_PHC8697_n7296 (CKBD1)

    Added inst FE_PHC8698_n6708 (BUFFD1)

    Added inst FE_PHC8699_n9587 (BUFFD1)

    Added inst FE_PHC8700_FE_OFN800_core_instance_mac_array_instance_q_temp_879 (CKBD1)

    Added inst FE_PHC8701_n7576 (CKBD1)

    Added inst FE_PHC8702_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_47 (CKBD0)

    Added inst FE_PHC8703_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_111 (CKBD1)

    Added inst FE_PHC8704_core_instance_mac_array_instance_q_temp_368 (CKBD1)

    Added inst FE_PHC8705_n7407 (CKBD0)

    Added inst FE_PHC8706_n7557 (CKBD1)

    Added inst FE_PHC8707_n15335 (CKBD0)

    Added inst FE_PHC8708_core_instance_psum_mem_instance_N262 (BUFFD1)

    Added inst FE_PHC8709_n15319 (BUFFD1)

    Added inst FE_PHC8710_n15046 (CKBD0)

    Added inst FE_PHC8711_n11788 (CKBD2)

    Added inst FE_PHC8712_core_instance_psum_mem_instance_N266 (CKBD2)

    Added inst FE_PHC8713_core_instance_qmem_instance_N72 (CKBD0)

    Added inst FE_PHC8714_FE_OFN483_core_instance_array_out_100 (CKBD2)

    Added inst FE_PHC8715_core_instance_qmem_instance_N69 (CKBD0)

    Added inst FE_PHC8716_core_instance_qmem_instance_N81 (CKBD0)

    Added inst FE_PHC8717_core_instance_kmem_instance_N70 (CKBD0)

    Added inst FE_PHC8718_core_instance_qmem_instance_N71 (CKBD0)

    Added inst FE_PHC8719_core_instance_kmem_instance_N69 (CKBD0)

    Added inst FE_PHC8720_core_instance_kmem_instance_N74 (CKBD0)

    Added inst FE_PHC8721_core_instance_mac_array_instance_col_idx_1__mac_col_inst_N34 (CKBD0)

    Added inst FE_PHC8722_n3777 (BUFFD1)

    Added inst FE_PHC8723_core_instance_kmem_instance_N71 (CKBD0)

    Added inst FE_PHC8724_core_instance_qmem_instance_N70 (CKBD0)

    Added inst FE_PHC8725_core_instance_qmem_instance_N79 (CKBD0)

    Added inst FE_PHC8726_core_instance_kmem_instance_N77 (CKBD0)

    Added inst FE_PHC8727_core_instance_ofifo_inst_col_idx_5__fifo_instance_N155 (CKBD2)

    Added inst FE_PHC8728_core_instance_qmem_instance_N74 (CKBD0)

    Added inst FE_PHC8729_core_instance_kmem_instance_N72 (CKBD0)

    Added inst FE_PHC8730_core_instance_kmem_instance_N79 (CKBD0)

    Added inst FE_PHC8731_core_instance_qmem_instance_N73 (CKBD0)

    Added inst FE_PHC8732_core_instance_array_out_89 (BUFFD1)

    Added inst FE_PHC8733_FE_OFN486_core_instance_array_out_20 (CKBD0)

    Added inst FE_PHC8734_core_instance_kmem_instance_N230 (CKBD0)

    Added inst FE_PHC8735_FE_OCPN8070_core_instance_array_out_88 (BUFFD1)

    Added inst FE_PHC8736_FE_RN_3659_0 (CKBD0)

    Added inst FE_PHC8737_FE_OFN312_core_instance_array_out_101 (CKBD2)

    Added inst FE_PHC8738_n9661 (BUFFD1)

    Added inst FE_PHC8739_DP_OP_1330J1_124_8403_n22 (CKBD0)

    Added inst FE_PHC8740_n13681 (BUFFD1)

    Added inst FE_PHC8741_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_79 (CKBD1)

    Added inst FE_PHC8742_FE_OCPN16384_core_instance_array_out_91 (CKBD2)

    Added inst FE_PHC8743_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_39 (CKBD1)

    Added inst FE_PHC8744_FE_OFN311_core_instance_array_out_102 (CKBD4)

    Added inst FE_PHC8745_FE_RN_4795_0 (BUFFD1)

    Added inst FE_PHC8746_FE_RN_4099_0 (CKBD1)

    Added inst FE_PHC8747_n13659 (BUFFD1)

    Added inst FE_PHC8748_DP_OP_1333J1_127_8403_n43 (CKBD1)

    Added inst FE_PHC8749_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC8750_core_instance_array_out_22 (BUFFD1)

    Added inst FE_PHC8751_FE_OFN315_core_instance_array_out_87 (BUFFD1)

    Added inst FE_PHC8752_DP_OP_1335J1_129_8403_n22 (BUFFD1)

    Added inst FE_PHC8753_FE_RN_4855_0 (BUFFD1)

    Added inst FE_PHC8754_FE_OFN351_core_instance_array_out_23 (BUFFD1)

    Added inst FE_PHC8755_n3772 (CKBD0)

    Added inst FE_PHC8756_DP_OP_1329J1_123_8403_n43 (CKBD0)

    Added inst FE_PHC8757_FE_OFN350_core_instance_array_out_24 (BUFFD1)

    Added inst FE_PHC8758_core_instance_mac_array_instance_q_temp_863 (CKBD1)

    Added inst FE_PHC8759_DP_OP_1333J1_127_8403_n1097 (CKBD1)

    Added inst FE_PHC8760_FE_OFN309_core_instance_array_out_104 (BUFFD12)

    Added inst FE_PHC8761_DP_OP_1335J1_129_8403_n26 (CKBD4)

    Added inst FE_PHC8762_n10613 (BUFFD1)
    Committed inst FE_PHC8261_n7633, resized cell CKBD1 -> cell BUFFD0

    Added inst FE_PHC8763_core_instance_ofifo_inst_col_idx_4__fifo_instance_N160 (CKBD0)

    Added inst FE_PHC8764_core_instance_ofifo_inst_col_idx_4__fifo_instance_N162 (CKBD0)

    Added inst FE_PHC8765_core_instance_ofifo_inst_col_idx_4__fifo_instance_N161 (CKBD0)

    Added inst FE_PHC8766_core_instance_ofifo_inst_col_idx_7__fifo_instance_N164 (BUFFD1)

    Added inst FE_PHC8767_core_instance_ofifo_inst_col_idx_7__fifo_instance_N158 (BUFFD1)

    Added inst FE_PHC8768_core_instance_ofifo_inst_col_idx_7__fifo_instance_N162 (BUFFD1)

    Added inst FE_PHC8769_core_instance_ofifo_inst_col_idx_7__fifo_instance_N161 (BUFFD1)

    Added inst FE_PHC8770_core_instance_ofifo_inst_col_idx_7__fifo_instance_N157 (BUFFD1)

    Added inst FE_PHC8771_core_instance_ofifo_inst_col_idx_7__fifo_instance_N163 (BUFFD1)

    Added inst FE_PHC8772_core_instance_ofifo_inst_col_idx_7__fifo_instance_N159 (BUFFD1)

    Added inst FE_PHC8773_core_instance_psum_mem_instance_N282 (CKBD2)

    Added inst FE_PHC8774_core_instance_psum_mem_instance_N276 (CKBD2)

    Added inst FE_PHC8775_DP_OP_1333J1_127_8403_n22 (BUFFD1)

    Added inst FE_PHC8776_FE_RN_4758_0 (CKBD1)

    Added inst FE_PHC8777_FE_RN_3659_0 (CKBD1)

    Added inst FE_PHC8778_FE_RN_4506_0 (BUFFD1)

    Added inst FE_PHC8779_core_instance_array_out_140 (CKBD0)

    Added inst FE_PHC8780_FE_RN_336_0 (CKBD0)

    Added inst FE_PHC8781_FE_OFN304_core_instance_array_out_107 (CKBD4)

    Added inst FE_PHC8782_n9828 (CKBD1)

    Added inst FE_PHC8783_FE_OFN346_core_instance_array_out_29 (CKBD1)

    Added inst FE_PHC8784_DP_OP_1335J1_129_8403_n26 (CKBD1)

    Added inst FE_PHC8785_FE_RN_4756_0 (CKBD1)

    Added inst FE_PHC8786_FE_OFN306_core_instance_array_out_106 (CKBD4)

    Added inst FE_PHC8787_FE_RN_4795_0 (BUFFD1)

    Added inst FE_PHC8788_FE_OCPN17227_core_instance_array_out_146 (BUFFD1)

    Added inst FE_PHC8789_DP_OP_1333J1_127_8403_n394 (CKBD1)

    Added inst FE_PHC8790_FE_RN_3177_0 (CKBD1)

    Added inst FE_PHC8791_n3775 (BUFFD1)

    Added inst FE_PHC8792_DP_OP_1329J1_123_8403_n116 (BUFFD1)

    Added inst FE_PHC8793_DP_OP_1333J1_127_8403_n27 (CKBD1)

    Added inst FE_PHC8794_FE_RN_4846_0 (BUFFD1)

    Added inst FE_PHC8795_core_instance_array_out_31 (CKBD2)

    Added inst FE_PHC8796_DP_OP_1329J1_123_8403_n27 (CKBD1)

    Added inst FE_PHC8797_FE_RN_3175_0 (CKBD1)

    Added inst FE_PHC8798_DP_OP_1333J1_127_8403_n232 (CKBD4)

    Added inst FE_PHC8799_n6786 (CKBD0)

    Added inst FE_PHC8800_FE_OFN15861_core_instance_array_out_25 (BUFFD1)

    Added inst FE_PHC8801_core_instance_array_out_27 (CKBD2)

    Added inst FE_PHC8802_FE_OCPN17336_n3780 (CKBD4)

    Added inst FE_PHC8803_core_instance_array_out_26 (CKBD1)

    Added inst FE_PHC8804_core_instance_array_out_28 (BUFFD1)

    Added inst FE_PHC8805_DP_OP_1335J1_129_8403_n595 (CKBD1)

    Added inst FE_PHC8806_FE_RN_4759_0 (CKBD0)

    Added inst FE_PHC8807_n10839 (CKBD1)

    Added inst FE_PHC8808_DP_OP_1333J1_127_8403_n200 (CKBD1)

    Added inst FE_PHC8809_core_instance_array_out_30 (BUFFD1)

    Added inst FE_PHC8810_DP_OP_1333J1_127_8403_n26 (CKBD0)

    Added inst FE_PHC8811_DP_OP_1335J1_129_8403_n46 (CKBD1)

    Added inst FE_PHC8812_DP_OP_1335J1_129_8403_n232 (BUFFD1)

    Added inst FE_PHC8813_DP_OP_1335J1_129_8403_n492 (CKBD0)

    Added inst FE_PHC8814_DP_OP_1335J1_129_8403_n493 (CKBD1)

    Added inst FE_PHC8815_FE_RN_192_0 (CKBD1)

    Added inst FE_PHC8816_DP_OP_1329J1_123_8403_n170 (CKBD0)
    Committed inst FE_PHC8402_FE_OFN353_core_instance_array_out_21, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC8263_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_79, resized cell CKBD1 -> cell CKBD0
    Uncommitted inst FE_PHC8263_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_79, resized cell CKBD0 -> cell CKBD1

    Added inst FE_PHC8817_FE_RN_4507_0 (CKBD0)

    Added inst FE_PHC8818_FE_RN_3456_0 (BUFFD1)

    Added inst FE_PHC8819_core_instance_array_out_27 (BUFFD1)

    Added inst FE_PHC8820_FE_RN_6776_0 (CKBD1)

    Added inst FE_PHC8821_FE_RN_3736_0 (CKBD1)

    Added inst FE_PHC8822_FE_OCPN17422_FE_OFN347_core_instance_array_out_28 (CKBD2)

    Added inst FE_PHC8823_FE_RN_3380_0 (CKBD1)

    Added inst FE_PHC8824_DP_OP_1333J1_127_8403_n115 (BUFFD1)

    Added inst FE_PHC8825_FE_RN_4510_0 (CKBD0)

    Added inst FE_PHC8826_FE_OCPN16459_core_instance_array_out_108 (CKBD4)

    Added inst FE_PHC8827_DP_OP_1328J1_122_8403_n22 (CKBD0)

    Added inst FE_PHC8828_core_instance_array_out_33 (CKBD1)

    Added inst FE_PHC8829_core_instance_array_out_147 (CKBD2)

    Added inst FE_PHC8830_FE_RN_820_0 (CKBD1)

    Added inst FE_PHC8831_n3884 (CKBD1)

    Added inst FE_PHC8832_FE_RN_15668_0 (CKBD1)

    Added inst FE_PHC8833_FE_RN_3403_0 (CKBD1)

    Added inst FE_PHC8834_FE_RN_3402_0 (BUFFD1)

    Added inst FE_PHC8835_FE_OFN302_core_instance_array_out_109 (CKBD1)

    Added inst FE_PHC8836_FE_OCPN16312_core_instance_array_out_95 (BUFFD3)

    Added inst FE_PHC8837_FE_RN_3513_0 (CKBD0)

    Added inst FE_PHC8838_FE_RN_3449_0 (CKBD0)

    Added inst FE_PHC8839_DP_OP_1333J1_127_8403_n75 (CKBD0)

    Added inst FE_PHC8840_FE_RN_4850_0 (CKBD0)

    Added inst FE_PHC8841_DP_OP_1333J1_127_8403_n47 (CKBD1)

    Added inst FE_PHC8842_n9822 (CKBD1)

    Added inst FE_PHC8843_FE_RN_16565_0 (BUFFD1)

    Added inst FE_PHC8844_FE_RN_7297_0 (CKBD1)

    Added inst FE_PHC8845_FE_RN_4_0 (CKBD1)

    Added inst FE_PHC8846_FE_RN_3400_0 (CKBD1)

    Added inst FE_PHC8847_FE_OFN15433_core_instance_array_out_111 (CKBD4)

    Added inst FE_PHC8848_FE_OCPN17446_core_instance_array_out_112 (CKBD1)

    Added inst FE_PHC8849_core_instance_array_out_148 (BUFFD12)

    Added inst FE_PHC8850_core_instance_array_out_151 (BUFFD6)

    Added inst FE_PHC8851_core_instance_array_out_149 (CKBD4)

    Added inst FE_PHC8852_core_instance_array_out_113 (BUFFD16)

    Added inst FE_PHC8853_core_instance_array_out_38 (BUFFD1)
    Committed inst FE_PHC8437_core_instance_array_out_26, resized cell CKBD1 -> cell CKBD0
    Uncommitted inst FE_PHC8437_core_instance_array_out_26, resized cell CKBD0 -> cell CKBD1
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2135
      TNS :    -376.8777
      #VP :         6712
      TNS+:     230.6127/373 improved (0.6183 per commit, 37.962%)
  Density :      93.077%
------------------------------------------------------------------------------------------
 371 buffer added (phase total 778, total 778)
 2 inst resized (phase total 8, total 8)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:37.3 real=0:00:37.0
 accumulated cpu=0:02:57 real=0:02:57 totSessionCpu=5:41:00 mem=3184.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 45.54 %
    there are 403 full evals passed out of 885 
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...

    Added inst FE_PHC8854_mem_in_45 (CKBD0)

    Added inst FE_PHC8855_mem_in_61 (CKBD0)

    Added inst FE_PHC8856_mem_in_60 (CKBD0)

    Added inst FE_PHC8857_mem_in_73 (CKBD0)

    Added inst FE_PHC8858_mem_in_69 (CKBD0)

    Added inst FE_PHC8859_mem_in_112 (CKBD0)

    Added inst FE_PHC8860_mem_in_89 (CKBD0)

    Added inst FE_PHC8861_mem_in_55 (CKBD0)

    Added inst FE_PHC8862_mem_in_63 (CKBD0)

    Added inst FE_PHC8863_mem_in_59 (CKBD0)

    Added inst FE_PHC8864_mem_in_95 (CKBD0)

    Added inst FE_PHC8865_mem_in_62 (CKBD0)

    Added inst FE_PHC8866_mem_in_44 (CKBD0)

    Added inst FE_PHC8867_mem_in_99 (CKBD0)

    Added inst FE_PHC8868_mem_in_16 (CKBD0)

    Added inst FE_PHC8869_mem_in_81 (CKBD0)

    Added inst FE_PHC8870_mem_in_97 (CKBD0)

    Added inst FE_PHC8871_mem_in_68 (CKBD0)

    Added inst FE_PHC8872_mem_in_40 (CKBD0)

    Added inst FE_PHC8873_mem_in_1 (CKBD0)

    Added inst FE_PHC8874_mem_in_100 (CKBD0)

    Added inst FE_PHC8875_mem_in_42 (CKBD0)

    Added inst FE_PHC8876_mem_in_92 (CKBD0)

    Added inst FE_PHC8877_mem_in_106 (CKBD0)

    Added inst FE_PHC8878_mem_in_54 (CKBD0)

    Added inst FE_PHC8879_mem_in_5 (CKBD0)

    Added inst FE_PHC8880_mem_in_57 (CKBD0)

    Added inst FE_PHC8881_mem_in_21 (CKBD0)

    Added inst FE_PHC8882_mem_in_113 (CKBD0)

    Added inst FE_PHC8883_mem_in_28 (CKBD0)

    Added inst FE_PHC8884_mem_in_27 (CKBD0)

    Added inst FE_PHC8885_mem_in_124 (CKBD0)

    Added inst FE_PHC8886_mem_in_80 (CKBD0)

    Added inst FE_PHC8887_mem_in_88 (CKBD0)

    Added inst FE_PHC8888_mem_in_36 (CKBD0)

    Added inst FE_PHC8889_mem_in_48 (CKBD0)

    Added inst FE_PHC8890_mem_in_82 (CKBD0)

    Added inst FE_PHC8891_mem_in_56 (CKBD0)

    Added inst FE_PHC8892_mem_in_111 (CKBD0)

    Added inst FE_PHC8893_mem_in_43 (CKBD0)

    Added inst FE_PHC8894_mem_in_123 (CKBD0)

    Added inst FE_PHC8895_mem_in_108 (CKBD0)

    Added inst FE_PHC8896_mem_in_30 (CKBD0)

    Added inst FE_PHC8897_mem_in_117 (CKBD0)

    Added inst FE_PHC8898_mem_in_34 (CKBD0)

    Added inst FE_PHC8899_mem_in_79 (CKBD0)

    Added inst FE_PHC8900_mem_in_77 (CKBD0)

    Added inst FE_PHC8901_mem_in_65 (CKBD0)

    Added inst FE_PHC8902_mem_in_91 (CKBD0)

    Added inst FE_PHC8903_mem_in_72 (CKBD0)

    Added inst FE_PHC8904_mem_in_24 (CKBD0)

    Added inst FE_PHC8905_mem_in_32 (CKBD0)

    Added inst FE_PHC8906_mem_in_96 (CKBD0)

    Added inst FE_PHC8907_mem_in_118 (BUFFD1)

    Added inst FE_PHC8908_mem_in_104 (CKBD0)

    Added inst FE_PHC8909_mem_in_7 (CKBD0)

    Added inst FE_PHC8910_mem_in_39 (CKBD0)

    Added inst FE_PHC8911_mem_in_64 (CKBD0)

    Added inst FE_PHC8912_mem_in_20 (BUFFD1)

    Added inst FE_PHC8913_mem_in_17 (CKBD0)

    Added inst FE_PHC8914_mem_in_11 (CKBD0)

    Added inst FE_PHC8915_mem_in_83 (CKBD0)

    Added inst FE_PHC8916_mem_in_87 (CKBD0)

    Added inst FE_PHC8917_mem_in_33 (CKBD0)

    Added inst FE_PHC8918_mem_in_120 (CKBD0)

    Added inst FE_PHC8919_mem_in_58 (CKBD0)

    Added inst FE_PHC8920_mem_in_105 (CKBD0)

    Added inst FE_PHC8921_mem_in_122 (CKBD0)

    Added inst FE_PHC8922_mem_in_103 (CKBD0)

    Added inst FE_PHC8923_mem_in_98 (CKBD0)

    Added inst FE_PHC8924_mem_in_22 (CKBD0)

    Added inst FE_PHC8925_mem_in_13 (CKBD0)

    Added inst FE_PHC8926_mem_in_26 (CKBD0)

    Added inst FE_PHC8927_mem_in_86 (CKBD0)

    Added inst FE_PHC8928_mem_in_70 (CKBD0)

    Added inst FE_PHC8929_mem_in_75 (CKBD0)

    Added inst FE_PHC8930_mem_in_0 (CKBD0)

    Added inst FE_PHC8931_mem_in_109 (CKBD0)

    Added inst FE_PHC8932_mem_in_115 (CKBD0)

    Added inst FE_PHC8933_mem_in_8 (CKBD0)

    Added inst FE_PHC8934_mem_in_84 (CKBD0)

    Added inst FE_PHC8935_mem_in_85 (CKBD0)

    Added inst FE_PHC8936_mem_in_38 (CKBD0)

    Added inst FE_PHC8937_mem_in_37 (CKBD0)

    Added inst FE_PHC8938_mem_in_50 (CKBD0)

    Added inst FE_PHC8939_mem_in_51 (CKBD0)

    Added inst FE_PHC8940_mem_in_49 (CKBD0)

    Added inst FE_PHC8941_mem_in_66 (CKBD0)

    Added inst FE_PHC8942_mem_in_52 (CKBD0)

    Added inst FE_PHC8943_mem_in_74 (CKBD0)

    Added inst FE_PHC8944_mem_in_71 (CKBD0)

    Added inst FE_PHC8945_mem_in_90 (BUFFD1)

    Added inst FE_PHC8946_mem_in_19 (CKBD0)

    Added inst FE_PHC8947_mem_in_9 (CKBD0)

    Added inst FE_PHC8948_mem_in_23 (CKBD0)

    Added inst FE_PHC8949_mem_in_102 (BUFFD1)

    Added inst FE_PHC8950_mem_in_14 (CKBD0)

    Added inst FE_PHC8951_mem_in_126 (BUFFD1)

    Added inst FE_PHC8952_mem_in_47 (CKBD0)

    Added inst FE_PHC8953_mem_in_41 (CKBD0)

    Added inst FE_PHC8954_mem_in_116 (BUFFD1)

    Added inst FE_PHC8955_mem_in_6 (BUFFD1)

    Added inst FE_PHC8956_mem_in_114 (BUFFD1)

    Added inst FE_PHC8957_mem_in_93 (BUFFD1)

    Added inst FE_PHC8958_mem_in_119 (CKBD0)

    Added inst FE_PHC8959_mem_in_125 (CKBD0)

    Added inst FE_PHC8960_mem_in_121 (CKBD0)

    Added inst FE_PHC8961_mem_in_127 (CKBD0)

    Added inst FE_PHC8962_mem_in_31 (CKBD0)

    Added inst FE_PHC8963_mem_in_3 (CKBD0)

    Added inst FE_PHC8964_mem_in_94 (CKBD0)

    Added inst FE_PHC8965_mem_in_18 (CKBD0)

    Added inst FE_PHC8966_mem_in_35 (CKBD0)

    Added inst FE_PHC8967_mem_in_67 (CKBD0)

    Added inst FE_PHC8968_mem_in_46 (CKBD0)

    Added inst FE_PHC8969_mem_in_107 (CKBD0)

    Added inst FE_PHC8970_mem_in_15 (CKBD0)

    Added inst FE_PHC8971_mem_in_78 (CKBD0)

    Added inst FE_PHC8972_mem_in_12 (BUFFD1)

    Added inst FE_PHC8973_FE_OFN342_core_instance_array_out_40 (CKBD0)

    Added inst FE_PHC8974_mem_in_25 (BUFFD1)

    Added inst FE_PHC8975_mem_in_29 (BUFFD1)

    Added inst FE_PHC8976_mem_in_76 (BUFFD1)

    Added inst FE_PHC8977_mem_in_2 (BUFFD1)

    Added inst FE_PHC8978_mem_in_10 (BUFFD1)

    Added inst FE_PHC8979_mem_in_110 (BUFFD1)

    Added inst FE_PHC8980_mem_in_101 (BUFFD1)

    Added inst FE_PHC8981_mem_in_4 (BUFFD1)

    Added inst FE_PHC8982_inst_12 (CKBD0)

    Added inst FE_PHC8983_mem_in_53 (CKBD0)

    Added inst FE_PHC8984_inst_1 (CKBD0)

    Added inst FE_PHC8985_FE_OFN326_core_instance_array_out_67 (BUFFD1)

    Added inst FE_PHC8986_inst_13 (CKBD0)

    Added inst FE_PHC8987_FE_OFN340_core_instance_array_out_42 (CKBD1)

    Added inst FE_PHC8988_inst_11 (CKBD0)

    Added inst FE_PHC8989_inst_3 (CKBD0)

    Added inst FE_PHC8990_inst_10 (CKBD0)

    Added inst FE_PHC8991_inst_9 (CKBD0)

    Added inst FE_PHC8992_inst_5 (CKBD0)

    Added inst FE_PHC8993_reset (CKBD0)

    Added inst FE_PHC8994_inst_4 (CKBD0)

    Added inst FE_PHC8995_FE_OFN318_core_instance_array_out_84 (BUFFD1)

    Added inst FE_PHC8996_inst_0 (CKBD1)

    Added inst FE_PHC8997_inst_14 (CKBD0)

    Added inst FE_PHC8998_FE_OFN338_core_instance_array_out_44 (CKBD2)

    Added inst FE_PHC8999_inst_2 (CKBD0)

    Added inst FE_PHC9000_inst_8 (CKBD1)

    Added inst FE_PHC9001_FE_OFN324_core_instance_array_out_69 (BUFFD3)

    Added inst FE_PHC9002_DP_OP_1332J1_126_8403_n595 (CKBD1)

    Added inst FE_PHC9003_FE_OFN341_core_instance_array_out_41 (BUFFD0)

    Added inst FE_PHC9004_FE_OCPN17407_core_instance_array_out_46 (CKBD4)

    Added inst FE_PHC9005_DP_OP_1332J1_126_8403_n43 (CKBD4)

    Added inst FE_PHC9006_FE_OCPN7132_n8819 (BUFFD1)

    Added inst FE_PHC9007_inst_15 (BUFFD1)

    Added inst FE_PHC9008_FE_OFN339_core_instance_array_out_43 (BUFFD6)

    Added inst FE_PHC9009_core_instance_mac_array_instance_q_temp_295 (CKBD1)

    Added inst FE_PHC9010_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_47 (CKBD1)

    Added inst FE_PHC9011_DP_OP_1330J1_124_8403_n22 (CKBD1)

    Added inst FE_PHC9012_DP_OP_1329J1_123_8403_n43 (CKBD0)

    Added inst FE_PHC9013_FE_OFN1058_core_instance_mac_array_instance_q_temp_335 (CKBD1)

    Added inst FE_PHC9014_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_71 (CKBD1)

    Added inst FE_PHC9015_n10266 (CKBD1)

    Added inst FE_PHC9016_n10667 (CKBD1)

    Added inst FE_PHC9017_n6708 (CKBD4)

    Added inst FE_PHC9018_DP_OP_1333J1_127_8403_n43 (CKBD4)

    Added inst FE_PHC9019_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_64 (CKBD1)

    Added inst FE_PHC9020_FE_OFN1335_core_instance_mac_array_instance_q_temp_1111 (CKBD1)

    Added inst FE_PHC9021_FE_OFN1268_core_instance_mac_array_instance_q_temp_1120 (CKBD0)

    Added inst FE_PHC9022_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_95 (CKBD1)

    Added inst FE_PHC9023_core_instance_mac_array_instance_q_temp_207 (CKBD2)

    Added inst FE_PHC9024_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_39 (BUFFD1)

    Added inst FE_PHC9025_n10605 (CKBD0)

    Added inst FE_PHC9026_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_23 (CKBD0)

    Added inst FE_PHC9027_n7557 (CKBD1)

    Added inst FE_PHC9028_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_23 (CKBD0)

    Added inst FE_PHC9029_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_79 (CKBD1)

    Added inst FE_PHC9030_n7442 (CKBD1)

    Added inst FE_PHC9031_core_instance_mac_array_instance_q_temp_880 (CKBD1)

    Added inst FE_PHC9032_n10580 (CKBD0)

    Added inst FE_PHC9033_FE_OFN1316_core_instance_mac_array_instance_q_temp_1119 (CKBD0)

    Added inst FE_PHC9034_n11673 (CKBD0)

    Added inst FE_PHC9035_core_instance_mac_array_instance_q_temp_306 (CKBD2)

    Added inst FE_PHC9036_core_instance_mac_array_instance_q_temp_368 (CKBD1)

    Added inst FE_PHC9037_n7564 (CKBD1)

    Added inst FE_PHC9038_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_39 (CKBD0)

    Added inst FE_PHC9039_core_instance_mac_array_instance_q_temp_279 (CKBD0)

    Added inst FE_PHC9040_core_instance_ofifo_inst_col_idx_5__fifo_instance_N169 (BUFFD1)

    Added inst FE_PHC9041_n15325 (CKBD0)

    Added inst FE_PHC9042_FE_OFN342_core_instance_array_out_40 (CKBD0)

    Added inst FE_PHC9043_n11788 (CKBD0)

    Added inst FE_PHC9044_core_instance_ofifo_inst_col_idx_5__fifo_instance_N164 (BUFFD1)

    Added inst FE_PHC9045_core_instance_qmem_instance_N75 (CKBD0)

    Added inst FE_PHC9046_core_instance_mac_array_instance_col_idx_1__mac_col_inst_N34 (CKBD0)

    Added inst FE_PHC9047_core_instance_ofifo_inst_col_idx_5__fifo_instance_N154 (BUFFD0)

    Added inst FE_PHC9048_core_instance_kmem_instance_N74 (CKBD0)

    Added inst FE_PHC9049_core_instance_kmem_instance_N69 (CKBD0)

    Added inst FE_PHC9050_FE_OFN483_core_instance_array_out_100 (CKBD2)

    Added inst FE_PHC9051_core_instance_kmem_instance_N77 (CKBD0)

    Added inst FE_PHC9052_core_instance_mac_array_instance_col_idx_1__mac_col_inst_N35 (CKBD0)

    Added inst FE_PHC9053_core_instance_kmem_instance_N72 (CKBD0)

    Added inst FE_PHC9054_core_instance_ofifo_inst_col_idx_5__fifo_instance_N162 (BUFFD1)

    Added inst FE_PHC9055_core_instance_kmem_instance_N70 (CKBD0)

    Added inst FE_PHC9056_core_instance_ofifo_inst_col_idx_5__fifo_instance_N161 (CKBD0)

    Added inst FE_PHC9057_n11695 (BUFFD1)

    Added inst FE_PHC9058_FE_OCPN8070_core_instance_array_out_88 (CKBD1)

    Added inst FE_PHC9059_core_instance_array_out_89 (BUFFD1)

    Added inst FE_PHC9060_n13681 (CKBD0)

    Added inst FE_PHC9061_n9659 (BUFFD1)

    Added inst FE_PHC9062_core_instance_array_out_22 (BUFFD2)

    Added inst FE_PHC9063_DP_OP_1335J1_129_8403_n22 (CKBD0)

    Added inst FE_PHC9064_FE_OFN306_core_instance_array_out_106 (CKBD4)

    Added inst FE_PHC9065_FE_RN_3736_0 (CKBD1)

    Added inst FE_PHC9066_FE_OFN309_core_instance_array_out_104 (CKBD0)

    Added inst FE_PHC9067_DP_OP_1335J1_129_8403_n493 (BUFFD1)

    Added inst FE_PHC9068_FE_OFN307_core_instance_array_out_105 (CKBD4)

    Added inst FE_PHC9069_FE_RN_4855_0 (CKBD1)

    Added inst FE_PHC9070_FE_RN_4795_0 (CKBD0)

    Added inst FE_PHC9071_DP_OP_1335J1_129_8403_n595 (CKBD1)

    Added inst FE_PHC9072_FE_OFN15861_core_instance_array_out_25 (BUFFD1)

    Added inst FE_PHC9073_DP_OP_1332J1_126_8403_n46 (CKBD1)

    Added inst FE_PHC9074_FE_OFN350_core_instance_array_out_24 (CKBD0)

    Added inst FE_PHC9075_DP_OP_1335J1_129_8403_n26 (CKBD1)

    Added inst FE_PHC9076_FE_RN_312_0 (CKBD2)

    Added inst FE_PHC9077_DP_OP_1332J1_126_8403_n25 (CKBD0)

    Added inst FE_PHC9078_DP_OP_1333J1_127_8403_n1097 (CKBD1)

    Added inst FE_PHC9079_n10383 (CKBD0)

    Added inst FE_PHC9080_FE_RN_3659_0 (CKBD0)

    Added inst FE_PHC9081_DP_OP_1335J1_129_8403_n232 (CKBD1)

    Added inst FE_PHC9082_DP_OP_1335J1_129_8403_n492 (BUFFD1)

    Added inst FE_PHC9083_FE_RN_192_0 (CKBD1)

    Added inst FE_PHC9084_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9085_DP_OP_1335J1_129_8403_n681 (CKBD1)
    Committed inst FE_PHC8640_DP_OP_1334J1_128_8403_n22, resized cell BUFFD1 -> cell BUFFD0
    Committed inst FE_PHC8644_DP_OP_1331J1_125_8403_n22, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC8683_n10421, resized cell CKBD1 -> cell BUFFD0

    Added inst FE_PHC9086_n15209 (CKBD0)

    Added inst FE_PHC9087_n10844 (CKBD0)

    Added inst FE_PHC9088_FE_RN_3456_0 (BUFFD1)

    Added inst FE_PHC9089_FE_RN_111_0 (CKBD1)

    Added inst FE_PHC9090_FE_OFN304_core_instance_array_out_107 (CKBD4)

    Added inst FE_PHC9091_FE_OFN306_core_instance_array_out_106 (CKBD4)

    Added inst FE_PHC9092_DP_OP_1329J1_123_8403_n22 (BUFFD1)

    Added inst FE_PHC9093_DP_OP_1333J1_127_8403_n22 (BUFFD1)

    Added inst FE_PHC9094_FE_RN_16565_0 (BUFFD1)

    Added inst FE_PHC9095_FE_OCPN16459_core_instance_array_out_108 (CKBD4)

    Added inst FE_PHC9096_FE_RN_820_0 (CKBD1)

    Added inst FE_PHC9097_DP_OP_1329J1_123_8403_n116 (BUFFD1)

    Added inst FE_PHC9098_core_instance_array_out_27 (CKBD0)

    Added inst FE_PHC9099_DP_OP_1329J1_123_8403_n492 (CKBD1)

    Added inst FE_PHC9100_DP_OP_1333J1_127_8403_n232 (CKBD1)

    Added inst FE_PHC9101_DP_OP_1333J1_127_8403_n27 (CKBD1)

    Added inst FE_PHC9102_DP_OP_1329J1_123_8403_n170 (CKBD1)

    Added inst FE_PHC9103_DP_OP_1333J1_127_8403_n115 (BUFFD1)

    Added inst FE_PHC9104_DP_OP_1333J1_127_8403_n116 (BUFFD1)

    Added inst FE_PHC9105_DP_OP_1333J1_127_8403_n394 (BUFFD1)

    Added inst FE_PHC9106_DP_OP_1333J1_127_8403_n170 (CKBD1)

    Added inst FE_PHC9107_DP_OP_1333J1_127_8403_n309 (CKBD1)
    Committed inst FE_PHC8627_DP_OP_1332J1_126_8403_n595, resized cell CKBD2 -> cell CKBD0
    Committed inst FE_PHC8742_FE_OCPN16384_core_instance_array_out_91, resized cell CKBD2 -> cell CKBD0

    Added inst FE_PHC9108_core_instance_array_out_27 (BUFFD1)

    Added inst FE_PHC9109_core_instance_array_out_30 (BUFFD1)

    Added inst FE_PHC9110_FE_RN_4758_0 (CKBD1)

    Added inst FE_PHC9111_FE_RN_4756_0 (BUFFD1)

    Added inst FE_PHC9112_FE_OFN346_core_instance_array_out_29 (CKBD1)

    Added inst FE_PHC9113_core_instance_array_out_28 (CKBD1)

    Added inst FE_PHC9114_FE_RN_4759_0 (BUFFD1)

    Added inst FE_PHC9115_core_instance_array_out_31 (BUFFD1)

    Added inst FE_PHC9116_FE_RN_4850_0 (CKBD1)

    Added inst FE_PHC9117_FE_RN_4516_0 (CKBD0)

    Added inst FE_PHC9118_FE_RN_114_0 (CKBD0)

    Added inst FE_PHC9119_core_instance_array_out_151 (BUFFD1)

    Added inst FE_PHC9120_FE_RN_3511_0 (CKBD1)

    Added inst FE_PHC9121_FE_RN_3177_0 (CKBD1)

    Added inst FE_PHC9122_FE_OFN302_core_instance_array_out_109 (CKBD1)

    Added inst FE_PHC9123_FE_OCPN16313_core_instance_array_out_155 (CKBD4)

    Added inst FE_PHC9124_DP_OP_1328J1_122_8403_n22 (BUFFD1)

    Added inst FE_PHC9125_FE_RN_3513_0 (BUFFD1)

    Added inst FE_PHC9126_FE_RN_4_0 (CKBD1)
    Committed inst FE_PHC8788_FE_OCPN17227_core_instance_array_out_146, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_RC_7909_0, resized cell ND2D0 -> cell CKND2D0
    Uncommitted inst FE_RC_7909_0, resized cell CKND2D0 -> cell ND2D0

    Added inst FE_PHC9127_FE_RN_4507_0 (CKBD0)

    Added inst FE_PHC9128_DP_OP_1328J1_122_8403_n22 (CKBD0)

    Added inst FE_PHC9129_FE_RN_3513_0 (BUFFD1)

    Added inst FE_PHC9130_FE_RN_4759_0 (BUFFD1)

    Added inst FE_PHC9131_FE_RN_3325_0 (CKBD0)

    Added inst FE_PHC9132_core_instance_array_out_33 (CKBD2)

    Added inst FE_PHC9133_FE_OFN15433_core_instance_array_out_111 (CKBD0)
    Committed inst FE_OCPC8012_n10836, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_RC_6526_0, resized cell ND2D1 -> cell CKND2D0
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1927
      TNS :    -247.5541
      #VP :         6135
      TNS+:     129.3236/288 improved (0.4490 per commit, 34.314%)
  Density :      93.225%
------------------------------------------------------------------------------------------
 280 buffer added (phase total 1058, total 1058)
 8 inst resized (phase total 16, total 16)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:16.1 real=0:00:16.0
 accumulated cpu=0:03:13 real=0:03:13 totSessionCpu=5:41:16 mem=3162.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 47.86 %
    there are 313 full evals passed out of 654 
===========================================================================================

Starting Phase 1 Step 2 Iter 4 ...

    Added inst FE_PHC9134_mem_in_53 (CKBD0)

    Added inst FE_PHC9135_mem_in_100 (CKBD0)

    Added inst FE_PHC9136_mem_in_30 (CKBD0)

    Added inst FE_PHC9137_inst_16 (CKBD0)

    Added inst FE_PHC9138_mem_in_66 (CKBD0)

    Added inst FE_PHC9139_mem_in_65 (CKBD0)

    Added inst FE_PHC9140_mem_in_68 (CKBD0)

    Added inst FE_PHC9141_mem_in_78 (CKBD0)

    Added inst FE_PHC9142_mem_in_104 (CKBD0)

    Added inst FE_PHC9143_mem_in_73 (CKBD0)

    Added inst FE_PHC9144_mem_in_7 (CKBD0)

    Added inst FE_PHC9145_mem_in_77 (CKBD0)

    Added inst FE_PHC9146_mem_in_81 (CKBD0)

    Added inst FE_PHC9147_mem_in_112 (CKBD0)

    Added inst FE_PHC9148_mem_in_72 (CKBD0)

    Added inst FE_PHC9149_mem_in_17 (CKBD0)

    Added inst FE_PHC9150_mem_in_39 (CKBD0)

    Added inst FE_PHC9151_mem_in_11 (CKBD0)

    Added inst FE_PHC9152_mem_in_123 (CKBD0)

    Added inst FE_PHC9153_mem_in_58 (CKBD0)

    Added inst FE_PHC9154_mem_in_82 (CKBD0)

    Added inst FE_PHC9155_mem_in_24 (CKBD0)

    Added inst FE_PHC9156_mem_in_57 (CKBD0)

    Added inst FE_PHC9157_mem_in_106 (CKBD0)

    Added inst FE_PHC9158_mem_in_5 (CKBD0)

    Added inst FE_PHC9159_mem_in_27 (CKBD0)

    Added inst FE_PHC9160_mem_in_64 (CKBD0)

    Added inst FE_PHC9161_mem_in_105 (CKBD0)

    Added inst FE_PHC9162_mem_in_28 (CKBD0)

    Added inst FE_PHC9163_mem_in_19 (CKBD0)

    Added inst FE_PHC9164_mem_in_56 (CKBD0)

    Added inst FE_PHC9165_mem_in_8 (CKBD0)

    Added inst FE_PHC9166_mem_in_88 (CKBD0)

    Added inst FE_PHC9167_mem_in_59 (CKBD0)

    Added inst FE_PHC9168_mem_in_9 (CKBD0)

    Added inst FE_PHC9169_mem_in_54 (CKBD0)

    Added inst FE_PHC9170_mem_in_48 (CKBD0)

    Added inst FE_PHC9171_mem_in_52 (CKBD0)

    Added inst FE_PHC9172_mem_in_121 (CKBD0)

    Added inst FE_PHC9173_mem_in_49 (CKBD0)

    Added inst FE_PHC9174_mem_in_74 (CKBD0)

    Added inst FE_PHC9175_mem_in_92 (CKBD0)

    Added inst FE_PHC9176_mem_in_94 (CKBD0)

    Added inst FE_PHC9177_mem_in_79 (CKBD0)

    Added inst FE_PHC9178_mem_in_96 (CKBD0)

    Added inst FE_PHC9179_mem_in_83 (CKBD0)

    Added inst FE_PHC9180_mem_in_14 (CKBD0)

    Added inst FE_PHC9181_mem_in_111 (CKBD0)

    Added inst FE_PHC9182_mem_in_117 (CKBD0)

    Added inst FE_PHC9183_mem_in_113 (CKBD0)

    Added inst FE_PHC9184_mem_in_18 (CKBD0)

    Added inst FE_PHC9185_mem_in_84 (CKBD0)

    Added inst FE_PHC9186_mem_in_87 (CKBD0)

    Added inst FE_PHC9187_mem_in_90 (CKBD0)

    Added inst FE_PHC9188_mem_in_95 (CKBD0)

    Added inst FE_PHC9189_mem_in_80 (CKBD0)

    Added inst FE_PHC9190_mem_in_44 (CKBD0)

    Added inst FE_PHC9191_mem_in_114 (BUFFD1)

    Added inst FE_PHC9192_mem_in_31 (CKBD0)

    Added inst FE_PHC9193_mem_in_122 (CKBD0)

    Added inst FE_PHC9194_mem_in_98 (CKBD0)

    Added inst FE_PHC9195_mem_in_103 (CKBD0)

    Added inst FE_PHC9196_mem_in_22 (CKBD0)

    Added inst FE_PHC9197_mem_in_26 (CKBD0)

    Added inst FE_PHC9198_mem_in_86 (CKBD0)

    Added inst FE_PHC9199_mem_in_0 (CKBD0)

    Added inst FE_PHC9200_mem_in_1 (CKBD0)

    Added inst FE_PHC9201_mem_in_109 (CKBD0)

    Added inst FE_PHC9202_mem_in_115 (CKBD0)

    Added inst FE_PHC9203_mem_in_120 (CKBD0)

    Added inst FE_PHC9204_mem_in_13 (CKBD0)

    Added inst FE_PHC9205_mem_in_21 (CKBD0)

    Added inst FE_PHC9206_mem_in_23 (CKBD0)

    Added inst FE_PHC9207_mem_in_38 (CKBD0)

    Added inst FE_PHC9208_mem_in_85 (CKBD0)

    Added inst FE_PHC9209_mem_in_37 (CKBD0)

    Added inst FE_PHC9210_mem_in_50 (CKBD0)

    Added inst FE_PHC9211_mem_in_51 (CKBD0)

    Added inst FE_PHC9212_mem_in_16 (CKBD0)

    Added inst FE_PHC9213_mem_in_99 (CKBD0)

    Added inst FE_PHC9214_mem_in_41 (CKBD0)

    Added inst FE_PHC9215_mem_in_47 (CKBD0)

    Added inst FE_PHC9216_mem_in_32 (CKBD0)

    Added inst FE_PHC9217_mem_in_70 (CKBD0)

    Added inst FE_PHC9218_mem_in_93 (BUFFD1)

    Added inst FE_PHC9219_mem_in_12 (BUFFD1)

    Added inst FE_PHC9220_mem_in_91 (CKBD0)

    Added inst FE_PHC9221_mem_in_119 (CKBD0)

    Added inst FE_PHC9222_mem_in_107 (CKBD0)

    Added inst FE_PHC9223_mem_in_108 (CKBD0)

    Added inst FE_PHC9224_mem_in_127 (CKBD0)

    Added inst FE_PHC9225_mem_in_15 (CKBD0)

    Added inst FE_PHC9226_mem_in_3 (CKBD0)

    Added inst FE_PHC9227_mem_in_36 (CKBD0)

    Added inst FE_PHC9228_mem_in_35 (CKBD0)

    Added inst FE_PHC9229_mem_in_67 (CKBD0)

    Added inst FE_PHC9230_mem_in_125 (CKBD0)

    Added inst FE_PHC9231_mem_in_97 (CKBD0)

    Added inst FE_PHC9232_mem_in_4 (BUFFD1)

    Added inst FE_PHC9233_mem_in_89 (CKBD0)

    Added inst FE_PHC9234_mem_in_69 (CKBD0)

    Added inst FE_PHC9235_mem_in_102 (BUFFD1)

    Added inst FE_PHC9236_mem_in_40 (CKBD0)

    Added inst FE_PHC9237_mem_in_110 (BUFFD1)

    Added inst FE_PHC9238_mem_in_20 (BUFFD1)

    Added inst FE_PHC9239_mem_in_116 (BUFFD1)

    Added inst FE_PHC9240_mem_in_126 (BUFFD1)

    Added inst FE_PHC9241_mem_in_6 (BUFFD1)

    Added inst FE_PHC9242_mem_in_118 (BUFFD1)

    Added inst FE_PHC9243_mem_in_101 (BUFFD1)

    Added inst FE_PHC9244_mem_in_10 (BUFFD1)

    Added inst FE_PHC9245_mem_in_2 (BUFFD1)

    Added inst FE_PHC9246_mem_in_55 (CKBD0)

    Added inst FE_PHC9247_mem_in_75 (CKBD0)

    Added inst FE_PHC9248_mem_in_25 (BUFFD1)

    Added inst FE_PHC9249_mem_in_43 (CKBD0)

    Added inst FE_PHC9250_mem_in_29 (BUFFD1)

    Added inst FE_PHC9251_mem_in_71 (CKBD0)

    Added inst FE_PHC9252_mem_in_46 (CKBD0)

    Added inst FE_PHC9253_mem_in_62 (CKBD0)

    Added inst FE_PHC9254_mem_in_33 (CKBD0)

    Added inst FE_PHC9255_mem_in_124 (CKBD0)

    Added inst FE_PHC9256_mem_in_45 (CKBD0)

    Added inst FE_PHC9257_mem_in_60 (CKBD0)

    Added inst FE_PHC9258_inst_13 (CKBD0)

    Added inst FE_PHC9259_mem_in_34 (CKBD0)

    Added inst FE_PHC9260_mem_in_63 (CKBD0)

    Added inst FE_PHC9261_FE_OFN483_core_instance_array_out_100 (CKBD2)

    Added inst FE_PHC9262_mem_in_61 (CKBD0)

    Added inst FE_PHC9263_mem_in_42 (CKBD0)

    Added inst FE_PHC9264_inst_1 (CKBD0)

    Added inst FE_PHC9265_mem_in_76 (BUFFD1)

    Added inst FE_PHC9266_FE_OFN326_core_instance_array_out_67 (BUFFD1)

    Added inst FE_PHC9267_FE_OFN124_inst_6 (CKBD0)

    Added inst FE_PHC9268_inst_12 (CKBD0)

    Added inst FE_PHC9269_inst_3 (CKBD0)

    Added inst FE_PHC9270_reset (BUFFD2)

    Added inst FE_PHC9271_inst_9 (CKBD0)

    Added inst FE_PHC9272_inst_11 (CKBD0)

    Added inst FE_PHC9273_inst_4 (CKBD0)

    Added inst FE_PHC9274_inst_2 (CKBD0)

    Added inst FE_PHC9275_inst_10 (CKBD0)

    Added inst FE_PHC9276_FE_OFN338_core_instance_array_out_44 (CKBD4)

    Added inst FE_PHC9277_inst_14 (CKBD0)

    Added inst FE_PHC9278_FE_OCPN8070_core_instance_array_out_88 (BUFFD1)

    Added inst FE_PHC9279_FE_OFN318_core_instance_array_out_84 (BUFFD1)

    Added inst FE_PHC9280_core_instance_array_out_89 (BUFFD1)

    Added inst FE_PHC9281_FE_OFN324_core_instance_array_out_69 (BUFFD2)

    Added inst FE_PHC9282_inst_0 (CKBD1)

    Added inst FE_PHC9283_inst_15 (BUFFD1)

    Added inst FE_PHC9284_core_instance_mac_array_instance_q_temp_295 (CKBD1)

    Added inst FE_PHC9285_FE_OCPN17407_core_instance_array_out_46 (CKBD4)

    Added inst FE_PHC9286_FE_OCPN16384_core_instance_array_out_91 (BUFFD1)

    Added inst FE_PHC9287_FE_OCPN17227_core_instance_array_out_146 (BUFFD1)

    Added inst FE_PHC9288_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_87 (CKBD1)

    Added inst FE_PHC9289_DP_OP_1329J1_123_8403_n43 (CKBD0)

    Added inst FE_PHC9290_DP_OP_1332J1_126_8403_n43 (CKBD4)

    Added inst FE_PHC9291_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_23 (CKBD1)

    Added inst FE_PHC9292_FE_OFN15861_core_instance_array_out_25 (BUFFD1)

    Added inst FE_PHC9293_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_47 (CKBD1)

    Added inst FE_PHC9294_FE_OFN315_core_instance_array_out_87 (CKBD4)

    Added inst FE_PHC9295_DP_OP_1334J1_128_8403_n22 (BUFFD1)

    Added inst FE_PHC9296_n7442 (CKBD1)

    Added inst FE_PHC9297_DP_OP_1331J1_125_8403_n22 (BUFFD1)

    Added inst FE_PHC9298_DP_OP_1328J1_122_8403_n22 (CKBD0)

    Added inst FE_PHC9299_DP_OP_1333J1_127_8403_n43 (CKBD1)

    Added inst FE_PHC9300_n11571 (BUFFD1)

    Added inst FE_PHC9301_DP_OP_1333J1_127_8403_n1435 (CKBD0)

    Added inst FE_PHC9302_core_instance_mac_array_instance_q_temp_279 (CKBD1)

    Added inst FE_PHC9303_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_95 (CKBD1)

    Added inst FE_PHC9304_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_79 (BUFFD1)

    Added inst FE_PHC9305_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_39 (BUFFD1)

    Added inst FE_PHC9306_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_39 (BUFFD1)

    Added inst FE_PHC9307_FE_OFN141_core_instance_qmem_instance_N240 (CKBD0)

    Added inst FE_PHC9308_FE_OFN402_core_instance_qmem_instance_N254 (CKBD0)

    Added inst FE_PHC9309_FE_OFN399_core_instance_qmem_instance_N256 (CKBD0)

    Added inst FE_PHC9310_core_instance_qmem_instance_N69 (CKBD0)

    Added inst FE_PHC9311_core_instance_kmem_instance_N70 (CKBD0)

    Added inst FE_PHC9312_core_instance_kmem_instance_N69 (CKBD0)

    Added inst FE_PHC9313_core_instance_mac_array_instance_col_idx_1__mac_col_inst_N35 (CKBD0)

    Added inst FE_PHC9314_core_instance_kmem_instance_N71 (CKBD0)

    Added inst FE_PHC9315_core_instance_kmem_instance_N79 (CKBD0)

    Added inst FE_PHC9316_core_instance_kmem_instance_N74 (CKBD0)

    Added inst FE_PHC9317_core_instance_kmem_instance_N77 (CKBD0)

    Added inst FE_PHC9318_n14795 (CKBD0)

    Added inst FE_PHC9319_core_instance_qmem_instance_N230 (CKBD0)

    Added inst FE_PHC9320_n13383 (BUFFD4)

    Added inst FE_PHC9321_inst_11 (BUFFD0)

    Added inst FE_PHC9322_core_instance_psum_mem_instance_N282 (BUFFD1)

    Added inst FE_PHC9323_n11703 (BUFFD1)

    Added inst FE_PHC9324_FE_OCPN8070_core_instance_array_out_88 (CKBD2)

    Added inst FE_PHC9325_FE_OFN306_core_instance_array_out_106 (CKBD2)

    Added inst FE_PHC9326_DP_OP_1333J1_127_8403_n595 (CKBD2)

    Added inst FE_PHC9327_DP_OP_1335J1_129_8403_n22 (BUFFD1)

    Added inst FE_PHC9328_DP_OP_1333J1_127_8403_n493 (CKBD4)

    Added inst FE_PHC9329_DP_OP_1332J1_126_8403_n43 (CKBD1)

    Added inst FE_PHC9330_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_39 (CKBD1)

    Added inst FE_PHC9331_core_instance_array_out_148 (BUFFD4)

    Added inst FE_PHC9332_FE_RN_3454_0 (BUFFD1)

    Added inst FE_PHC9333_n11704 (CKBD1)

    Added inst FE_PHC9334_FE_RN_3736_0 (CKBD1)

    Added inst FE_PHC9335_core_instance_array_out_151 (CKBD0)

    Added inst FE_PHC9336_FE_OCPN16313_core_instance_array_out_155 (CKBD4)

    Added inst FE_PHC9337_core_instance_array_out_147 (CKBD4)

    Added inst FE_PHC9338_FE_OFN307_core_instance_array_out_105 (BUFFD8)

    Added inst FE_PHC9339_FE_RN_4846_0 (CKBD1)

    Added inst FE_PHC9340_FE_RN_4850_0 (CKBD1)
    Committed inst FE_PHC9014_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_71, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC9015_n10266, resized cell CKBD1 -> cell CKBD0
    Committed inst U13266, resized cell NR2D1 -> cell NR2XD0
    Uncommitted inst U13266, resized cell NR2XD0 -> cell NR2D1

    Added inst FE_PHC9341_n15220 (CKBD0)

    Added inst FE_PHC9342_core_instance_psum_mem_instance_N266 (CKBD0)

    Added inst FE_PHC9343_n15249 (BUFFD1)

    Added inst FE_PHC9344_DP_OP_1329J1_123_8403_n22 (CKBD1)

    Added inst FE_PHC9345_n11698 (BUFFD1)

    Added inst FE_PHC9346_FE_RN_3456_0 (CKBD1)

    Added inst FE_PHC9347_FE_RN_111_0 (CKBD1)

    Added inst FE_PHC9348_FE_OFN346_core_instance_array_out_29 (CKBD1)

    Added inst FE_PHC9349_FE_OFN304_core_instance_array_out_107 (CKBD4)

    Added inst FE_PHC9350_core_instance_array_out_28 (CKBD1)

    Added inst FE_PHC9351_core_instance_array_out_31 (CKBD1)

    Added inst FE_PHC9352_FE_OCPN6463_n9821 (CKBD1)

    Added inst FE_PHC9353_core_instance_array_out_27 (CKBD0)

    Added inst FE_PHC9354_FE_RN_312_0 (CKBD0)

    Added inst FE_PHC9355_FE_RN_16565_0 (CKBD1)

    Added inst FE_PHC9356_FE_OFN15433_core_instance_array_out_111 (CKBD0)

    Added inst FE_PHC9357_DP_OP_1333J1_127_8403_n27 (CKBD4)

    Added inst FE_PHC9358_n10844 (CKBD0)

    Added inst FE_PHC9359_core_instance_array_out_30 (CKBD1)

    Added inst FE_PHC9360_FE_OFN15412_core_instance_array_out_96 (CKBD1)
    Committed inst FE_PHC9093_DP_OP_1333J1_127_8403_n22, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC8832_FE_RN_15668_0, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC8457_DP_OP_1333J1_127_8403_n115, resized cell CKBD1 -> cell BUFFD0

    Added inst FE_PHC9361_core_instance_array_out_30 (BUFFD1)

    Added inst FE_PHC9362_n15280 (CKBD2)

    Added inst FE_PHC9363_n3777 (BUFFD1)

    Added inst FE_PHC9364_FE_RN_4756_0 (CKBD1)

    Added inst FE_PHC9365_core_instance_array_out_27 (CKBD2)

    Added inst FE_PHC9366_FE_RN_4758_0 (CKBD1)

    Added inst FE_PHC9367_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9368_FE_RN_4516_0 (CKBD0)

    Added inst FE_PHC9369_FE_RN_4510_0 (CKBD4)

    Added inst FE_PHC9370_n3884 (CKBD2)

    Added inst FE_PHC9371_FE_RN_4507_0 (CKBD0)

    Added inst FE_PHC9372_FE_RN_3513_0 (CKBD1)
    Committed inst FE_RC_180_0, resized cell ND2D1 -> cell CKND2D0
===========================================================================================
  Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1927
      TNS :    -128.0550
      #VP :         4434
      TNS+:     119.4991/245 improved (0.4878 per commit, 48.272%)
  Density :      93.355%
------------------------------------------------------------------------------------------
 239 buffer added (phase total 1297, total 1297)
 6 inst resized (phase total 22, total 22)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:14.0 real=0:00:14.0
 accumulated cpu=0:03:27 real=0:03:27 totSessionCpu=5:41:31 mem=3181.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 76.99 %
    there are 251 full evals passed out of 326 
===========================================================================================

Starting Phase 1 Step 2 Iter 5 ...

    Added inst FE_PHC9373_mem_in_30 (CKBD0)

    Added inst FE_PHC9374_mem_in_13 (CKBD0)

    Added inst FE_PHC9375_mem_in_29 (BUFFD1)

    Added inst FE_PHC9376_mem_in_25 (BUFFD1)

    Added inst FE_PHC9377_mem_in_0 (CKBD0)

    Added inst FE_PHC9378_mem_in_22 (CKBD0)

    Added inst FE_PHC9379_mem_in_1 (CKBD0)

    Added inst FE_PHC9380_mem_in_5 (CKBD0)

    Added inst FE_PHC9381_mem_in_31 (CKBD0)

    Added inst FE_PHC9382_mem_in_125 (CKBD0)

    Added inst FE_PHC9383_mem_in_8 (CKBD0)

    Added inst FE_PHC9384_mem_in_6 (BUFFD1)

    Added inst FE_PHC9385_mem_in_109 (CKBD0)

    Added inst FE_PHC9386_mem_in_3 (CKBD0)

    Added inst FE_PHC9387_mem_in_115 (CKBD0)

    Added inst FE_PHC9388_mem_in_98 (CKBD0)

    Added inst FE_PHC9389_mem_in_19 (CKBD0)

    Added inst FE_PHC9390_mem_in_38 (CKBD0)

    Added inst FE_PHC9391_mem_in_90 (CKBD0)

    Added inst FE_PHC9392_mem_in_14 (CKBD0)

    Added inst FE_PHC9393_mem_in_57 (CKBD0)

    Added inst FE_PHC9394_mem_in_21 (CKBD0)

    Added inst FE_PHC9395_mem_in_119 (CKBD0)

    Added inst FE_PHC9396_mem_in_15 (CKBD0)

    Added inst FE_PHC9397_mem_in_28 (CKBD0)

    Added inst FE_PHC9398_mem_in_16 (CKBD0)

    Added inst FE_PHC9399_mem_in_77 (CKBD0)

    Added inst FE_PHC9400_mem_in_107 (CKBD0)

    Added inst FE_PHC9401_mem_in_111 (CKBD0)

    Added inst FE_PHC9402_mem_in_110 (BUFFD1)

    Added inst FE_PHC9403_mem_in_2 (BUFFD1)

    Added inst FE_PHC9404_mem_in_101 (BUFFD1)

    Added inst FE_PHC9405_mem_in_4 (BUFFD1)

    Added inst FE_PHC9406_mem_in_10 (BUFFD1)

    Added inst FE_PHC9407_mem_in_53 (CKBD0)

    Added inst FE_PHC9408_mem_in_12 (BUFFD1)

    Added inst FE_PHC9409_mem_in_121 (CKBD0)

    Added inst FE_PHC9410_mem_in_108 (CKBD0)

    Added inst FE_PHC9411_mem_in_123 (CKBD0)

    Added inst FE_PHC9412_mem_in_20 (BUFFD1)

    Added inst FE_PHC9413_mem_in_37 (CKBD0)

    Added inst FE_PHC9414_mem_in_17 (CKBD0)

    Added inst FE_PHC9415_mem_in_47 (CKBD0)

    Added inst FE_PHC9416_mem_in_11 (CKBD0)

    Added inst FE_PHC9417_mem_in_105 (CKBD0)

    Added inst FE_PHC9418_mem_in_26 (CKBD0)

    Added inst FE_PHC9419_mem_in_36 (CKBD0)

    Added inst FE_PHC9420_mem_in_52 (CKBD0)

    Added inst FE_PHC9421_mem_in_50 (CKBD0)

    Added inst FE_PHC9422_mem_in_9 (CKBD0)

    Added inst FE_PHC9423_mem_in_127 (CKBD0)

    Added inst FE_PHC9424_mem_in_58 (CKBD0)

    Added inst FE_PHC9425_mem_in_117 (CKBD0)

    Added inst FE_PHC9426_mem_in_48 (CKBD0)

    Added inst FE_PHC9427_mem_in_24 (CKBD0)

    Added inst FE_PHC9428_mem_in_122 (CKBD0)

    Added inst FE_PHC9429_mem_in_79 (CKBD0)

    Added inst FE_PHC9430_mem_in_27 (CKBD0)

    Added inst FE_PHC9431_mem_in_113 (CKBD0)

    Added inst FE_PHC9432_mem_in_7 (CKBD0)

    Added inst FE_PHC9433_mem_in_114 (BUFFD1)

    Added inst FE_PHC9434_FE_OFN483_core_instance_array_out_100 (CKBD2)

    Added inst FE_PHC9435_mem_in_96 (CKBD0)

    Added inst FE_PHC9436_mem_in_51 (CKBD0)

    Added inst FE_PHC9437_mem_in_112 (CKBD0)

    Added inst FE_PHC9438_mem_in_93 (CKBD0)

    Added inst FE_PHC9439_mem_in_59 (CKBD0)

    Added inst FE_PHC9440_mem_in_97 (CKBD0)

    Added inst FE_PHC9441_mem_in_91 (CKBD0)

    Added inst FE_PHC9442_mem_in_116 (BUFFD1)

    Added inst FE_PHC9443_mem_in_49 (CKBD0)

    Added inst FE_PHC9444_mem_in_56 (CKBD0)

    Added inst FE_PHC9445_mem_in_18 (CKBD0)

    Added inst FE_PHC9446_mem_in_23 (CKBD0)

    Added inst FE_PHC9447_inst_15 (CKBD2)

    Added inst FE_PHC9448_mem_in_99 (CKBD0)

    Added inst FE_PHC9449_mem_in_95 (CKBD0)

    Added inst FE_PHC9450_mem_in_103 (CKBD0)

    Added inst FE_PHC9451_mem_in_78 (CKBD0)

    Added inst FE_PHC9452_mem_in_87 (CKBD0)

    Added inst FE_PHC9453_mem_in_118 (BUFFD1)

    Added inst FE_PHC9454_mem_in_86 (CKBD0)

    Added inst FE_PHC9455_inst_1 (CKBD0)

    Added inst FE_PHC9456_mem_in_73 (CKBD0)

    Added inst FE_PHC9457_mem_in_102 (BUFFD1)

    Added inst FE_PHC9458_mem_in_120 (CKBD0)

    Added inst FE_PHC9459_mem_in_83 (CKBD0)

    Added inst FE_PHC9460_mem_in_92 (CKBD0)

    Added inst FE_PHC9461_inst_16 (CKBD0)

    Added inst FE_PHC9462_mem_in_80 (CKBD0)

    Added inst FE_PHC9463_mem_in_85 (CKBD4)

    Added inst FE_PHC9464_mem_in_41 (CKBD0)

    Added inst FE_PHC9465_mem_in_39 (CKBD0)

    Added inst FE_PHC9466_mem_in_35 (CKBD0)

    Added inst FE_PHC9467_mem_in_126 (BUFFD4)

    Added inst FE_PHC9468_inst_7 (CKBD0)

    Added inst FE_PHC9469_mem_in_106 (CKBD0)

    Added inst FE_PHC9470_mem_in_65 (CKBD0)

    Added inst FE_PHC9471_mem_in_84 (CKBD0)

    Added inst FE_PHC9472_mem_in_88 (CKBD0)

    Added inst FE_PHC9473_mem_in_82 (CKBD0)

    Added inst FE_PHC9474_mem_in_68 (BUFFD4)

    Added inst FE_PHC9475_inst_3 (CKBD0)

    Added inst FE_PHC9476_FE_OFN326_core_instance_array_out_67 (CKBD1)

    Added inst FE_PHC9477_mem_in_66 (CKBD0)

    Added inst FE_PHC9478_mem_in_81 (CKBD0)

    Added inst FE_PHC9479_mem_in_44 (BUFFD12)

    Added inst FE_PHC9480_inst_13 (CKBD0)

    Added inst FE_PHC9481_FE_OCPN8070_core_instance_array_out_88 (CKBD2)

    Added inst FE_PHC9482_reset (CKBD6)

    Added inst FE_PHC9483_mem_in_104 (CKBD0)

    Added inst FE_PHC9484_n7442 (CKBD1)

    Added inst FE_PHC9485_FE_OCPN17406_core_instance_array_out_88 (CKBD2)

    Added inst FE_PHC9486_core_instance_array_out_89 (BUFFD1)

    Added inst FE_PHC9487_inst_4 (CKBD0)

    Added inst FE_PHC9488_FE_OFN318_core_instance_array_out_84 (BUFFD1)

    Added inst FE_PHC9489_FE_RN_3325_0 (CKBD1)

    Added inst FE_PHC9490_inst_14 (CKBD0)

    Added inst FE_PHC9491_FE_OFN306_core_instance_array_out_106 (CKBD2)

    Added inst FE_PHC9492_DP_OP_1331J1_125_8403_n22 (CKBD0)

    Added inst FE_PHC9493_inst_9 (BUFFD1)

    Added inst FE_PHC9494_FE_OFN338_core_instance_array_out_44 (CKBD4)

    Added inst FE_PHC9495_FE_OFN324_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC9496_inst_2 (CKBD0)

    Added inst FE_PHC9497_FE_OFN315_core_instance_array_out_87 (CKBD2)

    Added inst FE_PHC9498_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_39 (CKBD1)

    Added inst FE_PHC9499_inst_0 (CKBD4)

    Added inst FE_PHC9500_core_instance_mac_array_instance_q_temp_295 (CKBD1)

    Added inst FE_PHC9501_inst_11 (BUFFD1)

    Added inst FE_PHC9502_DP_OP_1332J1_126_8403_n43 (CKBD4)

    Added inst FE_PHC9503_core_instance_mac_array_instance_q_temp_279 (CKBD1)

    Added inst FE_PHC9504_DP_OP_1334J1_128_8403_n22 (CKBD0)

    Added inst FE_PHC9505_n11571 (CKBD1)

    Added inst FE_PHC9506_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_79 (CKBD4)

    Added inst FE_PHC9507_n10383 (CKBD1)

    Added inst FE_PHC9508_core_instance_psum_mem_instance_N272 (CKBD0)

    Added inst FE_PHC9509_core_instance_kmem_instance_N77 (CKBD0)

    Added inst FE_PHC9510_core_instance_qmem_instance_N69 (CKBD0)

    Added inst FE_PHC9511_core_instance_qmem_instance_N70 (CKBD0)

    Added inst FE_PHC9512_core_instance_qmem_instance_N96 (CKBD0)

    Added inst FE_PHC9513_n13383 (CKBD2)

    Added inst FE_PHC9514_core_instance_qmem_instance_N91 (CKBD0)

    Added inst FE_PHC9515_core_instance_kmem_instance_N69 (CKBD0)

    Added inst FE_PHC9516_core_instance_psum_mem_instance_N266 (BUFFD1)

    Added inst FE_PHC9517_core_instance_kmem_instance_N256 (CKBD0)

    Added inst FE_PHC9518_core_instance_qmem_instance_N230 (CKBD0)

    Added inst FE_PHC9519_core_instance_psum_mem_instance_N282 (BUFFD1)

    Added inst FE_PHC9520_FE_RN_111_0 (CKBD1)

    Added inst FE_PHC9521_FE_RN_3454_0 (BUFFD1)

    Added inst FE_PHC9522_DP_OP_1329J1_123_8403_n22 (CKBD1)

    Added inst FE_PHC9523_FE_OFN346_core_instance_array_out_29 (CKBD1)

    Added inst FE_PHC9524_core_instance_array_out_31 (CKBD1)

    Added inst FE_PHC9525_FE_RN_312_0 (CKBD0)

    Added inst FE_PHC9526_core_instance_array_out_27 (CKBD0)

    Added inst FE_PHC9527_FE_OFN15433_core_instance_array_out_111 (BUFFD1)

    Added inst FE_PHC9528_core_instance_array_out_151 (CKBD0)

    Added inst FE_PHC9529_n11701 (CKBD0)

    Added inst FE_PHC9530_FE_OCPN16459_core_instance_array_out_108 (BUFFD8)

    Added inst FE_PHC9531_core_instance_array_out_28 (CKBD1)

    Added inst FE_PHC9532_core_instance_array_out_147 (BUFFD6)

    Added inst FE_PHC9533_FE_OCPN16313_core_instance_array_out_155 (CKBD1)

    Added inst FE_PHC9534_core_instance_array_out_30 (CKBD1)

    Added inst FE_PHC9535_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9536_core_instance_array_out_148 (BUFFD2)
    Committed inst FE_PHC9286_FE_OCPN16384_core_instance_array_out_91, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC9287_FE_OCPN17227_core_instance_array_out_146, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC9010_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_47, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC9303_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_95, resized cell CKBD1 -> cell BUFFD0

    Added inst FE_PHC9537_FE_RN_312_0 (BUFFD1)

    Added inst FE_PHC9538_core_instance_array_out_30 (CKBD1)

    Added inst FE_PHC9539_FE_RN_4506_0 (BUFFD1)

    Added inst FE_PHC9540_n3777 (BUFFD1)

    Added inst FE_PHC9541_FE_RN_3456_0 (BUFFD1)

    Added inst FE_PHC9542_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9543_FE_RN_4756_0 (BUFFD1)

    Added inst FE_PHC9544_DP_OP_1333J1_127_8403_n22 (BUFFD1)

    Added inst FE_PHC9545_FE_RN_6776_0 (CKBD4)
    Committed inst U4720, resized cell INR2D1 -> cell INR2XD0
    Committed inst FE_PHC8472_FE_RN_4850_0, resized cell BUFFD1 -> cell BUFFD0

    Added inst FE_PHC9546_n3884 (CKBD4)
    Committed inst FE_PHC9372_FE_RN_3513_0, resized cell CKBD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1927
      TNS :     -78.0433
      #VP :         1779
      TNS+:      50.0117/181 improved (0.2763 per commit, 39.055%)
  Density :      93.455%
------------------------------------------------------------------------------------------
 174 buffer added (phase total 1471, total 1471)
 7 inst resized (phase total 29, total 29)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:05.8 real=0:00:06.0
 accumulated cpu=0:03:33 real=0:03:33 totSessionCpu=5:41:36 mem=3181.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 79.75 %
    there are 189 full evals passed out of 237 
===========================================================================================

Starting Phase 1 Step 2 Iter 6 ...

    Added inst FE_PHC9547_mem_in_22 (CKBD0)

    Added inst FE_PHC9548_FE_OFN483_core_instance_array_out_100 (BUFFD1)

    Added inst FE_PHC9549_mem_in_53 (CKBD0)

    Added inst FE_PHC9550_mem_in_8 (CKBD0)

    Added inst FE_PHC9551_mem_in_15 (CKBD0)

    Added inst FE_PHC9552_mem_in_14 (CKBD0)

    Added inst FE_PHC9553_mem_in_1 (CKBD0)

    Added inst FE_PHC9554_mem_in_26 (BUFFD1)

    Added inst FE_PHC9555_mem_in_20 (BUFFD1)

    Added inst FE_PHC9556_mem_in_5 (CKBD0)

    Added inst FE_PHC9557_mem_in_12 (BUFFD1)

    Added inst FE_PHC9558_mem_in_3 (CKBD0)

    Added inst FE_PHC9559_mem_in_25 (CKBD0)

    Added inst FE_PHC9560_mem_in_0 (CKBD0)

    Added inst FE_PHC9561_mem_in_10 (BUFFD1)

    Added inst FE_PHC9562_mem_in_2 (BUFFD1)

    Added inst FE_PHC9563_mem_in_6 (BUFFD1)

    Added inst FE_PHC9564_mem_in_4 (BUFFD1)

    Added inst FE_PHC9565_mem_in_126 (BUFFD4)

    Added inst FE_PHC9566_mem_in_27 (CKBD0)

    Added inst FE_PHC9567_inst_13 (CKBD0)

    Added inst FE_PHC9568_mem_in_110 (BUFFD1)

    Added inst FE_PHC9569_mem_in_101 (BUFFD1)

    Added inst FE_PHC9570_mem_in_90 (CKBD0)

    Added inst FE_PHC9571_mem_in_31 (CKBD0)

    Added inst FE_PHC9572_mem_in_13 (CKBD0)

    Added inst FE_PHC9573_mem_in_29 (CKBD0)

    Added inst FE_PHC9574_mem_in_16 (CKBD0)

    Added inst FE_PHC9575_inst_1 (CKBD0)

    Added inst FE_PHC9576_mem_in_30 (CKBD0)

    Added inst FE_PHC9577_reset (CKBD0)

    Added inst FE_PHC9578_mem_in_119 (CKBD0)

    Added inst FE_PHC9579_mem_in_28 (CKBD0)

    Added inst FE_PHC9580_mem_in_38 (CKBD0)

    Added inst FE_PHC9581_inst_16 (CKBD0)

    Added inst FE_PHC9582_mem_in_19 (CKBD0)

    Added inst FE_PHC9583_inst_3 (CKBD0)

    Added inst FE_PHC9584_mem_in_109 (CKBD0)

    Added inst FE_PHC9585_inst_15 (CKBD1)

    Added inst FE_PHC9586_DP_OP_1329J1_123_8403_n22 (CKBD4)

    Added inst FE_PHC9587_n7442 (CKBD1)

    Added inst FE_PHC9588_mem_in_125 (CKBD0)

    Added inst FE_PHC9589_inst_0 (CKBD1)

    Added inst FE_PHC9590_FE_OFN326_core_instance_array_out_67 (CKBD1)

    Added inst FE_PHC9591_FE_RN_3454_0 (BUFFD1)

    Added inst FE_PHC9592_FE_RN_4291_0 (CKBD1)

    Added inst FE_PHC9593_FE_RN_312_0 (CKBD0)

    Added inst FE_PHC9594_inst_9 (CKBD0)

    Added inst FE_PHC9595_DP_OP_1332J1_126_8403_n822 (BUFFD1)

    Added inst FE_PHC9596_core_instance_array_out_30 (CKBD1)

    Added inst FE_PHC9597_n10383 (CKBD1)

    Added inst FE_PHC9598_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_40 (CKBD1)

    Added inst FE_PHC9599_mem_in_29 (CKBD0)

    Added inst FE_PHC9600_DP_OP_1329J1_123_8403_n22 (CKBD0)

    Added inst FE_PHC9601_core_instance_kmem_instance_N77 (CKBD0)

    Added inst FE_PHC9602_core_instance_array_out_30 (CKBD1)

    Added inst FE_PHC9603_FE_OCPN8070_core_instance_array_out_88 (CKBD2)

    Added inst FE_PHC9604_FE_RN_4510_0 (CKBD0)

    Added inst FE_PHC9605_core_instance_array_out_89 (BUFFD1)

    Added inst FE_PHC9606_n3777 (CKBD1)

    Added inst FE_PHC9607_core_instance_array_out_147 (CKBD0)

    Added inst FE_PHC9608_DP_OP_1333J1_127_8403_n22 (CKBD0)

    Added inst FE_PHC9609_core_instance_array_out_148 (BUFFD1)

    Added inst FE_PHC9610_core_instance_array_out_151 (CKBD0)

    Added inst FE_PHC9611_FE_RN_4756_0 (CKBD2)

    Added inst FE_PHC9612_FE_OFN315_core_instance_array_out_87 (BUFFD3)

    Added inst FE_PHC9613_FE_OFN15433_core_instance_array_out_111 (CKBD1)

    Added inst FE_PHC9614_FE_OCPN17227_core_instance_array_out_146 (CKBD2)

    Added inst FE_PHC9615_FE_OFN15412_core_instance_array_out_96 (CKBD1)
    Committed inst FE_PHC9520_FE_RN_111_0, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC9348_FE_OFN346_core_instance_array_out_29, resized cell CKBD1 -> cell CKBD0

    Added inst FE_PHC9616_FE_OCPN8070_core_instance_array_out_88 (CKBD2)

    Added inst FE_PHC9617_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9618_n3884 (CKBD1)
    Committed inst FE_PHC9537_FE_RN_312_0, resized cell BUFFD1 -> cell CKBD0

    Added inst FE_PHC9619_FE_RN_3456_0 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1599
      TNS :     -54.9600
      #VP :         1307
      TNS+:      23.0833/76 improved (0.3037 per commit, 29.578%)
  Density :      93.494%
------------------------------------------------------------------------------------------
 73 buffer added (phase total 1544, total 1544)
 3 inst resized (phase total 32, total 32)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:04.6 real=0:00:04.0
 accumulated cpu=0:03:37 real=0:03:38 totSessionCpu=5:41:41 mem=3181.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 72.22 %
    there are 78 full evals passed out of 108 
===========================================================================================

Starting Phase 1 Step 2 Iter 7 ...

    Added inst FE_PHC9620_mem_in_1 (CKBD0)

    Added inst FE_PHC9621_mem_in_12 (CKBD0)

    Added inst FE_PHC9622_mem_in_20 (CKBD0)

    Added inst FE_PHC9623_mem_in_2 (BUFFD1)

    Added inst FE_PHC9624_FE_OFN483_core_instance_array_out_100 (BUFFD1)

    Added inst FE_PHC9625_mem_in_6 (BUFFD1)

    Added inst FE_PHC9626_mem_in_0 (CKBD0)

    Added inst FE_PHC9627_mem_in_10 (BUFFD1)

    Added inst FE_PHC9628_mem_in_4 (BUFFD1)

    Added inst FE_PHC9629_mem_in_3 (CKBD0)

    Added inst FE_PHC9630_mem_in_16 (CKBD0)

    Added inst FE_PHC9631_mem_in_5 (CKBD0)

    Added inst FE_PHC9632_inst_13 (CKBD0)

    Added inst FE_PHC9633_mem_in_27 (CKBD0)

    Added inst FE_PHC9634_mem_in_26 (CKBD0)

    Added inst FE_PHC9635_mem_in_31 (CKBD0)

    Added inst FE_PHC9636_mem_in_53 (CKBD0)

    Added inst FE_PHC9637_mem_in_29 (CKBD0)

    Added inst FE_PHC9638_mem_in_28 (CKBD0)

    Added inst FE_PHC9639_inst_1 (CKBD0)

    Added inst FE_PHC9640_mem_in_25 (CKBD0)

    Added inst FE_PHC9641_reset (CKBD0)

    Added inst FE_PHC9642_mem_in_8 (CKBD0)

    Added inst FE_PHC9643_inst_3 (CKBD0)

    Added inst FE_PHC9644_inst_16 (CKBD0)

    Added inst FE_PHC9645_FE_RN_312_0 (CKBD0)

    Added inst FE_PHC9646_core_instance_array_out_30 (CKBD1)

    Added inst FE_PHC9647_DP_OP_1332J1_126_8403_n492 (CKBD1)

    Added inst FE_PHC9648_DP_OP_1335J1_129_8403_n22 (BUFFD1)

    Added inst FE_PHC9649_inst_0 (BUFFD1)

    Added inst FE_PHC9650_n10383 (CKBD1)

    Added inst FE_PHC9651_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_40 (CKBD4)

    Added inst FE_PHC9652_DP_OP_1329J1_123_8403_n22 (CKBD8)

    Added inst FE_PHC9653_FE_OFN1535_reset (BUFFD0)

    Added inst FE_PHC9654_core_instance_kmem_instance_N77 (CKBD0)

    Added inst FE_PHC9655_FE_RN_4506_0 (CKBD2)

    Added inst FE_PHC9656_FE_OFN425_core_instance_kmem_instance_N250 (BUFFD3)

    Added inst FE_PHC9657_FE_OCPN8070_core_instance_array_out_88 (CKBD1)

    Added inst FE_PHC9658_FE_RN_4756_0 (CKBD0)

    Added inst FE_PHC9659_core_instance_array_out_147 (CKBD0)

    Added inst FE_PHC9660_core_instance_array_out_151 (CKBD1)

    Added inst FE_PHC9661_FE_OCPN17406_core_instance_array_out_88 (CKBD2)

    Added inst FE_PHC9662_core_instance_array_out_148 (BUFFD1)

    Added inst FE_PHC9663_FE_OFN15433_core_instance_array_out_111 (CKBD1)

    Added inst FE_PHC9664_n3882 (CKBD1)

    Added inst FE_PHC9665_FE_OFN15412_core_instance_array_out_96 (CKBD1)
    Committed inst FE_PHC9587_n7442, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC9534_core_instance_array_out_30, resized cell CKBD1 -> cell CKBD0

    Added inst FE_PHC9666_FE_OCPN8029_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9667_FE_RN_4510_0 (CKBD0)

    Added inst FE_PHC9668_FE_RN_4510_0 (BUFFD1)
    Committed inst FE_PHC9481_FE_OCPN8070_core_instance_array_out_88, resized cell CKBD2 -> cell BUFFD0
    Uncommitted inst FE_PHC9481_FE_OCPN8070_core_instance_array_out_88, resized cell BUFFD0 -> cell CKBD2
===========================================================================================
  Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1506
      TNS :     -38.6476
      #VP :          980
      TNS+:      16.3124/51 improved (0.3199 per commit, 29.680%)
  Density :      93.521%
------------------------------------------------------------------------------------------
 49 buffer added (phase total 1593, total 1593)
 2 inst resized (phase total 34, total 34)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.1 real=0:00:03.0
 accumulated cpu=0:03:40 real=0:03:41 totSessionCpu=5:41:44 mem=3181.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 72.22 %
    there are 52 full evals passed out of 72 
===========================================================================================

Starting Phase 1 Step 2 Iter 8 ...

    Added inst FE_PHC9669_mem_in_26 (CKBD0)

    Added inst FE_PHC9670_mem_in_31 (CKBD0)

    Added inst FE_PHC9671_mem_in_20 (CKBD0)

    Added inst FE_PHC9672_mem_in_12 (CKBD0)

    Added inst FE_PHC9673_mem_in_6 (BUFFD1)

    Added inst FE_PHC9674_FE_OFN483_core_instance_array_out_100 (BUFFD1)

    Added inst FE_PHC9675_mem_in_4 (BUFFD1)

    Added inst FE_PHC9676_mem_in_2 (BUFFD1)

    Added inst FE_PHC9677_mem_in_27 (CKBD0)

    Added inst FE_PHC9678_mem_in_10 (BUFFD1)

    Added inst FE_PHC9679_mem_in_53 (CKBD0)

    Added inst FE_PHC9680_mem_in_28 (CKBD0)

    Added inst FE_PHC9681_mem_in_25 (CKBD0)

    Added inst FE_PHC9682_mem_in_0 (CKBD0)

    Added inst FE_PHC9683_n15966 (CKBD0)

    Added inst FE_PHC9684_core_instance_kmem_instance_N77 (CKBD1)

    Added inst FE_PHC9685_inst_1 (CKBD0)

    Added inst FE_PHC9686_reset (CKBD0)

    Added inst FE_PHC9687_DP_OP_1329J1_123_8403_n22 (CKBD6)

    Added inst FE_PHC9688_inst_0 (CKBD0)

    Added inst FE_PHC9689_FE_RN_4756_0 (CKBD1)

    Added inst FE_PHC9690_FE_OCPN8029_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9691_core_instance_array_out_89 (CKBD2)

    Added inst FE_PHC9692_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_40 (CKBD0)

    Added inst FE_PHC9693_DP_OP_1329J1_123_8403_n22 (BUFFD1)

    Added inst FE_PHC9694_inst_0 (CKBD0)

    Added inst FE_PHC9695_core_instance_array_out_147 (CKBD0)

    Added inst FE_PHC9696_core_instance_array_out_148 (BUFFD1)

    Added inst FE_PHC9697_core_instance_array_out_151 (CKBD0)
    Committed inst FE_PHC9484_n7442, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_RC_22141_0, resized cell INVD1 -> cell CKND1

    Added inst FE_PHC9698_FE_RN_4510_0 (CKBD1)
    Committed inst FE_PHC9538_core_instance_array_out_30, resized cell CKBD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 8 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1506
      TNS :     -32.4223
      #VP :          780
      TNS+:       6.2253/33 improved (0.1886 per commit, 16.108%)
  Density :      93.537%
------------------------------------------------------------------------------------------
 30 buffer added (phase total 1623, total 1623)
 3 inst resized (phase total 37, total 37)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.7 real=0:00:04.0
 accumulated cpu=0:03:44 real=0:03:44 totSessionCpu=5:41:48 mem=3181.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 57.69 %
    there are 30 full evals passed out of 52 
===========================================================================================

Starting Phase 1 Step 2 Iter 9 ...

    Added inst FE_PHC9699_mem_in_6 (BUFFD1)

    Added inst FE_PHC9700_mem_in_31 (CKBD0)

    Added inst FE_PHC9701_mem_in_27 (CKBD0)

    Added inst FE_PHC9702_FE_OFN483_core_instance_array_out_100 (BUFFD1)

    Added inst FE_PHC9703_mem_in_53 (CKBD0)

    Added inst FE_PHC9704_mem_in_4 (BUFFD1)

    Added inst FE_PHC9705_mem_in_20 (CKBD0)

    Added inst FE_PHC9706_mem_in_28 (CKBD0)

    Added inst FE_PHC9707_mem_in_26 (CKBD0)

    Added inst FE_PHC9708_mem_in_12 (CKBD0)

    Added inst FE_PHC9709_inst_1 (CKBD0)

    Added inst FE_PHC9710_reset (CKBD0)

    Added inst FE_PHC9711_DP_OP_1329J1_123_8403_n22 (CKBD1)

    Added inst FE_PHC9712_FE_RN_4506_0 (CKBD0)

    Added inst FE_PHC9713_FE_RN_4756_0 (CKBD2)

    Added inst FE_PHC9714_inst_0 (CKBD1)

    Added inst FE_PHC9715_inst_0 (CKBD0)
    Committed inst FE_RC_22981_0, resized cell INR2D2 -> cell INR2XD1
    Committed inst FE_RC_26554_0, resized cell INR2D1 -> cell INR2XD0
    Committed inst FE_RC_14523_0, resized cell INVD1 -> cell CKND1

    Added inst FE_PHC9716_core_instance_array_out_147 (BUFFD1)

    Added inst FE_PHC9717_core_instance_array_out_151 (BUFFD1)

    Added inst FE_PHC9718_core_instance_array_out_147 (BUFFD1)
    Committed inst FE_PHC8413_DP_OP_1335J1_129_8403_n395, resized cell CKBD1 -> cell CKBD0

    Added inst FE_PHC9719_core_instance_array_out_148 (CKBD4)
===========================================================================================
  Phase 1 : Step 2 Iter 9 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1506
      TNS :     -29.9438
      #VP :          618
      TNS+:       2.4785/25 improved (0.0991 per commit, 7.644%)
  Density :      93.549%
------------------------------------------------------------------------------------------
 21 buffer added (phase total 1644, total 1644)
 4 inst resized (phase total 41, total 41)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.2 real=0:00:03.0
 accumulated cpu=0:03:47 real=0:03:48 totSessionCpu=5:41:51 mem=3178.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 60.00 %
    there are 24 full evals passed out of 40 
===========================================================================================

Starting Phase 1 Step 2 Iter 10 ...

    Added inst FE_PHC9720_mem_in_53 (CKBD0)

    Added inst FE_PHC9721_inst_1 (BUFFD1)

    Added inst FE_PHC9722_reset (CKBD0)

    Added inst FE_PHC9723_FE_OCPN6438_n10840 (CKBD1)

    Added inst FE_PHC9724_DP_OP_1335J1_129_8403_n595 (CKBD0)

    Added inst FE_PHC9725_n11707 (CKBD0)

    Added inst FE_PHC9726_core_instance_array_out_151 (BUFFD1)

    Added inst FE_PHC9727_DP_OP_1329J1_123_8403_n22 (CKBD4)

    Added inst FE_PHC9728_DP_OP_1329J1_123_8403_n22 (CKBD1)

    Added inst FE_PHC9729_FE_RN_4506_0 (CKBD0)
    Committed inst FE_OCPC6452_DP_OP_1335J1_129_8403_n493, resized cell CKBD1 -> cell BUFFD0
===========================================================================================
  Phase 1 : Step 2 Iter 10 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1506
      TNS :     -29.1828
      #VP :          592
      TNS+:       0.7610/11 improved (0.0692 per commit, 2.541%)
  Density :      93.554%
------------------------------------------------------------------------------------------
 10 buffer added (phase total 1654, total 1654)
 1 inst resized (phase total 42, total 42)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.7 real=0:00:02.0
 accumulated cpu=0:03:49 real=0:03:49 totSessionCpu=5:41:53 mem=3178.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 86.67 %
    there are 13 full evals passed out of 15 
===========================================================================================

Starting Phase 1 Step 2 Iter 11 ...

    Added inst FE_PHC9730_mem_in_53 (CKBD0)

    Added inst FE_PHC9731_FE_OFN702_n3794 (CKBD1)

    Added inst FE_PHC9732_n11707 (BUFFD1)

    Added inst FE_PHC9733_reset (BUFFD1)

    Added inst FE_PHC9734_core_instance_array_out_147 (CKBD2)

    Added inst FE_PHC9735_FE_RN_4506_0 (BUFFD3)

    Added inst FE_PHC9736_core_instance_array_out_151 (CKBD2)
===========================================================================================
  Phase 1 : Step 2 Iter 11 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1506
      TNS :     -28.3296
      #VP :          563
      TNS+:       0.8532/7 improved (0.1219 per commit, 2.924%)
  Density :      93.558%
------------------------------------------------------------------------------------------
 7 buffer added (phase total 1661, total 1661)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.6 real=0:00:02.0
 accumulated cpu=0:03:51 real=0:03:51 totSessionCpu=5:41:54 mem=3178.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 53.85 %
    there are 7 full evals passed out of 13 
===========================================================================================

Starting Phase 1 Step 2 Iter 12 ...

    Added inst FE_PHC9737_mem_in_53 (CKBD0)

    Added inst FE_PHC9738_n11707 (CKBD0)
    Committed inst FE_PHC9731_FE_OFN702_n3794, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC9733_reset, resized cell BUFFD1 -> cell BUFFD0
===========================================================================================
  Phase 1 : Step 2 Iter 12 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1506
      TNS :     -28.2330
      #VP :          556
      TNS+:       0.0966/4 improved (0.0242 per commit, 0.341%)
  Density :      93.559%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 1663, total 1663)
 2 inst resized (phase total 44, total 44)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.4 real=0:00:01.0
 accumulated cpu=0:03:52 real=0:03:52 totSessionCpu=5:41:56 mem=3178.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 44.44 %
    there are 4 full evals passed out of 9 
===========================================================================================

Starting Phase 1 Step 2 Iter 13 ...

    Added inst FE_PHC9739_n11707 (CKBD0)

    Added inst FE_PHC9740_core_instance_mac_array_instance_col_idx_3__mac_col_inst_N35 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 13 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1506
      TNS :     -28.0230
      #VP :          533
      TNS+:       0.2100/2 improved (0.1050 per commit, 0.744%)
  Density :      93.560%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 1665, total 1665)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.1 real=0:00:01.0
 accumulated cpu=0:03:53 real=0:03:53 totSessionCpu=5:41:57 mem=3178.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 2 full evals passed out of 2 
===========================================================================================

Starting Phase 1 Step 2 Iter 14 ...
===========================================================================================
  Phase 1 : Step 2 Iter 14 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1506
      TNS :     -28.0230
      #VP :          533
  Density :      93.560%
------------------------------------------------------------------------------------------
 0 buffer added (phase total 1665, total 1665)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.2 real=0:00:01.0
 accumulated cpu=0:03:54 real=0:03:55 totSessionCpu=5:41:58 mem=3178.9M
===========================================================================================


*info:    Total 1665 cells added for Phase I
*info:    Total 44 instances resized for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=3178.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=3178.9M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3178.9M

Phase II ......
Executing transform: AddBuffer
===========================================================================================
  Phase 2 : Step 1 Iter 0 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1506
      TNS :     -28.0230
      #VP :          533
  Density :      93.560%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:03:56 real=0:03:56 totSessionCpu=5:42:00 mem=3178.9M
===========================================================================================

Starting Phase 2 Step 1 Iter 1 ...

    Added inst FE_PHC9741_n3778 (CKBD1)

    Added inst FE_PHC9742_FE_OCPN16312_core_instance_array_out_95 (CKBD2)

    Added inst FE_PHC9743_DP_OP_1329J1_123_8403_n170 (CKBD1)

    Added inst FE_PHC9744_core_instance_array_out_148 (CKBD0)

    Added inst FE_PHC9745_core_instance_array_out_147 (CKBD1)

    Added inst FE_PHC9746_core_instance_array_out_154 (CKBD2)

    Added inst FE_PHC9747_FE_OCPN17336_n3780 (CKBD4)

    Added inst FE_PHC9748_core_instance_array_out_149 (CKBD4)

    Added inst FE_PHC9749_core_instance_array_out_151 (CKBD4)

    Added inst FE_PHC9750_FE_OCPN8070_core_instance_array_out_88 (CKBD2)

    Added inst FE_PHC9751_core_instance_array_out_156 (CKBD4)

    Added inst FE_PHC9752_FE_OFN15435_core_instance_array_out_113 (CKBD4)

    Added inst FE_PHC9753_FE_OFN15433_core_instance_array_out_111 (BUFFD8)

    Added inst FE_PHC9754_FE_OFN15440_core_instance_array_out_114 (BUFFD12)

    Added inst FE_PHC9755_DP_OP_1333J1_127_8403_n25 (BUFFD1)

    Added inst FE_PHC9756_FE_OFN302_core_instance_array_out_109 (CKBD4)

    Added inst FE_PHC9757_FE_OFN15431_core_instance_array_out_110 (BUFFD6)

    Added inst FE_PHC9758_FE_RN_337_0 (CKBD2)

    Added inst FE_PHC9759_FE_OCPN16313_core_instance_array_out_155 (CKBD4)

    Added inst FE_PHC9760_FE_OCPN17446_core_instance_array_out_112 (BUFFD6)

    Added inst FE_PHC9761_core_instance_array_out_153 (CKBD4)

    Added inst FE_PHC9762_FE_RN_3447_0 (CKBD1)

    Added inst FE_PHC9763_FE_RN_5017_0 (CKBD1)

    Added inst FE_PHC9764_DP_OP_1335J1_129_8403_n25 (BUFFD1)

    Added inst FE_PHC9765_FE_RN_5020_0 (CKBD1)

    Added inst FE_PHC9766_DP_OP_1333J1_127_8403_n26 (BUFFD1)

    Added inst FE_PHC9767_n5761 (BUFFD1)

    Added inst FE_PHC9768_DP_OP_1329J1_123_8403_n822 (CKBD1)

    Added inst FE_PHC9769_FE_OCPN16418_core_instance_array_out_150 (CKBD4)

    Added inst FE_PHC9770_DP_OP_1333J1_127_8403_n30 (BUFFD1)

    Added inst FE_PHC9771_core_instance_array_out_53 (CKBD4)

    Added inst FE_PHC9772_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9773_FE_OFN15426_core_instance_array_out_115 (CKBD4)

    Added inst FE_PHC9774_FE_OCPN16375_core_instance_array_out_52 (BUFFD6)

    Added inst FE_PHC9775_FE_OCPN8070_core_instance_array_out_88 (CKBD2)

    Added inst FE_PHC9776_core_instance_array_out_31 (BUFFD1)

    Added inst FE_PHC9777_core_instance_array_out_33 (CKBD2)

    Added inst FE_PHC9778_FE_OCPN17422_FE_OFN347_core_instance_array_out_28 (CKBD2)

    Added inst FE_PHC9779_FE_OFN15433_core_instance_array_out_111 (BUFFD1)

    Added inst FE_PHC9780_FE_RN_24 (BUFFD3)

    Added inst FE_PHC9781_core_instance_array_out_32 (CKBD2)

    Added inst FE_PHC9782_core_instance_array_out_97 (BUFFD3)

    Added inst FE_PHC9783_FE_OCPN8029_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9784_core_instance_array_out_151 (CKBD1)

    Added inst FE_PHC9785_FE_OCPN17405_FE_RN_19619_0 (CKBD2)

    Added inst FE_PHC9786_FE_OFN346_core_instance_array_out_29 (CKBD1)

    Added inst FE_PHC9787_core_instance_array_out_38 (CKBD2)

    Added inst FE_PHC9788_n3830 (BUFFD6)

    Added inst FE_PHC9789_FE_RN_4759_0 (CKBD2)

    Added inst FE_PHC9790_FE_RN_5014_0 (BUFFD1)

    Added inst FE_PHC9791_FE_RN_4760_0 (CKBD1)

    Added inst FE_PHC9792_core_instance_array_out_30 (CKBD4)

    Added inst FE_PHC9793_FE_OFN15424_core_instance_array_out_117 (BUFFD12)

    Added inst FE_PHC9794_FE_OFN299_core_instance_array_out_116 (BUFFD12)

    Added inst FE_PHC9795_n3890 (CKBD4)

    Added inst FE_PHC9796_core_instance_array_out_36 (BUFFD3)

    Added inst FE_PHC9797_core_instance_array_out_31 (CKBD1)

    Added inst FE_PHC9798_FE_OCPN7342_core_instance_array_out_36 (CKBD1)

    Added inst FE_PHC9799_core_instance_array_out_38 (CKBD1)

    Added inst FE_PHC9800_core_instance_array_out_30 (CKBD1)

    Added inst FE_PHC9801_core_instance_array_out_157 (CKBD2)

    Added inst FE_PHC9802_core_instance_array_out_158 (CKBD4)

    Added inst FE_PHC9803_FE_OCPN17355_n3805 (CKBD4)
===========================================================================================
  Phase 2 : Step 1 Iter 1 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1491
      TNS :     -18.9246
      #VP :          360
      TNS+:       9.0984/63 improved (0.1444 per commit, 32.468%)
  Density :      93.617%
------------------------------------------------------------------------------------------
 63 buffer added (phase total 63, total 1728)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:02.9 real=0:00:03.0
 accumulated cpu=0:03:59 real=0:03:59 totSessionCpu=5:42:03 mem=3178.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 96.05 %
    there are 73 full evals passed out of 76 
===========================================================================================

Starting Phase 2 Step 1 Iter 2 ...

    Added inst FE_PHC9804_FE_OFN15426_core_instance_array_out_115 (CKBD1)

    Added inst FE_PHC9805_core_instance_array_out_149 (CKBD1)

    Added inst FE_PHC9806_FE_OCPN16312_core_instance_array_out_95 (BUFFD1)

    Added inst FE_PHC9807_DP_OP_1329J1_123_8403_n170 (CKBD0)

    Added inst FE_PHC9808_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9809_core_instance_array_out_154 (CKBD2)

    Added inst FE_PHC9810_FE_OCPN17336_n3780 (CKBD2)

    Added inst FE_PHC9811_core_instance_array_out_148 (CKBD0)

    Added inst FE_PHC9812_core_instance_array_out_156 (BUFFD2)

    Added inst FE_PHC9813_FE_OFN15435_core_instance_array_out_113 (CKBD4)

    Added inst FE_PHC9814_FE_OFN15440_core_instance_array_out_114 (CKBD8)

    Added inst FE_PHC9815_FE_RN_24 (CKBD2)

    Added inst FE_PHC9816_n3884 (BUFFD1)

    Added inst FE_PHC9817_core_instance_array_out_97 (CKBD2)

    Added inst FE_PHC9818_core_instance_array_out_151 (CKBD4)

    Added inst FE_PHC9819_FE_OCPN16313_core_instance_array_out_155 (CKBD4)

    Added inst FE_PHC9820_FE_OFN302_core_instance_array_out_109 (CKBD1)

    Added inst FE_PHC9821_FE_OFN15433_core_instance_array_out_111 (CKBD4)

    Added inst FE_PHC9822_core_instance_array_out_53 (CKBD4)

    Added inst FE_PHC9823_DP_OP_1333J1_127_8403_n25 (BUFFD1)

    Added inst FE_PHC9824_core_instance_array_out_153 (CKBD4)

    Added inst FE_PHC9825_FE_OCPN17352_n10843 (CKBD2)

    Added inst FE_PHC9826_FE_RN_5017_0 (CKBD1)

    Added inst FE_PHC9827_n5761 (CKBD0)

    Added inst FE_PHC9828_DP_OP_1329J1_123_8403_n822 (CKBD0)

    Added inst FE_PHC9829_FE_OCPN16418_core_instance_array_out_150 (CKBD4)

    Added inst FE_PHC9830_FE_OFN299_core_instance_array_out_116 (CKBD4)

    Added inst FE_PHC9831_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9832_core_instance_array_out_38 (CKBD1)

    Added inst FE_PHC9833_core_instance_array_out_36 (BUFFD1)

    Added inst FE_PHC9834_core_instance_array_out_33 (CKBD2)

    Added inst FE_PHC9835_n3830 (CKBD4)

    Added inst FE_PHC9836_core_instance_array_out_32 (CKBD2)

    Added inst FE_PHC9837_core_instance_array_out_31 (BUFFD1)

    Added inst FE_PHC9838_FE_OCPN17405_FE_RN_19619_0 (CKBD2)

    Added inst FE_PHC9839_FE_OFN346_core_instance_array_out_29 (CKBD1)

    Added inst FE_PHC9840_FE_RN_8406_0 (CKBD1)

    Added inst FE_PHC9841_core_instance_array_out_157 (CKBD2)

    Added inst FE_PHC9842_core_instance_array_out_158 (CKBD4)

    Added inst FE_PHC9843_FE_OFN15424_core_instance_array_out_117 (CKBD4)

    Added inst FE_PHC9844_core_instance_array_out_31 (CKBD2)

    Added inst FE_PHC9845_n3890 (CKBD2)
===========================================================================================
  Phase 2 : Step 1 Iter 2 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1299
      TNS :     -12.5674
      #VP :          255
      TNS+:       6.3572/42 improved (0.1514 per commit, 33.592%)
  Density :      93.650%
------------------------------------------------------------------------------------------
 42 buffer added (phase total 105, total 1770)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:02.4 real=0:00:02.0
 accumulated cpu=0:04:01 real=0:04:02 totSessionCpu=5:42:05 mem=3175.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 91.53 %
    there are 54 full evals passed out of 59 
===========================================================================================

Starting Phase 2 Step 1 Iter 3 ...

    Added inst FE_PHC9846_core_instance_array_out_38 (CKBD1)

    Added inst FE_PHC9847_FE_OCPN16312_core_instance_array_out_95 (CKBD1)

    Added inst FE_PHC9848_core_instance_array_out_154 (CKBD2)

    Added inst FE_PHC9849_core_instance_array_out_149 (CKBD2)

    Added inst FE_PHC9850_FE_OCPN17317_core_instance_array_out_36 (BUFFD2)

    Added inst FE_PHC9851_core_instance_array_out_33 (BUFFD1)

    Added inst FE_PHC9852_n3830 (CKBD4)

    Added inst FE_PHC9853_FE_OCPN17336_n3780 (CKBD2)

    Added inst FE_PHC9854_core_instance_array_out_32 (CKBD2)

    Added inst FE_PHC9855_n3778 (CKBD1)

    Added inst FE_PHC9856_FE_OFN15440_core_instance_array_out_114 (BUFFD8)

    Added inst FE_PHC9857_n9824 (CKBD1)

    Added inst FE_PHC9858_FE_OCPN16313_core_instance_array_out_155 (CKBD4)

    Added inst FE_PHC9859_core_instance_array_out_148 (CKBD0)

    Added inst FE_PHC9860_n3884 (CKBD1)

    Added inst FE_PHC9861_core_instance_array_out_53 (CKBD4)

    Added inst FE_PHC9862_FE_RN_3378_0 (CKBD1)

    Added inst FE_PHC9863_DP_OP_1335J1_129_8403_n30 (CKBD0)

    Added inst FE_PHC9864_FE_OFN15426_core_instance_array_out_115 (CKBD1)

    Added inst FE_PHC9865_core_instance_array_out_36 (CKBD0)

    Added inst FE_PHC9866_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9867_FE_OFN299_core_instance_array_out_116 (BUFFD1)

    Added inst FE_PHC9868_core_instance_array_out_149 (CKBD1)

    Added inst FE_PHC9869_FE_RN_3402_0 (BUFFD1)

    Added inst FE_PHC9870_core_instance_array_out_97 (CKBD0)

    Added inst FE_PHC9871_FE_OCPN7342_core_instance_array_out_36 (CKBD1)

    Added inst FE_PHC9872_FE_OFN15424_core_instance_array_out_117 (BUFFD1)

    Added inst FE_PHC9873_core_instance_array_out_156 (BUFFD2)

    Added inst FE_PHC9874_FE_RN_24 (CKBD2)

    Added inst FE_PHC9875_core_instance_array_out_157 (CKBD2)
===========================================================================================
  Phase 2 : Step 1 Iter 3 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1265
      TNS :      -8.7749
      #VP :          183
      TNS+:       3.7925/30 improved (0.1264 per commit, 30.177%)
  Density :      93.670%
------------------------------------------------------------------------------------------
 30 buffer added (phase total 135, total 1800)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:02.0 real=0:00:02.0
 accumulated cpu=0:04:03 real=0:04:04 totSessionCpu=5:42:07 mem=3175.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 78.72 %
    there are 37 full evals passed out of 47 
===========================================================================================

Starting Phase 2 Step 1 Iter 4 ...

    Added inst FE_PHC9876_FE_OFN15426_core_instance_array_out_115 (CKBD1)

    Added inst FE_PHC9877_core_instance_array_out_38 (CKBD1)

    Added inst FE_PHC9878_FE_OCPN6288_n3773 (CKBD1)

    Added inst FE_PHC9879_FE_RN_20557_0 (BUFFD1)

    Added inst FE_PHC9880_FE_RN_11347_0 (CKBD1)

    Added inst FE_PHC9881_FE_OCPN17317_core_instance_array_out_36 (BUFFD2)

    Added inst FE_PHC9882_n3830 (CKBD4)

    Added inst FE_PHC9883_core_instance_array_out_33 (BUFFD1)

    Added inst FE_PHC9884_FE_OCPN7429_DP_OP_1329J1_123_8403_n116 (CKBD1)

    Added inst FE_PHC9885_n3775 (BUFFD1)

    Added inst FE_PHC9886_DP_OP_1335J1_129_8403_n46 (CKBD0)

    Added inst FE_PHC9887_DP_OP_1335J1_129_8403_n47 (CKBD0)

    Added inst FE_PHC9888_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9889_FE_OFN299_core_instance_array_out_116 (CKBD0)

    Added inst FE_PHC9890_FE_OFN15424_core_instance_array_out_117 (CKBD1)

    Added inst FE_PHC9891_core_instance_array_out_36 (CKBD2)

    Added inst FE_PHC9892_FE_OFN15426_core_instance_array_out_115 (CKBD1)

    Added inst FE_PHC9893_FE_OCPN17334_core_instance_array_out_38 (CKBD4)

    Added inst FE_PHC9894_core_instance_array_out_154 (CKBD2)

    Added inst FE_PHC9895_FE_OCPN17336_n3780 (CKBD2)

    Added inst FE_PHC9896_core_instance_array_out_156 (BUFFD2)

    Added inst FE_PHC9897_FE_OCPN16313_core_instance_array_out_155 (CKBD4)

    Added inst FE_PHC9898_FE_OCPN7342_core_instance_array_out_36 (CKBD1)

    Added inst FE_PHC9899_core_instance_array_out_157 (BUFFD1)

    Added inst FE_PHC9900_core_instance_array_out_158 (BUFFD6)
===========================================================================================
  Phase 2 : Step 1 Iter 4 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1262
      TNS :      -5.7196
      #VP :          148
      TNS+:       3.0553/25 improved (0.1222 per commit, 34.819%)
  Density :      93.686%
------------------------------------------------------------------------------------------
 25 buffer added (phase total 160, total 1825)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.6 real=0:00:02.0
 accumulated cpu=0:04:05 real=0:04:05 totSessionCpu=5:42:09 mem=3175.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 74.36 %
    there are 29 full evals passed out of 39 
===========================================================================================

Starting Phase 2 Step 1 Iter 5 ...

    Added inst FE_PHC9901_FE_OCPN6288_n3773 (CKBD1)

    Added inst FE_PHC9902_core_instance_array_out_154 (BUFFD2)

    Added inst FE_PHC9903_core_instance_array_out_33 (BUFFD1)

    Added inst FE_PHC9904_DP_OP_1329J1_123_8403_n26 (BUFFD1)

    Added inst FE_PHC9905_core_instance_array_out_156 (BUFFD2)

    Added inst FE_PHC9906_DP_OP_1332J1_126_8403_n25 (CKBD2)

    Added inst FE_PHC9907_core_instance_array_out_157 (CKBD1)

    Added inst FE_PHC9908_FE_OCPN16313_core_instance_array_out_155 (BUFFD1)

    Added inst FE_PHC9909_FE_OFN15426_core_instance_array_out_115 (CKBD1)

    Added inst FE_PHC9910_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9911_FE_OFN299_core_instance_array_out_116 (CKBD0)

    Added inst FE_PHC9912_FE_OFN15424_core_instance_array_out_117 (CKBD1)

    Added inst FE_PHC9913_FE_OFN15426_core_instance_array_out_115 (CKBD1)

    Added inst FE_PHC9914_core_instance_array_out_38 (CKBD1)

    Added inst FE_PHC9915_n3775 (BUFFD1)

    Added inst FE_PHC9916_FE_OCPN17317_core_instance_array_out_36 (BUFFD2)

    Added inst FE_PHC9917_n3830 (CKBD4)

    Added inst FE_PHC9918_FE_OCPN17334_core_instance_array_out_38 (CKBD4)
===========================================================================================
  Phase 2 : Step 1 Iter 5 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1411
      TNS :      -3.6523
      #VP :           99
      TNS+:       2.0673/18 improved (0.1148 per commit, 36.144%)
  Density :      93.698%
------------------------------------------------------------------------------------------
 18 buffer added (phase total 178, total 1843)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.4 real=0:00:01.0
 accumulated cpu=0:04:06 real=0:04:07 totSessionCpu=5:42:10 mem=3175.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 68.75 %
    there are 22 full evals passed out of 32 
===========================================================================================

Starting Phase 2 Step 1 Iter 6 ...

    Added inst FE_PHC9919_FE_OFN15424_core_instance_array_out_117 (CKBD1)

    Added inst FE_PHC9920_FE_RN_3514_0 (CKBD2)

    Added inst FE_PHC9921_FE_OFN299_core_instance_array_out_116 (CKBD0)

    Added inst FE_PHC9922_FE_OCPN17317_core_instance_array_out_36 (BUFFD2)

    Added inst FE_PHC9923_core_instance_array_out_97 (CKBD1)

    Added inst FE_PHC9924_FE_RN_19399_0 (CKBD1)

    Added inst FE_PHC9925_FE_OFN15426_core_instance_array_out_115 (CKBD1)

    Added inst FE_PHC9926_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9927_core_instance_array_out_38 (CKBD1)

    Added inst FE_PHC9928_n3830 (CKBD4)

    Added inst FE_PHC9929_FE_RN_189_0 (CKBD1)

    Added inst FE_PHC9930_core_instance_array_out_38 (CKBD2)

    Added inst FE_PHC9931_core_instance_array_out_38 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 6 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1412
      TNS :      -2.1332
      #VP :           47
      TNS+:       1.5191/13 improved (0.1169 per commit, 41.593%)
  Density :      93.705%
------------------------------------------------------------------------------------------
 13 buffer added (phase total 191, total 1856)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.2 real=0:00:02.0
 accumulated cpu=0:04:08 real=0:04:08 totSessionCpu=5:42:11 mem=3175.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 60.00 %
    there are 15 full evals passed out of 25 
===========================================================================================

Starting Phase 2 Step 1 Iter 7 ...

    Added inst FE_PHC9932_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_23 (CKBD0)

    Added inst FE_PHC9933_FE_OFN15426_core_instance_array_out_115 (CKBD1)

    Added inst FE_PHC9934_n7339 (CKBD0)

    Added inst FE_PHC9935_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9936_FE_OFN15424_core_instance_array_out_117 (CKBD0)

    Added inst FE_PHC9937_FE_OFN299_core_instance_array_out_116 (CKBD1)

    Added inst FE_PHC9938_n6779 (CKBD4)

    Added inst FE_PHC9939_FE_OFN299_core_instance_array_out_116 (CKBD1)

    Added inst FE_PHC9940_FE_OCPN17317_core_instance_array_out_36 (BUFFD2)

    Added inst FE_PHC9941_FE_RN_20478_0 (CKBD2)

    Added inst FE_PHC9942_core_instance_array_out_38 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 7 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1411
      TNS :      -1.9318
      #VP :           38
      TNS+:       0.2014/11 improved (0.0183 per commit, 9.441%)
  Density :      93.712%
------------------------------------------------------------------------------------------
 11 buffer added (phase total 202, total 1867)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.3 real=0:00:01.0
 accumulated cpu=0:04:09 real=0:04:09 totSessionCpu=5:42:12 mem=3175.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 68.18 %
    there are 15 full evals passed out of 22 
===========================================================================================

Starting Phase 2 Step 1 Iter 8 ...

    Added inst FE_PHC9943_FE_RN_3513_0 (CKBD0)

    Added inst FE_PHC9944_DP_OP_1333J1_127_8403_n31 (CKBD1)

    Added inst FE_PHC9945_FE_RN_3514_0 (CKBD2)

    Added inst FE_PHC9946_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9947_FE_OFN15424_core_instance_array_out_117 (CKBD1)

    Added inst FE_PHC9948_FE_OCPN17334_core_instance_array_out_38 (CKBD4)

    Added inst FE_PHC9949_FE_OFN15426_core_instance_array_out_115 (CKBD1)

    Added inst FE_PHC9950_FE_OFN299_core_instance_array_out_116 (CKBD1)

    Added inst FE_PHC9951_FE_OFN299_core_instance_array_out_116 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 8 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1416
      TNS :      -1.3402
      #VP :           37
      TNS+:       0.5916/9 improved (0.0657 per commit, 30.624%)
  Density :      93.717%
------------------------------------------------------------------------------------------
 9 buffer added (phase total 211, total 1876)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.1 real=0:00:01.0
 accumulated cpu=0:04:10 real=0:04:10 totSessionCpu=5:42:14 mem=3175.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 71.43 %
    there are 10 full evals passed out of 14 
===========================================================================================

Starting Phase 2 Step 1 Iter 9 ...

    Added inst FE_PHC9952_DP_OP_1333J1_127_8403_n46 (CKBD1)

    Added inst FE_PHC9953_FE_RN_3514_0 (CKBD4)

    Added inst FE_PHC9954_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9955_FE_OFN15426_core_instance_array_out_115 (BUFFD1)

    Added inst FE_PHC9956_FE_OFN15424_core_instance_array_out_117 (BUFFD1)

    Added inst FE_PHC9957_FE_OFN299_core_instance_array_out_116 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 9 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1416
      TNS :      -1.1178
      #VP :           23
      TNS+:       0.2224/6 improved (0.0371 per commit, 16.595%)
  Density :      93.721%
------------------------------------------------------------------------------------------
 6 buffer added (phase total 217, total 1882)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.0 real=0:00:01.0
 accumulated cpu=0:04:11 real=0:04:11 totSessionCpu=5:42:15 mem=3175.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 61.54 %
    there are 8 full evals passed out of 13 
===========================================================================================

Starting Phase 2 Step 1 Iter 10 ...

    Added inst FE_PHC9958_FE_OFN15424_core_instance_array_out_117 (CKBD1)

    Added inst FE_PHC9959_FE_OFN15426_core_instance_array_out_115 (CKBD1)

    Added inst FE_PHC9960_core_instance_array_out_38 (CKBD1)

    Added inst FE_PHC9961_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9962_FE_OFN299_core_instance_array_out_116 (CKBD1)

    Added inst FE_PHC9963_FE_OFN15424_core_instance_array_out_117 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 10 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1416
      TNS :      -1.0286
      #VP :           19
      TNS+:       0.0892/6 improved (0.0149 per commit, 7.980%)
  Density :      93.724%
------------------------------------------------------------------------------------------
 6 buffer added (phase total 223, total 1888)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.0 real=0:00:01.0
 accumulated cpu=0:04:12 real=0:04:12 totSessionCpu=5:42:16 mem=3175.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 69.23 %
    there are 9 full evals passed out of 13 
===========================================================================================

Starting Phase 2 Step 1 Iter 11 ...

    Added inst FE_PHC9964_DP_OP_1333J1_127_8403_n26 (BUFFD1)

    Added inst FE_PHC9965_FE_OFN15426_core_instance_array_out_115 (CKBD1)

    Added inst FE_PHC9966_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9967_FE_OCPN8029_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9968_FE_OFN15424_core_instance_array_out_117 (CKBD1)

    Added inst FE_PHC9969_FE_OFN15424_core_instance_array_out_117 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 11 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1341
      TNS :      -0.8590
      #VP :           19
      TNS+:       0.1696/6 improved (0.0283 per commit, 16.488%)
  Density :      93.727%
------------------------------------------------------------------------------------------
 6 buffer added (phase total 229, total 1894)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.8 real=0:00:01.0
 accumulated cpu=0:04:13 real=0:04:13 totSessionCpu=5:42:16 mem=3175.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 70.00 %
    there are 7 full evals passed out of 10 
===========================================================================================

Starting Phase 2 Step 1 Iter 12 ...

    Added inst FE_PHC9970_DP_OP_1333J1_127_8403_n26 (CKBD0)

    Added inst FE_PHC9971_FE_OFN15426_core_instance_array_out_115 (CKBD1)

    Added inst FE_PHC9972_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9973_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9974_FE_OFN15424_core_instance_array_out_117 (CKBD1)

    Added inst FE_PHC9975_FE_OFN15424_core_instance_array_out_117 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 12 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1202
      TNS :      -0.7754
      #VP :           17
      TNS+:       0.0836/6 improved (0.0139 per commit, 9.732%)
  Density :      93.730%
------------------------------------------------------------------------------------------
 6 buffer added (phase total 235, total 1900)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.7 real=0:00:00.0
 accumulated cpu=0:04:13 real=0:04:14 totSessionCpu=5:42:17 mem=3175.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 63.64 %
    there are 7 full evals passed out of 11 
===========================================================================================

Starting Phase 2 Step 1 Iter 13 ...

    Added inst FE_PHC9976_FE_OFN15426_core_instance_array_out_115 (CKBD1)

    Added inst FE_PHC9977_FE_OFN15424_core_instance_array_out_117 (BUFFD1)

    Added inst FE_PHC9978_FE_RN_7539_0 (CKBD1)

    Added inst FE_PHC9979_DP_OP_1333J1_127_8403_n26 (CKBD1)

    Added inst FE_PHC9980_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9981_FE_OCPN8029_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9982_FE_OFN15424_core_instance_array_out_117 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 13 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1173
      TNS :      -0.6581
      #VP :           14
      TNS+:       0.1173/7 improved (0.0168 per commit, 15.128%)
  Density :      93.733%
------------------------------------------------------------------------------------------
 7 buffer added (phase total 242, total 1907)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.7 real=0:00:01.0
 accumulated cpu=0:04:14 real=0:04:14 totSessionCpu=5:42:18 mem=3175.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 69.23 %
    there are 9 full evals passed out of 13 
===========================================================================================

Starting Phase 2 Step 1 Iter 14 ...

    Added inst FE_PHC9983_FE_OFN15424_core_instance_array_out_117 (CKBD0)

    Added inst FE_PHC9984_FE_OFN15426_core_instance_array_out_115 (CKBD1)

    Added inst FE_PHC9985_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9986_FE_OCPN8029_FE_OFN15412_core_instance_array_out_96 (BUFFD1)

    Added inst FE_PHC9987_FE_OCPN8029_FE_OFN15412_core_instance_array_out_96 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 14 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1086
      TNS :      -0.5008
      #VP :           10
      TNS+:       0.1573/5 improved (0.0315 per commit, 23.902%)
  Density :      93.736%
------------------------------------------------------------------------------------------
 5 buffer added (phase total 247, total 1912)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.6 real=0:00:01.0
 accumulated cpu=0:04:15 real=0:04:15 totSessionCpu=5:42:18 mem=3175.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 58.33 %
    there are 7 full evals passed out of 12 
===========================================================================================

Starting Phase 2 Step 1 Iter 15 ...

    Added inst FE_PHC9988_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9989_FE_OFN15424_core_instance_array_out_117 (CKBD1)

    Added inst FE_PHC9990_FE_OFN15426_core_instance_array_out_115 (CKBD4)

    Added inst FE_PHC9991_FE_OFN15412_core_instance_array_out_96 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 15 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0812
      TNS :      -0.4077
      #VP :            9
      TNS+:       0.0931/4 improved (0.0233 per commit, 18.590%)
  Density :      93.738%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 251, total 1916)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.6 real=0:00:00.0
 accumulated cpu=0:04:15 real=0:04:16 totSessionCpu=5:42:19 mem=3175.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 62.50 %
    there are 5 full evals passed out of 8 
===========================================================================================

Starting Phase 2 Step 1 Iter 16 ...

    Added inst FE_PHC9992_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC9993_FE_OFN15424_core_instance_array_out_117 (BUFFD1)

    Added inst FE_PHC9994_FE_OFN15426_core_instance_array_out_115 (CKBD4)

    Added inst FE_PHC9995_FE_OFN15412_core_instance_array_out_96 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 16 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0792
      TNS :      -0.3148
      #VP :            8
      TNS+:       0.0929/4 improved (0.0232 per commit, 22.786%)
  Density :      93.741%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 255, total 1920)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:01.0
 accumulated cpu=0:04:16 real=0:04:16 totSessionCpu=5:42:20 mem=3175.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 55.56 %
    there are 5 full evals passed out of 9 
===========================================================================================

Starting Phase 2 Step 1 Iter 17 ...

    Added inst FE_PHC9996_FE_OFN15424_core_instance_array_out_117 (CKBD1)

    Added inst FE_PHC9997_FE_RN_543_0 (CKBD1)

    Added inst FE_PHC9998_FE_OFN15426_core_instance_array_out_115 (CKBD0)

    Added inst FE_PHC9999_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC10000_FE_OCPN8029_FE_OFN15412_core_instance_array_out_96 (BUFFD1)

    Added inst FE_PHC10001_FE_OCPN8029_FE_OFN15412_core_instance_array_out_96 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 17 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0548
      TNS :      -0.1776
      #VP :            6
      TNS+:       0.1372/6 improved (0.0229 per commit, 43.583%)
  Density :      93.744%
------------------------------------------------------------------------------------------
 6 buffer added (phase total 261, total 1926)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:00.0
 accumulated cpu=0:04:16 real=0:04:17 totSessionCpu=5:42:20 mem=3175.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 7 full evals passed out of 7 
===========================================================================================

Starting Phase 2 Step 1 Iter 18 ...

    Added inst FE_PHC10002_FE_RN_12453_0 (BUFFD1)

    Added inst FE_PHC10003_n3869 (CKBD4)

    Added inst FE_PHC10004_FE_OFN15426_core_instance_array_out_115 (CKBD0)

    Added inst FE_PHC10005_FE_OFN15412_core_instance_array_out_96 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 18 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0219
      TNS :      -0.0352
      #VP :            3
      TNS+:       0.1424/4 improved (0.0356 per commit, 80.180%)
  Density :      93.747%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 265, total 1930)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:01.0
 accumulated cpu=0:04:17 real=0:04:17 totSessionCpu=5:42:21 mem=3175.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 5 full evals passed out of 5 
===========================================================================================

Starting Phase 2 Step 1 Iter 19 ...

    Added inst FE_PHC10006_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_39 (CKBD1)

    Added inst FE_PHC10007_FE_RN_543_0 (CKBD1)

    Added inst FE_PHC10008_FE_OCPN8029_FE_OFN15412_core_instance_array_out_96 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 19 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :       0.0000
      TNS :       0.0000
      #VP :            0
      TNS+:       0.0352/3 improved (0.0117 per commit, 100.000%)
  Density :      93.748%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 268, total 1933)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:00.0
 accumulated cpu=0:04:17 real=0:04:18 totSessionCpu=5:42:21 mem=3175.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 4 full evals passed out of 4 
===========================================================================================


*info:    Total 268 cells added for Phase II
** Profile ** Start :  cpu=0:00:00.0, mem=3175.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=3175.9M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3175.9M

*** Finished Core Fixing (fixHold) cpu=0:04:19 real=0:04:19 totSessionCpu=5:42:23 mem=3175.9M density=93.748% ***

*info:
*info: Added a total of 1933 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            7 cells of type 'BUFFD0' used
*info:          455 cells of type 'BUFFD1' used
*info:            7 cells of type 'BUFFD12' used
*info:            2 cells of type 'BUFFD16' used
*info:           15 cells of type 'BUFFD2' used
*info:           14 cells of type 'BUFFD3' used
*info:            6 cells of type 'BUFFD4' used
*info:            9 cells of type 'BUFFD6' used
*info:            4 cells of type 'BUFFD8' used
*info:          785 cells of type 'CKBD0' used
*info:          418 cells of type 'CKBD1' used
*info:          104 cells of type 'CKBD2' used
*info:          101 cells of type 'CKBD4' used
*info:            4 cells of type 'CKBD6' used
*info:            2 cells of type 'CKBD8' used
*info:
*info: Total 44 instances resized
*info:       in which 0 FF resizing
*info:

*summary:     56 instances changed cell type
*	:      1 instance  changed cell type from 'BUFFD0' to 'CKBD2'
*	:      3 instances changed cell type from 'BUFFD1' to 'BUFFD0'
*	:      7 instances changed cell type from 'BUFFD1' to 'CKBD0'
*	:      2 instances changed cell type from 'CKBD0' to 'CKBD1'
*	:      8 instances changed cell type from 'CKBD1' to 'BUFFD0'
*	:     16 instances changed cell type from 'CKBD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'CKBD2' to 'BUFFD0'
*	:      2 instances changed cell type from 'CKBD2' to 'CKBD0'
*	:      1 instance  changed cell type from 'CKND2D0' to 'ND2D0'
*	:      1 instance  changed cell type from 'IND2D0' to 'IND2D1'
*	:      1 instance  changed cell type from 'IND2D1' to 'IND2D0'
*	:      3 instances changed cell type from 'INR2D1' to 'INR2XD0'
*	:      1 instance  changed cell type from 'INR2D2' to 'INR2XD1'
*	:      2 instances changed cell type from 'INVD1' to 'CKND1'
*	:      1 instance  changed cell type from 'ND2D0' to 'CKND2D0'
*	:      2 instances changed cell type from 'ND2D1' to 'CKND2D0'
*	:      2 instances changed cell type from 'NR2D1' to 'NR2XD0'
*	:      1 instance  changed cell type from 'NR2XD0' to 'NR2D0'
*	:      1 instance  changed cell type from 'NR2XD0' to 'NR2D1'
*** Starting refinePlace (5:42:24 mem=3191.9M) ***
Total net bbox length = 1.068e+06 (4.673e+05 6.010e+05) (ext = 1.302e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 57651 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 3191.9MB
Summary Report:
Instances move: 0 (out of 57526 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.068e+06 (4.673e+05 6.010e+05) (ext = 1.302e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 3191.9MB
*** Finished refinePlace (5:42:25 mem=3191.9M) ***
Finished re-routing un-routed nets (0:00:00.0 3191.9M)


Density : 0.9375
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.6 real=0:00:04.0 mem=3191.9M) ***
** Profile ** Start :  cpu=0:00:00.0, mem=3191.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=3191.9M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3191.9M
*** Finish Post CTS Hold Fixing (cpu=0:04:23 real=0:04:24 totSessionCpu=5:42:27 mem=3191.9M density=93.748%) ***
(I,S,L,T): WC_VIEW: 149.342, 67.7934, 2.42537, 219.561
*** HoldOpt [finish] : cpu/real = 0:03:24.8/0:03:24.5 (1.0), totSession cpu/real = 5:42:27.5/5:42:23.7 (1.0), mem = 3156.8M
**INFO: total 1951 insts, 0 nets marked don't touch
**INFO: total 1951 insts, 0 nets marked don't touch DB property
**INFO: total 1951 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 5.483%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -0.412 -> -0.412 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0129
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.412 -> -0.412 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 5.483%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: -0.412 -> -0.412 (bump = 0.0, threshold = 0.0129)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2953.68 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2953.68 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 144  Num Prerouted Wires = 35292
[NR-eGR] Read numTotalNets=61588  numIgnoredNets=144
[NR-eGR] There are 145 clock nets ( 145 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 61299 
[NR-eGR] Rule id: 1  Nets: 145 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 130 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.732140e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 145 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.797840e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 61169 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.179842e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        12( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        13( 0.01%)         1( 0.00%)         5( 0.01%)   ( 0.02%) 
[NR-eGR]      M7  (7)        20( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               46( 0.01%)         1( 0.00%)         5( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.34 sec, Real: 1.35 sec, Curr Mem: 2967.29 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:50, real = 0:04:51, mem = 2505.2M, totSessionCpu=5:42:33 **
** Profile ** Start :  cpu=0:00:00.0, mem=2892.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=2892.8M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=19.6367)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 61588
End delay calculation. (MEM=0 CPU=0:00:10.8 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:13.5 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:15.9 real=0:00:16.0 totSessionCpu=0:01:11 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:16.8, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.5, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:20.3/0:00:20.2 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2909.64)
Total number of fetched objects 61588
End delay calculation. (MEM=2968.85 CPU=0:00:11.3 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2968.85 CPU=0:00:14.1 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:19.0 real=0:00:19.0 totSessionCpu=5:43:12 mem=2968.8M)
** Profile ** Overall slacks :  cpu=0:00:40.0, mem=2968.8M
** Profile ** Total reports :  cpu=0:00:00.6, mem=2916.8M
** Profile ** DRVs :  cpu=0:00:03.3, mem=2914.8M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.412  | -0.412  | -0.352  |
|           TNS (ns):|-499.088 |-459.180 | -39.908 |
|    Violating Paths:|  3720   |  3560   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.002  | -0.002  | -0.000  |
|           TNS (ns):| -0.024  | -0.023  | -0.001  |
|    Violating Paths:|   19    |   14    |    5    |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.748%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2914.8M
**optDesign ... cpu = 0:05:34, real = 0:05:36, mem = 2548.6M, totSessionCpu=5:43:17 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/06 21:53:17, mem=2478.8M)
% Begin Save ccopt configuration ... (date=03/06 21:53:17, mem=2478.8M)
% End Save ccopt configuration ... (date=03/06 21:53:17, total cpu=0:00:00.6, real=0:00:00.0, peak res=2479.1M, current mem=2479.1M)
% Begin Save netlist data ... (date=03/06 21:53:17, mem=2479.1M)
Writing Binary DB to cts.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/06 21:53:18, total cpu=0:00:00.2, real=0:00:01.0, peak res=2479.1M, current mem=2479.1M)
Saving congestion map file cts.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/06 21:53:18, mem=2479.5M)
Saving AAE Data ...
% End Save AAE data ... (date=03/06 21:53:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=2479.5M, current mem=2479.5M)
Saving scheduling_file.cts.1571 in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/06 21:53:19, mem=2479.5M)
% End Save clock tree data ... (date=03/06 21:53:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=2479.5M, current mem=2479.5M)
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/06 21:53:19, mem=2479.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/06 21:53:20, total cpu=0:00:00.2, real=0:00:01.0, peak res=2479.6M, current mem=2479.6M)
Saving Drc markers ...
... 300 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=03/06 21:53:20, mem=2479.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/06 21:53:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=2479.6M, current mem=2479.6M)
% Begin Save routing data ... (date=03/06 21:53:20, mem=2479.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=2860.6M) ***
% End Save routing data ... (date=03/06 21:53:21, total cpu=0:00:00.6, real=0:00:01.0, peak res=2479.8M, current mem=2479.8M)
Saving property file cts.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2863.6M) ***
#Saving pin access data to file cts.enc.dat/fullchip.apa ...
#
Saving rc congestion map cts.enc.dat/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/06 21:53:23, mem=2479.8M)
% End Save power constraints data ... (date=03/06 21:53:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=2479.8M, current mem=2479.8M)
Cmin Cmax
Generated self-contained design cts.enc.dat
#% End save design ... (date=03/06 21:53:24, total cpu=0:00:05.9, real=0:00:07.0, peak res=2480.1M, current mem=2480.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/06 21:53:25, mem=2480.1M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2480.13 (MB), peak = 2861.86 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2864.7M, init mem=2867.9M)
*info: Placed = 57651          (Fixed = 125)
*info: Unplaced = 0           
Placement Density:93.75%(271550/289659)
Placement Density (including fixed std cells):93.75%(271550/289659)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2864.7M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (144) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2864.7M) ***
#Start route 289 clock and analog nets...
% Begin globalDetailRoute (date=03/06 21:53:25, mem=2469.5M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sun Mar  6 21:53:25 2022
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=61311
#need_extraction net=61311 (total=61600)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun Mar  6 21:53:28 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 61598 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:08, memory = 2513.25 (MB), peak = 2861.86 (MB)
#Merging special wires: starts on Sun Mar  6 21:53:35 2022 with memory = 2513.89 (MB), peak = 2861.86 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.8 GB
#
#Finished routing data preparation on Sun Mar  6 21:53:36 2022
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 15.12 (MB)
#Total memory = 2513.93 (MB)
#Peak memory = 2861.86 (MB)
#
#
#Start global routing on Sun Mar  6 21:53:36 2022
#
#
#Start global routing initialization on Sun Mar  6 21:53:36 2022
#
#Number of eco nets is 140
#
#Start global routing data preparation on Sun Mar  6 21:53:36 2022
#
#Start routing resource analysis on Sun Mar  6 21:53:36 2022
#
#Routing resource analysis is done on Sun Mar  6 21:53:37 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2690           0       32041    97.96%
#  M2             V        2692           0       32041     0.00%
#  M3             H        2690           0       32041     0.00%
#  M4             V        2692           0       32041     0.00%
#  M5             H        2690           0       32041     0.00%
#  M6             V        2692           0       32041     0.00%
#  M7             H         672           0       32041     0.00%
#  M8             V         672           0       32041     0.00%
#  --------------------------------------------------------------
#  Total                  17490       0.00%      256328    12.24%
#
#  289 nets (0.47%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar  6 21:53:37 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2522.00 (MB), peak = 2861.86 (MB)
#
#
#Global routing initialization is done on Sun Mar  6 21:53:37 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2524.17 (MB), peak = 2861.86 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2603.94 (MB), peak = 2861.86 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2606.50 (MB), peak = 2861.86 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2606.58 (MB), peak = 2861.86 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2607.64 (MB), peak = 2861.86 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of nets with skipped attribute = 61299 (skipped).
#Total number of routable nets = 289.
#Total number of nets in the design = 61600.
#
#285 routable nets have only global wires.
#4 routable nets have only detail routed wires.
#61299 skipped nets have only detail routed wires.
#285 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                285               0  
#------------------------------------------------
#        Total                285               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                289          130                88           61168  
#-------------------------------------------------------------------------------
#        Total                289          130                88           61168  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 289
#Total wire length = 48367 um.
#Total half perimeter of net bounding box = 16579 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 470 um.
#Total wire length on LAYER M3 = 27019 um.
#Total wire length on LAYER M4 = 20232 um.
#Total wire length on LAYER M5 = 647 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30430
#Total number of multi-cut vias = 118 (  0.4%)
#Total number of single cut vias = 30312 ( 99.6%)
#Up-Via Summary (total 30430):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10874 ( 98.9%)       118 (  1.1%)      10992
# M2              9839 (100.0%)         0 (  0.0%)       9839
# M3              9522 (100.0%)         0 (  0.0%)       9522
# M4                77 (100.0%)         0 (  0.0%)         77
#-----------------------------------------------------------
#                30312 ( 99.6%)       118 (  0.4%)      30430 
#
#Total number of involved priority nets 285
#Maximum src to sink distance for priority net 348.7
#Average of max src_to_sink distance for priority net 47.7
#Average of ave src_to_sink distance for priority net 27.7
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 94.22 (MB)
#Total memory = 2608.15 (MB)
#Peak memory = 2861.86 (MB)
#
#Finished global routing on Sun Mar  6 21:53:43 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2540.24 (MB), peak = 2861.86 (MB)
#Start Track Assignment.
#Done with 2868 horizontal wires in 2 hboxes and 427 vertical wires in 2 hboxes.
#Done with 9 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 289
#Total wire length = 56154 um.
#Total half perimeter of net bounding box = 16579 um.
#Total wire length on LAYER M1 = 1685 um.
#Total wire length on LAYER M2 = 500 um.
#Total wire length on LAYER M3 = 32573 um.
#Total wire length on LAYER M4 = 20745 um.
#Total wire length on LAYER M5 = 650 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30430
#Total number of multi-cut vias = 118 (  0.4%)
#Total number of single cut vias = 30312 ( 99.6%)
#Up-Via Summary (total 30430):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10874 ( 98.9%)       118 (  1.1%)      10992
# M2              9839 (100.0%)         0 (  0.0%)       9839
# M3              9522 (100.0%)         0 (  0.0%)       9522
# M4                77 (100.0%)         0 (  0.0%)         77
#-----------------------------------------------------------
#                30312 ( 99.6%)       118 (  0.4%)      30430 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2556.27 (MB), peak = 2861.86 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 57.66 (MB)
#Total memory = 2556.46 (MB)
#Peak memory = 2861.86 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.0% of the total area was rechecked for DRC, and 72.1% required routing.
#   number of violations = 0
#57528 out of 57651 instances (99.8%) need to be verified(marked ipoed), dirty area = 110.3%.
#   number of violations = 0
#cpu time = 00:02:12, elapsed time = 00:02:12, memory = 2597.25 (MB), peak = 2861.86 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 289
#Total wire length = 51276 um.
#Total half perimeter of net bounding box = 16579 um.
#Total wire length on LAYER M1 = 19 um.
#Total wire length on LAYER M2 = 14274 um.
#Total wire length on LAYER M3 = 23186 um.
#Total wire length on LAYER M4 = 13302 um.
#Total wire length on LAYER M5 = 495 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25670
#Total number of multi-cut vias = 216 (  0.8%)
#Total number of single cut vias = 25454 ( 99.2%)
#Up-Via Summary (total 25670):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             12164 ( 98.3%)       216 (  1.7%)      12380
# M2              8934 (100.0%)         0 (  0.0%)       8934
# M3              4315 (100.0%)         0 (  0.0%)       4315
# M4                41 (100.0%)         0 (  0.0%)         41
#-----------------------------------------------------------
#                25454 ( 99.2%)       216 (  0.8%)      25670 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:14
#Elapsed time = 00:02:14
#Increased memory = -16.34 (MB)
#Total memory = 2540.11 (MB)
#Peak memory = 2861.86 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2541.91 (MB), peak = 2861.86 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 289
#Total wire length = 51276 um.
#Total half perimeter of net bounding box = 16579 um.
#Total wire length on LAYER M1 = 19 um.
#Total wire length on LAYER M2 = 14274 um.
#Total wire length on LAYER M3 = 23186 um.
#Total wire length on LAYER M4 = 13302 um.
#Total wire length on LAYER M5 = 495 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25670
#Total number of multi-cut vias = 216 (  0.8%)
#Total number of single cut vias = 25454 ( 99.2%)
#Up-Via Summary (total 25670):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             12164 ( 98.3%)       216 (  1.7%)      12380
# M2              8934 (100.0%)         0 (  0.0%)       8934
# M3              4315 (100.0%)         0 (  0.0%)       4315
# M4                41 (100.0%)         0 (  0.0%)         41
#-----------------------------------------------------------
#                25454 ( 99.2%)       216 (  0.8%)      25670 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 289
#Total wire length = 51276 um.
#Total half perimeter of net bounding box = 16579 um.
#Total wire length on LAYER M1 = 19 um.
#Total wire length on LAYER M2 = 14274 um.
#Total wire length on LAYER M3 = 23186 um.
#Total wire length on LAYER M4 = 13302 um.
#Total wire length on LAYER M5 = 495 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25670
#Total number of multi-cut vias = 216 (  0.8%)
#Total number of single cut vias = 25454 ( 99.2%)
#Up-Via Summary (total 25670):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             12164 ( 98.3%)       216 (  1.7%)      12380
# M2              8934 (100.0%)         0 (  0.0%)       8934
# M3              4315 (100.0%)         0 (  0.0%)       4315
# M4                41 (100.0%)         0 (  0.0%)         41
#-----------------------------------------------------------
#                25454 ( 99.2%)       216 (  0.8%)      25670 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:02:16
#Elapsed time = 00:02:15
#Increased memory = -14.28 (MB)
#Total memory = 2542.18 (MB)
#Peak memory = 2861.86 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:36
#Elapsed time = 00:02:36
#Increased memory = 17.73 (MB)
#Total memory = 2487.27 (MB)
#Peak memory = 2861.86 (MB)
#Number of warnings = 3
#Total number of warnings = 11
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar  6 21:56:02 2022
#
% End globalDetailRoute (date=03/06 21:56:02, total cpu=0:02:36, real=0:02:37, peak res=2610.7M, current mem=2445.5M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/06 21:56:02, mem=2445.5M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sun Mar  6 21:56:02 2022
#
#Generating timing data, please wait...
#61588 total nets, 289 already routed, 289 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 61588
End delay calculation. (MEM=2941.55 CPU=0:00:11.2 REAL=0:00:11.0)
#Generating timing data took: cpu time = 00:00:28, elapsed time = 00:00:27, memory = 2506.33 (MB), peak = 2861.86 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=61600)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Start reading timing information from file .timing_file_1571.tif.gz ...
#Read in timing information for 307 ports, 57651 instances from timing file .timing_file_1571.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Start routing data preparation on Sun Mar  6 21:56:35 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 61598 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2492.18 (MB), peak = 2861.86 (MB)
#Merging special wires: starts on Sun Mar  6 21:56:38 2022 with memory = 2492.75 (MB), peak = 2861.86 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.8 GB
#
#Finished routing data preparation on Sun Mar  6 21:56:38 2022
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 11.97 (MB)
#Total memory = 2492.78 (MB)
#Peak memory = 2861.86 (MB)
#
#
#Start global routing on Sun Mar  6 21:56:38 2022
#
#
#Start global routing initialization on Sun Mar  6 21:56:38 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun Mar  6 21:56:38 2022
#
#Start routing resource analysis on Sun Mar  6 21:56:38 2022
#
#Routing resource analysis is done on Sun Mar  6 21:56:39 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2690           0       32041    97.96%
#  M2             V        2692           0       32041     0.00%
#  M3             H        2690           0       32041     0.00%
#  M4             V        2692           0       32041     0.00%
#  M5             H        2690           0       32041     0.00%
#  M6             V        2692           0       32041     0.00%
#  M7             H         672           0       32041     0.00%
#  M8             V         672           0       32041     0.00%
#  --------------------------------------------------------------
#  Total                  17490       0.00%      256328    12.24%
#
#  289 nets (0.47%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar  6 21:56:39 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2500.71 (MB), peak = 2861.86 (MB)
#
#
#Global routing initialization is done on Sun Mar  6 21:56:39 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2501.84 (MB), peak = 2861.86 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2598.96 (MB), peak = 2861.86 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2598.98 (MB), peak = 2861.86 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:32, elapsed time = 00:00:32, memory = 2615.43 (MB), peak = 2861.86 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of routable nets = 61588.
#Total number of nets in the design = 61600.
#
#61299 routable nets have only global wires.
#289 routable nets have only detail routed wires.
#131 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#289 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default          130                88           61168  
#------------------------------------------------------------
#        Total          130                88           61168  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                289          130                88           61168  
#-------------------------------------------------------------------------------
#        Total                289          130                88           61168  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            8(0.02%)      2(0.01%)   (0.03%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            1(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      9(0.00%)      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.00 |          0.00 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 289
#Total wire length = 1203465 um.
#Total half perimeter of net bounding box = 1147752 um.
#Total wire length on LAYER M1 = 19 um.
#Total wire length on LAYER M2 = 325371 um.
#Total wire length on LAYER M3 = 392337 um.
#Total wire length on LAYER M4 = 294853 um.
#Total wire length on LAYER M5 = 132692 um.
#Total wire length on LAYER M6 = 40848 um.
#Total wire length on LAYER M7 = 4813 um.
#Total wire length on LAYER M8 = 12532 um.
#Total number of vias = 371566
#Total number of multi-cut vias = 216 (  0.1%)
#Total number of single cut vias = 371350 ( 99.9%)
#Up-Via Summary (total 371566):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            203830 ( 99.9%)       216 (  0.1%)     204046
# M2            124017 (100.0%)         0 (  0.0%)     124017
# M3             29953 (100.0%)         0 (  0.0%)      29953
# M4              8405 (100.0%)         0 (  0.0%)       8405
# M5              2666 (100.0%)         0 (  0.0%)       2666
# M6              1354 (100.0%)         0 (  0.0%)       1354
# M7              1125 (100.0%)         0 (  0.0%)       1125
#-----------------------------------------------------------
#               371350 ( 99.9%)       216 (  0.1%)     371566 
#
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:44
#Elapsed time = 00:00:44
#Increased memory = 123.64 (MB)
#Total memory = 2616.42 (MB)
#Peak memory = 2861.86 (MB)
#
#Finished global routing on Sun Mar  6 21:57:22 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2556.32 (MB), peak = 2861.86 (MB)
#Start Track Assignment.
#Done with 78854 horizontal wires in 2 hboxes and 92159 vertical wires in 2 hboxes.
#Done with 18583 horizontal wires in 2 hboxes and 18508 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1             0.00 	  0.00%  	  0.00% 	  0.00%
# M2        309849.39 	  0.04%  	  0.00% 	  0.01%
# M3        364163.21 	  0.06%  	  0.00% 	  0.00%
# M4        281309.78 	  0.01%  	  0.00% 	  0.00%
# M5        132207.86 	  0.01%  	  0.00% 	  0.00%
# M6         40875.00 	  0.00%  	  0.00% 	  0.00%
# M7          5027.70 	  0.02%  	  0.00% 	  0.00%
# M8         12780.58 	  0.02%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1146213.52  	  0.03% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 289
#Total wire length = 1249678 um.
#Total half perimeter of net bounding box = 1147752 um.
#Total wire length on LAYER M1 = 33986 um.
#Total wire length on LAYER M2 = 323426 um.
#Total wire length on LAYER M3 = 403818 um.
#Total wire length on LAYER M4 = 296277 um.
#Total wire length on LAYER M5 = 133586 um.
#Total wire length on LAYER M6 = 41080 um.
#Total wire length on LAYER M7 = 4861 um.
#Total wire length on LAYER M8 = 12645 um.
#Total number of vias = 371566
#Total number of multi-cut vias = 216 (  0.1%)
#Total number of single cut vias = 371350 ( 99.9%)
#Up-Via Summary (total 371566):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            203830 ( 99.9%)       216 (  0.1%)     204046
# M2            124017 (100.0%)         0 (  0.0%)     124017
# M3             29953 (100.0%)         0 (  0.0%)      29953
# M4              8405 (100.0%)         0 (  0.0%)       8405
# M5              2666 (100.0%)         0 (  0.0%)       2666
# M6              1354 (100.0%)         0 (  0.0%)       1354
# M7              1125 (100.0%)         0 (  0.0%)       1125
#-----------------------------------------------------------
#               371350 ( 99.9%)       216 (  0.1%)     371566 
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 2603.89 (MB), peak = 2861.86 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	576       600       1176      
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:09
#Elapsed time = 00:01:09
#Increased memory = 124.38 (MB)
#Total memory = 2605.18 (MB)
#Peak memory = 2861.86 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 583
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        4        0       48        0       52
#	M2           56       38      428        0        8      530
#	M3            0        0        1        0        0        1
#	Totals       56       42      429       48        8      583
#cpu time = 00:08:40, elapsed time = 00:08:39, memory = 2644.04 (MB), peak = 2861.86 (MB)
#start 1st optimization iteration ...
#   number of violations = 580
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   MinCut      Mar   Totals
#	M1            4        2        0        0        0        0        6
#	M2          126       39      335       40        0       33      573
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0
#	M5            0        0        0        0        1        0        1
#	Totals      130       41      335       40        1       33      580
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 2656.11 (MB), peak = 2861.86 (MB)
#start 2nd optimization iteration ...
#   number of violations = 613
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2          154       23      325       70       41      613
#	Totals      154       23      325       70       41      613
#cpu time = 00:00:27, elapsed time = 00:00:26, memory = 2660.31 (MB), peak = 2861.86 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:35, elapsed time = 00:00:35, memory = 2658.73 (MB), peak = 2861.86 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 289
#Total wire length = 1275367 um.
#Total half perimeter of net bounding box = 1147752 um.
#Total wire length on LAYER M1 = 3423 um.
#Total wire length on LAYER M2 = 336509 um.
#Total wire length on LAYER M3 = 401477 um.
#Total wire length on LAYER M4 = 336344 um.
#Total wire length on LAYER M5 = 137043 um.
#Total wire length on LAYER M6 = 47360 um.
#Total wire length on LAYER M7 = 2495 um.
#Total wire length on LAYER M8 = 10715 um.
#Total number of vias = 425408
#Total number of multi-cut vias = 2318 (  0.5%)
#Total number of single cut vias = 423090 ( 99.5%)
#Up-Via Summary (total 425408):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            208654 ( 99.1%)      1970 (  0.9%)     210624
# M2            160119 (100.0%)         0 (  0.0%)     160119
# M3             42889 (100.0%)         0 (  0.0%)      42889
# M4              8900 (100.0%)         0 (  0.0%)       8900
# M5              1837 ( 84.1%)       348 ( 15.9%)       2185
# M6               376 (100.0%)         0 (  0.0%)        376
# M7               315 (100.0%)         0 (  0.0%)        315
#-----------------------------------------------------------
#               423090 ( 99.5%)      2318 (  0.5%)     425408 
#
#Total number of DRC violations = 0
#Cpu time = 00:10:08
#Elapsed time = 00:10:07
#Increased memory = -31.30 (MB)
#Total memory = 2574.01 (MB)
#Peak memory = 2861.86 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2576.07 (MB), peak = 2861.86 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 289
#Total wire length = 1275367 um.
#Total half perimeter of net bounding box = 1147752 um.
#Total wire length on LAYER M1 = 3423 um.
#Total wire length on LAYER M2 = 336509 um.
#Total wire length on LAYER M3 = 401477 um.
#Total wire length on LAYER M4 = 336344 um.
#Total wire length on LAYER M5 = 137043 um.
#Total wire length on LAYER M6 = 47360 um.
#Total wire length on LAYER M7 = 2495 um.
#Total wire length on LAYER M8 = 10715 um.
#Total number of vias = 425408
#Total number of multi-cut vias = 2318 (  0.5%)
#Total number of single cut vias = 423090 ( 99.5%)
#Up-Via Summary (total 425408):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            208654 ( 99.1%)      1970 (  0.9%)     210624
# M2            160119 (100.0%)         0 (  0.0%)     160119
# M3             42889 (100.0%)         0 (  0.0%)      42889
# M4              8900 (100.0%)         0 (  0.0%)       8900
# M5              1837 ( 84.1%)       348 ( 15.9%)       2185
# M6               376 (100.0%)         0 (  0.0%)        376
# M7               315 (100.0%)         0 (  0.0%)        315
#-----------------------------------------------------------
#               423090 ( 99.5%)      2318 (  0.5%)     425408 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 289
#Total wire length = 1275367 um.
#Total half perimeter of net bounding box = 1147752 um.
#Total wire length on LAYER M1 = 3423 um.
#Total wire length on LAYER M2 = 336509 um.
#Total wire length on LAYER M3 = 401477 um.
#Total wire length on LAYER M4 = 336344 um.
#Total wire length on LAYER M5 = 137043 um.
#Total wire length on LAYER M6 = 47360 um.
#Total wire length on LAYER M7 = 2495 um.
#Total wire length on LAYER M8 = 10715 um.
#Total number of vias = 425408
#Total number of multi-cut vias = 2318 (  0.5%)
#Total number of single cut vias = 423090 ( 99.5%)
#Up-Via Summary (total 425408):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            208654 ( 99.1%)      1970 (  0.9%)     210624
# M2            160119 (100.0%)         0 (  0.0%)     160119
# M3             42889 (100.0%)         0 (  0.0%)      42889
# M4              8900 (100.0%)         0 (  0.0%)       8900
# M5              1837 ( 84.1%)       348 ( 15.9%)       2185
# M6               376 (100.0%)         0 (  0.0%)        376
# M7               315 (100.0%)         0 (  0.0%)        315
#-----------------------------------------------------------
#               423090 ( 99.5%)      2318 (  0.5%)     425408 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#99.96% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:01:04, elapsed time = 00:01:04, memory = 2587.78 (MB), peak = 2861.86 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 289
#Total wire length = 1275367 um.
#Total half perimeter of net bounding box = 1147752 um.
#Total wire length on LAYER M1 = 3423 um.
#Total wire length on LAYER M2 = 336509 um.
#Total wire length on LAYER M3 = 401477 um.
#Total wire length on LAYER M4 = 336344 um.
#Total wire length on LAYER M5 = 137043 um.
#Total wire length on LAYER M6 = 47360 um.
#Total wire length on LAYER M7 = 2495 um.
#Total wire length on LAYER M8 = 10715 um.
#Total number of vias = 425408
#Total number of multi-cut vias = 270437 ( 63.6%)
#Total number of single cut vias = 154971 ( 36.4%)
#Up-Via Summary (total 425408):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            152191 ( 72.3%)     58433 ( 27.7%)     210624
# M2              2603 (  1.6%)    157516 ( 98.4%)     160119
# M3               164 (  0.4%)     42725 ( 99.6%)      42889
# M4                 7 (  0.1%)      8893 ( 99.9%)       8900
# M5                 0 (  0.0%)      2185 (100.0%)       2185
# M6                 3 (  0.8%)       373 ( 99.2%)        376
# M7                 3 (  1.0%)       312 ( 99.0%)        315
#-----------------------------------------------------------
#               154971 ( 36.4%)    270437 ( 63.6%)     425408 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:40, elapsed time = 00:00:40, memory = 2634.11 (MB), peak = 2861.86 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Mar  6 22:09:49 2022
#
#
#Start Post Route Wire Spread.
#Done with 12975 horizontal wires in 3 hboxes and 14076 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 289
#Total wire length = 1286142 um.
#Total half perimeter of net bounding box = 1147752 um.
#Total wire length on LAYER M1 = 3423 um.
#Total wire length on LAYER M2 = 338143 um.
#Total wire length on LAYER M3 = 405648 um.
#Total wire length on LAYER M4 = 340268 um.
#Total wire length on LAYER M5 = 137908 um.
#Total wire length on LAYER M6 = 47502 um.
#Total wire length on LAYER M7 = 2498 um.
#Total wire length on LAYER M8 = 10750 um.
#Total number of vias = 425408
#Total number of multi-cut vias = 270437 ( 63.6%)
#Total number of single cut vias = 154971 ( 36.4%)
#Up-Via Summary (total 425408):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            152191 ( 72.3%)     58433 ( 27.7%)     210624
# M2              2603 (  1.6%)    157516 ( 98.4%)     160119
# M3               164 (  0.4%)     42725 ( 99.6%)      42889
# M4                 7 (  0.1%)      8893 ( 99.9%)       8900
# M5                 0 (  0.0%)      2185 (100.0%)       2185
# M6                 3 (  0.8%)       373 ( 99.2%)        376
# M7                 3 (  1.0%)       312 ( 99.0%)        315
#-----------------------------------------------------------
#               154971 ( 36.4%)    270437 ( 63.6%)     425408 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:42, elapsed time = 00:00:42, memory = 2709.21 (MB), peak = 2861.86 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:58, elapsed time = 00:00:58, memory = 2602.19 (MB), peak = 2861.86 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 289
#Total wire length = 1286142 um.
#Total half perimeter of net bounding box = 1147752 um.
#Total wire length on LAYER M1 = 3423 um.
#Total wire length on LAYER M2 = 338143 um.
#Total wire length on LAYER M3 = 405648 um.
#Total wire length on LAYER M4 = 340268 um.
#Total wire length on LAYER M5 = 137908 um.
#Total wire length on LAYER M6 = 47502 um.
#Total wire length on LAYER M7 = 2498 um.
#Total wire length on LAYER M8 = 10750 um.
#Total number of vias = 425408
#Total number of multi-cut vias = 270437 ( 63.6%)
#Total number of single cut vias = 154971 ( 36.4%)
#Up-Via Summary (total 425408):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            152191 ( 72.3%)     58433 ( 27.7%)     210624
# M2              2603 (  1.6%)    157516 ( 98.4%)     160119
# M3               164 (  0.4%)     42725 ( 99.6%)      42889
# M4                 7 (  0.1%)      8893 ( 99.9%)       8900
# M5                 0 (  0.0%)      2185 (100.0%)       2185
# M6                 3 (  0.8%)       373 ( 99.2%)        376
# M7                 3 (  1.0%)       312 ( 99.0%)        315
#-----------------------------------------------------------
#               154971 ( 36.4%)    270437 ( 63.6%)     425408 
#
#detailRoute Statistics:
#Cpu time = 00:13:05
#Elapsed time = 00:13:04
#Increased memory = -4.85 (MB)
#Total memory = 2600.46 (MB)
#Peak memory = 2861.86 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:14:49
#Elapsed time = 00:14:48
#Increased memory = 64.40 (MB)
#Total memory = 2509.95 (MB)
#Peak memory = 2861.86 (MB)
#Number of warnings = 3
#Total number of warnings = 15
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar  6 22:10:50 2022
#
% End globalDetailRoute (date=03/06 22:10:50, total cpu=0:14:49, real=0:14:48, peak res=2706.0M, current mem=2506.4M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:17:27, elapsed time = 00:17:26, memory = 2466.71 (MB), peak = 2861.86 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/06 22:10:50, total cpu=0:17:27, real=0:17:25, peak res=2706.0M, current mem=2466.7M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=57651 and nets=61600 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_1571_ieng6-641.ucsd.edu_cdrewes_POJz9h/fullchip_1571_An8EWw.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2942.9M)
Extracted 10.0002% (CPU Time= 0:00:02.4  MEM= 3018.4M)
Extracted 20.0002% (CPU Time= 0:00:03.0  MEM= 3018.4M)
Extracted 30.0003% (CPU Time= 0:00:03.5  MEM= 3018.4M)
Extracted 40.0003% (CPU Time= 0:00:04.1  MEM= 3018.4M)
Extracted 50.0003% (CPU Time= 0:00:04.9  MEM= 3022.4M)
Extracted 60.0002% (CPU Time= 0:00:06.1  MEM= 3022.4M)
Extracted 70.0002% (CPU Time= 0:00:08.1  MEM= 3022.4M)
Extracted 80.0003% (CPU Time= 0:00:09.9  MEM= 3022.4M)
Extracted 90.0003% (CPU Time= 0:00:10.6  MEM= 3022.4M)
Extracted 100% (CPU Time= 0:00:12.8  MEM= 3022.4M)
Number of Extracted Resistors     : 1108399
Number of Extracted Ground Cap.   : 1101662
Number of Extracted Coupling Cap. : 1969700
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2982.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.3  Real Time: 0:00:16.0  MEM: 2982.418M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2459.3M, totSessionCpu=6:01:07 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
AAE DB initialization (MEM=3004.34 CPU=0:00:00.4 REAL=0:00:01.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3013.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:01.0, MEM = 3013.9M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.



Starting Levelizing
2022-Mar-06 22:11:23 (2022-Mar-07 06:11:23 GMT)
2022-Mar-06 22:11:23 (2022-Mar-07 06:11:23 GMT): 10%
2022-Mar-06 22:11:23 (2022-Mar-07 06:11:23 GMT): 20%
2022-Mar-06 22:11:23 (2022-Mar-07 06:11:23 GMT): 30%
2022-Mar-06 22:11:23 (2022-Mar-07 06:11:23 GMT): 40%
2022-Mar-06 22:11:23 (2022-Mar-07 06:11:23 GMT): 50%
2022-Mar-06 22:11:23 (2022-Mar-07 06:11:23 GMT): 60%
2022-Mar-06 22:11:23 (2022-Mar-07 06:11:23 GMT): 70%
2022-Mar-06 22:11:23 (2022-Mar-07 06:11:23 GMT): 80%
2022-Mar-06 22:11:23 (2022-Mar-07 06:11:23 GMT): 90%

Finished Levelizing
2022-Mar-06 22:11:23 (2022-Mar-07 06:11:23 GMT)

Starting Activity Propagation
2022-Mar-06 22:11:23 (2022-Mar-07 06:11:23 GMT)
2022-Mar-06 22:11:24 (2022-Mar-07 06:11:24 GMT): 10%
2022-Mar-06 22:11:24 (2022-Mar-07 06:11:24 GMT): 20%

Finished Activity Propagation
2022-Mar-06 22:11:26 (2022-Mar-07 06:11:26 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 2548.0M, totSessionCpu=6:01:33 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3028.0M, init mem=3028.0M)
*info: Placed = 57651          (Fixed = 125)
*info: Unplaced = 0           
Placement Density:93.75%(271550/289659)
Placement Density (including fixed std cells):93.75%(271550/289659)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=3024.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 57651

Instance distribution across the VT partitions:

 LVT : inst = 28934 (50.2%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 28934 (50.2%)

 HVT : inst = 28717 (49.8%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28717 (49.8%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=57651 and nets=61600 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_1571_ieng6-641.ucsd.edu_cdrewes_POJz9h/fullchip_1571_An8EWw.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3020.0M)
Extracted 10.0002% (CPU Time= 0:00:02.4  MEM= 3095.6M)
Extracted 20.0002% (CPU Time= 0:00:03.0  MEM= 3095.6M)
Extracted 30.0003% (CPU Time= 0:00:03.5  MEM= 3095.6M)
Extracted 40.0003% (CPU Time= 0:00:04.1  MEM= 3095.6M)
Extracted 50.0003% (CPU Time= 0:00:05.0  MEM= 3099.6M)
Extracted 60.0002% (CPU Time= 0:00:06.1  MEM= 3099.6M)
Extracted 70.0002% (CPU Time= 0:00:08.2  MEM= 3099.6M)
Extracted 80.0003% (CPU Time= 0:00:10.1  MEM= 3099.6M)
Extracted 90.0003% (CPU Time= 0:00:10.8  MEM= 3099.6M)
Extracted 100% (CPU Time= 0:00:13.0  MEM= 3099.6M)
Number of Extracted Resistors     : 1108399
Number of Extracted Ground Cap.   : 1101662
Number of Extracted Coupling Cap. : 1969700
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3059.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.7  Real Time: 0:00:16.0  MEM: 3059.570M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.648438)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 61588. 
Total number of fetched objects 61588
End delay calculation. (MEM=0 CPU=0:00:11.8 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:13.8 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:17.5 real=0:00:17.0 totSessionCpu=0:01:33 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:20.8 real=0:00:21.0 totSessionCpu=0:01:33 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:23.1/0:00:23.0 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3078.65)
Total number of fetched objects 61588
AAE_INFO-618: Total number of nets in the design is 61600,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3136.4 CPU=0:00:21.8 REAL=0:00:22.0)
End delay calculation (fullDC). (MEM=3109.32 CPU=0:00:23.8 REAL=0:00:24.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3109.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 3109.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3069.44)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 61588. 
Total number of fetched objects 61588
AAE_INFO-618: Total number of nets in the design is 61600,  17.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3075.59 CPU=0:00:13.1 REAL=0:00:13.0)
End delay calculation (fullDC). (MEM=3075.59 CPU=0:00:13.4 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:47.8 real=0:00:48.0 totSessionCpu=6:03:06 mem=3075.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=3075.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=3075.6M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=3075.6M
** Profile ** DRVs :  cpu=0:00:01.3, mem=3090.9M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.421  | -0.421  | -0.311  |
|           TNS (ns):|-460.835 |-427.202 | -33.633 |
|    Violating Paths:|  3071   |  2911   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.748%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:02, real = 0:02:02, mem = 2697.5M, totSessionCpu=6:03:09 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       289 (unrouted=0, trialRouted=0, noStatus=0, routed=289, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 61311 (unrouted=12, trialRouted=0, noStatus=0, routed=61299, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 288 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 289659.240um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       11824
      Delay constrained sinks:     11824
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 11824 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats PRO initial state:
    cell counts      : b=260, i=28, icg=0, nicg=0, l=0, total=288
    cell areas       : b=1875.240um^2, i=218.160um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2093.400um^2
    cell capacitance : b=1.026pF, i=0.465pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.491pF
    sink capacitance : count=11824, total=11.500pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.762pF, leaf=6.787pF, total=7.548pF
    wire lengths     : top=0.000um, trunk=5662.050um, leaf=45710.800um, total=51372.850um
    hp wire lengths  : top=0.000um, trunk=4405.400um, leaf=11338.000um, total=15743.400um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=147 avg=0.036ns sd=0.022ns min=0.009ns max=0.084ns {120 <= 0.063ns, 27 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=142 avg=0.082ns sd=0.022ns min=0.018ns max=0.103ns {15 <= 0.063ns, 15 <= 0.084ns, 98 <= 0.094ns, 13 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 10 CKBD16: 145 BUFFD12: 1 CKBD12: 9 CKBD8: 3 BUFFD6: 1 CKBD6: 10 BUFFD4: 9 CKBD3: 10 BUFFD2: 1 CKBD2: 29 BUFFD1: 14 CKBD1: 3 CKBD0: 15 
     Invs: INVD16: 18 CKND16: 8 CKND12: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.455, max=1.542, avg=0.906, sd=0.242], skew [1.087 vs 0.057*], 33.2% {0.806, 0.863} (wid=0.052 ws=0.024) (gid=1.505 gs=1.074)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:01.1 real=0:00:01.1)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 289, tested: 289, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=260, i=28, icg=0, nicg=0, l=0, total=288
    cell areas       : b=1875.240um^2, i=218.160um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2093.400um^2
    cell capacitance : b=1.026pF, i=0.465pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.491pF
    sink capacitance : count=11824, total=11.500pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.762pF, leaf=6.787pF, total=7.548pF
    wire lengths     : top=0.000um, trunk=5662.050um, leaf=45710.800um, total=51372.850um
    hp wire lengths  : top=0.000um, trunk=4405.400um, leaf=11338.000um, total=15743.400um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=147 avg=0.036ns sd=0.022ns min=0.009ns max=0.084ns {120 <= 0.063ns, 27 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=142 avg=0.082ns sd=0.022ns min=0.018ns max=0.103ns {15 <= 0.063ns, 15 <= 0.084ns, 98 <= 0.094ns, 13 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 10 CKBD16: 145 BUFFD12: 1 CKBD12: 9 CKBD8: 3 BUFFD6: 1 CKBD6: 10 BUFFD4: 9 CKBD3: 10 BUFFD2: 1 CKBD2: 29 BUFFD1: 14 CKBD1: 3 CKBD0: 15 
     Invs: INVD16: 18 CKND16: 8 CKND12: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.455, max=1.542, avg=0.906, sd=0.242], skew [1.087 vs 0.057*], 33.2% {0.806, 0.863} (wid=0.052 ws=0.024) (gid=1.505 gs=1.074)
  Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats PRO final:
    cell counts      : b=260, i=28, icg=0, nicg=0, l=0, total=288
    cell areas       : b=1875.240um^2, i=218.160um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2093.400um^2
    cell capacitance : b=1.026pF, i=0.465pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.491pF
    sink capacitance : count=11824, total=11.500pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.762pF, leaf=6.787pF, total=7.548pF
    wire lengths     : top=0.000um, trunk=5662.050um, leaf=45710.800um, total=51372.850um
    hp wire lengths  : top=0.000um, trunk=4405.400um, leaf=11338.000um, total=15743.400um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=147 avg=0.036ns sd=0.022ns min=0.009ns max=0.084ns {120 <= 0.063ns, 27 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=142 avg=0.082ns sd=0.022ns min=0.018ns max=0.103ns {15 <= 0.063ns, 15 <= 0.084ns, 98 <= 0.094ns, 13 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 10 CKBD16: 145 BUFFD12: 1 CKBD12: 9 CKBD8: 3 BUFFD6: 1 CKBD6: 10 BUFFD4: 9 CKBD3: 10 BUFFD2: 1 CKBD2: 29 BUFFD1: 14 CKBD1: 3 CKBD0: 15 
     Invs: INVD16: 18 CKND16: 8 CKND12: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.455, max=1.542, avg=0.906, sd=0.242], skew [1.087 vs 0.057*], 33.2% {0.806, 0.863} (wid=0.052 ws=0.024) (gid=1.505 gs=1.074)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       289 (unrouted=0, trialRouted=0, noStatus=0, routed=289, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 61311 (unrouted=12, trialRouted=0, noStatus=0, routed=61299, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:06.3 real=0:00:06.3)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
**INFO: Start fixing DRV (Mem = 3064.09M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 289 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:03:23.0/6:03:19.4 (1.0), mem = 3064.1M
(I,S,L,T): WC_VIEW: 149.125, 63.7232, 2.42537, 215.273
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.42|  -461.00|       0|       0|       0|  93.75|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.42|  -461.00|       0|       0|       0|  93.75| 0:00:00.0|  3218.0M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 289 constrained nets 
Layer 7 has 130 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.8 real=0:00:02.0 mem=3218.0M) ***

(I,S,L,T): WC_VIEW: 149.125, 63.7232, 2.42537, 215.273
*** DrvOpt [finish] : cpu/real = 0:00:11.5/0:00:11.5 (1.0), totSession cpu/real = 6:03:34.5/6:03:30.8 (1.0), mem = 3198.9M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:27, real = 0:02:27, mem = 2874.0M, totSessionCpu=6:03:35 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:12, Mem = 3155.90M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=3155.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=3155.9M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=3165.9M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3165.9M

------------------------------------------------------------
     SI Timing Summary (cpu=0.20min real=0.20min mem=3155.9M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.421  | -0.421  | -0.310  |
|           TNS (ns):|-461.003 |-427.422 | -33.581 |
|    Violating Paths:|  3071   |  2911   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.748%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3165.9M
**optDesign ... cpu = 0:02:30, real = 0:02:30, mem = 2863.7M, totSessionCpu=6:03:37 **
*** Timing NOT met, worst failing slack is -0.421
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 289 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:03:38.9/6:03:35.2 (1.0), mem = 3146.4M
(I,S,L,T): WC_VIEW: 149.125, 63.7232, 2.42537, 215.273
*info: 289 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.421 TNS Slack -461.001 Density 93.75
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.310| -33.581|
|reg2reg   |-0.421|-427.420|
|HEPG      |-0.421|-427.420|
|All Paths |-0.421|-461.001|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.421|   -0.421|-427.420| -461.001|    93.75%|   0:00:00.0| 3222.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.412|   -0.412|-426.510| -460.091|    93.75%|   0:00:01.0| 3274.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.410|   -0.410|-426.717| -460.298|    93.75%|   0:00:02.0| 3274.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.410|   -0.410|-425.664| -459.245|    93.75%|   0:00:01.0| 3274.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.407|   -0.407|-425.251| -458.832|    93.75%|   0:00:00.0| 3274.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.407|   -0.407|-424.878| -458.459|    93.75%|   0:00:00.0| 3274.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 23 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.275|   -0.621|-455.413| -519.235|    93.78%|   0:00:24.0| 3379.7M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_106_/E                            |
|  -0.269|   -0.621|-454.712| -518.534|    93.77%|   0:00:02.0| 3384.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -0.264|   -0.621|-454.604| -518.427|    93.78%|   0:00:02.0| 3384.7M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_27_/E                           |
|  -0.260|   -0.621|-452.009| -515.832|    93.77%|   0:00:02.0| 3384.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.264|   -0.621|-449.187| -513.010|    93.77%|   0:00:02.0| 3384.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.261|   -0.621|-448.772| -512.595|    93.78%|   0:00:00.0| 3384.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.257|   -0.621|-448.376| -512.198|    93.78%|   0:00:00.0| 3384.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.257|   -0.621|-447.523| -511.346|    93.78%|   0:00:01.0| 3384.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 7 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.253|   -0.621|-439.018| -502.840|    93.81%|   0:00:17.0| 3409.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.253|   -0.621|-437.450| -501.272|    93.81%|   0:00:01.0| 3409.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.253|   -0.621|-436.527| -500.349|    93.81%|   0:00:00.0| 3409.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.253|   -0.621|-436.353| -500.176|    93.82%|   0:00:02.0| 3409.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.253|   -0.621|-436.265| -500.088|    93.82%|   0:00:00.0| 3409.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.253|   -0.621|-436.265| -500.088|    93.82%|   0:00:01.0| 3409.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:58.1 real=0:00:58.0 mem=3409.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.621|   -0.621| -63.822| -500.088|    93.82%|   0:00:00.0| 3409.4M|   WC_VIEW|  default| out[105]                                           |
|  -0.621|   -0.621| -63.822| -500.088|    93.82%|   0:00:00.0| 3409.4M|   WC_VIEW|  default| out[105]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=3409.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:58.5 real=0:00:58.0 mem=3409.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.621| -63.822|
|reg2reg   |-0.253|-436.265|
|HEPG      |-0.253|-436.265|
|All Paths |-0.621|-500.088|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.621 TNS Slack -500.088 Density 93.82
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 50 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.621| -63.822|
|reg2reg   |-0.253|-436.258|
|HEPG      |-0.253|-436.258|
|All Paths |-0.621|-500.080|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 319 constrained nets 
Layer 7 has 129 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:59.8 real=0:00:59.0 mem=3409.4M) ***
(I,S,L,T): WC_VIEW: 149.21, 63.7968, 2.42808, 215.434
*** SetupOpt [finish] : cpu/real = 0:01:14.4/0:01:14.3 (1.0), totSession cpu/real = 6:04:53.3/6:04:49.6 (1.0), mem = 3390.4M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (6:04:54 mem=3390.4M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 57739 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 841 insts, mean move: 0.45 um, max move: 5.20 um
	Max move on inst (U11398): (86.20, 198.00) --> (87.80, 194.40)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 3390.4MB
Summary Report:
Instances move: 841 (out of 57614 movable)
Instances flipped: 0
Mean displacement: 0.45 um
Max displacement: 5.20 um (Instance: U11398) (86.2, 198) -> (87.8, 194.4)
	Length: 11 sites, height: 1 rows, site name: core, cell type: OAI222D1
Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 3390.4MB
*** Finished refinePlace (6:04:56 mem=3390.4M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 319 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:04:57.0/6:04:53.3 (1.0), mem = 3302.4M
(I,S,L,T): WC_VIEW: 149.21, 63.7968, 2.42808, 215.434
*info: 319 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.621 TNS Slack -500.080 Density 93.86
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.621| -63.822|
|reg2reg   |-0.253|-436.258|
|HEPG      |-0.253|-436.258|
|All Paths |-0.621|-500.080|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.253|   -0.621|-436.258| -500.080|    93.86%|   0:00:00.0| 3323.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.253|   -0.621|-434.365| -498.188|    93.86%|   0:00:04.0| 3402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.253|   -0.621|-434.349| -498.172|    93.86%|   0:00:00.0| 3402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.253|   -0.621|-433.270| -497.092|    93.85%|   0:00:03.0| 3402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.253|   -0.621|-432.692| -496.515|    93.83%|   0:00:02.0| 3402.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_94_/E                             |
|  -0.253|   -0.621|-431.701| -495.524|    93.81%|   0:00:03.0| 3402.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_107_/E                            |
|  -0.253|   -0.621|-431.645| -495.468|    93.81%|   0:00:00.0| 3402.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_107_/E                            |
|  -0.253|   -0.621|-431.343| -495.166|    93.80%|   0:00:02.0| 3402.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_103_/E                            |
|  -0.253|   -0.621|-430.412| -494.234|    93.80%|   0:00:01.0| 3402.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_126_/E                            |
|  -0.253|   -0.621|-428.626| -492.448|    93.76%|   0:00:04.0| 3402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -0.253|   -0.621|-428.615| -492.437|    93.76%|   0:00:00.0| 3402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -0.253|   -0.621|-428.598| -492.420|    93.76%|   0:00:01.0| 3402.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -0.253|   -0.621|-426.455| -490.278|    93.73%|   0:00:04.0| 3402.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_14_/E                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 5 and inserted 8 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.253|   -0.586|-416.873| -479.029|    93.73%|   0:00:14.0| 3440.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_14_/E                           |
|  -0.253|   -0.586|-416.087| -478.243|    93.73%|   0:00:01.0| 3440.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_97_/E                           |
|  -0.253|   -0.586|-415.449| -477.605|    93.73%|   0:00:01.0| 3440.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.253|   -0.586|-415.326| -477.483|    93.73%|   0:00:02.0| 3440.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_25_/E                             |
|  -0.253|   -0.586|-414.888| -477.045|    93.73%|   0:00:02.0| 3448.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_38_/E                           |
|  -0.253|   -0.586|-413.636| -475.793|    93.73%|   0:00:01.0| 3448.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_4_/E                            |
|  -0.253|   -0.586|-413.019| -475.175|    93.73%|   0:00:01.0| 3467.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_18_/E                           |
|  -0.253|   -0.586|-412.323| -474.479|    93.73%|   0:00:01.0| 3467.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_19_/E                           |
|  -0.253|   -0.586|-412.199| -474.355|    93.73%|   0:00:00.0| 3467.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_19_/E                           |
|  -0.253|   -0.586|-411.215| -473.425|    93.73%|   0:00:01.0| 3467.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_50_/E                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 1 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.253|   -0.586|-410.595| -472.805|    93.73%|   0:00:09.0| 3477.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_50_/E                             |
|  -0.253|   -0.586|-409.934| -472.144|    93.73%|   0:00:01.0| 3477.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -0.253|   -0.586|-409.883| -472.094|    93.73%|   0:00:00.0| 3477.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -0.253|   -0.586|-405.258| -467.468|    93.72%|   0:00:00.0| 3477.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -0.253|   -0.586|-403.190| -465.400|    93.73%|   0:00:01.0| 3497.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.253|   -0.586|-403.165| -465.375|    93.73%|   0:00:01.0| 3497.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.253|   -0.586|-403.132| -465.343|    93.73%|   0:00:00.0| 3497.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.253|   -0.586|-401.861| -464.072|    93.72%|   0:00:00.0| 3497.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.253|   -0.586|-399.403| -461.614|    93.71%|   0:00:01.0| 3497.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.253|   -0.586|-399.191| -461.402|    93.71%|   0:00:00.0| 3497.0M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory7_reg_34_/D  |
|  -0.253|   -0.586|-398.996| -461.206|    93.71%|   0:00:00.0| 3497.0M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory7_reg_34_/D  |
|  -0.253|   -0.586|-398.984| -461.194|    93.71%|   0:00:00.0| 3497.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_20_/D                             |
|  -0.253|   -0.586|-397.594| -459.805|    93.70%|   0:00:01.0| 3497.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_8_/D                              |
|  -0.253|   -0.586|-397.575| -459.786|    93.71%|   0:00:00.0| 3497.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_8_/D                              |
|  -0.253|   -0.586|-397.572| -459.782|    93.70%|   0:00:01.0| 3497.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_58_/E                           |
|  -0.253|   -0.586|-397.572| -459.782|    93.70%|   0:00:00.0| 3497.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:03 real=0:01:03 mem=3497.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.586|   -0.586| -62.211| -459.782|    93.70%|   0:00:00.0| 3497.0M|   WC_VIEW|  default| out[105]                                           |
|  -0.586|   -0.586| -62.210| -459.782|    93.70%|   0:00:00.0| 3497.0M|   WC_VIEW|  default| out[39]                                            |
|  -0.586|   -0.586| -62.186| -459.758|    93.70%|   0:00:01.0| 3497.0M|   WC_VIEW|  default| out[43]                                            |
|  -0.586|   -0.586| -62.150| -459.722|    93.71%|   0:00:00.0| 3497.0M|   WC_VIEW|  default| out[10]                                            |
|  -0.586|   -0.586| -62.150| -459.722|    93.71%|   0:00:00.0| 3497.0M|   WC_VIEW|  default| out[28]                                            |
|  -0.586|   -0.586| -62.150| -459.722|    93.71%|   0:00:00.0| 3497.0M|   WC_VIEW|  default| out[105]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=3497.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:04 real=0:01:04 mem=3497.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.586| -62.150|
|reg2reg   |-0.253|-397.572|
|HEPG      |-0.253|-397.572|
|All Paths |-0.586|-459.722|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.586 TNS Slack -459.722 Density 93.71
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 28 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.586| -62.150|
|reg2reg   |-0.253|-397.579|
|HEPG      |-0.253|-397.579|
|All Paths |-0.586|-459.729|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 328 constrained nets 
Layer 7 has 117 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:05 real=0:01:05 mem=3497.0M) ***
(I,S,L,T): WC_VIEW: 148.661, 63.7691, 2.41265, 214.843
*** SetupOpt [finish] : cpu/real = 0:01:19.3/0:01:19.1 (1.0), totSession cpu/real = 6:06:16.3/6:06:12.4 (1.0), mem = 3477.9M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (6:06:17 mem=3477.9M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 57713 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 3477.9MB
Summary Report:
Instances move: 0 (out of 57589 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 3477.9MB
*** Finished refinePlace (6:06:18 mem=3477.9M) ***
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:05:12, real = 0:05:12, mem = 2986.4M, totSessionCpu=6:06:19 **
** Profile ** Start :  cpu=0:00:00.0, mem=3355.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=3355.9M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3358.0M
** Profile ** DRVs :  cpu=0:00:01.4, mem=3358.0M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.586  | -0.253  | -0.586  |
|           TNS (ns):|-459.734 |-397.584 | -62.150 |
|    Violating Paths:|  3009   |  2849   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.719%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3358.0M
Info: 328 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2988.79MB/4552.25MB/3137.28MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=2988.79MB/4552.25MB/3137.28MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2988.79MB/4552.25MB/3137.28MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-06 22:16:22 (2022-Mar-07 06:16:22 GMT)
2022-Mar-06 22:16:22 (2022-Mar-07 06:16:22 GMT): 10%
2022-Mar-06 22:16:22 (2022-Mar-07 06:16:22 GMT): 20%
2022-Mar-06 22:16:22 (2022-Mar-07 06:16:22 GMT): 30%
2022-Mar-06 22:16:22 (2022-Mar-07 06:16:22 GMT): 40%
2022-Mar-06 22:16:22 (2022-Mar-07 06:16:22 GMT): 50%
2022-Mar-06 22:16:22 (2022-Mar-07 06:16:22 GMT): 60%
2022-Mar-06 22:16:23 (2022-Mar-07 06:16:23 GMT): 70%
2022-Mar-06 22:16:23 (2022-Mar-07 06:16:23 GMT): 80%
2022-Mar-06 22:16:23 (2022-Mar-07 06:16:23 GMT): 90%

Finished Levelizing
2022-Mar-06 22:16:23 (2022-Mar-07 06:16:23 GMT)

Starting Activity Propagation
2022-Mar-06 22:16:23 (2022-Mar-07 06:16:23 GMT)
2022-Mar-06 22:16:24 (2022-Mar-07 06:16:24 GMT): 10%
2022-Mar-06 22:16:24 (2022-Mar-07 06:16:24 GMT): 20%

Finished Activity Propagation
2022-Mar-06 22:16:26 (2022-Mar-07 06:16:26 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2991.22MB/4552.25MB/3137.28MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-06 22:16:26 (2022-Mar-07 06:16:26 GMT)
 ... Calculating switching power
2022-Mar-06 22:16:26 (2022-Mar-07 06:16:26 GMT): 10%
2022-Mar-06 22:16:26 (2022-Mar-07 06:16:26 GMT): 20%
2022-Mar-06 22:16:26 (2022-Mar-07 06:16:26 GMT): 30%
2022-Mar-06 22:16:26 (2022-Mar-07 06:16:26 GMT): 40%
2022-Mar-06 22:16:26 (2022-Mar-07 06:16:26 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-06 22:16:27 (2022-Mar-07 06:16:27 GMT): 60%
2022-Mar-06 22:16:28 (2022-Mar-07 06:16:28 GMT): 70%
2022-Mar-06 22:16:28 (2022-Mar-07 06:16:28 GMT): 80%
2022-Mar-06 22:16:32 (2022-Mar-07 06:16:32 GMT): 90%

Finished Calculating power
2022-Mar-06 22:16:33 (2022-Mar-07 06:16:33 GMT)
Ended Power Computation: (cpu=0:00:07, real=0:00:07, mem(process/total/peak)=2991.62MB/4552.25MB/3137.28MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2991.62MB/4552.25MB/3137.28MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:11, mem(process/total/peak)=2991.62MB/4552.25MB/3137.28MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2991.62MB/4552.25MB/3137.28MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-06 22:16:33 (2022-Mar-07 06:16:33 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      153.08876924 	   65.6222%
Total Switching Power:      77.68075455 	   33.2982%
Total Leakage Power:         2.51866283 	    1.0796%
Total Power:               233.28818631
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         89.66       3.829      0.7907       94.28       40.42
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      57.67       59.94        1.68       119.3       51.13
Clock (Combinational)              5.756       13.91     0.04817       19.72       8.451
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              153.1       77.68       2.519       233.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      153.1       77.68       2.519       233.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.756       13.91     0.04817       19.72       8.451
-----------------------------------------------------------------------------------------
Total                              5.756       13.91     0.04817       19.72       8.451
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001200 usec 
Clock Toggle Rate:  1666.6666 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00403 (CKBD16):           0.1394
*              Highest Leakage Power: DP_OP_1332J1_126_8403_U176 (CMPE42D2):        0.0002646
*                Total Cap:      4.31151e-10 F
*                Total instances in design: 57713
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3007.28MB/4562.75MB/3137.28MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:06:36.5/6:06:32.6 (1.0), mem = 3387.5M
(I,S,L,T): WC_VIEW: 148.661, 63.7688, 2.41265, 214.843
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.586  TNS Slack -459.729 Density 93.72
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    93.72%|        -|  -0.586|-459.729|   0:00:00.0| 3387.5M|
|    93.61%|     1133|  -0.586|-458.985|   0:00:26.0| 3477.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.586  TNS Slack -458.919 Density 93.61
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 328 constrained nets 
Layer 7 has 117 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:30.6) (real = 0:00:31.0) **
(I,S,L,T): WC_VIEW: 147.819, 63.5292, 2.40033, 213.749
*** PowerOpt [finish] : cpu/real = 0:00:31.3/0:00:31.3 (1.0), totSession cpu/real = 6:07:07.8/6:07:03.8 (1.0), mem = 3477.6M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (6:07:08 mem=3477.6M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 57713 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3477.6MB
Summary Report:
Instances move: 0 (out of 57589 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3477.6MB
*** Finished refinePlace (6:07:10 mem=3477.6M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:06:03, real = 0:06:03, mem = 3015.5M, totSessionCpu=6:07:10 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:02, real=0:00:01, mem=3459.57M, totSessionCpu=6:07:12).
**optDesign ... cpu = 0:06:05, real = 0:06:04, mem = 3015.5M, totSessionCpu=6:07:12 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3015.46MB/4653.86MB/3137.28MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3015.46MB/4653.86MB/3137.28MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3015.46MB/4653.86MB/3137.28MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-06 22:17:12 (2022-Mar-07 06:17:12 GMT)
2022-Mar-06 22:17:12 (2022-Mar-07 06:17:12 GMT): 10%
2022-Mar-06 22:17:12 (2022-Mar-07 06:17:12 GMT): 20%
2022-Mar-06 22:17:12 (2022-Mar-07 06:17:12 GMT): 30%
2022-Mar-06 22:17:12 (2022-Mar-07 06:17:12 GMT): 40%
2022-Mar-06 22:17:12 (2022-Mar-07 06:17:12 GMT): 50%
2022-Mar-06 22:17:12 (2022-Mar-07 06:17:12 GMT): 60%
2022-Mar-06 22:17:12 (2022-Mar-07 06:17:12 GMT): 70%
2022-Mar-06 22:17:12 (2022-Mar-07 06:17:12 GMT): 80%
2022-Mar-06 22:17:12 (2022-Mar-07 06:17:12 GMT): 90%

Finished Levelizing
2022-Mar-06 22:17:12 (2022-Mar-07 06:17:12 GMT)

Starting Activity Propagation
2022-Mar-06 22:17:12 (2022-Mar-07 06:17:12 GMT)
2022-Mar-06 22:17:13 (2022-Mar-07 06:17:13 GMT): 10%
2022-Mar-06 22:17:14 (2022-Mar-07 06:17:14 GMT): 20%

Finished Activity Propagation
2022-Mar-06 22:17:15 (2022-Mar-07 06:17:15 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=3017.90MB/4653.86MB/3137.28MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-06 22:17:15 (2022-Mar-07 06:17:15 GMT)
 ... Calculating switching power
2022-Mar-06 22:17:15 (2022-Mar-07 06:17:15 GMT): 10%
2022-Mar-06 22:17:15 (2022-Mar-07 06:17:15 GMT): 20%
2022-Mar-06 22:17:16 (2022-Mar-07 06:17:16 GMT): 30%
2022-Mar-06 22:17:16 (2022-Mar-07 06:17:16 GMT): 40%
2022-Mar-06 22:17:16 (2022-Mar-07 06:17:16 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-06 22:17:16 (2022-Mar-07 06:17:16 GMT): 60%
2022-Mar-06 22:17:17 (2022-Mar-07 06:17:17 GMT): 70%
2022-Mar-06 22:17:18 (2022-Mar-07 06:17:18 GMT): 80%
2022-Mar-06 22:17:21 (2022-Mar-07 06:17:21 GMT): 90%

Finished Calculating power
2022-Mar-06 22:17:22 (2022-Mar-07 06:17:22 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=3017.91MB/4653.86MB/3137.28MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3017.91MB/4653.86MB/3137.28MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:11, mem(process/total/peak)=3017.91MB/4653.86MB/3137.28MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3017.91MB/4653.86MB/3137.28MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-06 22:17:22 (2022-Mar-07 06:17:22 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      152.25827316 	   65.5706%
Total Switching Power:      77.44083434 	   33.3502%
Total Leakage Power:         2.50596348 	    1.0792%
Total Power:               232.20507066
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         89.68       3.826      0.7907        94.3       40.61
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      56.82        59.7       1.667       118.2        50.9
Clock (Combinational)              5.756       13.91     0.04817       19.72       8.491
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              152.3       77.44       2.506       232.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      152.3       77.44       2.506       232.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.756       13.91     0.04817       19.72       8.491
-----------------------------------------------------------------------------------------
Total                              5.756       13.91     0.04817       19.72       8.491
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001200 usec 
Clock Toggle Rate:  1666.6666 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00403 (CKBD16):           0.1394
*              Highest Leakage Power: DP_OP_1332J1_126_8403_U176 (CMPE42D2):        0.0002646
*                Total Cap:      4.30629e-10 F
*                Total instances in design: 57713
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3035.17MB/4664.36MB/3137.28MB)

** Power Reclaim End WNS Slack -0.586  TNS Slack -458.919 
End: Power Optimization (cpu=0:00:49, real=0:00:49, mem=3357.00M, totSessionCpu=6:07:25).
**optDesign ... cpu = 0:06:18, real = 0:06:18, mem = 2995.6M, totSessionCpu=6:07:25 **
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 456
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 456
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=6:07:28 mem=3359.0M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 61650
AAE_INFO-618: Total number of nets in the design is 61662,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:21.1 REAL=0:00:21.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:23.4 REAL=0:00:23.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:01.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 61650. 
Total number of fetched objects 61650
AAE_INFO-618: Total number of nets in the design is 61662,  14.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:09.5 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:09.8 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:43.6 real=0:00:44.0 totSessionCpu=0:02:21 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:46.8 real=0:00:47.0 totSessionCpu=0:02:21 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_1571_ieng6-641.ucsd.edu_cdrewes_POJz9h/coe_eosdata_yLTTOK/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [220338 node(s), 317071 edge(s), 1 view(s)] (fixHold) cpu=0:00:57.6 real=0:00:57.0 totSessionCpu=0:02:32 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:57.9/0:00:57.7 (1.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:57.5 real=0:00:58.0 totSessionCpu=6:08:26 mem=3359.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=3359.0M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3369.0M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_1571_ieng6-641.ucsd.edu_cdrewes_POJz9h/coe_eosdata_yLTTOK/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=3428.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=3428.7M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3428.7M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.586  | -0.253  | -0.586  |
|           TNS (ns):|-458.922 |-396.772 | -62.150 |
|    Violating Paths:|  3005   |  2845   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.150  | -0.145  | -0.150  |
|           TNS (ns):|-142.523 | -79.684 | -62.895 |
|    Violating Paths:|  5345   |  1803   |  3553   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.607%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:07:23, real = 0:07:24, mem = 3058.6M, totSessionCpu=6:08:31 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:08:30.6/6:08:27.2 (1.0), mem = 3404.7M
(I,S,L,T): WC_VIEW: 147.819, 63.5292, 2.40033, 213.749
*info: Run optDesign holdfix with 1 thread.
Info: 328 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:01:06 real=0:01:06 totSessionCpu=6:08:34 mem=3431.8M density=93.607% ***
** Profile ** Start :  cpu=0:00:00.0, mem=3438.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=3438.3M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3448.3M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1501
      TNS :    -142.5274
      #VP :         5328
  Density :      93.607%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:10 real=0:01:10 totSessionCpu=6:08:38 mem=3448.3M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1501
      TNS :    -142.5274
      #VP :         5328
  Density :      93.607%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.2 real=0:00:03.0
 accumulated cpu=0:01:13 real=0:01:13 totSessionCpu=6:08:41 mem=3486.3M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1501
      TNS :    -142.5274
      #VP :         5328
  Density :      93.607%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:13 real=0:01:14 totSessionCpu=6:08:42 mem=3486.3M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst FE_PHC10112_mem_in_1 (CKBD0)

    Added inst FE_PHC10113_mem_in_22 (CKBD0)

    Added inst FE_PHC10114_FE_OFN296_core_instance_array_out_121 (CKBD0)

    Added inst FE_PHC10115_FE_OFN295_core_instance_array_out_122 (BUFFD1)

    Added inst FE_PHC10116_mem_in_18 (CKBD0)

    Added inst FE_PHC10117_mem_in_10 (BUFFD1)

    Added inst FE_PHC10118_mem_in_2 (BUFFD1)

    Added inst FE_PHC10119_core_instance_ofifo_inst_col_idx_0__fifo_instance_q13_2 (CKBD0)

    Added inst FE_PHC10120_FE_OFN331_core_instance_array_out_61 (BUFFD1)

    Added inst FE_PHC10121_FE_OFN297_core_instance_array_out_120 (CKBD0)

    Added inst FE_PHC10122_FE_OFN485_core_instance_array_out_60 (CKBD0)

    Added inst FE_PHC10123_mem_in_4 (BUFFD1)

    Added inst FE_PHC10124_core_instance_ofifo_inst_col_idx_0__fifo_instance_q14_5 (CKBD0)

    Added inst FE_PHC10125_core_instance_array_out_123 (CKBD0)

    Added inst FE_PHC10126_mem_in_3 (CKBD0)

    Added inst FE_PHC10127_mem_in_5 (CKBD0)

    Added inst FE_PHC10128_mem_in_126 (BUFFD1)

    Added inst FE_PHC10129_mem_in_6 (BUFFD1)

    Added inst FE_PHC10130_FE_OFN342_core_instance_array_out_40 (CKBD0)

    Added inst FE_PHC10131_mem_in_26 (CKBD0)

    Added inst FE_PHC10132_mem_in_27 (CKBD0)

    Added inst FE_PHC10133_mem_in_30 (CKBD0)

    Added inst FE_PHC10134_mem_in_12 (CKBD0)

    Added inst FE_PHC10135_mem_in_68 (CKBD0)

    Added inst FE_PHC10136_mem_in_0 (BUFFD1)

    Added inst FE_PHC10137_core_instance_array_out_124 (CKBD1)

    Added inst FE_PHC10138_mem_in_85 (CKBD0)

    Added inst FE_PHC10139_mem_in_44 (CKBD0)

    Added inst FE_PHC10140_mem_in_15 (CKBD0)

    Added inst FE_PHC10141_inst_16 (CKBD0)

    Added inst FE_PHC10142_mem_in_75 (CKBD0)

    Added inst FE_PHC10143_mem_in_94 (CKBD0)

    Added inst FE_PHC10144_mem_in_127 (CKBD0)

    Added inst FE_PHC10145_mem_in_40 (CKBD0)

    Added inst FE_PHC10146_mem_in_123 (CKBD0)

    Added inst FE_PHC10147_mem_in_107 (CKBD0)

    Added inst FE_PHC10148_mem_in_11 (CKBD0)

    Added inst FE_PHC10149_mem_in_32 (CKBD0)

    Added inst FE_PHC10150_mem_in_114 (BUFFD1)

    Added inst FE_PHC10151_mem_in_101 (CKBD0)

    Added inst FE_PHC10152_mem_in_45 (CKBD0)

    Added inst FE_PHC10153_inst_5 (CKBD0)

    Added inst FE_PHC10154_mem_in_74 (CKBD0)

    Added inst FE_PHC10155_mem_in_77 (CKBD0)

    Added inst FE_PHC10156_core_instance_ofifo_inst_col_idx_0__fifo_instance_q7_1 (CKBD0)

    Added inst FE_PHC10157_mem_in_98 (CKBD0)

    Added inst FE_PHC10158_mem_in_71 (BUFFD1)

    Added inst FE_PHC10159_mem_in_115 (BUFFD1)

    Added inst FE_PHC10160_mem_in_72 (CKBD0)

    Added inst FE_PHC10161_mem_in_47 (CKBD0)

    Added inst FE_PHC10162_mem_in_34 (CKBD0)

    Added inst FE_PHC10163_mem_in_33 (CKBD0)

    Added inst FE_PHC10164_mem_in_93 (CKBD0)

    Added inst FE_PHC10165_mem_in_21 (CKBD0)

    Added inst FE_PHC10166_mem_in_29 (CKBD0)

    Added inst FE_PHC10167_inst_0 (CKBD0)

    Added inst FE_PHC10168_mem_in_67 (BUFFD1)

    Added inst FE_PHC10169_mem_in_116 (BUFFD1)

    Added inst FE_PHC10170_mem_in_76 (CKBD0)

    Added inst FE_PHC10171_mem_in_108 (CKBD0)

    Added inst FE_PHC10172_mem_in_13 (CKBD0)

    Added inst FE_PHC10173_mem_in_105 (CKBD0)

    Added inst FE_PHC10174_mem_in_17 (CKBD0)

    Added inst FE_PHC10175_mem_in_62 (CKBD0)

    Added inst FE_PHC10176_mem_in_50 (CKBD0)

    Added inst FE_PHC10177_mem_in_64 (CKBD0)

    Added inst FE_PHC10178_mem_in_100 (CKBD0)

    Added inst FE_PHC10179_mem_in_70 (CKBD0)

    Added inst FE_PHC10180_mem_in_14 (CKBD0)

    Added inst FE_PHC10181_mem_in_102 (CKBD0)

    Added inst FE_PHC10182_mem_in_58 (CKBD0)

    Added inst FE_PHC10183_mem_in_118 (BUFFD1)

    Added inst FE_PHC10184_mem_in_46 (CKBD0)

    Added inst FE_PHC10185_mem_in_51 (CKBD0)

    Added inst FE_PHC10186_mem_in_20 (CKBD0)

    Added inst FE_PHC10187_mem_in_89 (CKBD0)

    Added inst FE_PHC10188_mem_in_121 (CKBD0)

    Added inst FE_PHC10189_mem_in_54 (CKBD0)

    Added inst FE_PHC10190_mem_in_122 (CKBD0)

    Added inst FE_PHC10191_mem_in_124 (CKBD0)

    Added inst FE_PHC10192_inst_10 (BUFFD1)

    Added inst FE_PHC10193_FE_OFN330_core_instance_array_out_62 (CKBD2)

    Added inst FE_PHC10194_mem_in_57 (CKBD0)

    Added inst FE_PHC10195_mem_in_9 (CKBD0)

    Added inst FE_PHC10196_mem_in_28 (CKBD0)

    Added inst FE_PHC10197_mem_in_111 (BUFFD1)

    Added inst FE_PHC10198_inst_9 (BUFFD1)

    Added inst FE_PHC10199_mem_in_37 (CKBD0)

    Added inst FE_PHC10200_mem_in_43 (CKBD0)

    Added inst FE_PHC10201_inst_11 (BUFFD1)

    Added inst FE_PHC10202_mem_in_36 (CKBD0)

    Added inst FE_PHC10203_inst_8 (BUFFD1)

    Added inst FE_PHC10204_mem_in_110 (BUFFD1)

    Added inst FE_PHC10205_mem_in_42 (BUFFD1)

    Added inst FE_PHC10206_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_31 (CKBD1)

    Added inst FE_PHC10207_inst_7 (CKBD0)

    Added inst FE_PHC10208_inst_3 (CKBD0)

    Added inst FE_PHC10209_mem_in_60 (CKBD0)

    Added inst FE_PHC10210_mem_in_120 (CKBD0)

    Added inst FE_PHC10211_DP_OP_1330J1_124_8403_n43 (CKBD1)

    Added inst FE_PHC10212_core_instance_array_out_45 (CKBD2)

    Added inst FE_PHC10213_mem_in_25 (CKBD0)

    Added inst FE_PHC10214_inst_2 (CKBD0)

    Added inst FE_PHC10215_mem_in_24 (CKBD0)

    Added inst FE_PHC10216_mem_in_53 (CKBD0)

    Added inst FE_PHC10217_inst_4 (CKBD0)

    Added inst FE_PHC10218_mem_in_8 (CKBD0)

    Added inst FE_PHC10219_FE_OFN124_inst_6 (CKBD0)

    Added inst FE_PHC10220_n6115 (CKBD1)

    Added inst FE_PHC10221_FE_OFN338_core_instance_array_out_44 (BUFFD1)

    Added inst FE_PHC10222_mem_in_96 (CKBD0)

    Added inst FE_PHC10223_core_instance_mac_array_instance_q_temp_167 (CKBD1)

    Added inst FE_PHC10224_inst_15 (CKBD0)

    Added inst FE_PHC10225_mem_in_52 (CKBD0)

    Added inst FE_PHC10226_mem_in_97 (CKBD0)

    Added inst FE_PHC10227_FE_OCPN17033_core_instance_mac_array_instance_q_temp_1077 (CKBD1)

    Added inst FE_PHC10228_inst_13 (CKBD4)

    Added inst FE_PHC10229_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_87 (CKBD1)

    Added inst FE_PHC10230_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_47 (CKBD1)

    Added inst FE_PHC10231_n6554 (CKBD1)

    Added inst FE_PHC10232_DP_OP_1330J1_124_8403_n1965 (BUFFD1)

    Added inst FE_PHC10233_FE_OFN339_core_instance_array_out_43 (CKBD0)

    Added inst FE_PHC10234_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_55 (CKBD1)

    Added inst FE_PHC10235_DP_OP_1328J1_122_8403_n1852 (BUFFD1)

    Added inst FE_PHC10236_DP_OP_1330J1_124_8403_n1741 (CKBD1)

    Added inst FE_PHC10237_FE_RN_19257_0 (CKBD1)

    Added inst FE_PHC10238_core_instance_mac_array_instance_q_temp_317 (CKBD1)

    Added inst FE_PHC10239_core_instance_mac_array_instance_q_temp_805 (CKBD1)

    Added inst FE_PHC10240_DP_OP_1330J1_124_8403_n63 (CKBD1)

    Added inst FE_PHC10241_inst_12 (BUFFD1)

    Added inst FE_PHC10242_DP_OP_1334J1_128_8403_n43 (BUFFD1)

    Added inst FE_PHC10243_FE_RN_14264_0 (BUFFD1)

    Added inst FE_PHC10244_FE_OCPN17297_core_instance_array_out_129 (CKBD2)

    Added inst FE_PHC10245_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_55 (CKBD0)

    Added inst FE_PHC10246_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_40 (CKBD1)

    Added inst FE_PHC10247_n10766 (CKBD1)

    Added inst FE_PHC10248_mem_in_99 (CKBD0)

    Added inst FE_PHC10249_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_20 (CKBD4)

    Added inst FE_PHC10250_DP_OP_1330J1_124_8403_n104 (CKBD1)

    Added inst FE_PHC10251_core_instance_mac_array_instance_q_temp_799 (CKBD1)

    Added inst FE_PHC10252_FE_OCPN16813_core_instance_mac_array_instance_q_temp_1104 (CKBD1)

    Added inst FE_PHC10253_DP_OP_1331J1_125_8403_n1629 (CKBD2)

    Added inst FE_PHC10254_FE_OFN723_core_instance_mac_array_instance_q_temp_888 (CKBD1)

    Added inst FE_PHC10255_core_instance_mac_array_instance_q_temp_1095 (CKBD2)

    Added inst FE_PHC10256_mem_in_112 (CKBD0)

    Added inst FE_PHC10257_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_23 (BUFFD1)

    Added inst FE_PHC10258_n11571 (CKBD2)

    Added inst FE_PHC10259_reset (CKBD4)

    Added inst FE_PHC10260_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_95 (CKBD1)

    Added inst FE_PHC10261_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_47 (CKBD1)

    Added inst FE_PHC10262_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_47 (BUFFD1)

    Added inst FE_PHC10263_DP_OP_1330J1_124_8403_n101 (CKBD1)

    Added inst FE_PHC10264_core_instance_mac_array_instance_q_temp_797 (CKBD4)

    Added inst FE_PHC10265_core_instance_mac_array_instance_q_temp_292 (BUFFD1)

    Added inst FE_PHC10266_DP_OP_1332J1_126_8403_n104 (CKBD1)

    Added inst FE_PHC10267_core_instance_mac_array_instance_q_temp_848 (BUFFD1)

    Added inst FE_PHC10268_n7218 (CKBD0)

    Added inst FE_PHC10269_FE_OFN16008_core_instance_mac_array_instance_q_temp_873 (CKBD0)

    Added inst FE_PHC10270_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_95 (BUFFD1)

    Added inst FE_PHC10271_core_instance_mac_array_instance_q_temp_768 (BUFFD1)

    Added inst FE_PHC10272_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_127 (CKBD1)

    Added inst FE_PHC10273_core_instance_mac_array_instance_q_temp_1072 (CKBD1)

    Added inst FE_PHC10274_DP_OP_1330J1_124_8403_n102 (CKBD1)

    Added inst FE_PHC10275_DP_OP_1329J1_123_8403_n1629 (CKBD2)

    Added inst FE_PHC10276_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_88 (BUFFD1)

    Added inst FE_PHC10277_DP_OP_1335J1_129_8403_n2412 (CKBD1)

    Added inst FE_PHC10278_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_21 (CKBD2)

    Added inst FE_PHC10279_core_instance_mac_array_instance_q_temp_1120 (CKBD2)

    Added inst FE_PHC10280_core_instance_mac_array_instance_q_temp_1028 (BUFFD1)

    Added inst FE_PHC10281_core_instance_mac_array_instance_q_temp_326 (CKBD4)

    Added inst FE_PHC10282_core_instance_mac_array_instance_q_temp_890 (BUFFD1)

    Added inst FE_PHC10283_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_47 (CKBD4)

    Added inst FE_PHC10284_core_instance_mac_array_instance_q_temp_279 (CKBD2)

    Added inst FE_PHC10285_FE_OFN1318_core_instance_mac_array_instance_q_temp_1073 (CKBD2)

    Added inst FE_PHC10286_core_instance_mac_array_instance_q_temp_840 (CKBD0)

    Added inst FE_PHC10287_FE_OFN15643_core_instance_mac_array_instance_q_temp_147 (CKBD0)

    Added inst FE_PHC10288_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_23 (CKBD0)

    Added inst FE_PHC10289_core_instance_mac_array_instance_q_temp_876 (CKBD1)

    Added inst FE_PHC10290_core_instance_mac_array_instance_q_temp_784 (CKBD1)

    Added inst FE_PHC10291_core_instance_mac_array_instance_q_temp_887 (CKBD1)

    Added inst FE_PHC10292_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_110 (BUFFD1)

    Added inst FE_PHC10293_FE_OFN16039_core_instance_mac_array_instance_q_temp_877 (CKBD0)

    Added inst FE_PHC10294_n9760 (CKBD1)

    Added inst FE_PHC10295_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_11 (CKBD0)

    Added inst FE_PHC10296_n10421 (CKBD1)

    Added inst FE_PHC10297_n11680 (CKBD0)

    Added inst FE_PHC10298_core_instance_mac_array_instance_q_temp_344 (BUFFD1)

    Added inst FE_PHC10299_FE_OFN292_core_instance_array_out_125 (BUFFD6)

    Added inst FE_PHC10300_DP_OP_1330J1_124_8403_n221 (CKBD1)

    Added inst FE_PHC10301_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_111 (CKBD0)

    Added inst FE_PHC10302_core_instance_mac_array_instance_q_temp_1064 (CKBD4)

    Added inst FE_PHC10303_FE_OFN877_core_instance_mac_array_instance_q_temp_147 (CKBD0)

    Added inst FE_PHC10304_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_39 (BUFFD1)

    Added inst FE_PHC10305_core_instance_mac_array_instance_q_temp_1128 (CKBD2)

    Added inst FE_PHC10306_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_0 (BUFFD1)

    Added inst FE_PHC10307_n8237 (CKBD0)

    Added inst FE_PHC10308_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_79 (CKBD1)

    Added inst FE_PHC10309_FE_OFN1266_core_instance_mac_array_instance_q_temp_1127 (CKBD4)

    Added inst FE_PHC10310_core_instance_mac_array_instance_q_temp_302 (CKBD2)

    Added inst FE_PHC10311_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_31 (CKBD1)

    Added inst FE_PHC10312_core_instance_mac_array_instance_q_temp_368 (CKBD1)

    Added inst FE_PHC10313_n10633 (CKBD2)

    Added inst FE_PHC10314_core_instance_mac_array_instance_q_temp_382 (CKBD2)

    Added inst FE_PHC10315_core_instance_mac_array_instance_q_temp_272 (CKBD4)

    Added inst FE_PHC10316_DP_OP_1330J1_124_8403_n214 (CKBD1)

    Added inst FE_PHC10317_n10638 (CKBD1)

    Added inst FE_PHC10318_n10252 (CKBD0)

    Added inst FE_PHC10319_n7563 (CKBD1)

    Added inst FE_PHC10320_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_35 (BUFFD1)

    Added inst FE_PHC10321_core_instance_mac_array_instance_q_temp_816 (CKBD0)

    Added inst FE_PHC10322_core_instance_mac_array_instance_q_temp_328 (BUFFD1)

    Added inst FE_PHC10323_core_instance_mac_array_instance_q_temp_832 (CKBD1)

    Added inst FE_PHC10324_core_instance_mac_array_instance_q_temp_222 (CKBD1)

    Added inst FE_PHC10325_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_111 (BUFFD1)

    Added inst FE_PHC10326_n10552 (CKBD1)

    Added inst FE_PHC10327_core_instance_mac_array_instance_q_temp_1030 (CKBD0)

    Added inst FE_PHC10328_core_instance_mac_array_instance_q_temp_786 (CKBD0)

    Added inst FE_PHC10329_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_38 (BUFFD1)

    Added inst FE_PHC10330_n7407 (CKBD1)

    Added inst FE_PHC10331_core_instance_mac_array_instance_q_temp_376 (BUFFD1)

    Added inst FE_PHC10332_core_instance_mac_array_instance_q_temp_780 (BUFFD1)

    Added inst FE_PHC10333_core_instance_mac_array_instance_q_temp_361 (CKBD1)

    Added inst FE_PHC10334_core_instance_mac_array_instance_q_temp_380 (CKBD4)

    Added inst FE_PHC10335_core_instance_mac_array_instance_q_temp_360 (CKBD4)

    Added inst FE_PHC10336_DP_OP_1334J1_128_8403_n221 (CKBD1)

    Added inst FE_PHC10337_FE_OFN1021_core_instance_mac_array_instance_q_temp_845 (CKBD0)

    Added inst FE_PHC10338_core_instance_mac_array_instance_q_temp_240 (BUFFD1)

    Added inst FE_PHC10339_core_instance_mac_array_instance_q_temp_818 (BUFFD1)

    Added inst FE_PHC10340_core_instance_mac_array_instance_q_temp_842 (BUFFD1)

    Added inst FE_PHC10341_FE_OFN1075_core_instance_mac_array_instance_q_temp_362 (CKBD0)

    Added inst FE_PHC10342_core_instance_mac_array_instance_q_temp_857 (BUFFD1)

    Added inst FE_PHC10343_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_55 (CKBD0)

    Added inst FE_PHC10344_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_6 (CKBD1)

    Added inst FE_PHC10345_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_88 (BUFFD1)

    Added inst FE_PHC10346_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_120 (CKBD1)

    Added inst FE_PHC10347_n9752 (CKBD0)

    Added inst FE_PHC10348_core_instance_mac_array_instance_q_temp_871 (BUFFD1)

    Added inst FE_PHC10349_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_23 (BUFFD1)

    Added inst FE_PHC10350_core_instance_mac_array_instance_q_temp_758 (CKBD1)

    Added inst FE_PHC10351_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_79 (CKBD0)

    Added inst FE_PHC10352_FE_OFN1004_core_instance_mac_array_instance_q_temp_823 (BUFFD1)

    Added inst FE_PHC10353_core_instance_mac_array_instance_q_temp_802 (CKBD0)

    Added inst FE_PHC10354_core_instance_mac_array_instance_q_temp_892 (BUFFD1)

    Added inst FE_PHC10355_FE_OFN1105_core_instance_mac_array_instance_q_temp_833 (CKBD1)

    Added inst FE_PHC10356_core_instance_mac_array_instance_q_temp_858 (CKBD4)

    Added inst FE_PHC10357_n6194 (CKBD1)

    Added inst FE_PHC10358_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_63 (CKBD0)

    Added inst FE_PHC10359_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_32 (CKBD0)

    Added inst FE_PHC10360_core_instance_mac_array_instance_q_temp_882 (BUFFD1)

    Added inst FE_PHC10361_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_39 (CKBD0)

    Added inst FE_PHC10362_FE_OFN839_core_instance_mac_array_instance_q_temp_885 (BUFFD1)

    Added inst FE_PHC10363_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_95 (BUFFD1)

    Added inst FE_PHC10364_DP_OP_1334J1_128_8403_n1079 (CKBD2)

    Added inst FE_PHC10365_DP_OP_1330J1_124_8403_n130 (CKBD0)

    Added inst FE_PHC10366_n10374 (CKBD0)

    Added inst FE_PHC10367_core_instance_mac_array_instance_q_temp_874 (CKBD1)

    Added inst FE_PHC10368_FE_OFN15648_core_instance_mac_array_instance_q_temp_803 (CKBD0)

    Added inst FE_PHC10369_FE_OFN987_core_instance_mac_array_instance_q_temp_837 (CKBD0)

    Added inst FE_PHC10370_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_78 (CKBD1)

    Added inst FE_PHC10371_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_46 (CKBD0)

    Added inst FE_PHC10372_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_15 (CKBD1)

    Added inst FE_PHC10373_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_63 (CKBD1)

    Added inst FE_PHC10374_core_instance_mac_array_instance_q_temp_346 (CKBD0)

    Added inst FE_PHC10375_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_98 (CKBD0)

    Added inst FE_PHC10376_n10317 (BUFFD1)

    Added inst FE_PHC10377_n11410 (CKBD1)

    Added inst FE_PHC10378_core_instance_mac_array_instance_q_temp_836 (CKBD0)

    Added inst FE_PHC10379_n6505 (CKBD1)

    Added inst FE_PHC10380_n10310 (BUFFD1)

    Added inst FE_PHC10381_n9560 (CKBD0)

    Added inst FE_PHC10382_FE_OCPN17215_n10361 (BUFFD1)

    Added inst FE_PHC10383_n10293 (BUFFD1)

    Added inst FE_PHC10384_core_instance_mac_array_instance_q_temp_160 (CKBD0)

    Added inst FE_PHC10385_FE_OFN1069_core_instance_mac_array_instance_q_temp_875 (CKBD0)

    Added inst FE_PHC10386_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_111 (CKBD1)

    Added inst FE_PHC10387_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_79 (CKBD0)

    Added inst FE_PHC10388_core_instance_mac_array_instance_q_temp_798 (CKBD0)

    Added inst FE_PHC10389_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_7 (CKBD0)

    Added inst FE_PHC10390_n7451 (BUFFD1)

    Added inst FE_PHC10391_core_instance_mac_array_instance_q_temp_886 (CKBD0)

    Added inst FE_PHC10392_core_instance_mac_array_instance_q_temp_1145 (BUFFD1)

    Added inst FE_PHC10393_FE_OFN1178_core_instance_mac_array_instance_q_temp_363 (CKBD1)

    Added inst FE_PHC10394_n8448 (BUFFD1)

    Added inst FE_PHC10395_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_15 (CKBD0)

    Added inst FE_PHC10396_FE_OCPN17217_FE_OFN1029_core_instance_mac_array_instance_q_temp_877 (BUFFD1)

    Added inst FE_PHC10397_core_instance_mac_array_instance_q_temp_826 (CKBD0)

    Added inst FE_PHC10398_core_instance_mac_array_instance_q_temp_1050 (CKBD1)

    Added inst FE_PHC10399_n10171 (CKBD0)

    Added inst FE_PHC10400_n10427 (CKBD0)

    Added inst FE_PHC10401_core_instance_mac_array_instance_q_temp_207 (CKBD1)

    Added inst FE_PHC10402_core_instance_mac_array_instance_q_temp_870 (BUFFD1)

    Added inst FE_PHC10403_core_instance_mac_array_instance_q_temp_1085 (BUFFD1)

    Added inst FE_PHC10404_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_47 (CKBD0)

    Added inst FE_PHC10405_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_126 (CKBD0)

    Added inst FE_PHC10406_n9621 (BUFFD1)

    Added inst FE_PHC10407_n7557 (CKBD0)

    Added inst FE_PHC10408_n9241 (CKBD0)

    Added inst FE_PHC10409_FE_OCPN17184_core_instance_mac_array_instance_q_temp_695 (BUFFD1)

    Added inst FE_PHC10410_FE_OCPN16502_core_instance_mac_array_instance_q_temp_329 (BUFFD1)

    Added inst FE_PHC10411_FE_OFN899_core_instance_mac_array_instance_q_temp_639 (CKBD0)

    Added inst FE_PHC10412_core_instance_mac_array_instance_q_temp_778 (BUFFD1)

    Added inst FE_PHC10413_core_instance_mac_array_instance_q_temp_607 (CKBD1)

    Added inst FE_PHC10414_core_instance_mac_array_instance_q_temp_151 (CKBD0)

    Added inst FE_PHC10415_core_instance_mac_array_instance_q_temp_277 (CKBD4)

    Added inst FE_PHC10416_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_39 (CKBD0)

    Added inst FE_PHC10417_n7576 (CKBD0)

    Added inst FE_PHC10418_core_instance_mac_array_instance_q_temp_226 (CKBD0)

    Added inst FE_PHC10419_core_instance_mac_array_instance_q_temp_623 (CKBD0)

    Added inst FE_PHC10420_FE_OCPN17221_core_instance_mac_array_instance_q_temp_165 (CKBD0)

    Added inst FE_PHC10421_core_instance_mac_array_instance_q_temp_751 (BUFFD1)

    Added inst FE_PHC10422_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_122 (CKBD1)

    Added inst FE_PHC10423_core_instance_mac_array_instance_q_temp_693 (BUFFD1)

    Added inst FE_PHC10424_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_64 (CKBD0)

    Added inst FE_PHC10425_core_instance_mac_array_instance_q_temp_790 (CKBD0)

    Added inst FE_PHC10426_core_instance_mac_array_instance_q_temp_727 (CKBD0)

    Added inst FE_PHC10427_FE_OFN1474_core_instance_mac_array_instance_q_temp_581 (CKBD0)

    Added inst FE_PHC10428_core_instance_mac_array_instance_q_temp_804 (CKBD1)

    Added inst FE_PHC10429_DP_OP_1330J1_124_8403_n342 (CKBD1)

    Added inst FE_PHC10430_FE_OCPN6442_core_instance_mac_array_instance_q_temp_621 (CKBD0)

    Added inst FE_PHC10431_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_111 (CKBD0)

    Added inst FE_PHC10432_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_119 (CKBD1)

    Added inst FE_PHC10433_FE_OCPN16416_core_instance_mac_array_instance_q_temp_749 (CKBD0)

    Added inst FE_PHC10434_n8205 (CKBD1)

    Added inst FE_PHC10435_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_113 (BUFFD1)

    Added inst FE_PHC10436_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_96 (BUFFD1)

    Added inst FE_PHC10437_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_126 (CKBD0)

    Added inst FE_PHC10438_FE_OFN15988_core_instance_mac_array_instance_q_temp_605 (CKBD0)

    Added inst FE_PHC10439_n6537 (CKBD0)

    Added inst FE_PHC10440_core_instance_mac_array_instance_q_temp_852 (CKBD1)

    Added inst FE_PHC10441_n9587 (CKBD0)

    Added inst FE_PHC10442_n9306 (CKBD0)

    Added inst FE_PHC10443_core_instance_mac_array_instance_q_temp_846 (CKBD0)

    Added inst FE_PHC10444_core_instance_mac_array_instance_q_temp_366 (CKBD0)

    Added inst FE_PHC10445_FE_OFN919_core_instance_mac_array_instance_q_temp_733 (CKBD0)

    Added inst FE_PHC10446_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_126 (CKBD0)

    Added inst FE_PHC10447_core_instance_mac_array_instance_q_temp_519 (BUFFD1)

    Added inst FE_PHC10448_FE_OFN1117_core_instance_mac_array_instance_q_temp_557 (BUFFD1)

    Added inst FE_PHC10449_n7750 (BUFFD1)

    Added inst FE_PHC10450_core_instance_mac_array_instance_q_temp_814 (CKBD0)

    Added inst FE_PHC10451_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_36 (CKBD0)

    Added inst FE_PHC10452_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_64 (CKBD0)

    Added inst FE_PHC10453_n11643 (CKBD1)

    Added inst FE_PHC10454_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_19 (CKBD1)

    Added inst FE_PHC10455_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_57 (CKBD0)

    Added inst FE_PHC10456_core_instance_mac_array_instance_q_temp_712 (BUFFD1)

    Added inst FE_PHC10457_core_instance_mac_array_instance_q_temp_775 (CKBD4)

    Added inst FE_PHC10458_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_109 (CKBD0)

    Added inst FE_PHC10459_DP_OP_1330J1_124_8403_n91 (BUFFD1)

    Added inst FE_PHC10460_n8265 (CKBD1)

    Added inst FE_PHC10461_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_12 (CKBD0)

    Added inst FE_PHC10462_FE_OFN1225_core_instance_mac_array_instance_q_temp_825 (CKBD1)

    Added inst FE_PHC10463_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_55 (CKBD1)

    Added inst FE_PHC10464_n6504 (CKBD1)

    Added inst FE_PHC10465_core_instance_mac_array_instance_q_temp_878 (CKBD4)

    Added inst FE_PHC10466_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_8 (CKBD4)

    Added inst FE_PHC10467_core_instance_mac_array_instance_q_temp_288 (CKBD0)

    Added inst FE_PHC10468_core_instance_mac_array_instance_q_temp_863 (CKBD4)

    Added inst FE_PHC10469_core_instance_mac_array_instance_q_temp_847 (BUFFD1)

    Added inst FE_PHC10470_core_instance_mac_array_instance_q_temp_644 (CKBD0)

    Added inst FE_PHC10471_n7129 (CKBD2)

    Added inst FE_PHC10472_core_instance_mac_array_instance_q_temp_334 (CKBD0)

    Added inst FE_PHC10473_core_instance_mac_array_instance_q_temp_174 (BUFFD1)

    Added inst FE_PHC10474_core_instance_mac_array_instance_q_temp_690 (CKBD0)

    Added inst FE_PHC10475_core_instance_mac_array_instance_q_temp_879 (CKBD4)

    Added inst FE_PHC10476_core_instance_mac_array_instance_q_temp_378 (CKBD0)

    Added inst FE_PHC10477_core_instance_mac_array_instance_q_temp_364 (CKBD0)

    Added inst FE_PHC10478_n9322 (CKBD4)

    Added inst FE_PHC10479_core_instance_mac_array_instance_q_temp_274 (CKBD0)

    Added inst FE_PHC10480_core_instance_mac_array_instance_q_temp_324 (CKBD4)

    Added inst FE_PHC10481_core_instance_mac_array_instance_q_temp_294 (BUFFD8)

    Added inst FE_PHC10482_FE_OFN483_core_instance_array_out_100 (CKBD0)

    Added inst FE_PHC10483_FE_OFN487_core_instance_array_out_0 (CKBD0)

    Added inst FE_PHC10484_FE_OFN321_core_instance_array_out_81 (BUFFD1)

    Added inst FE_PHC10485_core_instance_array_out_64 (CKBD0)

    Added inst FE_PHC10486_core_instance_array_out_101 (CKBD0)

    Added inst FE_PHC10487_core_instance_array_out_80 (CKBD0)

    Added inst FE_PHC10488_FE_OFN486_core_instance_array_out_20 (CKBD0)

    Added inst FE_PHC10489_n13659 (CKBD0)

    Added inst FE_PHC10490_core_instance_array_out_83 (BUFFD1)

    Added inst FE_PHC10491_inst_9 (BUFFD1)

    Added inst FE_PHC10492_DP_OP_1334J1_128_8403_n27 (CKBD1)

    Added inst FE_PHC10493_core_instance_psum_mem_instance_N262 (CKBD0)

    Added inst FE_PHC10494_FE_RN_14137_0 (BUFFD1)

    Added inst FE_PHC10495_DP_OP_1331J1_125_8403_n134 (CKBD0)

    Added inst FE_PHC10496_core_instance_mac_array_instance_q_temp_879 (CKBD1)

    Added inst FE_PHC10497_DP_OP_1331J1_125_8403_n200 (CKBD0)

    Added inst FE_PHC10498_FE_OFN361_core_instance_array_out_3 (BUFFD1)

    Added inst FE_PHC10499_FE_OFN360_core_instance_array_out_4 (CKBD4)

    Added inst FE_PHC10500_DP_OP_1328J1_122_8403_n43 (CKBD0)

    Added inst FE_PHC10501_FE_RN_14679_0 (CKBD1)

    Added inst FE_PHC10502_DP_OP_1335J1_129_8403_n101 (CKBD1)

    Added inst FE_PHC10503_FE_RN_4478_0 (CKBD1)

    Added inst FE_PHC10504_DP_OP_1331J1_125_8403_n43 (CKBD4)

    Added inst FE_PHC10505_DP_OP_1329J1_123_8403_n153 (CKBD1)

    Added inst FE_PHC10506_FE_OFN362_core_instance_array_out_2 (CKBD4)

    Added inst FE_PHC10507_DP_OP_1328J1_122_8403_n101 (CKBD1)

    Added inst FE_PHC10508_DP_OP_1335J1_129_8403_n104 (CKBD1)

    Added inst FE_PHC10509_core_instance_array_out_6 (CKBD2)

    Added inst FE_PHC10510_FE_OFN1185_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_32 (CKBD1)

    Added inst FE_PHC10511_DP_OP_1335J1_129_8403_n63 (CKBD1)

    Added inst FE_PHC10512_DP_OP_1335J1_129_8403_n153 (CKBD1)

    Added inst FE_PHC10513_n8647 (CKBD1)

    Added inst FE_PHC10514_n11590 (CKBD1)

    Added inst FE_PHC10515_DP_OP_1329J1_123_8403_n63 (CKBD1)

    Added inst FE_PHC10516_DP_OP_1328J1_122_8403_n2077 (BUFFD1)

    Added inst FE_PHC10517_n11797 (CKBD0)

    Added inst FE_PHC10518_DP_OP_1329J1_123_8403_n205 (CKBD1)

    Added inst FE_PHC10519_FE_RN_13896_0 (CKBD1)

    Added inst FE_PHC10520_DP_OP_1329J1_123_8403_n2301 (CKBD2)

    Added inst FE_PHC10521_DP_OP_1329J1_123_8403_n221 (CKBD1)

    Added inst FE_PHC10522_DP_OP_1333J1_127_8403_n110 (CKBD1)

    Added inst FE_PHC10523_DP_OP_1333J1_127_8403_n43 (BUFFD1)

    Added inst FE_PHC10524_DP_OP_1335J1_129_8403_n1178 (CKBD4)

    Added inst FE_PHC10525_DP_OP_1328J1_122_8403_n1629 (BUFFD1)

    Added inst FE_PHC10526_DP_OP_1333J1_127_8403_n2301 (CKBD4)

    Added inst FE_PHC10527_DP_OP_1331J1_125_8403_n66 (CKBD1)

    Added inst FE_PHC10528_core_instance_array_out_5 (CKBD0)

    Added inst FE_PHC10529_DP_OP_1333J1_127_8403_n66 (CKBD4)

    Added inst FE_PHC10530_DP_OP_1331J1_125_8403_n63 (CKBD4)

    Added inst FE_PHC10531_DP_OP_1333J1_127_8403_n2422 (CKBD4)

    Added inst FE_PHC10532_DP_OP_1328J1_122_8403_n1294 (BUFFD8)

    Added inst FE_PHC10533_DP_OP_1331J1_125_8403_n107 (CKBD2)

    Added inst FE_PHC10534_DP_OP_1328J1_122_8403_n221 (CKBD4)

    Added inst FE_PHC10535_DP_OP_1333J1_127_8403_n145 (CKBD2)

    Added inst FE_PHC10536_DP_OP_1330J1_124_8403_n110 (CKBD1)

    Added inst FE_PHC10537_FE_OFN315_core_instance_array_out_87 (BUFFD8)

    Added inst FE_PHC10538_FE_RN_7844_0 (BUFFD1)

    Added inst FE_PHC10539_DP_OP_1331J1_125_8403_n262 (CKBD0)

    Added inst FE_PHC10540_n7203 (CKBD1)

    Added inst FE_PHC10541_FE_RN_11205_0 (CKBD1)

    Added inst FE_PHC10542_DP_OP_1334J1_128_8403_n26 (CKBD0)

    Added inst FE_PHC10543_DP_OP_1333J1_127_8403_n286 (CKBD0)

    Added inst FE_PHC10544_n10315 (CKBD1)

    Added inst FE_PHC10545_DP_OP_1332J1_126_8403_n546 (CKBD0)

    Added inst FE_PHC10546_DP_OP_1335J1_129_8403_n696 (CKBD0)

    Added inst FE_PHC10547_n10200 (CKBD0)

    Added inst FE_PHC10548_DP_OP_1330J1_124_8403_n115 (CKBD0)

    Added inst FE_PHC10549_n9747 (BUFFD1)

    Added inst FE_PHC10550_FE_RN_17699_0 (CKBD0)

    Added inst FE_PHC10551_FE_RN_7054_0 (CKBD0)

    Added inst FE_PHC10552_n10532 (CKBD1)

    Added inst FE_PHC10553_FE_OCPN16375_core_instance_array_out_52 (CKBD0)

    Added inst FE_PHC10554_DP_OP_1331J1_125_8403_n760 (CKBD0)

    Added inst FE_PHC10555_FE_OCPN6412_n9809 (BUFFD1)

    Added inst FE_PHC10556_n6701 (BUFFD1)

    Added inst FE_PHC10557_n9754 (BUFFD1)

    Added inst FE_PHC10558_n9792 (BUFFD1)

    Added inst FE_PHC10559_n7562 (CKBD2)
    Committed inst FE_OCPC6103_core_instance_array_out_42, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC8184_mem_in_31, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC9003_FE_OFN341_core_instance_array_out_41, resized cell BUFFD0 -> cell CKBD0
    Committed inst FE_PHC8216_inst_14, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC8277_core_instance_mac_array_instance_q_temp_215, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC9288_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_87, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC9300_n11571, resized cell BUFFD1 -> cell BUFFD0
    Committed inst FE_PHC8323_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_103, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_RC_4257_0, resized cell OR2XD1 -> cell OR2D0

    Added inst FE_PHC10560_FE_OFN405_core_instance_qmem_instance_N252 (CKBD0)

    Added inst FE_PHC10561_core_instance_array_out_102 (CKBD0)

    Added inst FE_PHC10562_core_instance_array_out_141 (CKBD0)

    Added inst FE_PHC10563_FE_OFN148_core_instance_qmem_instance_N234 (BUFFD1)

    Added inst FE_PHC10564_core_instance_array_out_140 (CKBD0)

    Added inst FE_PHC10565_FE_OFN353_core_instance_array_out_21 (CKBD0)

    Added inst FE_PHC10566_core_instance_psum_mem_instance_N170 (CKBD0)

    Added inst FE_PHC10567_FE_OCPN17301_core_instance_array_out_142 (BUFFD1)

    Added inst FE_PHC10568_core_instance_psum_mem_instance_N172 (CKBD0)

    Added inst FE_PHC10569_core_instance_array_out_103 (BUFFD1)

    Added inst FE_PHC10570_core_instance_array_out_104 (BUFFD1)

    Added inst FE_PHC10571_FE_OFN743_core_instance_kmem_instance_N252 (BUFFD1)

    Added inst FE_PHC10572_FE_OFN419_core_instance_kmem_instance_N256 (BUFFD2)

    Added inst FE_PHC10573_FE_OFN173_core_instance_kmem_instance_N236 (BUFFD2)

    Added inst FE_PHC10574_n15390 (BUFFD1)

    Added inst FE_PHC10575_FE_OFN351_core_instance_array_out_23 (BUFFD1)

    Added inst FE_PHC10576_core_instance_array_out_84 (BUFFD1)

    Added inst FE_PHC10577_core_instance_array_out_22 (BUFFD1)

    Added inst FE_PHC10578_FE_RN_14685_0 (CKBD1)

    Added inst FE_PHC10579_FE_OCPN16384_core_instance_array_out_91 (BUFFD1)

    Added inst FE_PHC10580_FE_RN_4468_0 (CKBD1)

    Added inst FE_PHC10581_DP_OP_1333J1_127_8403_n69 (CKBD1)

    Added inst FE_PHC10582_FE_OFN15429_core_instance_array_out_145 (CKBD2)

    Added inst FE_PHC10583_DP_OP_1333J1_127_8403_n221 (CKBD1)

    Added inst FE_PHC10584_FE_OCPN6456_FE_RN_4112_0 (BUFFD1)

    Added inst FE_PHC10585_core_instance_array_out_143 (BUFFD1)

    Added inst FE_PHC10586_DP_OP_1333J1_127_8403_n577 (CKBD2)

    Added inst FE_PHC10587_FE_OFN278_core_instance_array_out_144 (BUFFD3)

    Added inst FE_PHC10588_n15387 (BUFFD1)

    Added inst FE_PHC10589_DP_OP_1333J1_127_8403_n1070 (BUFFD1)

    Added inst FE_PHC10590_core_instance_array_out_89 (CKBD4)

    Added inst FE_PHC10591_DP_OP_1333J1_127_8403_n153 (BUFFD1)

    Added inst FE_PHC10592_n3772 (CKBD1)

    Added inst FE_PHC10593_DP_OP_1330J1_124_8403_n41 (CKBD1)

    Added inst FE_PHC10594_FE_OFN15437_core_instance_array_out_72 (CKBD2)

    Added inst FE_PHC10595_FE_OFN325_core_instance_array_out_68 (CKBD4)

    Added inst FE_PHC10596_FE_OFN307_core_instance_array_out_105 (CKBD2)

    Added inst FE_PHC10597_DP_OP_1331J1_125_8403_n35 (CKBD4)

    Added inst FE_PHC10598_DP_OP_1333J1_127_8403_n564 (CKBD1)

    Added inst FE_PHC10599_FE_RN_3659_0 (CKBD1)

    Added inst FE_PHC10600_DP_OP_1333J1_127_8403_n272 (CKBD1)

    Added inst FE_PHC10601_DP_OP_1335J1_129_8403_n66 (CKBD2)

    Added inst FE_PHC10602_FE_OCPN8070_core_instance_array_out_88 (CKBD4)

    Added inst FE_PHC10603_FE_RN_9243_0 (CKBD1)

    Added inst FE_PHC10604_FE_RN_17422_0 (BUFFD1)

    Added inst FE_PHC10605_DP_OP_1332J1_126_8403_n22 (BUFFD1)

    Added inst FE_PHC10606_FE_OCPN17227_core_instance_array_out_146 (CKBD4)

    Added inst FE_PHC10607_DP_OP_1333J1_127_8403_n1079 (BUFFD1)

    Added inst FE_PHC10608_FE_OFN306_core_instance_array_out_106 (BUFFD3)

    Added inst FE_PHC10609_FE_OFN324_core_instance_array_out_69 (CKBD8)

    Added inst FE_PHC10610_FE_OCPN7439_n7797 (CKBD1)

    Added inst FE_PHC10611_DP_OP_1331J1_125_8403_n127 (CKBD0)

    Added inst FE_PHC10612_DP_OP_1331J1_125_8403_n115 (CKBD1)

    Added inst FE_PHC10613_FE_RN_254_0 (BUFFD1)
    Committed inst FE_OCPC6187_core_instance_array_out_1, resized cell BUFFD2 -> cell BUFFD0
    Committed inst FE_OFC2_inst_13, resized cell INVD1 -> cell CKND0
    Committed inst FE_RC_24564_0, resized cell INVD1 -> cell INVD0
    Committed inst FE_RC_19306_0, resized cell NR2XD0 -> cell NR2D0
    Committed inst FE_RC_17154_0, resized cell INVD1 -> cell INVD0
    Committed inst FE_RC_24133_0, resized cell CKND2D1 -> cell CKND2D0

    Added inst FE_PHC10614_FE_OFN311_core_instance_array_out_102 (BUFFD1)

    Added inst FE_PHC10615_FE_OFN310_core_instance_array_out_103 (CKBD2)

    Added inst FE_PHC10616_FE_OFN309_core_instance_array_out_104 (CKBD0)

    Added inst FE_PHC10617_DP_OP_1330J1_124_8403_n22 (CKBD0)

    Added inst FE_PHC10618_FE_RN_11202_0 (BUFFD1)

    Added inst FE_PHC10619_FE_RN_4092_0 (BUFFD1)

    Added inst FE_PHC10620_FE_RN_4099_0 (BUFFD1)

    Added inst FE_PHC10621_FE_OFN15860_core_instance_array_out_10 (CKBD1)

    Added inst FE_PHC10622_FE_OCPN16420_core_instance_array_out_9 (BUFFD6)

    Added inst FE_PHC10623_DP_OP_1331J1_125_8403_n22 (CKBD1)

    Added inst FE_PHC10624_DP_OP_1335J1_129_8403_n27 (BUFFD1)

    Added inst FE_PHC10625_DP_OP_1328J1_122_8403_n41 (CKBD1)

    Added inst FE_PHC10626_DP_OP_1329J1_123_8403_n170 (CKBD0)

    Added inst FE_PHC10627_FE_OFN15861_core_instance_array_out_25 (BUFFD6)

    Added inst FE_PHC10628_DP_OP_1335J1_129_8403_n30 (CKBD1)

    Added inst FE_PHC10629_core_instance_array_out_66 (BUFFD1)

    Added inst FE_PHC10630_FE_OCPN6592_n6786 (CKBD1)

    Added inst FE_PHC10631_DP_OP_1333J1_127_8403_n70 (CKBD1)

    Added inst FE_PHC10632_core_instance_array_out_28 (CKBD2)

    Added inst FE_PHC10633_FE_OFN15436_core_instance_array_out_73 (CKBD1)

    Added inst FE_PHC10634_core_instance_array_out_27 (CKBD4)

    Added inst FE_PHC10635_core_instance_array_out_148 (CKBD2)

    Added inst FE_PHC10636_core_instance_array_out_53 (BUFFD12)

    Added inst FE_PHC10637_n15381 (CKBD2)

    Added inst FE_PHC10638_DP_OP_1333J1_127_8403_n134 (CKBD0)

    Added inst FE_PHC10639_DP_OP_1333J1_127_8403_n336 (CKBD0)

    Added inst FE_PHC10640_DP_OP_1335J1_129_8403_n394 (CKBD0)

    Added inst FE_PHC10641_FE_RN_114_0 (CKBD0)

    Added inst FE_PHC10642_FE_OFN354_core_instance_array_out_13 (CKBD0)

    Added inst FE_PHC10643_DP_OP_1330J1_124_8403_n26 (BUFFD1)
    Committed inst FE_PHC8485_FE_OFN341_core_instance_array_out_41, resized cell BUFFD0 -> cell CKBD0
    Committed inst FE_PHC8239_DP_OP_1332J1_126_8403_n25, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC8796_DP_OP_1329J1_123_8403_n27, resized cell BUFFD1 -> cell CKBD0

    Added inst FE_PHC10644_FE_RN_512_0 (CKBD1)

    Added inst FE_PHC10645_DP_OP_1328J1_122_8403_n22 (BUFFD1)

    Added inst FE_PHC10646_FE_OFN15861_core_instance_array_out_25 (BUFFD1)

    Added inst FE_PHC10647_FE_RN_516_0 (CKBD1)

    Added inst FE_PHC10648_core_instance_array_out_27 (BUFFD1)

    Added inst FE_PHC10649_DP_OP_1333J1_127_8403_n26 (BUFFD1)

    Added inst FE_PHC10650_FE_RN_329_0 (CKBD1)

    Added inst FE_PHC10651_FE_RN_7540_0 (BUFFD1)

    Added inst FE_PHC10652_n3879 (CKBD2)

    Added inst FE_PHC10653_DP_OP_1328J1_122_8403_n27 (CKBD1)

    Added inst FE_PHC10654_n9824 (CKBD1)

    Added inst FE_PHC10655_FE_RN_3325_0 (BUFFD1)

    Added inst FE_PHC10656_DP_OP_1333J1_127_8403_n127 (CKBD0)

    Added inst FE_PHC10657_FE_OFN15861_core_instance_array_out_25 (CKBD2)

    Added inst FE_PHC10658_FE_RN_16525_0 (CKBD1)

    Added inst FE_PHC10659_n3887 (CKBD0)

    Added inst FE_PHC10660_FE_RN_15668_0 (BUFFD1)

    Added inst FE_PHC10661_FE_OFN302_core_instance_array_out_109 (BUFFD1)

    Added inst FE_PHC10662_FE_OCPN16418_core_instance_array_out_150 (BUFFD1)

    Added inst FE_PHC10663_FE_RN_3449_0 (BUFFD1)

    Added inst FE_PHC10664_FE_OCPN16313_core_instance_array_out_155 (CKBD2)

    Added inst FE_PHC10665_core_instance_array_out_149 (CKBD4)

    Added inst FE_PHC10666_FE_RN_19643_0 (CKBD2)

    Added inst FE_PHC10667_core_instance_array_out_151 (CKBD4)

    Added inst FE_PHC10668_FE_OCPN17336_n3780 (CKBD4)

    Added inst FE_PHC10669_FE_RN_3177_0 (BUFFD1)

    Added inst FE_PHC10670_FE_RN_3175_0 (CKBD0)

    Added inst FE_PHC10671_n9822 (CKBD1)
    Committed inst FE_OCPC7252_core_instance_array_out_88, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_RC_7920_0, resized cell INVD1 -> cell INVD0
    Committed inst FE_PHC8420_FE_OFN304_core_instance_array_out_107, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_RC_6511_0, resized cell OAI21D1 -> cell OAI21D0
    Committed inst FE_PHC8427_core_instance_array_out_147, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC8821_FE_RN_3736_0, resized cell BUFFD1 -> cell BUFFD0
    Committed inst FE_PHC9797_core_instance_array_out_31, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC9646_core_instance_array_out_30, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC9596_core_instance_array_out_30, resized cell CKBD1 -> cell BUFFD0
    Uncommitted inst FE_RC_7920_0, resized cell INVD0 -> cell INVD1
    Uncommitted inst FE_RC_6511_0, resized cell OAI21D0 -> cell OAI21D1
    Uncommitted inst FE_PHC8427_core_instance_array_out_147, resized cell BUFFD0 -> cell CKBD1

    Added inst FE_PHC10672_FE_RN_3397_0 (BUFFD1)

    Added inst FE_PHC10673_FE_RN_5018_0 (BUFFD1)

    Added inst FE_PHC10674_FE_RN_3714_0 (BUFFD1)

    Added inst FE_PHC10675_FE_RN_3400_0 (BUFFD1)

    Added inst FE_PHC10676_FE_RN_5017_0 (CKBD1)

    Added inst FE_PHC10677_FE_RN_3637_0 (CKBD1)

    Added inst FE_PHC10678_FE_RN_7541_0 (CKBD1)

    Added inst FE_PHC10679_FE_RN_85_0 (BUFFD1)

    Added inst FE_PHC10680_FE_RN_7537_0 (CKBD1)

    Added inst FE_PHC10681_FE_RN_3641_0 (CKBD0)

    Added inst FE_PHC10682_FE_RN_3456_0 (BUFFD1)

    Added inst FE_PHC10683_FE_RN_4847_0 (CKBD1)
    Committed inst FE_OCPC5563_core_instance_array_out_108, resized cell INVD1 -> cell INVD0
    Committed inst FE_PHC9110_FE_RN_4758_0, resized cell BUFFD1 -> cell CKBD0

    Added inst FE_PHC10684_n3890 (CKBD1)

    Added inst FE_PHC10685_FE_OFN15426_core_instance_array_out_115 (CKBD1)
    Committed inst FE_RC_75_0, resized cell ND2D1 -> cell ND2D0
    Committed inst FE_PHC8474_FE_RN_4_0, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_RC_190_0, resized cell CKND2D1 -> cell CKND2D0
    Uncommitted inst FE_RC_75_0, resized cell ND2D0 -> cell ND2D1

    Added inst FE_PHC10686_FE_OFN15424_core_instance_array_out_117 (CKBD1)

    Added inst FE_PHC10687_FE_OFN299_core_instance_array_out_116 (CKBD4)

    Added inst FE_PHC10688_core_instance_array_out_32 (BUFFD6)
    Committed inst FE_PHC8467_FE_RN_4847_0, resized cell CKBD1 -> cell BUFFD0
    Uncommitted inst FE_PHC8467_FE_RN_4847_0, resized cell BUFFD0 -> cell CKBD1

    Added inst FE_PHC10689_FE_RN_4841_0 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1298
      TNS :     -74.5412
      #VP :         2250
      TNS+:      67.9862/606 improved (0.1122 per commit, 47.700%)
  Density :      93.940%
------------------------------------------------------------------------------------------
 578 buffer added (phase total 578, total 578)
 28 inst resized (phase total 28, total 28)
------------------------------------------------------------------------------------------
 iteration   cpu=0:01:49 real=0:01:49
 accumulated cpu=0:03:03 real=0:03:03 totSessionCpu=6:10:31 mem=3568.5M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 15.41 %
    there are 767 full evals passed out of 4978 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst FE_PHC10690_FE_OFN342_core_instance_array_out_40 (CKBD0)

    Added inst FE_PHC10691_core_instance_ofifo_inst_col_idx_0__fifo_instance_q14_5 (CKBD0)

    Added inst FE_PHC10692_FE_OFN297_core_instance_array_out_120 (CKBD0)

    Added inst FE_PHC10693_mem_in_22 (CKBD0)

    Added inst FE_PHC10694_core_instance_array_out_123 (BUFFD1)

    Added inst FE_PHC10695_mem_in_118 (CKBD0)

    Added inst FE_PHC10696_mem_in_18 (CKBD0)

    Added inst FE_PHC10697_FE_OFN485_core_instance_array_out_60 (CKBD0)

    Added inst FE_PHC10698_mem_in_3 (CKBD0)

    Added inst FE_PHC10699_FE_OFN331_core_instance_array_out_61 (BUFFD1)

    Added inst FE_PHC10700_core_instance_array_out_64 (BUFFD1)

    Added inst FE_PHC10701_mem_in_5 (BUFFD1)

    Added inst FE_PHC10702_core_instance_ofifo_inst_col_idx_0__fifo_instance_q13_2 (CKBD0)

    Added inst FE_PHC10703_mem_in_6 (BUFFD1)

    Added inst FE_PHC10704_mem_in_2 (BUFFD1)

    Added inst FE_PHC10705_mem_in_29 (CKBD0)

    Added inst FE_PHC10706_FE_OFN341_core_instance_array_out_41 (CKBD0)

    Added inst FE_PHC10707_inst_16 (CKBD0)

    Added inst FE_PHC10708_mem_in_1 (CKBD0)

    Added inst FE_PHC10709_core_instance_ofifo_inst_col_idx_0__fifo_instance_q7_1 (CKBD0)

    Added inst FE_PHC10710_FE_OFN330_core_instance_array_out_62 (CKBD0)

    Added inst FE_PHC10711_mem_in_126 (BUFFD1)

    Added inst FE_PHC10712_mem_in_4 (BUFFD1)

    Added inst FE_PHC10713_FE_OFN408_core_instance_qmem_instance_N250 (CKBD0)

    Added inst FE_PHC10714_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_40 (CKBD1)

    Added inst FE_PHC10715_inst_0 (CKBD1)

    Added inst FE_PHC10716_inst_3 (CKBD0)

    Added inst FE_PHC10717_inst_10 (CKBD1)

    Added inst FE_PHC10718_mem_in_27 (CKBD0)

    Added inst FE_PHC10719_FE_OFN296_core_instance_array_out_121 (CKBD1)

    Added inst FE_PHC10720_core_instance_qmem_instance_N218 (CKBD1)

    Added inst FE_PHC10721_inst_11 (BUFFD1)

    Added inst FE_PHC10722_n8448 (CKBD1)

    Added inst FE_PHC10723_inst_8 (CKBD1)

    Added inst FE_PHC10724_core_instance_qmem_instance_N230 (CKBD2)

    Added inst FE_PHC10725_core_instance_mac_array_instance_q_temp_823 (CKBD1)

    Added inst FE_PHC10726_inst_9 (CKBD1)

    Added inst FE_PHC10727_mem_in_10 (BUFFD1)

    Added inst FE_PHC10728_FE_OCPN17012_core_instance_mac_array_instance_q_temp_1077 (CKBD1)

    Added inst FE_PHC10729_core_instance_mac_array_instance_q_temp_821 (CKBD1)

    Added inst FE_PHC10730_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_23 (CKBD1)

    Added inst FE_PHC10731_core_instance_mac_array_instance_q_temp_519 (CKBD1)

    Added inst FE_PHC10732_FE_OFN143_core_instance_qmem_instance_N238 (BUFFD3)

    Added inst FE_PHC10733_FE_OFN1268_core_instance_mac_array_instance_q_temp_1120 (BUFFD1)

    Added inst FE_PHC10734_FE_OFN292_core_instance_array_out_125 (BUFFD1)

    Added inst FE_PHC10735_core_instance_mac_array_instance_q_temp_317 (CKBD1)

    Added inst FE_PHC10736_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_7 (CKBD1)

    Added inst FE_PHC10737_DP_OP_1330J1_124_8403_n1965 (CKBD1)

    Added inst FE_PHC10738_FE_OFN1185_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_32 (CKBD1)

    Added inst FE_PHC10739_core_instance_mac_array_instance_q_temp_272 (CKBD1)

    Added inst FE_PHC10740_core_instance_mac_array_instance_q_temp_871 (CKBD1)

    Added inst FE_PHC10741_core_instance_mac_array_instance_q_temp_277 (CKBD1)

    Added inst FE_PHC10742_n4274 (BUFFD1)

    Added inst FE_PHC10743_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_47 (BUFFD1)

    Added inst FE_PHC10744_core_instance_mac_array_instance_q_temp_360 (CKBD1)

    Added inst FE_PHC10745_n6115 (CKBD1)

    Added inst FE_PHC10746_inst_1 (CKBD0)

    Added inst FE_PHC10747_DP_OP_1330J1_124_8403_n104 (CKBD1)

    Added inst FE_PHC10748_DP_OP_1331J1_125_8403_n1629 (CKBD4)

    Added inst FE_PHC10749_core_instance_mac_array_instance_q_temp_879 (CKBD1)

    Added inst FE_PHC10750_DP_OP_1334J1_128_8403_n1741 (CKBD1)

    Added inst FE_PHC10751_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_79 (CKBD1)

    Added inst FE_PHC10752_reset (BUFFD1)

    Added inst FE_PHC10753_n9587 (BUFFD1)

    Added inst FE_PHC10754_core_instance_mac_array_instance_q_temp_376 (CKBD0)

    Added inst FE_PHC10755_core_instance_mac_array_instance_q_temp_328 (BUFFD1)

    Added inst FE_PHC10756_n11650 (CKBD4)

    Added inst FE_PHC10757_DP_OP_1334J1_128_8403_n1517 (CKBD1)

    Added inst FE_PHC10758_FE_RN_19257_0 (CKBD4)

    Added inst FE_PHC10759_DP_OP_1330J1_124_8403_n915 (CKBD0)

    Added inst FE_PHC10760_core_instance_mac_array_instance_q_temp_848 (CKBD1)

    Added inst FE_PHC10761_FE_OFN1155_core_instance_mac_array_instance_q_temp_779 (BUFFD1)

    Added inst FE_PHC10762_FE_OFN888_core_instance_mac_array_instance_q_temp_840 (BUFFD1)

    Added inst FE_PHC10763_n10200 (CKBD1)

    Added inst FE_PHC10764_n10443 (CKBD0)

    Added inst FE_PHC10765_n10421 (CKBD1)

    Added inst FE_PHC10766_core_instance_mac_array_instance_q_temp_294 (CKBD2)

    Added inst FE_PHC10767_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_127 (CKBD1)

    Added inst FE_PHC10768_DP_OP_1334J1_128_8403_n1070 (CKBD1)

    Added inst FE_PHC10769_core_instance_mac_array_instance_q_temp_768 (CKBD0)

    Added inst FE_PHC10770_n5926 (CKBD1)

    Added inst FE_PHC10771_n10638 (BUFFD1)

    Added inst FE_PHC10772_core_instance_mac_array_instance_q_temp_832 (CKBD1)

    Added inst FE_PHC10773_core_instance_mac_array_instance_q_temp_887 (CKBD1)

    Added inst FE_PHC10774_FE_OFN1105_core_instance_mac_array_instance_q_temp_833 (CKBD1)

    Added inst FE_PHC10775_n10252 (CKBD1)

    Added inst FE_PHC10776_n7387 (CKBD0)

    Added inst FE_PHC10777_n10589 (CKBD0)

    Added inst FE_PHC10778_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_79 (CKBD0)

    Added inst FE_PHC10779_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_32 (CKBD1)

    Added inst FE_PHC10780_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_95 (CKBD1)

    Added inst FE_PHC10781_n10603 (CKBD0)

    Added inst FE_PHC10782_FE_OFN1178_core_instance_mac_array_instance_q_temp_363 (CKBD0)

    Added inst FE_PHC10783_n9560 (CKBD1)

    Added inst FE_PHC10784_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_16 (CKBD1)

    Added inst FE_PHC10785_FE_OFN16039_core_instance_mac_array_instance_q_temp_877 (BUFFD1)

    Added inst FE_PHC10786_core_instance_mac_array_instance_q_temp_772 (CKBD0)

    Added inst FE_PHC10787_n9588 (CKBD0)

    Added inst FE_PHC10788_core_instance_mac_array_instance_q_temp_1074 (CKBD1)

    Added inst FE_PHC10789_core_instance_mac_array_instance_q_temp_361 (BUFFD1)

    Added inst FE_PHC10790_n6546 (CKBD0)

    Added inst FE_PHC10791_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_95 (CKBD0)

    Added inst FE_PHC10792_core_instance_mac_array_instance_q_temp_836 (CKBD1)

    Added inst FE_PHC10793_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_111 (CKBD0)

    Added inst FE_PHC10794_FE_OFN1197_core_instance_mac_array_instance_q_temp_223 (CKBD0)

    Added inst FE_PHC10795_n10553 (CKBD1)

    Added inst FE_PHC10796_n6194 (CKBD1)

    Added inst FE_PHC10797_n8462 (CKBD0)

    Added inst FE_PHC10798_core_instance_mac_array_instance_q_temp_693 (CKBD1)

    Added inst FE_PHC10799_n7304 (BUFFD1)

    Added inst FE_PHC10800_FE_OFN899_core_instance_mac_array_instance_q_temp_639 (CKBD1)

    Added inst FE_PHC10801_n7594 (CKBD2)

    Added inst FE_PHC10802_FE_OFN953_core_instance_mac_array_instance_q_temp_623 (CKBD0)

    Added inst FE_PHC10803_n10613 (BUFFD1)

    Added inst FE_PHC10804_FE_OFN1159_core_instance_mac_array_instance_q_temp_565 (CKBD0)

    Added inst FE_PHC10805_n10480 (CKBD4)

    Added inst FE_PHC10806_n10552 (CKBD0)

    Added inst FE_PHC10807_FE_OFN15876_core_instance_mac_array_instance_q_temp_875 (BUFFD1)

    Added inst FE_PHC10808_FE_OCPN17111_n8443 (CKBD0)

    Added inst FE_PHC10809_n4283 (CKBD0)

    Added inst FE_PHC10810_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_119 (CKBD0)

    Added inst FE_PHC10811_core_instance_mac_array_instance_q_temp_688 (BUFFD1)

    Added inst FE_PHC10812_core_instance_mac_array_instance_q_temp_1058 (CKBD1)

    Added inst FE_PHC10813_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_127 (BUFFD1)

    Added inst FE_PHC10814_core_instance_mac_array_instance_q_temp_1024 (CKBD0)

    Added inst FE_PHC10815_core_instance_mac_array_instance_q_temp_1072 (CKBD1)

    Added inst FE_PHC10816_core_instance_array_out_101 (CKBD0)

    Added inst FE_PHC10817_core_instance_array_out_80 (CKBD0)

    Added inst FE_PHC10818_FE_OFN340_core_instance_array_out_42 (CKBD0)

    Added inst FE_PHC10819_FE_OFN487_core_instance_array_out_0 (CKBD0)

    Added inst FE_PHC10820_FE_OFN486_core_instance_array_out_20 (CKBD0)

    Added inst FE_PHC10821_FE_OFN311_core_instance_array_out_102 (CKBD2)

    Added inst FE_PHC10822_FE_OFN310_core_instance_array_out_103 (CKBD2)

    Added inst FE_PHC10823_FE_RN_13735_0 (CKBD1)

    Added inst FE_PHC10824_FE_OFN353_core_instance_array_out_21 (CKBD0)

    Added inst FE_PHC10825_FE_OFN321_core_instance_array_out_81 (BUFFD1)

    Added inst FE_PHC10826_FE_OCPN7648_DP_OP_1332J1_126_8403_n761 (CKBD1)

    Added inst FE_PHC10827_FE_OFN307_core_instance_array_out_105 (CKBD0)

    Added inst FE_PHC10828_n11695 (CKBD1)

    Added inst FE_PHC10829_FE_RN_14135_0 (CKBD1)

    Added inst FE_PHC10830_DP_OP_1329J1_123_8403_n933 (BUFFD1)

    Added inst FE_PHC10831_DP_OP_1331J1_125_8403_n134 (BUFFD1)

    Added inst FE_PHC10832_FE_OFN360_core_instance_array_out_4 (CKBD4)

    Added inst FE_PHC10833_DP_OP_1333J1_127_8403_n107 (CKBD1)

    Added inst FE_PHC10834_DP_OP_1331J1_125_8403_n200 (CKBD0)

    Added inst FE_PHC10835_FE_OFN324_core_instance_array_out_69 (CKBD0)

    Added inst FE_PHC10836_FE_OFN320_core_instance_array_out_82 (BUFFD1)

    Added inst FE_PHC10837_FE_RN_4836_0 (CKBD1)

    Added inst FE_PHC10838_DP_OP_1333J1_127_8403_n714 (CKBD2)

    Added inst FE_PHC10839_DP_OP_1331J1_125_8403_n43 (CKBD2)

    Added inst FE_PHC10840_DP_OP_1333J1_127_8403_n221 (CKBD1)

    Added inst FE_PHC10841_core_instance_array_out_89 (CKBD4)

    Added inst FE_PHC10842_core_instance_array_out_5 (CKBD0)

    Added inst FE_PHC10843_DP_OP_1333J1_127_8403_n101 (CKBD4)

    Added inst FE_PHC10844_DP_OP_1333J1_127_8403_n1070 (CKBD2)

    Added inst FE_PHC10845_FE_OFN315_core_instance_array_out_87 (CKBD2)

    Added inst FE_PHC10846_DP_OP_1333J1_127_8403_n425 (CKBD1)

    Added inst FE_PHC10847_FE_OFN325_core_instance_array_out_68 (CKBD4)

    Added inst FE_PHC10848_FE_OFN670_reset (BUFFD4)

    Added inst FE_PHC10849_n11478 (BUFFD1)

    Added inst FE_PHC10850_DP_OP_1333J1_127_8403_n546 (CKBD0)

    Added inst FE_PHC10851_FE_OFN327_core_instance_array_out_66 (CKBD6)

    Added inst FE_PHC10852_n7613 (CKBD1)

    Added inst FE_PHC10853_FE_OCPN16420_core_instance_array_out_9 (CKBD1)

    Added inst FE_PHC10854_FE_OFN15860_core_instance_array_out_10 (CKBD1)

    Added inst FE_PHC10855_DP_OP_1333J1_127_8403_n338 (CKBD1)

    Added inst FE_PHC10856_FE_PSN10070_FE_OFN354_core_instance_array_out_13 (CKBD1)
    Committed inst FE_PHC10206_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_31, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC8677_n11680, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC9030_n7442, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC10227_FE_OCPN17033_core_instance_mac_array_instance_q_temp_1077, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC8294_n7451, resized cell BUFFD1 -> cell BUFFD0
    Committed inst FE_PHC8270_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_111, resized cell BUFFD1 -> cell BUFFD0
    Committed inst FE_PHC10373_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_63, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC10234_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_55, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC10502_DP_OP_1335J1_129_8403_n101, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC10409_FE_OCPN17184_core_instance_mac_array_instance_q_temp_695, resized cell BUFFD1 -> cell BUFFD0
    Committed inst FE_PHC10514_n11590, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC10236_DP_OP_1330J1_124_8403_n1741, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC10239_core_instance_mac_array_instance_q_temp_805, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC10223_core_instance_mac_array_instance_q_temp_167, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC10513_n8647, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC10463_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_55, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC10434_n8205, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_RC_20212_0, resized cell INVD1 -> cell CKND0

    Added inst FE_PHC10857_FE_OFN312_core_instance_array_out_101 (CKBD0)

    Added inst FE_PHC10858_core_instance_array_out_141 (CKBD0)

    Added inst FE_PHC10859_core_instance_array_out_140 (CKBD0)

    Added inst FE_PHC10860_n11697 (BUFFD1)

    Added inst FE_PHC10861_core_instance_array_out_104 (BUFFD1)

    Added inst FE_PHC10862_DP_OP_1330J1_124_8403_n22 (CKBD2)

    Added inst FE_PHC10863_DP_OP_1330J1_124_8403_n27 (CKBD1)

    Added inst FE_PHC10864_DP_OP_1331J1_125_8403_n134 (CKBD1)

    Added inst FE_PHC10865_DP_OP_1332J1_126_8403_n27 (BUFFD1)

    Added inst FE_PHC10866_n7796 (CKBD0)

    Added inst FE_PHC10867_DP_OP_1331J1_125_8403_n200 (CKBD1)

    Added inst FE_PHC10868_FE_RN_111_0 (CKBD1)

    Added inst FE_PHC10869_n3879 (CKBD0)

    Added inst FE_PHC10870_FE_OFN302_core_instance_array_out_109 (BUFFD1)

    Added inst FE_PHC10871_FE_OFN15861_core_instance_array_out_25 (CKBD0)

    Added inst FE_PHC10872_core_instance_array_out_148 (CKBD0)

    Added inst FE_PHC10873_FE_RN_14137_0 (BUFFD1)

    Added inst FE_PHC10874_core_instance_array_out_151 (CKBD0)

    Added inst FE_PHC10875_FE_OFN306_core_instance_array_out_106 (CKBD4)

    Added inst FE_PHC10876_FE_OCPN17227_core_instance_array_out_146 (BUFFD6)

    Added inst FE_PHC10877_core_instance_array_out_27 (CKBD4)

    Added inst FE_PHC10878_DP_OP_1333J1_127_8403_n36 (CKBD4)

    Added inst FE_PHC10879_FE_OFN304_core_instance_array_out_107 (CKBD4)

    Added inst FE_PHC10880_core_instance_array_out_28 (BUFFD8)

    Added inst FE_PHC10881_core_instance_array_out_147 (BUFFD8)

    Added inst FE_PHC10882_DP_OP_1330J1_124_8403_n26 (CKBD1)

    Added inst FE_PHC10883_FE_OCPN16418_core_instance_array_out_150 (CKBD0)
    Committed inst FE_PHC10490_core_instance_array_out_83, resized cell BUFFD1 -> cell BUFFD0
    Committed inst FE_PHC10212_core_instance_array_out_45, resized cell CKBD2 -> cell BUFFD0
    Committed inst FE_PHC10377_n11410, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC10578_FE_RN_14685_0, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC10579_FE_OCPN16384_core_instance_array_out_91, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC10492_DP_OP_1334J1_128_8403_n27, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC10581_DP_OP_1333J1_127_8403_n69, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC10501_FE_RN_14679_0, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_RC_888_0, resized cell CKND2D1 -> cell ND2D0
    Committed inst FE_RC_15104_0, resized cell INVD1 -> cell INVD0
    Committed inst FE_PHC10519_FE_RN_13896_0, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_RC_24138_0, resized cell INVD1 -> cell CKND1
    Committed inst FE_RC_6947_0, resized cell NR2D1 -> cell NR2XD0

    Added inst FE_PHC10884_FE_OFN309_core_instance_array_out_104 (BUFFD1)

    Added inst FE_PHC10885_n15376 (BUFFD1)

    Added inst FE_PHC10886_FE_OFN15861_core_instance_array_out_25 (CKBD2)

    Added inst FE_PHC10887_FE_RN_3827_0 (CKBD1)

    Added inst FE_PHC10888_DP_OP_1333J1_127_8403_n22 (CKBD0)

    Added inst FE_PHC10889_FE_RN_85_0 (CKBD1)

    Added inst FE_PHC10890_n3775 (CKBD0)

    Added inst FE_PHC10891_n3795 (CKBD1)

    Added inst FE_PHC10892_FE_RN_18762_0 (CKBD1)

    Added inst FE_PHC10893_FE_OFN15437_core_instance_array_out_72 (CKBD1)

    Added inst FE_PHC10894_DP_OP_1330J1_124_8403_n26 (CKBD1)

    Added inst FE_PHC10895_FE_OCPN16313_core_instance_array_out_155 (CKBD4)

    Added inst FE_PHC10896_FE_RN_8372_0 (CKBD4)

    Added inst FE_PHC10897_FE_PSN10099_FE_PHN9774_FE_OCPN16375_core_instance_array_out_52 (CKBD4)

    Added inst FE_PHC10898_n3870 (CKBD4)

    Added inst FE_PHC10899_FE_RN_5942_0 (CKBD4)

    Added inst FE_PHC10900_FE_OFN15436_core_instance_array_out_73 (CKBD1)

    Added inst FE_PHC10901_DP_OP_1333J1_127_8403_n116 (CKBD1)

    Added inst FE_PHC10902_DP_OP_1333J1_127_8403_n170 (BUFFD1)

    Added inst FE_PHC10903_DP_OP_1333J1_127_8403_n233 (BUFFD1)

    Added inst FE_PHC10904_FE_RN_16545_0 (CKBD0)
    Committed inst FE_PHC10567_FE_OCPN17301_core_instance_array_out_142, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC10614_FE_OFN311_core_instance_array_out_102, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC10648_core_instance_array_out_27, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC9102_DP_OP_1329J1_123_8403_n170, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC10625_DP_OP_1328J1_122_8403_n41, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC10505_DP_OP_1329J1_123_8403_n153, resized cell CKBD1 -> cell BUFFD0

    Added inst FE_PHC10905_FE_RN_3397_0 (CKBD1)

    Added inst FE_PHC10906_n9824 (CKBD1)

    Added inst FE_PHC10907_n3884 (CKBD1)

    Added inst FE_PHC10908_FE_OFN15433_core_instance_array_out_111 (CKBD1)

    Added inst FE_PHC10909_n3869 (CKBD2)

    Added inst FE_PHC10910_n5759 (CKBD2)

    Added inst FE_PHC10911_FE_OFN15431_core_instance_array_out_110 (BUFFD8)

    Added inst FE_PHC10912_n15378 (CKBD4)

    Added inst FE_PHC10913_n15381 (CKBD4)
    Committed inst FE_PHC10624_DP_OP_1335J1_129_8403_n27, resized cell BUFFD1 -> cell BUFFD0
    Committed inst FE_PHC8824_DP_OP_1333J1_127_8403_n115, resized cell BUFFD1 -> cell CKBD0

    Added inst FE_PHC10914_FE_RN_5018_0 (CKBD1)

    Added inst FE_PHC10915_FE_RN_3449_0 (CKBD0)

    Added inst FE_PHC10916_FE_RN_5017_0 (CKBD1)

    Added inst FE_PHC10917_FE_RN_3400_0 (CKBD1)

    Added inst FE_PHC10918_FE_OFN15426_core_instance_array_out_115 (CKBD2)

    Added inst FE_PHC10919_FE_OFN299_core_instance_array_out_116 (CKBD4)

    Added inst FE_PHC10920_n3890 (CKBD1)
    Committed inst FE_PHC10658_FE_RN_16525_0, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC8439_n9827, resized cell BUFFD1 -> cell BUFFD0
    Uncommitted inst FE_PHC8439_n9827, resized cell BUFFD0 -> cell BUFFD1

    Added inst FE_PHC10921_FE_RN_330_0 (CKBD1)

    Added inst FE_PHC10922_FE_RN_16565_0 (CKBD2)
    Committed inst FE_PHC10644_FE_RN_512_0, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC10647_FE_RN_516_0, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC9872_FE_OFN15424_core_instance_array_out_117, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC9984_FE_OFN15426_core_instance_array_out_115, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC9963_FE_OFN15424_core_instance_array_out_117, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_OCPC6408_n9827, resized cell CKBD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1263
      TNS :     -50.2836
      #VP :         1498
      TNS+:      24.2576/279 improved (0.0869 per commit, 32.543%)
  Density :      94.080%
------------------------------------------------------------------------------------------
 233 buffer added (phase total 811, total 811)
 46 inst resized (phase total 74, total 74)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:29.2 real=0:00:29.0
 accumulated cpu=0:03:32 real=0:03:32 totSessionCpu=6:11:00 mem=3563.5M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 16.80 %
    there are 307 full evals passed out of 1827 
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...

    Added inst FE_PHC10923_mem_in_118 (CKBD0)

    Added inst FE_PHC10924_FE_OFN485_core_instance_array_out_60 (CKBD0)

    Added inst FE_PHC10925_core_instance_ofifo_inst_col_idx_0__fifo_instance_q14_5 (CKBD0)

    Added inst FE_PHC10926_core_instance_array_out_80 (CKBD0)

    Added inst FE_PHC10927_FE_OFN330_core_instance_array_out_62 (BUFFD1)

    Added inst FE_PHC10928_mem_in_29 (CKBD0)

    Added inst FE_PHC10929_FE_OFN342_core_instance_array_out_40 (CKBD0)

    Added inst FE_PHC10930_core_instance_array_out_123 (CKBD1)

    Added inst FE_PHC10931_inst_16 (CKBD0)

    Added inst FE_PHC10932_core_instance_array_out_64 (CKBD1)

    Added inst FE_PHC10933_core_instance_mac_array_instance_q_temp_791 (CKBD1)

    Added inst FE_PHC10934_inst_0 (CKBD1)

    Added inst FE_PHC10935_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_31 (CKBD1)

    Added inst FE_PHC10936_DP_OP_1334J1_128_8403_n760 (CKBD1)

    Added inst FE_PHC10937_inst_10 (CKBD1)

    Added inst FE_PHC10938_DP_OP_1333J1_127_8403_n104 (CKBD1)

    Added inst FE_PHC10939_inst_11 (CKBD1)

    Added inst FE_PHC10940_n7633 (CKBD1)

    Added inst FE_PHC10941_FE_OFN1268_core_instance_mac_array_instance_q_temp_1120 (CKBD2)

    Added inst FE_PHC10942_n11410 (CKBD1)

    Added inst FE_PHC10943_FE_OFN315_core_instance_array_out_87 (CKBD4)

    Added inst FE_PHC10944_FE_OCPN17184_core_instance_mac_array_instance_q_temp_695 (CKBD1)

    Added inst FE_PHC10945_FE_OCPN16384_core_instance_array_out_91 (CKBD2)

    Added inst FE_PHC10946_inst_8 (CKBD0)

    Added inst FE_PHC10947_n6555 (CKBD1)

    Added inst FE_PHC10948_core_instance_mac_array_instance_q_temp_772 (BUFFD1)

    Added inst FE_PHC10949_inst_9 (CKBD1)

    Added inst FE_PHC10950_DP_OP_1330J1_124_8403_n2301 (CKBD1)

    Added inst FE_PHC10951_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_32 (CKBD1)

    Added inst FE_PHC10952_reset (BUFFD1)

    Added inst FE_PHC10953_core_instance_mac_array_instance_q_temp_328 (CKBD0)

    Added inst FE_PHC10954_n8568 (CKBD0)

    Added inst FE_PHC10955_n7555 (BUFFD1)

    Added inst FE_PHC10956_core_instance_mac_array_instance_q_temp_360 (CKBD1)

    Added inst FE_PHC10957_core_instance_mac_array_instance_q_temp_832 (CKBD1)

    Added inst FE_PHC10958_core_instance_mac_array_instance_q_temp_312 (BUFFD1)

    Added inst FE_PHC10959_DP_OP_1330J1_124_8403_n1437 (BUFFD1)

    Added inst FE_PHC10960_n10574 (BUFFD1)

    Added inst FE_PHC10961_FE_OCPN16955_core_instance_mac_array_instance_q_temp_363 (CKBD0)

    Added inst FE_PHC10962_core_instance_mac_array_instance_q_temp_776 (BUFFD1)

    Added inst FE_PHC10963_FE_OFN1162_core_instance_mac_array_instance_q_temp_768 (CKBD0)

    Added inst FE_PHC10964_n7541 (CKBD4)

    Added inst FE_PHC10965_n8506 (CKBD0)

    Added inst FE_PHC10966_FE_OFN16039_core_instance_mac_array_instance_q_temp_877 (BUFFD1)

    Added inst FE_PHC10967_FE_OFN1178_core_instance_mac_array_instance_q_temp_363 (CKBD0)

    Added inst FE_PHC10968_DP_OP_1330J1_124_8403_n940 (CKBD0)

    Added inst FE_PHC10969_FE_OFN888_core_instance_mac_array_instance_q_temp_840 (CKBD0)

    Added inst FE_PHC10970_n7584 (CKBD0)

    Added inst FE_PHC10971_FE_OFN15876_core_instance_mac_array_instance_q_temp_875 (CKBD1)

    Added inst FE_PHC10972_core_instance_mac_array_instance_q_temp_132 (CKBD0)

    Added inst FE_PHC10973_FE_OFN832_core_instance_mac_array_instance_q_temp_887 (CKBD0)

    Added inst FE_PHC10974_n4761 (CKBD0)

    Added inst FE_PHC10975_n10655 (BUFFD1)

    Added inst FE_PHC10976_FE_RN_20461_0 (CKBD2)

    Added inst FE_PHC10977_core_instance_mac_array_instance_q_temp_871 (CKBD1)

    Added inst FE_PHC10978_FE_OFN486_core_instance_array_out_20 (CKBD0)

    Added inst FE_PHC10979_FE_OFN310_core_instance_array_out_103 (CKBD1)

    Added inst FE_PHC10980_FE_OFN487_core_instance_array_out_0 (CKBD0)

    Added inst FE_PHC10981_core_instance_array_out_41 (BUFFD1)

    Added inst FE_PHC10982_FE_OFN311_core_instance_array_out_102 (CKBD2)

    Added inst FE_PHC10983_n9661 (CKBD1)

    Added inst FE_PHC10984_FE_OFN353_core_instance_array_out_21 (BUFFD0)

    Added inst FE_PHC10985_inst_10 (BUFFD1)

    Added inst FE_PHC10986_FE_OFN15861_core_instance_array_out_25 (CKBD1)

    Added inst FE_PHC10987_FE_OFN306_core_instance_array_out_106 (CKBD0)

    Added inst FE_PHC10988_core_instance_array_out_27 (BUFFD1)

    Added inst FE_PHC10989_core_instance_array_out_148 (CKBD0)

    Added inst FE_PHC10990_core_instance_array_out_28 (BUFFD1)

    Added inst FE_PHC10991_FE_RN_14210_0 (CKBD0)

    Added inst FE_PHC10992_DP_OP_1331J1_125_8403_n43 (CKBD0)

    Added inst FE_PHC10993_FE_OFN15861_core_instance_array_out_25 (CKBD0)

    Added inst FE_PHC10994_FE_OFN360_core_instance_array_out_4 (CKBD4)

    Added inst FE_PHC10995_DP_OP_1333J1_127_8403_n226 (CKBD2)

    Added inst FE_PHC10996_FE_OFN324_core_instance_array_out_69 (CKBD2)

    Added inst FE_PHC10997_DP_OP_1332J1_126_8403_n27 (CKBD4)

    Added inst FE_PHC10998_core_instance_array_out_5 (CKBD1)

    Added inst FE_PHC10999_n13383 (CKBD4)

    Added inst FE_PHC11000_DP_OP_1333J1_127_8403_n577 (CKBD1)

    Added inst FE_PHC11001_FE_OFN325_core_instance_array_out_68 (BUFFD8)

    Added inst FE_PHC11002_FE_OCPN16420_core_instance_array_out_9 (CKBD1)

    Added inst FE_PHC11003_FE_OFN15860_core_instance_array_out_10 (CKBD0)

    Added inst FE_PHC11004_FE_OFN350_core_instance_array_out_24 (CKBD1)

    Added inst FE_PHC11005_FE_OCPN16418_core_instance_array_out_150 (CKBD0)

    Added inst FE_PHC11006_FE_PSN10070_FE_OFN354_core_instance_array_out_13 (CKBD1)
    Committed inst FE_PHC8285_n7296, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC10722_n8448, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC10262_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_47, resized cell BUFFD1 -> cell BUFFD0
    Committed inst FE_PHC10728_FE_OCPN17012_core_instance_mac_array_instance_q_temp_1077, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC10833_DP_OP_1333J1_127_8403_n107, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC10826_FE_OCPN7648_DP_OP_1332J1_126_8403_n761, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC10757_DP_OP_1334J1_128_8403_n1517, resized cell CKBD1 -> cell BUFFD0

    Added inst FE_PHC11007_core_instance_psum_mem_instance_N284 (BUFFD1)

    Added inst FE_PHC11008_n15220 (CKBD0)

    Added inst FE_PHC11009_core_instance_psum_mem_instance_N266 (BUFFD1)

    Added inst FE_PHC11010_core_instance_psum_mem_instance_N264 (BUFFD1)

    Added inst FE_PHC11011_DP_OP_1331J1_125_8403_n27 (CKBD1)

    Added inst FE_PHC11012_core_instance_array_out_5 (CKBD1)

    Added inst FE_PHC11013_FE_OFN307_core_instance_array_out_105 (BUFFD1)

    Added inst FE_PHC11014_DP_OP_1333J1_127_8403_n171 (CKBD1)

    Added inst FE_PHC11015_DP_OP_1333J1_127_8403_n22 (CKBD0)

    Added inst FE_PHC11016_FE_OFN302_core_instance_array_out_109 (CKBD0)

    Added inst FE_PHC11017_FE_OCPN16313_core_instance_array_out_155 (CKBD0)

    Added inst FE_PHC11018_FE_RN_3172_0 (CKBD1)

    Added inst FE_PHC11019_FE_OFN304_core_instance_array_out_107 (BUFFD6)

    Added inst FE_PHC11020_FE_RN_4850_0 (BUFFD1)
    Committed inst FE_PHC10653_DP_OP_1328J1_122_8403_n27, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC9660_core_instance_array_out_151, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC10863_DP_OP_1330J1_124_8403_n27, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC10393_FE_OFN1178_core_instance_mac_array_instance_q_temp_363, resized cell CKBD1 -> cell CKBD0

    Added inst FE_PHC11021_core_instance_psum_mem_instance_N270 (CKBD0)

    Added inst FE_PHC11022_FE_RN_5018_0 (CKBD1)

    Added inst FE_PHC11023_n15378 (CKBD1)

    Added inst FE_PHC11024_FE_OFN299_core_instance_array_out_116 (CKBD1)

    Added inst FE_PHC11025_n3890 (CKBD1)
    Committed inst FE_PHC9345_n11698, resized cell BUFFD1 -> cell BUFFD0
    Committed inst FE_PHC8798_DP_OP_1333J1_127_8403_n232, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_RC_4044_0, resized cell ND2D1 -> cell CKND2D0
    Committed inst FE_PHC10901_DP_OP_1333J1_127_8403_n116, resized cell CKBD1 -> cell BUFFD0

    Added inst FE_PHC11026_core_instance_psum_mem_instance_N272 (CKBD0)

    Added inst FE_PHC11027_FE_RN_512_0 (CKBD1)
    Committed inst FE_PHC10905_FE_RN_3397_0, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC10868_FE_RN_111_0, resized cell CKBD1 -> cell BUFFD0
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1094
      TNS :     -39.3427
      #VP :         1079
      TNS+:      10.9409/122 improved (0.0897 per commit, 21.758%)
  Density :      94.139%
------------------------------------------------------------------------------------------
 105 buffer added (phase total 916, total 916)
 17 inst resized (phase total 91, total 91)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:12.0 real=0:00:12.0
 accumulated cpu=0:03:44 real=0:03:44 totSessionCpu=6:11:12 mem=3618.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 20.23 %
    there are 124 full evals passed out of 613 
===========================================================================================

Starting Phase 1 Step 2 Iter 4 ...

    Added inst FE_PHC11028_mem_in_118 (CKBD0)

    Added inst FE_PHC11029_FE_OFN485_core_instance_array_out_60 (CKBD0)

    Added inst FE_PHC11030_inst_16 (CKBD0)

    Added inst FE_PHC11031_inst_9 (CKBD0)

    Added inst FE_PHC11032_FE_RN_5018_0 (CKBD1)

    Added inst FE_PHC11033_n7296 (CKBD1)

    Added inst FE_PHC11034_DP_OP_1328J1_122_8403_n1293 (CKBD1)

    Added inst FE_PHC11035_inst_0 (BUFFD1)

    Added inst FE_PHC11036_core_instance_array_out_148 (CKBD1)

    Added inst FE_PHC11037_FE_OCPN16313_core_instance_array_out_155 (CKBD0)

    Added inst FE_PHC11038_FE_OFN325_core_instance_array_out_68 (CKBD0)

    Added inst FE_PHC11039_n8448 (CKBD1)

    Added inst FE_PHC11040_core_instance_mac_array_instance_q_temp_360 (CKBD0)

    Added inst FE_PHC11041_DP_OP_1330J1_124_8403_n27 (CKBD1)

    Added inst FE_PHC11042_DP_OP_1331J1_125_8403_n43 (CKBD4)

    Added inst FE_PHC11043_reset (CKBD0)

    Added inst FE_PHC11044_inst_11 (CKBD2)

    Added inst FE_PHC11045_inst_10 (CKBD4)

    Added inst FE_PHC11046_n7502 (CKBD0)

    Added inst FE_PHC11047_FE_OCPN16418_core_instance_array_out_150 (CKBD0)

    Added inst FE_PHC11048_FE_OFN832_core_instance_mac_array_instance_q_temp_887 (BUFFD1)

    Added inst FE_PHC11049_n10507 (CKBD0)

    Added inst FE_PHC11050_n7584 (CKBD0)

    Added inst FE_PHC11051_FE_RN_94_0 (BUFFD1)

    Added inst FE_PHC11052_core_instance_mac_array_instance_q_temp_776 (CKBD0)

    Added inst FE_PHC11053_FE_OFN486_core_instance_array_out_20 (CKBD0)

    Added inst FE_PHC11054_DP_OP_1333J1_127_8403_n22 (CKBD0)

    Added inst FE_PHC11055_inst_0 (CKBD0)

    Added inst FE_PHC11056_reset (CKBD0)

    Added inst FE_PHC11057_DP_OP_1333J1_127_8403_n823 (CKBD0)

    Added inst FE_PHC11058_FE_OCPN16420_core_instance_array_out_9 (CKBD1)

    Added inst FE_PHC11059_FE_OCPN17441_core_instance_array_out_5 (BUFFD1)

    Added inst FE_PHC11060_FE_OFN670_reset (CKBD0)

    Added inst FE_PHC11061_FE_RN_17510_0 (CKBD1)

    Added inst FE_PHC11062_FE_OCPN16313_core_instance_array_out_155 (CKBD1)

    Added inst FE_PHC11063_FE_OFN360_core_instance_array_out_4 (CKBD1)

    Added inst FE_PHC11064_DP_OP_1331J1_125_8403_n27 (CKBD1)

    Added inst FE_PHC11065_FE_RN_516_0 (CKBD1)

    Added inst FE_PHC11066_inst_11 (CKBD0)

    Added inst FE_PHC11067_FE_RN_4850_0 (CKBD1)

    Added inst FE_PHC11068_FE_OFN15860_core_instance_array_out_10 (CKBD1)

    Added inst FE_PHC11069_FE_RN_563_0 (BUFFD1)

    Added inst FE_PHC11070_FE_PSN10070_FE_OFN354_core_instance_array_out_13 (CKBD1)
    Committed inst FE_PHC10936_DP_OP_1334J1_128_8403_n760, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC10249_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_20, resized cell CKBD4 -> cell BUFFD0
    Committed inst FE_RC_1719_0, resized cell INVD1 -> cell CKND1

    Added inst FE_PHC11071_FE_OFN15861_core_instance_array_out_25 (CKBD1)

    Added inst FE_PHC11072_FE_OFN360_core_instance_array_out_4 (BUFFD3)

    Added inst FE_PHC11073_core_instance_array_out_28 (CKBD0)

    Added inst FE_PHC11074_FE_OFN302_core_instance_array_out_109 (BUFFD6)

    Added inst FE_PHC11075_FE_OFN306_core_instance_array_out_106 (BUFFD12)

    Added inst FE_PHC11076_n3890 (CKBD1)
    Committed inst FE_PHC10672_FE_RN_3397_0, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC10680_FE_RN_7537_0, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC10678_FE_RN_7541_0, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC11014_DP_OP_1333J1_127_8403_n171, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC10985_inst_10, resized cell BUFFD1 -> cell CKBD0
    Uncommitted inst FE_PHC10680_FE_RN_7537_0, resized cell CKBD0 -> cell CKBD1

    Added inst FE_PHC11077_n15024 (CKBD0)
    Committed inst FE_PHC10988_core_instance_array_out_27, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC10986_FE_OFN15861_core_instance_array_out_25, resized cell CKBD1 -> cell BUFFD0
    Committed inst U18011, resized cell NR2D1 -> cell NR2XD0
    Committed inst FE_PHC9937_FE_OFN299_core_instance_array_out_116, resized cell BUFFD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1094
      TNS :     -35.5289
      #VP :          945
      TNS+:       3.8138/61 improved (0.0625 per commit, 9.694%)
  Density :      94.168%
------------------------------------------------------------------------------------------
 50 buffer added (phase total 966, total 966)
 11 inst resized (phase total 102, total 102)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:05.0 real=0:00:05.0
 accumulated cpu=0:03:49 real=0:03:49 totSessionCpu=6:11:17 mem=3618.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 26.29 %
    there are 61 full evals passed out of 232 
===========================================================================================

Starting Phase 1 Step 2 Iter 5 ...

    Added inst FE_PHC11078_core_instance_mac_array_instance_col_idx_2__mac_col_inst_N34 (CKBD0)

    Added inst FE_PHC11079_FE_OFN670_reset (CKBD0)

    Added inst FE_PHC11080_n11797 (CKBD0)

    Added inst FE_PHC11081_inst_16 (CKBD0)

    Added inst FE_PHC11082_mem_in_118 (CKBD0)

    Added inst FE_PHC11083_FE_OFN485_core_instance_array_out_60 (CKBD1)

    Added inst FE_PHC11084_inst_9 (CKBD1)

    Added inst FE_PHC11085_FE_OCPN16420_core_instance_array_out_9 (CKBD1)

    Added inst FE_PHC11086_FE_RN_5018_0 (CKBD1)

    Added inst FE_PHC11087_FE_OFN360_core_instance_array_out_4 (CKBD0)

    Added inst FE_PHC11088_FE_OCPN16313_core_instance_array_out_155 (CKBD0)

    Added inst FE_PHC11089_core_instance_array_out_148 (CKBD1)

    Added inst FE_PHC11090_FE_RN_7537_0 (CKBD2)

    Added inst FE_PHC11091_FE_OFN325_core_instance_array_out_68 (CKBD0)

    Added inst FE_PHC11092_FE_RN_3397_0 (CKBD1)

    Added inst FE_PHC11093_inst_10 (CKBD0)

    Added inst FE_PHC11094_inst_11 (CKBD4)

    Added inst FE_PHC11095_FE_OFN15860_core_instance_array_out_10 (CKBD0)

    Added inst FE_PHC11096_FE_OCPN16418_core_instance_array_out_150 (CKBD0)

    Added inst FE_PHC11097_FE_PSN10070_FE_OFN354_core_instance_array_out_13 (CKBD1)

    Added inst FE_PHC11098_DP_OP_1333J1_127_8403_n880 (BUFFD1)

    Added inst FE_PHC11099_n7502 (CKBD4)

    Added inst FE_PHC11100_FE_OFN486_core_instance_array_out_20 (CKBD0)

    Added inst FE_PHC11101_FE_OFN302_core_instance_array_out_109 (CKBD0)

    Added inst FE_PHC11102_core_instance_array_out_28 (CKBD2)

    Added inst FE_PHC11103_n11701 (CKBD1)

    Added inst FE_PHC11104_n3890 (CKBD1)
    Committed inst FE_PHC9116_FE_RN_4850_0, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11035_inst_0, resized cell BUFFD1 -> cell CKBD0

    Added inst FE_PHC11105_FE_OFN486_core_instance_array_out_20 (BUFFD1)
    Committed inst FE_PHC11071_FE_OFN15861_core_instance_array_out_25, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC9527_FE_OFN15433_core_instance_array_out_111, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC10886_FE_OFN15861_core_instance_array_out_25, resized cell CKBD2 -> cell BUFFD0
===========================================================================================
  Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1094
      TNS :     -33.9286
      #VP :          897
      TNS+:       1.6003/33 improved (0.0485 per commit, 4.504%)
  Density :      94.184%
------------------------------------------------------------------------------------------
 28 buffer added (phase total 994, total 994)
 5 inst resized (phase total 107, total 107)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:02.7 real=0:00:03.0
 accumulated cpu=0:03:52 real=0:03:52 totSessionCpu=6:11:20 mem=3618.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 50.77 %
    there are 33 full evals passed out of 65 
===========================================================================================

Starting Phase 1 Step 2 Iter 6 ...

    Added inst FE_PHC11106_FE_OFN486_core_instance_array_out_20 (CKBD1)

    Added inst FE_PHC11107_core_instance_mac_array_instance_col_idx_2__mac_col_inst_N34 (CKBD0)

    Added inst FE_PHC11108_FE_OFN302_core_instance_array_out_109 (CKBD0)

    Added inst FE_PHC11109_core_instance_array_out_28 (CKBD1)

    Added inst FE_PHC11110_FE_OFN325_core_instance_array_out_68 (CKBD0)

    Added inst FE_PHC11111_inst_10 (CKBD1)

    Added inst FE_PHC11112_FE_OCPN16420_core_instance_array_out_9 (CKBD1)

    Added inst FE_PHC11113_FE_OFN15860_core_instance_array_out_10 (CKBD0)

    Added inst FE_PHC11114_inst_11 (CKBD4)

    Added inst FE_PHC11115_FE_OFN1268_core_instance_mac_array_instance_q_temp_1120 (CKBD1)

    Added inst FE_PHC11116_n3890 (CKBD1)

    Added inst FE_PHC11117_FE_OCPN16420_core_instance_array_out_9 (CKBD4)
    Committed inst FE_PHC11086_FE_RN_5018_0, resized cell CKBD1 -> cell CKBD0
    Committed inst U4426, resized cell INVD1 -> cell CKND0
    Committed inst FE_RC_2393_0, resized cell INVD1 -> cell CKND1

    Added inst FE_PHC11118_core_instance_array_out_148 (CKBD4)
    Committed inst U8870, resized cell INR2D1 -> cell INR2XD0
===========================================================================================
  Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1094
      TNS :     -32.9438
      #VP :          857
      TNS+:       0.9848/17 improved (0.0579 per commit, 2.903%)
  Density :      94.192%
------------------------------------------------------------------------------------------
 13 buffer added (phase total 1007, total 1007)
 4 inst resized (phase total 111, total 111)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:02.8 real=0:00:02.0
 accumulated cpu=0:03:54 real=0:03:55 totSessionCpu=6:11:23 mem=3618.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 41.03 %
    there are 16 full evals passed out of 39 
===========================================================================================

Starting Phase 1 Step 2 Iter 7 ...

    Added inst FE_PHC11119_DP_OP_1333J1_127_8403_n22 (CKBD1)

    Added inst FE_PHC11120_FE_OFN234_n15046 (CKBD0)

    Added inst FE_PHC11121_FE_OFN15860_core_instance_array_out_10 (BUFFD1)

    Added inst FE_PHC11122_FE_OCPN16420_core_instance_array_out_9 (CKBD4)

    Added inst FE_PHC11123_n11707 (CKBD2)

    Added inst FE_PHC11124_core_instance_psum_mem_instance_N292 (CKBD0)
    Committed inst FE_PHC9099_DP_OP_1329J1_123_8403_n492, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_RC_24874_0, resized cell INVD1 -> cell CKND0
    Committed inst FE_OCPC6492_DP_OP_1333J1_127_8403_n310, resized cell BUFFD1 -> cell BUFFD0
    Committed inst FE_PHC11104_n3890, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC11025_n3890, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC11116_n3890, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC11076_n3890, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_RC_9824_0, resized cell CKND1 -> cell INVD0
    Committed inst U18001, resized cell INR2XD2 -> cell INR2XD0
    Uncommitted inst FE_RC_9824_0, resized cell INVD0 -> cell CKND1
===========================================================================================
  Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1094
      TNS :     -32.8682
      #VP :          847
      TNS+:       0.0756/14 improved (0.0054 per commit, 0.229%)
  Density :      94.195%
------------------------------------------------------------------------------------------
 6 buffer added (phase total 1013, total 1013)
 8 inst resized (phase total 119, total 119)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:02.5 real=0:00:03.0
 accumulated cpu=0:03:57 real=0:03:57 totSessionCpu=6:11:25 mem=3614.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 26.32 %
    there are 10 full evals passed out of 38 
===========================================================================================

Starting Phase 1 Step 2 Iter 8 ...

    Added inst FE_PHC11125_n11707 (CKBD0)

    Added inst FE_PHC11126_FE_OFN15860_core_instance_array_out_10 (CKBD0)
    Committed inst FE_PHC11002_FE_OCPN16420_core_instance_array_out_9, resized cell CKBD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 8 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1094
      TNS :     -32.7910
      #VP :          843
      TNS+:       0.0772/3 improved (0.0257 per commit, 0.235%)
  Density :      94.196%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 1015, total 1015)
 1 inst resized (phase total 120, total 120)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.4 real=0:00:01.0
 accumulated cpu=0:03:58 real=0:03:59 totSessionCpu=6:11:27 mem=3614.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 30.00 %
    there are 3 full evals passed out of 10 
===========================================================================================

Starting Phase 1 Step 2 Iter 9 ...

    Added inst FE_PHC11127_FE_OFN15860_core_instance_array_out_10 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 9 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1094
      TNS :     -32.7658
      #VP :          843
      TNS+:       0.0252/1 improved (0.0252 per commit, 0.077%)
  Density :      94.196%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 1016, total 1016)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.3 real=0:00:02.0
 accumulated cpu=0:04:00 real=0:04:00 totSessionCpu=6:11:28 mem=3614.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 22.22 %
    there are 2 full evals passed out of 9 
===========================================================================================

Starting Phase 1 Step 2 Iter 10 ...

    Added inst FE_PHC11128_FE_OFN15860_core_instance_array_out_10 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 10 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1094
      TNS :     -32.7462
      #VP :          843
      TNS+:       0.0196/1 improved (0.0196 per commit, 0.060%)
  Density :      94.197%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 1017, total 1017)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.3 real=0:00:01.0
 accumulated cpu=0:04:01 real=0:04:01 totSessionCpu=6:11:29 mem=3614.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 22.22 %
    there are 2 full evals passed out of 9 
===========================================================================================

Starting Phase 1 Step 2 Iter 11 ...

    Added inst FE_PHC11129_FE_OFN15860_core_instance_array_out_10 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 11 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1094
      TNS :     -32.7263
      #VP :          843
      TNS+:       0.0199/1 improved (0.0199 per commit, 0.061%)
  Density :      94.197%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 1018, total 1018)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.5 real=0:00:01.0
 accumulated cpu=0:04:02 real=0:04:03 totSessionCpu=6:11:31 mem=3614.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 20.00 %
    there are 2 full evals passed out of 10 
===========================================================================================

Starting Phase 1 Step 2 Iter 12 ...

    Added inst FE_PHC11130_FE_OFN15860_core_instance_array_out_10 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 12 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1094
      TNS :     -32.7104
      #VP :          843
      TNS+:       0.0159/1 improved (0.0159 per commit, 0.049%)
  Density :      94.198%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 1019, total 1019)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.4 real=0:00:02.0
 accumulated cpu=0:04:04 real=0:04:04 totSessionCpu=6:11:32 mem=3614.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 12.50 %
    there are 2 full evals passed out of 16 
===========================================================================================

Starting Phase 1 Step 2 Iter 13 ...

    Added inst FE_PHC11131_DP_OP_1328J1_122_8403_n2412 (CKBD1)

    Added inst FE_PHC11132_DP_OP_1328J1_122_8403_n2636 (BUFFD1)
    Committed inst FE_PHC10436_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_96, resized cell BUFFD1 -> cell CKBD0

    Added inst FE_PHC11133_FE_OFN15860_core_instance_array_out_10 (CKBD1)

    Added inst FE_PHC11134_FE_OFN15860_core_instance_array_out_10 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 13 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1094
      TNS :     -32.6487
      #VP :          843
      TNS+:       0.0617/5 improved (0.0123 per commit, 0.189%)
  Density :      94.200%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 1023, total 1023)
 1 inst resized (phase total 121, total 121)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.3 real=0:00:03.0
 accumulated cpu=0:04:07 real=0:04:07 totSessionCpu=6:11:36 mem=3614.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 15.00 %
    there are 6 full evals passed out of 40 
===========================================================================================

Starting Phase 1 Step 2 Iter 14 ...

    Added inst FE_PHC11135_FE_OFN15860_core_instance_array_out_10 (CKBD4)
===========================================================================================
  Phase 1 : Step 2 Iter 14 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1094
      TNS :     -32.6223
      #VP :          843
      TNS+:       0.0264/1 improved (0.0264 per commit, 0.081%)
  Density :      94.201%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 1024, total 1024)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.3 real=0:00:01.0
 accumulated cpu=0:04:08 real=0:04:09 totSessionCpu=6:11:37 mem=3614.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 25.00 %
    there are 1 full evals passed out of 4 
===========================================================================================

Starting Phase 1 Step 2 Iter 15 ...
===========================================================================================
  Phase 1 : Step 2 Iter 15 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1094
      TNS :     -32.6223
      #VP :          843
  Density :      94.201%
------------------------------------------------------------------------------------------
 0 buffer added (phase total 1024, total 1024)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.2 real=0:00:02.0
 accumulated cpu=0:04:10 real=0:04:10 totSessionCpu=6:11:38 mem=3614.7M
===========================================================================================


*info:    Total 1024 cells added for Phase I
*info:    Total 121 instances resized for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=3614.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=3614.7M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=3614.7M

Phase II ......
Executing transform: AddBuffer
===========================================================================================
  Phase 2 : Step 1 Iter 0 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1094
      TNS :     -32.6223
      #VP :          843
  Density :      94.201%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:04:12 real=0:04:12 totSessionCpu=6:11:40 mem=3614.7M
===========================================================================================

Starting Phase 2 Step 1 Iter 1 ...

    Added inst FE_PHC11136_FE_RN_923_0 (CKBD2)

    Added inst FE_PHC11137_FE_OFN1178_core_instance_mac_array_instance_q_temp_363 (CKBD1)

    Added inst FE_PHC11138_FE_OFN891_core_instance_mac_array_instance_q_temp_663 (CKBD1)

    Added inst FE_PHC11139_n6287 (CKBD1)

    Added inst FE_PHC11140_core_instance_mac_array_instance_q_temp_679 (CKBD1)

    Added inst FE_PHC11141_FE_OFN892_core_instance_mac_array_instance_q_temp_663 (CKBD1)

    Added inst FE_PHC11142_FE_RN_521_0 (CKBD1)

    Added inst FE_PHC11143_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_63 (CKBD0)

    Added inst FE_PHC11144_core_instance_mac_array_instance_q_temp_1120 (CKBD4)

    Added inst FE_PHC11145_FE_OFN996_core_instance_mac_array_instance_q_temp_279 (CKBD0)

    Added inst FE_PHC11146_FE_OFN934_core_instance_mac_array_instance_q_temp_317 (CKBD1)

    Added inst FE_PHC11147_core_instance_mac_array_instance_q_temp_711 (CKBD1)

    Added inst FE_PHC11148_FE_OCPN16955_core_instance_mac_array_instance_q_temp_363 (CKBD1)

    Added inst FE_PHC11149_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_8 (BUFFD1)

    Added inst FE_PHC11150_n7524 (CKBD0)

    Added inst FE_PHC11151_n7144 (CKBD0)

    Added inst FE_PHC11152_FE_OCPN17123_core_instance_mac_array_instance_q_temp_861 (CKBD0)

    Added inst FE_PHC11153_FE_RN_518_0 (BUFFD1)

    Added inst FE_PHC11154_core_instance_mac_array_instance_q_temp_1126 (CKBD4)

    Added inst FE_PHC11155_n11528 (BUFFD6)

    Added inst FE_PHC11156_n10188 (CKBD0)

    Added inst FE_PHC11157_core_instance_mac_array_instance_q_temp_301 (CKBD2)

    Added inst FE_PHC11158_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_71 (CKBD0)

    Added inst FE_PHC11159_core_instance_mac_array_instance_q_temp_272 (CKBD1)

    Added inst FE_PHC11160_n7021 (CKBD0)

    Added inst FE_PHC11161_core_instance_mac_array_instance_q_temp_1079 (CKBD2)

    Added inst FE_PHC11162_FE_RN_925_0 (CKBD1)

    Added inst FE_PHC11163_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_71 (CKBD2)

    Added inst FE_PHC11164_core_instance_mac_array_instance_q_temp_1088 (BUFFD6)

    Added inst FE_PHC11165_core_instance_mac_array_instance_q_temp_1078 (CKBD2)

    Added inst FE_PHC11166_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_78 (CKBD0)

    Added inst FE_PHC11167_core_instance_mac_array_instance_q_temp_1104 (CKBD4)

    Added inst FE_PHC11168_core_instance_mac_array_instance_q_temp_1072 (CKBD4)

    Added inst FE_PHC11169_core_instance_mac_array_instance_q_temp_583 (CKBD0)

    Added inst FE_PHC11170_core_instance_mac_array_instance_q_temp_535 (CKBD0)

    Added inst FE_PHC11171_core_instance_mac_array_instance_q_temp_259 (CKBD0)

    Added inst FE_PHC11172_DP_OP_1330J1_124_8403_n127 (BUFFD1)

    Added inst FE_PHC11173_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_111 (CKBD2)

    Added inst FE_PHC11174_core_instance_mac_array_instance_q_temp_139 (CKBD0)

    Added inst FE_PHC11175_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_119 (CKBD4)

    Added inst FE_PHC11176_DP_OP_1330J1_124_8403_n424 (CKBD0)

    Added inst FE_PHC11177_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_23 (CKBD4)

    Added inst FE_PHC11178_n10427 (CKBD0)

    Added inst FE_PHC11179_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_127 (CKBD4)

    Added inst FE_PHC11180_n7346 (CKBD1)

    Added inst FE_PHC11181_core_instance_mac_array_instance_q_temp_1059 (CKBD4)

    Added inst FE_PHC11182_core_instance_mac_array_instance_q_temp_327 (CKBD4)

    Added inst FE_PHC11183_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_111 (BUFFD2)

    Added inst FE_PHC11184_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_7 (CKBD4)

    Added inst FE_PHC11185_n7296 (CKBD4)

    Added inst FE_PHC11186_n7339 (CKBD4)

    Added inst FE_PHC11187_core_instance_mac_array_instance_q_temp_983 (CKBD4)

    Added inst FE_PHC11188_core_instance_mac_array_instance_q_temp_291 (BUFFD2)

    Added inst FE_PHC11189_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_55 (CKBD4)

    Added inst FE_PHC11190_core_instance_mac_array_instance_q_temp_982 (CKBD1)

    Added inst FE_PHC11191_DP_OP_1332J1_126_8403_n22 (CKBD0)

    Added inst FE_PHC11192_FE_OCPN16375_core_instance_array_out_52 (BUFFD1)

    Added inst FE_PHC11193_core_instance_array_out_11 (BUFFD3)

    Added inst FE_PHC11194_FE_RN_18767_0 (BUFFD1)

    Added inst FE_PHC11195_FE_RN_5020_0 (CKBD1)

    Added inst FE_PHC11196_DP_OP_1333J1_127_8403_n738 (CKBD1)

    Added inst FE_PHC11197_core_instance_array_out_53 (CKBD4)

    Added inst FE_PHC11198_FE_RN_5022_0 (CKBD2)

    Added inst FE_PHC11199_DP_OP_1334J1_128_8403_n25 (CKBD2)

    Added inst FE_PHC11200_FE_RN_3708_0 (BUFFD1)

    Added inst FE_PHC11201_FE_RN_4433_0 (BUFFD1)

    Added inst FE_PHC11202_n6743 (CKBD0)

    Added inst FE_PHC11203_FE_RN_7473_0 (CKBD1)

    Added inst FE_PHC11204_n7220 (CKBD0)

    Added inst FE_PHC11205_DP_OP_1334J1_128_8403_n26 (CKBD0)

    Added inst FE_PHC11206_DP_OP_1331J1_125_8403_n25 (CKBD2)

    Added inst FE_PHC11207_FE_OCPN16420_core_instance_array_out_9 (BUFFD6)

    Added inst FE_PHC11208_n7575 (CKBD4)

    Added inst FE_PHC11209_FE_RN_821_0 (CKBD0)

    Added inst FE_PHC11210_n3867 (CKBD1)

    Added inst FE_PHC11211_DP_OP_1331J1_125_8403_n26 (CKBD2)

    Added inst FE_PHC11212_FE_RN_16522_0 (CKBD0)

    Added inst FE_PHC11213_core_instance_array_out_12 (CKBD4)

    Added inst FE_PHC11214_FE_OFN15860_core_instance_array_out_10 (BUFFD6)

    Added inst FE_PHC11215_FE_OFN354_core_instance_array_out_13 (CKBD0)

    Added inst FE_PHC11216_DP_OP_1332J1_126_8403_n31 (CKBD2)

    Added inst FE_PHC11217_FE_OFN286_core_instance_array_out_131 (BUFFD8)

    Added inst FE_PHC11218_n8816 (CKBD1)

    Added inst FE_PHC11219_DP_OP_1334J1_128_8403_n30 (CKBD0)

    Added inst FE_PHC11220_FE_OFN332_core_instance_array_out_56 (CKBD4)

    Added inst FE_PHC11221_DP_OP_1331J1_125_8403_n519 (CKBD0)

    Added inst FE_PHC11222_FE_RN_18763_0 (CKBD1)

    Added inst FE_PHC11223_core_instance_array_out_33 (CKBD1)

    Added inst FE_PHC11224_FE_OCPN16312_core_instance_array_out_95 (BUFFD1)

    Added inst FE_PHC11225_core_instance_array_out_31 (CKBD1)

    Added inst FE_PHC11226_FE_RN_19643_0 (CKBD1)

    Added inst FE_PHC11227_FE_OCPN7645_n3774 (CKBD1)

    Added inst FE_PHC11228_core_instance_array_out_156 (CKBD1)

    Added inst FE_PHC11229_FE_OFN15440_core_instance_array_out_114 (CKBD2)

    Added inst FE_PHC11230_core_instance_array_out_153 (CKBD4)

    Added inst FE_PHC11231_core_instance_array_out_112 (CKBD2)

    Added inst FE_PHC11232_FE_OFN302_core_instance_array_out_109 (CKBD1)

    Added inst FE_PHC11233_core_instance_array_out_32 (BUFFD1)

    Added inst FE_PHC11234_FE_OFN15437_core_instance_array_out_72 (CKBD2)

    Added inst FE_PHC11235_FE_OCPN17336_n3780 (BUFFD1)

    Added inst FE_PHC11236_FE_OCPN16313_core_instance_array_out_155 (CKBD4)

    Added inst FE_PHC11237_core_instance_array_out_113 (BUFFD1)

    Added inst FE_PHC11238_FE_RN_8373_0 (CKBD2)

    Added inst FE_PHC11239_FE_OFN15433_core_instance_array_out_111 (CKBD4)

    Added inst FE_PHC11240_core_instance_array_out_148 (CKBD2)

    Added inst FE_PHC11241_core_instance_array_out_151 (CKBD4)

    Added inst FE_PHC11242_FE_OCPN7988_FE_OFN15444_core_instance_array_out_74 (BUFFD1)

    Added inst FE_PHC11243_core_instance_array_out_28 (CKBD4)

    Added inst FE_PHC11244_FE_OCPN16384_core_instance_array_out_91 (CKBD4)

    Added inst FE_PHC11245_FE_OFN15383_core_instance_array_out_17 (CKBD4)

    Added inst FE_PHC11246_FE_OCPN7186_n10845 (CKBD1)

    Added inst FE_PHC11247_FE_OFN346_core_instance_array_out_29 (CKBD1)

    Added inst FE_PHC11248_FE_OFN15426_core_instance_array_out_115 (BUFFD12)

    Added inst FE_PHC11249_core_instance_array_out_157 (BUFFD3)

    Added inst FE_PHC11250_core_instance_array_out_158 (CKBD4)

    Added inst FE_PHC11251_FE_RN_3145_0 (CKBD1)

    Added inst FE_PHC11252_n3830 (CKBD1)

    Added inst FE_PHC11253_FE_RN_3146_0 (CKBD1)

    Added inst FE_PHC11254_FE_OCPN17355_n3805 (BUFFD6)

    Added inst FE_PHC11255_n15379 (CKBD0)

    Added inst FE_PHC11256_FE_RN_3300_0 (BUFFD1)

    Added inst FE_PHC11257_core_instance_array_out_30 (CKBD4)

    Added inst FE_PHC11258_FE_OFN15436_core_instance_array_out_73 (BUFFD12)

    Added inst FE_PHC11259_FE_RN_3303_0 (CKBD2)

    Added inst FE_PHC11260_core_instance_array_out_38 (CKBD0)

    Added inst FE_PHC11261_FE_OCPN16418_core_instance_array_out_150 (CKBD4)

    Added inst FE_PHC11262_FE_PSN10070_FE_OFN354_core_instance_array_out_13 (CKBD2)

    Added inst FE_PHC11263_FE_OFN15412_core_instance_array_out_96 (CKBD0)

    Added inst FE_PHC11264_core_instance_array_out_31 (CKBD1)

    Added inst FE_PHC11265_FE_OCPN17405_FE_RN_19619_0 (CKBD1)

    Added inst FE_PHC11266_FE_RN_24 (BUFFD3)

    Added inst FE_PHC11267_core_instance_array_out_151 (CKBD1)

    Added inst FE_PHC11268_core_instance_array_out_97 (BUFFD1)

    Added inst FE_PHC11269_core_instance_array_out_117 (CKBD2)

    Added inst FE_PHC11270_FE_OFN15436_core_instance_array_out_73 (CKBD1)

    Added inst FE_PHC11271_core_instance_array_out_118 (CKBD2)

    Added inst FE_PHC11272_FE_RN_196_0 (CKBD1)

    Added inst FE_PHC11273_FE_OFN299_core_instance_array_out_116 (BUFFD12)

    Added inst FE_PHC11274_core_instance_array_out_157 (CKBD1)

    Added inst FE_PHC11275_FE_RN_5967_0 (CKBD1)

    Added inst FE_PHC11276_FE_OFN15412_core_instance_array_out_96 (BUFFD1)

    Added inst FE_PHC11277_FE_OCPN8029_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC11278_FE_OCPN8029_FE_OFN15412_core_instance_array_out_96 (CKBD1)

    Added inst FE_PHC11279_FE_OFN322_core_instance_array_out_76 (CKBD2)

    Added inst FE_PHC11280_FE_OFN15368_core_instance_array_out_78 (BUFFD16)

    Added inst FE_PHC11281_core_instance_array_out_97 (CKBD2)

    Added inst FE_PHC11282_n3890 (CKBD1)

    Added inst FE_PHC11283_FE_OCPN17334_core_instance_array_out_38 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 1 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0861
      TNS :     -15.3305
      #VP :          575
      TNS+:      17.2918/148 improved (0.1168 per commit, 53.006%)
  Density :      94.315%
------------------------------------------------------------------------------------------
 148 buffer added (phase total 148, total 1172)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:09.9 real=0:00:09.0
 accumulated cpu=0:04:21 real=0:04:22 totSessionCpu=6:11:50 mem=3606.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 91.64 %
    there are 274 full evals passed out of 299 
===========================================================================================

Starting Phase 2 Step 1 Iter 2 ...

    Added inst FE_PHC11284_FE_RN_521_0 (CKBD0)

    Added inst FE_PHC11285_FE_OFN15368_core_instance_array_out_78 (CKBD2)

    Added inst FE_PHC11286_n9322 (CKBD1)

    Added inst FE_PHC11287_FE_OCPN7988_FE_OFN15444_core_instance_array_out_74 (CKBD2)

    Added inst FE_PHC11288_FE_OFN15437_core_instance_array_out_72 (CKBD1)

    Added inst FE_PHC11289_core_instance_mac_array_instance_q_temp_151 (CKBD1)

    Added inst FE_PHC11290_FE_OFN972_core_instance_mac_array_instance_q_temp_293 (CKBD0)

    Added inst FE_PHC11291_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_47 (CKBD0)

    Added inst FE_PHC11292_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_31 (CKBD0)

    Added inst FE_PHC11293_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_15 (BUFFD1)

    Added inst FE_PHC11294_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_23 (CKBD0)

    Added inst FE_PHC11295_n9484 (CKBD1)

    Added inst FE_PHC11296_n6265 (CKBD0)

    Added inst FE_PHC11297_n11402 (CKBD0)

    Added inst FE_PHC11298_n6613 (CKBD1)

    Added inst FE_PHC11299_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_23 (CKBD0)

    Added inst FE_PHC11300_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_31 (BUFFD1)

    Added inst FE_PHC11301_core_instance_mac_array_instance_q_temp_309 (CKBD1)

    Added inst FE_PHC11302_FE_OCPN16455_core_instance_mac_array_instance_q_temp_275 (CKBD0)

    Added inst FE_PHC11303_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_79 (CKBD0)

    Added inst FE_PHC11304_core_instance_mac_array_instance_q_temp_133 (CKBD0)

    Added inst FE_PHC11305_DP_OP_1328J1_122_8403_n2208 (CKBD0)

    Added inst FE_PHC11306_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_95 (CKBD0)

    Added inst FE_PHC11307_n6276 (CKBD1)

    Added inst FE_PHC11308_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_87 (CKBD2)

    Added inst FE_PHC11309_FE_OFN332_core_instance_array_out_56 (CKBD0)

    Added inst FE_PHC11310_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_103 (CKBD0)

    Added inst FE_PHC11311_n11276 (CKBD0)

    Added inst FE_PHC11312_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_55 (CKBD0)

    Added inst FE_PHC11313_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_39 (CKBD1)

    Added inst FE_PHC11314_DP_OP_1334J1_128_8403_n221 (CKBD1)

    Added inst FE_PHC11315_FE_RN_6421_0 (CKBD2)

    Added inst FE_PHC11316_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_71 (CKBD0)

    Added inst FE_PHC11317_n7573 (CKBD2)

    Added inst FE_PHC11318_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_112 (CKBD0)

    Added inst FE_PHC11319_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_52 (CKBD1)

    Added inst FE_PHC11320_n6605 (CKBD0)

    Added inst FE_PHC11321_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_52 (CKBD4)

    Added inst FE_PHC11322_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_15 (CKBD0)

    Added inst FE_PHC11323_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_7 (CKBD4)

    Added inst FE_PHC11324_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_37 (CKBD2)

    Added inst FE_PHC11325_core_instance_mac_array_instance_q_temp_323 (CKBD0)

    Added inst FE_PHC11326_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_39 (CKBD2)

    Added inst FE_PHC11327_core_instance_mac_array_instance_q_temp_251 (CKBD1)

    Added inst FE_PHC11328_core_instance_mac_array_instance_q_temp_230 (CKBD0)

    Added inst FE_PHC11329_n9303 (CKBD1)

    Added inst FE_PHC11330_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_71 (CKBD2)

    Added inst FE_PHC11331_n10171 (CKBD0)

    Added inst FE_PHC11332_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_37 (CKBD4)

    Added inst FE_PHC11333_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_23 (CKBD0)

    Added inst FE_PHC11334_n6564 (CKBD0)

    Added inst FE_PHC11335_core_instance_mac_array_instance_q_temp_1126 (CKBD4)

    Added inst FE_PHC11336_core_instance_mac_array_instance_q_temp_296 (CKBD4)

    Added inst FE_PHC11337_core_instance_mac_array_instance_q_temp_304 (CKBD0)

    Added inst FE_PHC11338_FE_OFN15994_core_instance_mac_array_instance_q_temp_291 (CKBD0)

    Added inst FE_PHC11339_core_instance_mac_array_instance_q_temp_1024 (CKBD4)

    Added inst FE_PHC11340_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_87 (BUFFD2)

    Added inst FE_PHC11341_core_instance_mac_array_instance_q_temp_1073 (CKBD2)

    Added inst FE_PHC11342_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_31 (BUFFD2)

    Added inst FE_PHC11343_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_33 (BUFFD2)

    Added inst FE_PHC11344_core_instance_mac_array_instance_q_temp_1095 (CKBD4)

    Added inst FE_PHC11345_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_39 (CKBD4)

    Added inst FE_PHC11346_n3901 (CKBD0)

    Added inst FE_PHC11347_DP_OP_1335J1_129_8403_n221 (CKBD4)

    Added inst FE_PHC11348_DP_OP_1333J1_127_8403_n51 (CKBD1)

    Added inst FE_PHC11349_FE_RN_5020_0 (CKBD0)

    Added inst FE_PHC11350_DP_OP_1332J1_126_8403_n127 (BUFFD1)

    Added inst FE_PHC11351_DP_OP_1329J1_123_8403_n289 (CKBD1)

    Added inst FE_PHC11352_DP_OP_1333J1_127_8403_n265 (CKBD1)

    Added inst FE_PHC11353_DP_OP_1332J1_126_8403_n154 (CKBD2)

    Added inst FE_PHC11354_DP_OP_1328J1_122_8403_n564 (CKBD4)

    Added inst FE_PHC11355_DP_OP_1328J1_122_8403_n289 (CKBD4)

    Added inst FE_PHC11356_DP_OP_1329J1_123_8403_n194 (CKBD4)

    Added inst FE_PHC11357_FE_RN_5022_0 (CKBD4)

    Added inst FE_PHC11358_n11503 (CKBD0)

    Added inst FE_PHC11359_n11685 (CKBD1)

    Added inst FE_PHC11360_n7339 (CKBD0)

    Added inst FE_PHC11361_n8816 (CKBD0)

    Added inst FE_PHC11362_core_instance_array_out_33 (CKBD1)

    Added inst FE_PHC11363_FE_OCPN16384_core_instance_array_out_91 (CKBD4)

    Added inst FE_PHC11364_core_instance_array_out_152 (CKBD4)

    Added inst FE_PHC11365_core_instance_array_out_31 (CKBD1)

    Added inst FE_PHC11366_core_instance_array_out_32 (BUFFD6)

    Added inst FE_PHC11367_core_instance_array_out_153 (CKBD4)

    Added inst FE_PHC11368_DP_OP_1333J1_127_8403_n25 (CKBD2)

    Added inst FE_PHC11369_core_instance_array_out_151 (CKBD4)

    Added inst FE_PHC11370_DP_OP_1333J1_127_8403_n31 (BUFFD1)

    Added inst FE_PHC11371_FE_RN_3379_0 (CKBD0)

    Added inst FE_PHC11372_DP_OP_1333J1_127_8403_n75 (CKBD2)

    Added inst FE_PHC11373_DP_OP_1335J1_129_8403_n47 (CKBD0)

    Added inst FE_PHC11374_FE_OFN15433_core_instance_array_out_111 (CKBD1)

    Added inst FE_PHC11375_FE_RN_3152_0 (CKBD2)

    Added inst FE_PHC11376_FE_RN_3120_0 (CKBD2)

    Added inst FE_PHC11377_DP_OP_1332J1_126_8403_n26 (CKBD2)

    Added inst FE_PHC11378_DP_OP_1328J1_122_8403_n232 (CKBD1)

    Added inst FE_PHC11379_FE_RN_4759_0 (CKBD2)

    Added inst FE_PHC11380_DP_OP_1333J1_127_8403_n30 (CKBD2)

    Added inst FE_PHC11381_FE_OCPN16420_core_instance_array_out_9 (CKBD4)

    Added inst FE_PHC11382_FE_OFN15860_core_instance_array_out_10 (CKBD4)

    Added inst FE_PHC11383_DP_OP_1332J1_126_8403_n46 (CKBD4)

    Added inst FE_PHC11384_core_instance_array_out_151 (BUFFD1)

    Added inst FE_PHC11385_FE_OCPN16312_core_instance_array_out_95 (CKBD1)

    Added inst FE_PHC11386_core_instance_array_out_31 (CKBD1)

    Added inst FE_PHC11387_FE_OCPN16313_core_instance_array_out_155 (CKBD4)

    Added inst FE_PHC11388_core_instance_array_out_156 (CKBD1)

    Added inst FE_PHC11389_FE_RN_8372_0 (CKBD2)

    Added inst FE_PHC11390_FE_RN_16524_0 (CKBD2)

    Added inst FE_PHC11391_FE_RN_12453_0 (CKBD1)

    Added inst FE_PHC11392_FE_RN_199_0 (CKBD1)

    Added inst FE_PHC11393_core_instance_array_out_157 (CKBD2)

    Added inst FE_PHC11394_core_instance_array_out_158 (CKBD4)

    Added inst FE_PHC11395_FE_RN_3168_0 (BUFFD1)

    Added inst FE_PHC11396_FE_OFN354_core_instance_array_out_13 (CKBD0)

    Added inst FE_PHC11397_core_instance_array_out_12 (CKBD4)

    Added inst FE_PHC11398_FE_OCPN16313_core_instance_array_out_155 (CKBD1)

    Added inst FE_PHC11399_n3890 (CKBD2)

    Added inst FE_PHC11400_FE_OFN15440_core_instance_array_out_114 (CKBD1)

    Added inst FE_PHC11401_FE_OCPN17336_n3780 (BUFFD1)

    Added inst FE_PHC11402_FE_OFN299_core_instance_array_out_116 (BUFFD12)

    Added inst FE_PHC11403_FE_OFN15426_core_instance_array_out_115 (BUFFD8)

    Added inst FE_PHC11404_FE_OCPN8071_n3778 (CKBD4)

    Added inst FE_PHC11405_FE_OFN15383_core_instance_array_out_17 (BUFFD8)

    Added inst FE_PHC11406_core_instance_array_out_36 (CKBD0)

    Added inst FE_PHC11407_FE_PSN10070_FE_OFN354_core_instance_array_out_13 (CKBD0)

    Added inst FE_PHC11408_n3890 (CKBD1)

    Added inst FE_PHC11409_FE_RN_24 (BUFFD3)
===========================================================================================
  Phase 2 : Step 1 Iter 2 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0674
      TNS :      -4.9837
      #VP :          273
      TNS+:      10.3468/126 improved (0.0821 per commit, 67.492%)
  Density :      94.405%
------------------------------------------------------------------------------------------
 126 buffer added (phase total 274, total 1298)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:10.0 real=0:00:10.0
 accumulated cpu=0:04:31 real=0:04:32 totSessionCpu=6:12:00 mem=3606.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 86.67 %
    there are 234 full evals passed out of 270 
===========================================================================================

Starting Phase 2 Step 1 Iter 3 ...

    Added inst FE_PHC11410_DP_OP_1328J1_122_8403_n577 (BUFFD1)

    Added inst FE_PHC11411_FE_OFN15368_core_instance_array_out_78 (CKBD1)

    Added inst FE_PHC11412_DP_OP_1335J1_129_8403_n102 (CKBD1)

    Added inst FE_PHC11413_DP_OP_1332J1_126_8403_n200 (CKBD1)

    Added inst FE_PHC11414_DP_OP_1335J1_129_8403_n289 (CKBD1)

    Added inst FE_PHC11415_DP_OP_1329J1_123_8403_n221 (CKBD1)

    Added inst FE_PHC11416_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_55 (CKBD0)

    Added inst FE_PHC11417_DP_OP_1335J1_129_8403_n139 (CKBD0)

    Added inst FE_PHC11418_DP_OP_1329J1_123_8403_n154 (CKBD1)

    Added inst FE_PHC11419_core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_15 (BUFFD1)

    Added inst FE_PHC11420_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_31 (BUFFD1)

    Added inst FE_PHC11421_DP_OP_1333J1_127_8403_n1517 (CKBD1)

    Added inst FE_PHC11422_n11336 (CKBD1)

    Added inst FE_PHC11423_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_47 (CKBD0)

    Added inst FE_PHC11424_core_instance_mac_array_instance_q_temp_198 (CKBD0)

    Added inst FE_PHC11425_DP_OP_1333J1_127_8403_n84 (CKBD1)

    Added inst FE_PHC11426_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_39 (CKBD0)

    Added inst FE_PHC11427_n5965 (CKBD0)

    Added inst FE_PHC11428_DP_OP_1332J1_126_8403_n265 (BUFFD1)

    Added inst FE_PHC11429_DP_OP_1329J1_123_8403_n577 (CKBD4)

    Added inst FE_PHC11430_FE_OFN16031_core_instance_mac_array_instance_q_temp_1107 (CKBD0)

    Added inst FE_PHC11431_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_55 (CKBD0)

    Added inst FE_PHC11432_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_7 (CKBD0)

    Added inst FE_PHC11433_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_15 (CKBD2)

    Added inst FE_PHC11434_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_71 (BUFFD1)

    Added inst FE_PHC11435_DP_OP_1332J1_126_8403_n289 (CKBD1)

    Added inst FE_PHC11436_core_instance_mac_array_instance_q_temp_246 (CKBD0)

    Added inst FE_PHC11437_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_88 (CKBD4)

    Added inst FE_PHC11438_FE_OCPN16384_core_instance_array_out_91 (CKBD1)

    Added inst FE_PHC11439_DP_OP_1329J1_123_8403_n200 (CKBD1)

    Added inst FE_PHC11440_FE_RN_15419_0 (BUFFD1)

    Added inst FE_PHC11441_DP_OP_1332J1_126_8403_n118 (CKBD0)

    Added inst FE_PHC11442_FE_RN_3143_0 (CKBD1)

    Added inst FE_PHC11443_DP_OP_1333J1_127_8403_n25 (CKBD2)

    Added inst FE_PHC11444_FE_RN_551_0 (CKBD0)

    Added inst FE_PHC11445_FE_PSN10070_FE_OFN354_core_instance_array_out_13 (CKBD0)

    Added inst FE_PHC11446_DP_OP_1335J1_129_8403_n130 (CKBD2)

    Added inst FE_PHC11447_FE_OFN15383_core_instance_array_out_17 (CKBD4)

    Added inst FE_PHC11448_FE_RN_7486_0 (CKBD0)

    Added inst FE_PHC11449_FE_OFN15860_core_instance_array_out_10 (CKBD0)

    Added inst FE_PHC11450_DP_OP_1333J1_127_8403_n46 (CKBD1)

    Added inst FE_PHC11451_FE_OFN354_core_instance_array_out_13 (CKBD1)

    Added inst FE_PHC11452_DP_OP_1335J1_129_8403_n264 (CKBD1)

    Added inst FE_PHC11453_core_instance_array_out_14 (CKBD4)

    Added inst FE_PHC11454_FE_OCPN7429_DP_OP_1329J1_123_8403_n116 (BUFFD1)

    Added inst FE_PHC11455_DP_OP_1329J1_123_8403_n127 (CKBD4)

    Added inst FE_PHC11456_FE_OCPN16312_core_instance_array_out_95 (CKBD1)

    Added inst FE_PHC11457_FE_OCPN17336_n3780 (CKBD2)

    Added inst FE_PHC11458_FE_OCPN16313_core_instance_array_out_155 (BUFFD6)

    Added inst FE_PHC11459_FE_RN_3735_0 (CKBD0)

    Added inst FE_PHC11460_core_instance_array_out_153 (CKBD4)

    Added inst FE_PHC11461_FE_OCPN8029_FE_OFN15412_core_instance_array_out_96 (BUFFD1)

    Added inst FE_PHC11462_core_instance_array_out_33 (CKBD1)

    Added inst FE_PHC11463_core_instance_array_out_156 (CKBD1)

    Added inst FE_PHC11464_core_instance_array_out_32 (CKBD2)

    Added inst FE_PHC11465_core_instance_array_out_158 (CKBD4)
===========================================================================================
  Phase 2 : Step 1 Iter 3 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0668
      TNS :      -0.8161
      #VP :           65
      TNS+:       4.1676/56 improved (0.0744 per commit, 83.625%)
  Density :      94.440%
------------------------------------------------------------------------------------------
 56 buffer added (phase total 330, total 1354)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:05.5 real=0:00:06.0
 accumulated cpu=0:04:37 real=0:04:37 totSessionCpu=6:12:05 mem=3606.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 65.79 %
    there are 100 full evals passed out of 152 
===========================================================================================

Starting Phase 2 Step 1 Iter 4 ...

    Added inst FE_PHC11466_n3890 (CKBD1)

    Added inst FE_PHC11467_core_instance_mac_array_instance_q_temp_247 (CKBD0)

    Added inst FE_PHC11468_n6115 (CKBD0)

    Added inst FE_PHC11469_n6198 (BUFFD1)

    Added inst FE_PHC11470_n6602 (CKBD0)

    Added inst FE_PHC11471_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_71 (CKBD1)

    Added inst FE_PHC11472_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_47 (BUFFD1)

    Added inst FE_PHC11473_FE_OCPN16313_core_instance_array_out_155 (CKBD4)

    Added inst FE_PHC11474_FE_RN_11954_0 (CKBD1)

    Added inst FE_PHC11475_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_118 (BUFFD1)

    Added inst FE_PHC11476_DP_OP_1329J1_123_8403_n218 (CKBD2)

    Added inst FE_PHC11477_DP_OP_1329J1_123_8403_n203 (CKBD2)

    Added inst FE_PHC11478_DP_OP_1329J1_123_8403_n123 (CKBD1)

    Added inst FE_PHC11479_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_47 (CKBD0)

    Added inst FE_PHC11480_FE_RN_4855_0 (CKBD1)

    Added inst FE_PHC11481_DP_OP_1328J1_122_8403_n221 (CKBD4)

    Added inst FE_PHC11482_DP_OP_1328J1_122_8403_n262 (BUFFD1)

    Added inst FE_PHC11483_FE_OFN15860_core_instance_array_out_10 (CKBD0)

    Added inst FE_PHC11484_DP_OP_1331J1_125_8403_n28 (CKBD1)

    Added inst FE_PHC11485_DP_OP_1329J1_123_8403_n121 (CKBD1)

    Added inst FE_PHC11486_DP_OP_1328J1_122_8403_n192 (BUFFD1)

    Added inst FE_PHC11487_DP_OP_1331J1_125_8403_n61 (CKBD1)

    Added inst FE_PHC11488_DP_OP_1329J1_123_8403_n115 (BUFFD1)

    Added inst FE_PHC11489_n3828 (BUFFD1)

    Added inst FE_PHC11490_FE_RN_8580_0 (CKBD1)

    Added inst FE_PHC11491_FE_PSN10070_FE_OFN354_core_instance_array_out_13 (CKBD0)

    Added inst FE_PHC11492_core_instance_array_out_36 (CKBD4)

    Added inst FE_PHC11493_n3838 (CKBD4)
===========================================================================================
  Phase 2 : Step 1 Iter 4 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0424
      TNS :      -0.4252
      #VP :           39
      TNS+:       0.3909/28 improved (0.0140 per commit, 47.899%)
  Density :      94.457%
------------------------------------------------------------------------------------------
 28 buffer added (phase total 358, total 1382)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:04.8 real=0:00:05.0
 accumulated cpu=0:04:42 real=0:04:42 totSessionCpu=6:12:10 mem=3606.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 70.24 %
    there are 59 full evals passed out of 84 
===========================================================================================

Starting Phase 2 Step 1 Iter 5 ...

    Added inst FE_PHC11494_DP_OP_1328J1_122_8403_n612 (CKBD4)

    Added inst FE_PHC11495_FE_OCPN16313_core_instance_array_out_155 (CKBD0)

    Added inst FE_PHC11496_n3845 (CKBD0)

    Added inst FE_PHC11497_DP_OP_1335J1_129_8403_n30 (CKBD2)

    Added inst FE_PHC11498_FE_PSN10070_FE_OFN354_core_instance_array_out_13 (CKBD0)
===========================================================================================
  Phase 2 : Step 1 Iter 5 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0327
      TNS :      -0.1322
      #VP :            8
      TNS+:       0.2930/5 improved (0.0586 per commit, 68.909%)
  Density :      94.460%
------------------------------------------------------------------------------------------
 5 buffer added (phase total 363, total 1387)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.8 real=0:00:01.0
 accumulated cpu=0:04:44 real=0:04:44 totSessionCpu=6:12:12 mem=3606.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 5 full evals passed out of 5 
===========================================================================================

Starting Phase 2 Step 1 Iter 6 ...

    Added inst FE_PHC11499_FE_PSN10070_FE_OFN354_core_instance_array_out_13 (CKBD0)
===========================================================================================
  Phase 2 : Step 1 Iter 6 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0197
      TNS :      -0.0975
      #VP :            8
      TNS+:       0.0347/1 improved (0.0347 per commit, 26.248%)
  Density :      94.461%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 364, total 1388)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:01.0
 accumulated cpu=0:04:44 real=0:04:44 totSessionCpu=6:12:12 mem=3606.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 2 Step 1 Iter 7 ...

    Added inst FE_PHC11500_FE_PSN10070_FE_OFN354_core_instance_array_out_13 (CKBD0)
===========================================================================================
  Phase 2 : Step 1 Iter 7 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0197
      TNS :      -0.0770
      #VP :            5
      TNS+:       0.0205/1 improved (0.0205 per commit, 21.026%)
  Density :      94.461%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 365, total 1389)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:00.0
 accumulated cpu=0:04:44 real=0:04:45 totSessionCpu=6:12:13 mem=3606.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 2 Step 1 Iter 8 ...

    Added inst FE_PHC11501_FE_PSN10070_FE_OFN354_core_instance_array_out_13 (CKBD0)
===========================================================================================
  Phase 2 : Step 1 Iter 8 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0182
      TNS :      -0.0558
      #VP :            4
      TNS+:       0.0212/1 improved (0.0212 per commit, 27.532%)
  Density :      94.462%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 366, total 1390)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:01.0
 accumulated cpu=0:04:45 real=0:04:45 totSessionCpu=6:12:13 mem=3606.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 2 Step 1 Iter 9 ...

    Added inst FE_PHC11502_FE_PSN10070_FE_OFN354_core_instance_array_out_13 (CKBD0)
===========================================================================================
  Phase 2 : Step 1 Iter 9 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0174
      TNS :      -0.0368
      #VP :            3
      TNS+:       0.0190/1 improved (0.0190 per commit, 34.050%)
  Density :      94.462%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 367, total 1391)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:00.0
 accumulated cpu=0:04:45 real=0:04:45 totSessionCpu=6:12:14 mem=3606.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 2 Step 1 Iter 10 ...

    Added inst FE_PHC11503_FE_PSN10070_FE_OFN354_core_instance_array_out_13 (CKBD0)
===========================================================================================
  Phase 2 : Step 1 Iter 10 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0169
      TNS :      -0.0190
      #VP :            2
      TNS+:       0.0178/1 improved (0.0178 per commit, 48.370%)
  Density :      94.463%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 368, total 1392)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:00.0
 accumulated cpu=0:04:45 real=0:04:46 totSessionCpu=6:12:14 mem=3606.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 2 Step 1 Iter 11 ...

    Added inst FE_PHC11504_FE_PSN10070_FE_OFN354_core_instance_array_out_13 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 11 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0169
      TNS :      -0.0169
      #VP :            1
      TNS+:       0.0021/1 improved (0.0021 per commit, 11.053%)
  Density :      94.463%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 369, total 1393)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:01.0
 accumulated cpu=0:04:46 real=0:04:46 totSessionCpu=6:12:14 mem=3606.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 2 Step 1 Iter 12 ...
===========================================================================================
  Phase 2 : Step 1 Iter 12 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0169
      TNS :      -0.0169
      #VP :            1
  Density :      94.463%
------------------------------------------------------------------------------------------
 0 buffer added (phase total 369, total 1393)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:00.0
 accumulated cpu=0:04:46 real=0:04:46 totSessionCpu=6:12:15 mem=3606.7M
===========================================================================================


*info:    Total 369 cells added for Phase II
** Profile ** Start :  cpu=0:00:00.0, mem=3606.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=3606.7M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=3606.7M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 209 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because of no legal loc.
*info:   203 net(s): Could not be fixed because of setup WNS degradation on specific instance.

Resizing failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because of no legal loc.
*info:     1 net(s): Could not be fixed because of DRV degradation.
*info:    95 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:    15 net(s): Could not be fixed because of hold slack degradation.
*info:     1 net(s): Could not be fixed because of no valid cell for resizing.
*info:    23 net(s): Could not be fixed because all the cells are filtered.

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:04:48 real=0:04:48 totSessionCpu=6:12:17 mem=3606.7M density=94.463% ***

*info:
*info: Added a total of 1393 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUFFD0' used
*info:          249 cells of type 'BUFFD1' used
*info:            6 cells of type 'BUFFD12' used
*info:            1 cell  of type 'BUFFD16' used
*info:            7 cells of type 'BUFFD2' used
*info:            8 cells of type 'BUFFD3' used
*info:            1 cell  of type 'BUFFD4' used
*info:           14 cells of type 'BUFFD6' used
*info:           10 cells of type 'BUFFD8' used
*info:          457 cells of type 'CKBD0' used
*info:          389 cells of type 'CKBD1' used
*info:          111 cells of type 'CKBD2' used
*info:          137 cells of type 'CKBD4' used
*info:            1 cell  of type 'CKBD6' used
*info:            1 cell  of type 'CKBD8' used
*info:
*info: Total 121 instances resized
*info:       in which 0 FF resizing
*info:

*summary:    137 instances changed cell type
*	:      1 instance  changed cell type from 'BUFFD0' to 'BUFFD1'
*	:      2 instances changed cell type from 'BUFFD0' to 'CKBD0'
*	:      2 instances changed cell type from 'BUFFD0' to 'CKBD1'
*	:     11 instances changed cell type from 'BUFFD1' to 'BUFFD0'
*	:     20 instances changed cell type from 'BUFFD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'BUFFD2' to 'BUFFD0'
*	:      1 instance  changed cell type from 'CKBD0' to 'CKBD1'
*	:     32 instances changed cell type from 'CKBD1' to 'BUFFD0'
*	:     35 instances changed cell type from 'CKBD1' to 'CKBD0'
*	:      2 instances changed cell type from 'CKBD2' to 'BUFFD0'
*	:      1 instance  changed cell type from 'CKBD4' to 'BUFFD0'
*	:      1 instance  changed cell type from 'CKND1' to 'INVD0'
*	:      2 instances changed cell type from 'CKND2D1' to 'CKND2D0'
*	:      1 instance  changed cell type from 'CKND2D1' to 'ND2D0'
*	:      1 instance  changed cell type from 'INR2D1' to 'INR2XD0'
*	:      1 instance  changed cell type from 'INR2XD2' to 'INR2XD0'
*	:      1 instance  changed cell type from 'INVD0' to 'CKND1'
*	:      1 instance  changed cell type from 'INVD0' to 'INVD1'
*	:      4 instances changed cell type from 'INVD1' to 'CKND0'
*	:      3 instances changed cell type from 'INVD1' to 'CKND1'
*	:      5 instances changed cell type from 'INVD1' to 'INVD0'
*	:      1 instance  changed cell type from 'ND2D0' to 'ND2D1'
*	:      1 instance  changed cell type from 'ND2D1' to 'CKND2D0'
*	:      1 instance  changed cell type from 'ND2D1' to 'ND2D0'
*	:      2 instances changed cell type from 'NR2D1' to 'NR2XD0'
*	:      1 instance  changed cell type from 'NR2XD0' to 'NR2D0'
*	:      1 instance  changed cell type from 'OAI21D0' to 'OAI21D1'
*	:      1 instance  changed cell type from 'OAI21D1' to 'OAI21D0'
*	:      1 instance  changed cell type from 'OR2XD1' to 'OR2D0'
*** Finish Post Route Hold Fixing (cpu=0:04:48 real=0:04:48 totSessionCpu=6:12:17 mem=3606.7M density=94.463%) ***
(I,S,L,T): WC_VIEW: 150.17, 65.6333, 2.43079, 218.234
*** HoldOpt [finish] : cpu/real = 0:03:46.4/0:03:46.1 (1.0), totSession cpu/real = 6:12:17.0/6:12:13.2 (1.0), mem = 3587.6M
**INFO: total 1460 insts, 0 nets marked don't touch
**INFO: total 1460 insts, 0 nets marked don't touch DB property
**INFO: total 1460 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (6:12:18 mem=3587.6M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 59106 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3587.6MB
Summary Report:
Instances move: 0 (out of 58982 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 3587.6MB
*** Finished refinePlace (6:12:19 mem=3587.6M) ***
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:11:13, real = 0:11:13, mem = 3026.4M, totSessionCpu=6:12:20 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:02, mem=3382.66M, totSessionCpu=6:12:23).
**optDesign ... cpu = 0:11:16, real = 0:11:15, mem = 3032.1M, totSessionCpu=6:12:23 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -0.253 ns

Start Layer Assignment ...
WNS(-0.253ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 27 cadidates out of 63055.
Total Assign Layers on 6 Nets (cpu 0:00:00.8).
GigaOpt: setting up router preferences
        design wns: -0.2531
        slack threshold: 1.1969
GigaOpt: 6 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1881 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.586 ns

Start Layer Assignment ...
WNS(-0.586ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 21 cadidates out of 63055.
Total Assign Layers on 0 Nets (cpu 0:00:00.8).
GigaOpt: setting up router preferences
        design wns: -0.5862
        slack threshold: 0.8638
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1881 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=3485.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=3485.8M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3485.8M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3485.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.586  | -0.253  | -0.586  |
|           TNS (ns):|-527.486 |-465.335 | -62.150 |
|    Violating Paths:|  3455   |  3295   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.463%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3485.8M
**optDesign ... cpu = 0:11:22, real = 0:11:22, mem = 2970.7M, totSessionCpu=6:12:30 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 2613
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 2613

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sun Mar  6 22:22:28 2022
#
#num needed restored net=0
#need_extraction net=0 (total=63055)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Processed 4630 dirty instances, 7437 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(3718 insts marked dirty, reset pre-exisiting dirty flag on 3854 insts, 6948 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun Mar  6 22:22:33 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 63053 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2738.96 (MB), peak = 3272.89 (MB)
#Merging special wires: starts on Sun Mar  6 22:22:37 2022 with memory = 2739.63 (MB), peak = 3272.89 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 66.12000 182.51000 ) on M1 for NET CTS_41. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 80.63500 94.50000 ) on M1 for NET CTS_38. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 148.67500 184.69000 ) on M1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 21.19500 42.20000 ) on M1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 188.67500 135.71000 ) on M1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 177.87500 135.71000 ) on M1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 160.20500 171.80000 ) on M1 for NET CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 169.00500 164.60000 ) on M1 for NET CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 157.60500 161.00000 ) on M1 for NET CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 174.60500 159.40000 ) on M1 for NET CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 164.40500 150.20000 ) on M1 for NET CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 115.39500 60.20000 ) on M1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 339.83500 152.10000 ) on M1 for NET CTS_103. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 140.27500 127.09000 ) on M1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 147.01000 114.30000 ) on M1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 29.72000 339.49000 ) on M1 for NET CTS_29. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 67.60000 11.80000 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 345.80500 186.20000 ) on M1 for NET CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 323.03500 177.30000 ) on M1 for NET CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 457.23500 15.30000 ) on M1 for NET CTS_89. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#6198 routed nets are extracted.
#    4617 (7.32%) extracted nets are partially routed.
#56093 routed net(s) are imported.
#752 (1.19%) nets are without wires.
#12 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 63055.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Mar  6 22:22:39 2022
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 13.45 (MB)
#Total memory = 2743.00 (MB)
#Peak memory = 3272.89 (MB)
#
#
#Start global routing on Sun Mar  6 22:22:39 2022
#
#
#Start global routing initialization on Sun Mar  6 22:22:39 2022
#
#Number of eco nets is 4634
#
#Start global routing data preparation on Sun Mar  6 22:22:39 2022
#
#Start routing resource analysis on Sun Mar  6 22:22:39 2022
#
#Routing resource analysis is done on Sun Mar  6 22:22:42 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2690           0       32041    98.45%
#  M2             V        2692           0       32041     0.00%
#  M3             H        2690           0       32041     0.00%
#  M4             V        2692           0       32041     0.00%
#  M5             H        2690           0       32041     0.00%
#  M6             V        2692           0       32041     0.00%
#  M7             H         672           0       32041     0.00%
#  M8             V         672           0       32041     0.00%
#  --------------------------------------------------------------
#  Total                  17490       0.00%      256328    12.31%
#
#  334 nets (0.53%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar  6 22:22:42 2022
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2750.41 (MB), peak = 3272.89 (MB)
#
#
#Global routing initialization is done on Sun Mar  6 22:22:42 2022
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2752.07 (MB), peak = 3272.89 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2799.02 (MB), peak = 3272.89 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2806.15 (MB), peak = 3272.89 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2806.17 (MB), peak = 3272.89 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2816.75 (MB), peak = 3272.89 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of routable nets = 63043.
#Total number of nets in the design = 63055.
#
#5385 routable nets have only global wires.
#57658 routable nets have only detail routed wires.
#208 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#312 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 99          109                76            5177  
#-------------------------------------------------------------------------------
#        Total                 99          109                76            5177  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                334          185               122           62523  
#-------------------------------------------------------------------------------
#        Total                334          185               122           62523  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          122(0.38%)     19(0.06%)      1(0.00%)   (0.44%)
#  M3            2(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    124(0.05%)     19(0.01%)      1(0.00%)   (0.06%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.06% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 334
#Total wire length = 1309940 um.
#Total half perimeter of net bounding box = 1173530 um.
#Total wire length on LAYER M1 = 3377 um.
#Total wire length on LAYER M2 = 345034 um.
#Total wire length on LAYER M3 = 416488 um.
#Total wire length on LAYER M4 = 344325 um.
#Total wire length on LAYER M5 = 139127 um.
#Total wire length on LAYER M6 = 47652 um.
#Total wire length on LAYER M7 = 2989 um.
#Total wire length on LAYER M8 = 10948 um.
#Total number of vias = 431385
#Total number of multi-cut vias = 268752 ( 62.3%)
#Total number of single cut vias = 162633 ( 37.7%)
#Up-Via Summary (total 431385):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            154867 ( 72.8%)     57863 ( 27.2%)     212730
# M2              5957 (  3.7%)    156613 ( 96.3%)     162570
# M3              1182 (  2.7%)     42575 ( 97.3%)      43757
# M4               254 (  2.8%)      8865 ( 97.2%)       9119
# M5               146 (  6.3%)      2165 ( 93.7%)       2311
# M6               134 ( 27.1%)       360 ( 72.9%)        494
# M7                93 ( 23.0%)       311 ( 77.0%)        404
#-----------------------------------------------------------
#               162633 ( 37.7%)    268752 ( 62.3%)     431385 
#
#Total number of involved priority nets 95
#Maximum src to sink distance for priority net 241.1
#Average of max src_to_sink distance for priority net 48.1
#Average of ave src_to_sink distance for priority net 28.9
#Max overcon = 3 tracks.
#Total overcon = 0.06%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 74.15 (MB)
#Total memory = 2817.18 (MB)
#Peak memory = 3272.89 (MB)
#
#Finished global routing on Sun Mar  6 22:22:50 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2776.03 (MB), peak = 3272.89 (MB)
#Start Track Assignment.
#Done with 1897 horizontal wires in 2 hboxes and 2015 vertical wires in 2 hboxes.
#Done with 200 horizontal wires in 2 hboxes and 221 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 334
#Total wire length = 1314705 um.
#Total half perimeter of net bounding box = 1173530 um.
#Total wire length on LAYER M1 = 4024 um.
#Total wire length on LAYER M2 = 346623 um.
#Total wire length on LAYER M3 = 418563 um.
#Total wire length on LAYER M4 = 344603 um.
#Total wire length on LAYER M5 = 139177 um.
#Total wire length on LAYER M6 = 47687 um.
#Total wire length on LAYER M7 = 3062 um.
#Total wire length on LAYER M8 = 10966 um.
#Total number of vias = 431385
#Total number of multi-cut vias = 268752 ( 62.3%)
#Total number of single cut vias = 162633 ( 37.7%)
#Up-Via Summary (total 431385):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            154867 ( 72.8%)     57863 ( 27.2%)     212730
# M2              5957 (  3.7%)    156613 ( 96.3%)     162570
# M3              1182 (  2.7%)     42575 ( 97.3%)      43757
# M4               254 (  2.8%)      8865 ( 97.2%)       9119
# M5               146 (  6.3%)      2165 ( 93.7%)       2311
# M6               134 ( 27.1%)       360 ( 72.9%)        494
# M7                93 ( 23.0%)       311 ( 77.0%)        404
#-----------------------------------------------------------
#               162633 ( 37.7%)    268752 ( 62.3%)     431385 
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2912.47 (MB), peak = 3272.89 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        M8        Total 
#	24        18        42        25        109       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:30
#Elapsed time = 00:00:30
#Increased memory = 184.37 (MB)
#Total memory = 2913.93 (MB)
#Peak memory = 3272.89 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.1% of the total area was rechecked for DRC, and 70.9% required routing.
#   number of violations = 624
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Totals
#	M1           80        1       21       28        2        0      132
#	M2           53       35      369        2        0       29      488
#	M3            0        0        3        0        0        0        3
#	M4            0        0        1        0        0        0        1
#	Totals      133       36      394       30        2       29      624
#3718 out of 59106 instances (6.3%) need to be verified(marked ipoed), dirty area = 4.7%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 624
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Totals
#	M1           80        1       21       28        2        0      132
#	M2           53       35      369        2        0       29      488
#	M3            0        0        3        0        0        0        3
#	M4            0        0        1        0        0        0        1
#	Totals      133       36      394       30        2       29      624
#cpu time = 00:02:25, elapsed time = 00:02:25, memory = 2994.03 (MB), peak = 3272.89 (MB)
#start 1st optimization iteration ...
#   number of violations = 119
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   Totals
#	M1           77        1       21        2      101
#	M2            5        3        7        0       15
#	M3            0        0        2        0        2
#	M4            0        0        1        0        1
#	Totals       82        4       31        2      119
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 3029.54 (MB), peak = 3272.89 (MB)
#start 2nd optimization iteration ...
#   number of violations = 113
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CShort   Totals
#	M1           77        1       20        1       99
#	M2            4        2        7        0       13
#	M3            0        0        0        0        0
#	M4            0        0        1        0        1
#	Totals       81        3       28        1      113
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3028.68 (MB), peak = 3272.89 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3030.25 (MB), peak = 3272.89 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 334
#Total wire length = 1311405 um.
#Total half perimeter of net bounding box = 1173530 um.
#Total wire length on LAYER M1 = 3051 um.
#Total wire length on LAYER M2 = 340850 um.
#Total wire length on LAYER M3 = 417220 um.
#Total wire length on LAYER M4 = 348504 um.
#Total wire length on LAYER M5 = 140069 um.
#Total wire length on LAYER M6 = 47915 um.
#Total wire length on LAYER M7 = 2912 um.
#Total wire length on LAYER M8 = 10885 um.
#Total number of vias = 438855
#Total number of multi-cut vias = 260240 ( 59.3%)
#Total number of single cut vias = 178615 ( 40.7%)
#Up-Via Summary (total 438855):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158233 ( 74.1%)     55294 ( 25.9%)     213527
# M2             14754 (  8.9%)    151729 ( 91.1%)     166483
# M3              4617 ( 10.0%)     41680 ( 90.0%)      46297
# M4               729 (  7.7%)      8721 ( 92.3%)       9450
# M5               104 (  4.5%)      2204 ( 95.5%)       2308
# M6                99 ( 23.0%)       332 ( 77.0%)        431
# M7                79 ( 22.0%)       280 ( 78.0%)        359
#-----------------------------------------------------------
#               178615 ( 40.7%)    260240 ( 59.3%)     438855 
#
#Total number of DRC violations = 0
#Cpu time = 00:03:04
#Elapsed time = 00:03:03
#Increased memory = -135.37 (MB)
#Total memory = 2778.72 (MB)
#Peak memory = 3272.89 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2780.26 (MB), peak = 3272.89 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 334
#Total wire length = 1311405 um.
#Total half perimeter of net bounding box = 1173530 um.
#Total wire length on LAYER M1 = 3051 um.
#Total wire length on LAYER M2 = 340850 um.
#Total wire length on LAYER M3 = 417220 um.
#Total wire length on LAYER M4 = 348504 um.
#Total wire length on LAYER M5 = 140069 um.
#Total wire length on LAYER M6 = 47915 um.
#Total wire length on LAYER M7 = 2912 um.
#Total wire length on LAYER M8 = 10885 um.
#Total number of vias = 438855
#Total number of multi-cut vias = 260240 ( 59.3%)
#Total number of single cut vias = 178615 ( 40.7%)
#Up-Via Summary (total 438855):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158233 ( 74.1%)     55294 ( 25.9%)     213527
# M2             14754 (  8.9%)    151729 ( 91.1%)     166483
# M3              4617 ( 10.0%)     41680 ( 90.0%)      46297
# M4               729 (  7.7%)      8721 ( 92.3%)       9450
# M5               104 (  4.5%)      2204 ( 95.5%)       2308
# M6                99 ( 23.0%)       332 ( 77.0%)        431
# M7                79 ( 22.0%)       280 ( 78.0%)        359
#-----------------------------------------------------------
#               178615 ( 40.7%)    260240 ( 59.3%)     438855 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 334
#Total wire length = 1311405 um.
#Total half perimeter of net bounding box = 1173530 um.
#Total wire length on LAYER M1 = 3051 um.
#Total wire length on LAYER M2 = 340850 um.
#Total wire length on LAYER M3 = 417220 um.
#Total wire length on LAYER M4 = 348504 um.
#Total wire length on LAYER M5 = 140069 um.
#Total wire length on LAYER M6 = 47915 um.
#Total wire length on LAYER M7 = 2912 um.
#Total wire length on LAYER M8 = 10885 um.
#Total number of vias = 438855
#Total number of multi-cut vias = 260240 ( 59.3%)
#Total number of single cut vias = 178615 ( 40.7%)
#Up-Via Summary (total 438855):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158233 ( 74.1%)     55294 ( 25.9%)     213527
# M2             14754 (  8.9%)    151729 ( 91.1%)     166483
# M3              4617 ( 10.0%)     41680 ( 90.0%)      46297
# M4               729 (  7.7%)      8721 ( 92.3%)       9450
# M5               104 (  4.5%)      2204 ( 95.5%)       2308
# M6                99 ( 23.0%)       332 ( 77.0%)        431
# M7                79 ( 22.0%)       280 ( 78.0%)        359
#-----------------------------------------------------------
#               178615 ( 40.7%)    260240 ( 59.3%)     438855 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Mar  6 22:26:16 2022
#
#
#Start Post Route Wire Spread.
#Done with 2652 horizontal wires in 3 hboxes and 3028 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 334
#Total wire length = 1313186 um.
#Total half perimeter of net bounding box = 1173530 um.
#Total wire length on LAYER M1 = 3051 um.
#Total wire length on LAYER M2 = 341100 um.
#Total wire length on LAYER M3 = 417885 um.
#Total wire length on LAYER M4 = 349221 um.
#Total wire length on LAYER M5 = 140184 um.
#Total wire length on LAYER M6 = 47934 um.
#Total wire length on LAYER M7 = 2920 um.
#Total wire length on LAYER M8 = 10890 um.
#Total number of vias = 438855
#Total number of multi-cut vias = 260240 ( 59.3%)
#Total number of single cut vias = 178615 ( 40.7%)
#Up-Via Summary (total 438855):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158233 ( 74.1%)     55294 ( 25.9%)     213527
# M2             14754 (  8.9%)    151729 ( 91.1%)     166483
# M3              4617 ( 10.0%)     41680 ( 90.0%)      46297
# M4               729 (  7.7%)      8721 ( 92.3%)       9450
# M5               104 (  4.5%)      2204 ( 95.5%)       2308
# M6                99 ( 23.0%)       332 ( 77.0%)        431
# M7                79 ( 22.0%)       280 ( 78.0%)        359
#-----------------------------------------------------------
#               178615 ( 40.7%)    260240 ( 59.3%)     438855 
#
#   number of violations = 0
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 2882.79 (MB), peak = 3272.89 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 334
#Total wire length = 1313186 um.
#Total half perimeter of net bounding box = 1173530 um.
#Total wire length on LAYER M1 = 3051 um.
#Total wire length on LAYER M2 = 341100 um.
#Total wire length on LAYER M3 = 417885 um.
#Total wire length on LAYER M4 = 349221 um.
#Total wire length on LAYER M5 = 140184 um.
#Total wire length on LAYER M6 = 47934 um.
#Total wire length on LAYER M7 = 2920 um.
#Total wire length on LAYER M8 = 10890 um.
#Total number of vias = 438855
#Total number of multi-cut vias = 260240 ( 59.3%)
#Total number of single cut vias = 178615 ( 40.7%)
#Up-Via Summary (total 438855):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158233 ( 74.1%)     55294 ( 25.9%)     213527
# M2             14754 (  8.9%)    151729 ( 91.1%)     166483
# M3              4617 ( 10.0%)     41680 ( 90.0%)      46297
# M4               729 (  7.7%)      8721 ( 92.3%)       9450
# M5               104 (  4.5%)      2204 ( 95.5%)       2308
# M6                99 ( 23.0%)       332 ( 77.0%)        431
# M7                79 ( 22.0%)       280 ( 78.0%)        359
#-----------------------------------------------------------
#               178615 ( 40.7%)    260240 ( 59.3%)     438855 
#
#detailRoute Statistics:
#Cpu time = 00:03:30
#Elapsed time = 00:03:29
#Increased memory = -135.01 (MB)
#Total memory = 2779.08 (MB)
#Peak memory = 3272.89 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:04:07
#Elapsed time = 00:04:07
#Increased memory = -243.70 (MB)
#Total memory = 2727.02 (MB)
#Peak memory = 3272.89 (MB)
#Number of warnings = 23
#Total number of warnings = 38
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar  6 22:26:35 2022
#
**optDesign ... cpu = 0:15:30, real = 0:15:29, mem = 2680.7M, totSessionCpu=6:16:37 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=59106 and nets=63055 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_1571_ieng6-641.ucsd.edu_cdrewes_POJz9h/fullchip_1571_An8EWw.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3251.7M)
Extracted 10.0003% (CPU Time= 0:00:02.7  MEM= 3319.3M)
Extracted 20.0003% (CPU Time= 0:00:03.2  MEM= 3319.3M)
Extracted 30.0003% (CPU Time= 0:00:03.8  MEM= 3319.3M)
Extracted 40.0002% (CPU Time= 0:00:04.4  MEM= 3319.3M)
Extracted 50.0002% (CPU Time= 0:00:05.2  MEM= 3323.3M)
Extracted 60.0002% (CPU Time= 0:00:06.5  MEM= 3323.3M)
Extracted 70.0002% (CPU Time= 0:00:08.5  MEM= 3323.3M)
Extracted 80.0002% (CPU Time= 0:00:10.6  MEM= 3323.3M)
Extracted 90.0002% (CPU Time= 0:00:11.3  MEM= 3323.3M)
Extracted 100% (CPU Time= 0:00:13.6  MEM= 3323.3M)
Number of Extracted Resistors     : 1155055
Number of Extracted Ground Cap.   : 1145713
Number of Extracted Coupling Cap. : 2058992
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3292.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:18.4  Real Time: 0:00:17.0  MEM: 3292.023M)
**optDesign ... cpu = 0:15:48, real = 0:15:46, mem = 2688.6M, totSessionCpu=6:16:55 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3263.59)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 63043
AAE_INFO-618: Total number of nets in the design is 63055,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3322.89 CPU=0:00:22.8 REAL=0:00:23.0)
End delay calculation (fullDC). (MEM=3322.89 CPU=0:00:25.4 REAL=0:00:25.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3322.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3322.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3283)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 63043. 
Total number of fetched objects 63043
AAE_INFO-618: Total number of nets in the design is 63055,  19.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3289.16 CPU=0:00:13.6 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=3289.16 CPU=0:00:13.9 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:52.9 real=0:00:53.0 totSessionCpu=6:17:48 mem=3289.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=3289.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=3289.2M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3289.2M
** Profile ** DRVs :  cpu=0:00:01.3, mem=3304.4M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.585  | -0.273  | -0.585  |
|           TNS (ns):|-539.882 |-477.491 | -62.391 |
|    Violating Paths:|  3573   |  3413   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.463%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3304.4M
**optDesign ... cpu = 0:16:44, real = 0:16:42, mem = 2806.6M, totSessionCpu=6:17:51 **
**optDesign ... cpu = 0:16:44, real = 0:16:42, mem = 2806.6M, totSessionCpu=6:17:51 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -0.585
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 328 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:17:51.8/6:17:46.0 (1.0), mem = 3266.4M
(I,S,L,T): WC_VIEW: 150.167, 65.1592, 2.43079, 217.757
*info: 328 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.585 TNS Slack -539.880 Density 94.46
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.585| -62.391|
|reg2reg   |-0.273|-477.489|
|HEPG      |-0.273|-477.489|
|All Paths |-0.585|-539.880|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.273|   -0.585|-477.489| -539.880|    94.46%|   0:00:00.0| 3423.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
|  -0.273|   -0.585|-477.489| -539.880|    94.46%|   0:00:03.0| 3423.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.273|   -0.585|-477.489| -539.880|    94.46%|   0:00:00.0| 3423.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.273|   -0.585|-477.489| -539.880|    94.46%|   0:00:00.0| 3423.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.8 real=0:00:03.0 mem=3423.4M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:04.5 real=0:00:04.0 mem=3423.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.585| -62.391|
|reg2reg   |-0.273|-477.489|
|HEPG      |-0.273|-477.489|
|All Paths |-0.585|-539.880|
+----------+------+--------+

OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.585| -62.391|
|reg2reg   |-0.273|-477.489|
|HEPG      |-0.273|-477.489|
|All Paths |-0.585|-539.880|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 328 constrained nets 
Layer 5 has 6 constrained nets 
Layer 7 has 179 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:05.4 real=0:00:05.0 mem=3423.4M) ***
(I,S,L,T): WC_VIEW: 150.167, 65.1592, 2.43079, 217.757
*** SetupOpt [finish] : cpu/real = 0:00:19.3/0:00:19.3 (1.0), totSession cpu/real = 6:18:11.1/6:18:05.3 (1.0), mem = 3404.3M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:17:04, real = 0:17:02, mem = 3016.8M, totSessionCpu=6:18:11 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
New Signature Flow (doPostRouteRecovery) ....
#Taking db snapshot
#Taking db snapshot ... done
GigaOpt: Skipping WNS recovery
Begin: GigaOpt TNS recovery
Begin: GigaOpt Optimization in TNS mode (Recovery)
Info: 328 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:18:13.6/6:18:07.9 (1.0), mem = 3335.9M
(I,S,L,T): WC_VIEW: 150.167, 65.1592, 2.43079, 217.757
*info: 328 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.585 TNS Slack -539.880 Density 94.46
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.585| -62.391|
|reg2reg   |-0.273|-477.489|
|HEPG      |-0.273|-477.489|
|All Paths |-0.585|-539.880|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.273|   -0.585|-477.489| -539.880|    94.46%|   0:00:00.0| 3357.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
|  -0.267|   -0.585|-476.822| -539.214|    94.46%|   0:00:01.0| 3399.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -0.267|   -0.585|-476.317| -538.708|    94.46%|   0:00:00.0| 3399.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -0.267|   -0.585|-470.228| -532.619|    94.45%|   0:00:02.0| 3399.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -0.267|   -0.585|-466.287| -528.678|    94.45%|   0:00:00.0| 3399.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.267|   -0.585|-465.064| -527.455|    94.45%|   0:00:01.0| 3399.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.267|   -0.585|-464.996| -527.387|    94.45%|   0:00:00.0| 3399.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.267|   -0.585|-462.840| -525.231|    94.44%|   0:00:01.0| 3399.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -0.267|   -0.585|-457.028| -519.419|    94.43%|   0:00:01.0| 3399.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.267|   -0.585|-454.025| -516.416|    94.43%|   0:00:00.0| 3399.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.267|   -0.585|-453.571| -515.962|    94.43%|   0:00:00.0| 3399.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.267|   -0.585|-451.508| -513.899|    94.42%|   0:00:00.0| 3399.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.267|   -0.585|-443.423| -505.815|    94.40%|   0:00:01.0| 3399.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.267|   -0.585|-439.044| -501.435|    94.39%|   0:00:00.0| 3399.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.267|   -0.585|-437.855| -500.246|    94.39%|   0:00:00.0| 3399.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.267|   -0.585|-433.139| -495.531|    94.38%|   0:00:00.0| 3399.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -0.267|   -0.585|-431.896| -494.288|    94.38%|   0:00:00.0| 3399.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -0.267|   -0.585|-425.007| -487.398|    94.36%|   0:00:01.0| 3399.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.267|   -0.585|-424.225| -486.616|    94.36%|   0:00:00.0| 3399.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.267|   -0.585|-419.166| -481.557|    94.35%|   0:00:01.0| 3399.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.267|   -0.585|-413.673| -476.065|    94.33%|   0:00:01.0| 3399.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.267|   -0.585|-413.481| -475.872|    94.33%|   0:00:00.0| 3399.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.267|   -0.585|-410.506| -472.897|    94.33%|   0:00:00.0| 3437.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -0.267|   -0.585|-410.179| -472.570|    94.33%|   0:00:00.0| 3437.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -0.267|   -0.585|-409.088| -471.479|    94.32%|   0:00:01.0| 3437.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -0.267|   -0.585|-408.468| -470.860|    94.31%|   0:00:00.0| 3437.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -0.267|   -0.585|-408.357| -470.748|    94.31%|   0:00:00.0| 3437.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.267|   -0.585|-408.356| -470.748|    94.31%|   0:00:01.0| 3437.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_19_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.8 real=0:00:12.0 mem=3437.9M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:12.8 real=0:00:12.0 mem=3437.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.585| -62.391|
|reg2reg   |-0.267|-408.356|
|HEPG      |-0.267|-408.356|
|All Paths |-0.585|-470.748|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.292 TNS Slack -470.748 Density 94.31
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 35 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.585| -62.391|
|reg2reg   |-0.267|-408.340|
|HEPG      |-0.267|-408.340|
|All Paths |-0.585|-470.731|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 328 constrained nets 
Layer 5 has 6 constrained nets 
Layer 7 has 140 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:14.0 real=0:00:14.0 mem=3437.9M) ***
(I,S,L,T): WC_VIEW: 149.23, 64.974, 2.4239, 216.628
*** SetupOpt [finish] : cpu/real = 0:00:26.2/0:00:26.2 (1.0), totSession cpu/real = 6:18:39.8/6:18:34.0 (1.0), mem = 3418.8M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (6:18:40 mem=3418.8M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 58897 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3418.8MB
Summary Report:
Instances move: 0 (out of 58773 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3418.8MB
*** Finished refinePlace (6:18:42 mem=3418.8M) ***
End: GigaOpt Optimization in TNS mode
End: GigaOpt TNS recovery
Default Rule : ""
Non Default Rules :
Worst Slack : -0.267 ns

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1875 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.585 ns

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1875 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=3475.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=3475.1M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3475.1M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3475.1M

------------------------------------------------------------
     Pre-ecoRoute Summary (Recovery)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.585  | -0.267  | -0.585  |
|           TNS (ns):|-470.727 |-408.336 | -62.391 |
|    Violating Paths:|  3185   |  3025   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.307%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3475.1M
**optDesign ... cpu = 0:17:39, real = 0:17:36, mem = 2946.0M, totSessionCpu=6:18:46 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 121
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 121

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sun Mar  6 22:28:43 2022
#
#num needed restored net=0
#need_extraction net=0 (total=62846)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Processed 285 dirty instances, 2529 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(59 insts marked dirty, reset pre-exisiting dirty flag on 61 insts, 125 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun Mar  6 22:28:47 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 62844 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2751.80 (MB), peak = 3272.89 (MB)
#Merging special wires: starts on Sun Mar  6 22:28:51 2022 with memory = 2751.80 (MB), peak = 3272.89 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 492.75500 90.90000 ) on M1 for NET FE_PHN9894_core_instance_array_out_154. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 377.72000 276.30000 ) on M1 for NET FE_OFN15412_core_instance_array_out_96. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 476.80000 6.20000 ) on M1 for NET FE_OFN15424_core_instance_array_out_117. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 500.40000 2.60000 ) on M1 for NET FE_OFN15424_core_instance_array_out_117. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 165.92000 134.10000 ) on M1 for NET FE_PSN10070_FE_OFN354_core_instance_array_out_13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 150.52000 103.50000 ) on M1 for NET FE_PSN10070_FE_OFN354_core_instance_array_out_13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 299.52000 125.10000 ) on M1 for NET FE_OCPN7988_FE_OFN15444_core_instance_array_out_74. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 535.06000 87.30000 ) on M1 for NET FE_OCPN16313_core_instance_array_out_155. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 259.92000 153.90000 ) on M1 for NET core_instance_array_out_31. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 508.10000 288.90000 ) on M1 for NET n5395. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 324.51500 81.90000 ) on M1 for NET FE_OFN635_core_instance_pmem_in_33. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 307.87500 141.30000 ) on M1 for NET FE_OFN322_core_instance_array_out_76. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 335.91500 177.30000 ) on M1 for NET n15379. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 325.08500 81.90000 ) on M1 for NET FE_PSN11507_FE_OFN635_core_instance_pmem_in_33. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 512.30000 288.90000 ) on M1 for NET FE_OCPN17255_FE_RN_7773_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 416.12000 220.50000 ) on M1 for NET DP_OP_1334J1_128_8403_n79. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 432.90000 454.51000 ) on M1 for NET core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q[42]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 208.32000 144.90000 ) on M1 for NET core_instance_array_out_38. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 308.74500 141.32500 ) on M1 for NET FE_PHN11279_FE_OFN322_core_instance_array_out_76. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 505.70000 522.91500 ) on M1 for NET FE_PHN9770_DP_OP_1333J1_127_8403_n30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#124 routed nets are extracted.
#    72 (0.11%) extracted nets are partially routed.
#62709 routed net(s) are imported.
#1 (0.00%) nets are without wires.
#12 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 62846.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Mar  6 22:28:52 2022
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 5.54 (MB)
#Total memory = 2751.80 (MB)
#Peak memory = 3272.89 (MB)
#
#
#Start global routing on Sun Mar  6 22:28:52 2022
#
#
#Start global routing initialization on Sun Mar  6 22:28:52 2022
#
#Number of eco nets is 154
#
#Start global routing data preparation on Sun Mar  6 22:28:52 2022
#
#Start routing resource analysis on Sun Mar  6 22:28:52 2022
#
#Routing resource analysis is done on Sun Mar  6 22:28:55 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2690           0       32041    98.37%
#  M2             V        2692           0       32041     0.00%
#  M3             H        2690           0       32041     0.00%
#  M4             V        2692           0       32041     0.00%
#  M5             H        2690           0       32041     0.00%
#  M6             V        2692           0       32041     0.00%
#  M7             H         672           0       32041     0.00%
#  M8             V         672           0       32041     0.00%
#  --------------------------------------------------------------
#  Total                  17490       0.00%      256328    12.30%
#
#  334 nets (0.53%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar  6 22:28:55 2022
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2755.54 (MB), peak = 3272.89 (MB)
#
#
#Global routing initialization is done on Sun Mar  6 22:28:55 2022
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2756.67 (MB), peak = 3272.89 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2757.32 (MB), peak = 3272.89 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2757.32 (MB), peak = 3272.89 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2761.45 (MB), peak = 3272.89 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of routable nets = 62834.
#Total number of nets in the design = 62846.
#
#154 routable nets have only global wires.
#62680 routable nets have only detail routed wires.
#31 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#450 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           31                18             123  
#------------------------------------------------------------
#        Total           31                18             123  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                334          146               100           62353  
#-------------------------------------------------------------------------------
#        Total                334          146               100           62353  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            3(0.01%)   (0.01%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      3(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 334
#Total wire length = 1312012 um.
#Total half perimeter of net bounding box = 1170936 um.
#Total wire length on LAYER M1 = 3045 um.
#Total wire length on LAYER M2 = 340768 um.
#Total wire length on LAYER M3 = 417448 um.
#Total wire length on LAYER M4 = 349066 um.
#Total wire length on LAYER M5 = 140183 um.
#Total wire length on LAYER M6 = 47924 um.
#Total wire length on LAYER M7 = 2715 um.
#Total wire length on LAYER M8 = 10863 um.
#Total number of vias = 438108
#Total number of multi-cut vias = 259978 ( 59.3%)
#Total number of single cut vias = 178130 ( 40.7%)
#Up-Via Summary (total 438108):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            157986 ( 74.1%)     55175 ( 25.9%)     213161
# M2             14592 (  8.8%)    151632 ( 91.2%)     166224
# M3              4574 (  9.9%)     41663 ( 90.1%)      46237
# M4               712 (  7.6%)      8718 ( 92.4%)       9430
# M5               110 (  4.8%)      2180 ( 95.2%)       2290
# M6                89 ( 21.2%)       330 ( 78.8%)        419
# M7                67 ( 19.3%)       280 ( 80.7%)        347
#-----------------------------------------------------------
#               178130 ( 40.7%)    259978 ( 59.3%)     438108 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 10.09 (MB)
#Total memory = 2761.88 (MB)
#Peak memory = 3272.89 (MB)
#
#Finished global routing on Sun Mar  6 22:29:00 2022
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2756.50 (MB), peak = 3272.89 (MB)
#Start Track Assignment.
#Done with 18 horizontal wires in 2 hboxes and 27 vertical wires in 2 hboxes.
#Done with 1 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 334
#Total wire length = 1312564 um.
#Total half perimeter of net bounding box = 1170936 um.
#Total wire length on LAYER M1 = 3111 um.
#Total wire length on LAYER M2 = 341013 um.
#Total wire length on LAYER M3 = 417635 um.
#Total wire length on LAYER M4 = 349083 um.
#Total wire length on LAYER M5 = 140183 um.
#Total wire length on LAYER M6 = 47935 um.
#Total wire length on LAYER M7 = 2732 um.
#Total wire length on LAYER M8 = 10873 um.
#Total number of vias = 438108
#Total number of multi-cut vias = 259978 ( 59.3%)
#Total number of single cut vias = 178130 ( 40.7%)
#Up-Via Summary (total 438108):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            157986 ( 74.1%)     55175 ( 25.9%)     213161
# M2             14592 (  8.8%)    151632 ( 91.2%)     166224
# M3              4574 (  9.9%)     41663 ( 90.1%)      46237
# M4               712 (  7.6%)      8718 ( 92.4%)       9430
# M5               110 (  4.8%)      2180 ( 95.2%)       2290
# M6                89 ( 21.2%)       330 ( 78.8%)        419
# M7                67 ( 19.3%)       280 ( 80.7%)        347
#-----------------------------------------------------------
#               178130 ( 40.7%)    259978 ( 59.3%)     438108 
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2899.28 (MB), peak = 3272.89 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	2         4         6         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = 154.50 (MB)
#Total memory = 2900.77 (MB)
#Peak memory = 3272.89 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.3% of the total area was rechecked for DRC, and 9.9% required routing.
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            1        1        2
#	M2            0        4        4
#	Totals        1        5        6
#59 out of 58897 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.1%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            1        1        2
#	M2            0        4        4
#	Totals        1        5        6
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 2974.58 (MB), peak = 3272.89 (MB)
#start 1st optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            1        1        2
#	M2            0        1        1
#	Totals        1        2        3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2978.95 (MB), peak = 3272.89 (MB)
#start 2nd optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            1        1        2
#	M2            0        1        1
#	Totals        1        2        3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2979.06 (MB), peak = 3272.89 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2986.01 (MB), peak = 3272.89 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 334
#Total wire length = 1311564 um.
#Total half perimeter of net bounding box = 1170936 um.
#Total wire length on LAYER M1 = 3046 um.
#Total wire length on LAYER M2 = 340597 um.
#Total wire length on LAYER M3 = 417262 um.
#Total wire length on LAYER M4 = 349065 um.
#Total wire length on LAYER M5 = 140184 um.
#Total wire length on LAYER M6 = 47921 um.
#Total wire length on LAYER M7 = 2665 um.
#Total wire length on LAYER M8 = 10823 um.
#Total number of vias = 438038
#Total number of multi-cut vias = 259871 ( 59.3%)
#Total number of single cut vias = 178167 ( 40.7%)
#Up-Via Summary (total 438038):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            157976 ( 74.1%)     55159 ( 25.9%)     213135
# M2             14636 (  8.8%)    151576 ( 91.2%)     166212
# M3              4605 ( 10.0%)     41646 ( 90.0%)      46251
# M4               705 (  7.5%)      8713 ( 92.5%)       9418
# M5               107 (  4.7%)      2173 ( 95.3%)       2280
# M6                79 ( 19.6%)       324 ( 80.4%)        403
# M7                59 ( 17.4%)       280 ( 82.6%)        339
#-----------------------------------------------------------
#               178167 ( 40.7%)    259871 ( 59.3%)     438038 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = -134.98 (MB)
#Total memory = 2765.94 (MB)
#Peak memory = 3272.89 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2767.48 (MB), peak = 3272.89 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 334
#Total wire length = 1311564 um.
#Total half perimeter of net bounding box = 1170936 um.
#Total wire length on LAYER M1 = 3046 um.
#Total wire length on LAYER M2 = 340597 um.
#Total wire length on LAYER M3 = 417262 um.
#Total wire length on LAYER M4 = 349065 um.
#Total wire length on LAYER M5 = 140184 um.
#Total wire length on LAYER M6 = 47921 um.
#Total wire length on LAYER M7 = 2665 um.
#Total wire length on LAYER M8 = 10823 um.
#Total number of vias = 438038
#Total number of multi-cut vias = 259871 ( 59.3%)
#Total number of single cut vias = 178167 ( 40.7%)
#Up-Via Summary (total 438038):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            157976 ( 74.1%)     55159 ( 25.9%)     213135
# M2             14636 (  8.8%)    151576 ( 91.2%)     166212
# M3              4605 ( 10.0%)     41646 ( 90.0%)      46251
# M4               705 (  7.5%)      8713 ( 92.5%)       9418
# M5               107 (  4.7%)      2173 ( 95.3%)       2280
# M6                79 ( 19.6%)       324 ( 80.4%)        403
# M7                59 ( 17.4%)       280 ( 82.6%)        339
#-----------------------------------------------------------
#               178167 ( 40.7%)    259871 ( 59.3%)     438038 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 334
#Total wire length = 1311564 um.
#Total half perimeter of net bounding box = 1170936 um.
#Total wire length on LAYER M1 = 3046 um.
#Total wire length on LAYER M2 = 340597 um.
#Total wire length on LAYER M3 = 417262 um.
#Total wire length on LAYER M4 = 349065 um.
#Total wire length on LAYER M5 = 140184 um.
#Total wire length on LAYER M6 = 47921 um.
#Total wire length on LAYER M7 = 2665 um.
#Total wire length on LAYER M8 = 10823 um.
#Total number of vias = 438038
#Total number of multi-cut vias = 259871 ( 59.3%)
#Total number of single cut vias = 178167 ( 40.7%)
#Up-Via Summary (total 438038):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            157976 ( 74.1%)     55159 ( 25.9%)     213135
# M2             14636 (  8.8%)    151576 ( 91.2%)     166212
# M3              4605 ( 10.0%)     41646 ( 90.0%)      46251
# M4               705 (  7.5%)      8713 ( 92.5%)       9418
# M5               107 (  4.7%)      2173 ( 95.3%)       2280
# M6                79 ( 19.6%)       324 ( 80.4%)        403
# M7                59 ( 17.4%)       280 ( 82.6%)        339
#-----------------------------------------------------------
#               178167 ( 40.7%)    259871 ( 59.3%)     438038 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:31
#Elapsed time = 00:00:30
#Increased memory = -132.99 (MB)
#Total memory = 2767.93 (MB)
#Peak memory = 3272.89 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:02
#Elapsed time = 00:01:02
#Increased memory = -219.63 (MB)
#Total memory = 2726.37 (MB)
#Peak memory = 3272.89 (MB)
#Number of warnings = 23
#Total number of warnings = 61
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar  6 22:29:45 2022
#
**optDesign ... cpu = 0:18:42, real = 0:18:39, mem = 2677.8M, totSessionCpu=6:19:49 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=58897 and nets=62846 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_1571_ieng6-641.ucsd.edu_cdrewes_POJz9h/fullchip_1571_An8EWw.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3254.3M)
Extracted 10.0003% (CPU Time= 0:00:02.6  MEM= 3321.9M)
Extracted 20.0002% (CPU Time= 0:00:03.1  MEM= 3321.9M)
Extracted 30.0002% (CPU Time= 0:00:03.8  MEM= 3321.9M)
Extracted 40.0003% (CPU Time= 0:00:04.5  MEM= 3321.9M)
Extracted 50.0002% (CPU Time= 0:00:05.3  MEM= 3325.9M)
Extracted 60.0002% (CPU Time= 0:00:06.5  MEM= 3325.9M)
Extracted 70.0003% (CPU Time= 0:00:08.6  MEM= 3325.9M)
Extracted 80.0002% (CPU Time= 0:00:10.6  MEM= 3325.9M)
Extracted 90.0002% (CPU Time= 0:00:11.4  MEM= 3325.9M)
Extracted 100% (CPU Time= 0:00:14.0  MEM= 3325.9M)
Number of Extracted Resistors     : 1151662
Number of Extracted Ground Cap.   : 1142351
Number of Extracted Coupling Cap. : 2051184
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3294.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:19.1  Real Time: 0:00:18.0  MEM: 3294.625M)
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3301.62)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 62834
AAE_INFO-618: Total number of nets in the design is 62846,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3360.92 CPU=0:00:23.8 REAL=0:00:24.0)
End delay calculation (fullDC). (MEM=3360.92 CPU=0:00:26.5 REAL=0:00:26.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3360.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3360.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3296.04)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 62834. 
Total number of fetched objects 62834
AAE_INFO-618: Total number of nets in the design is 62846,  18.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3302.19 CPU=0:00:13.4 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=3302.19 CPU=0:00:13.8 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:54.3 real=0:00:54.0 totSessionCpu=6:21:02 mem=3302.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=3302.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=3302.2M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3302.2M
** Profile ** DRVs :  cpu=0:00:01.4, mem=3317.5M

------------------------------------------------------------
     Post-ecoRoute Summary (Recovery)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.582  | -0.266  | -0.582  |
|           TNS (ns):|-462.053 |-400.086 | -61.967 |
|    Violating Paths:|  3157   |  2997   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.307%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3317.5M
**optDesign ... cpu = 0:19:58, real = 0:19:54, mem = 2824.9M, totSessionCpu=6:21:05 **
**optDesign ... cpu = 0:19:58, real = 0:19:54, mem = 2824.9M, totSessionCpu=6:21:05 **
Running LEF-safe VT swap in recovery
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 328 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:21:05.4/6:20:57.9 (1.0), mem = 3279.5M
(I,S,L,T): WC_VIEW: 149.229, 64.7713, 2.4239, 216.424
*info: 328 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.582 TNS Slack -462.055 Density 94.31
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.582| -61.967|
|reg2reg   |-0.266|-400.088|
|HEPG      |-0.266|-400.088|
|All Paths |-0.582|-462.055|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.266|   -0.582|-400.088| -462.055|    94.31%|   0:00:00.0| 3435.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -0.266|   -0.582|-400.088| -462.055|    94.31%|   0:00:03.0| 3435.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_102_/E                          |
|  -0.266|   -0.582|-400.088| -462.055|    94.31%|   0:00:01.0| 3435.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory7_reg_34_/D  |
|  -0.266|   -0.582|-400.088| -462.055|    94.31%|   0:00:00.0| 3435.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_19_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.7 real=0:00:04.0 mem=3435.1M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:04.4 real=0:00:05.0 mem=3435.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.582| -61.967|
|reg2reg   |-0.266|-400.088|
|HEPG      |-0.266|-400.088|
|All Paths |-0.582|-462.055|
+----------+------+--------+

OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.582| -61.967|
|reg2reg   |-0.266|-400.088|
|HEPG      |-0.266|-400.088|
|All Paths |-0.582|-462.055|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 328 constrained nets 
Layer 5 has 6 constrained nets 
Layer 7 has 140 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:05.2 real=0:00:06.0 mem=3435.1M) ***
(I,S,L,T): WC_VIEW: 149.229, 64.7713, 2.4239, 216.424
*** SetupOpt [finish] : cpu/real = 0:00:19.0/0:00:19.0 (1.0), totSession cpu/real = 6:21:24.4/6:21:16.8 (1.0), mem = 3416.0M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:20:18, real = 0:20:14, mem = 3036.7M, totSessionCpu=6:21:25 **
** Profile ** Start :  cpu=0:00:00.0, mem=3346.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=3346.0M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3356.0M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3356.0M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.582  | -0.266  | -0.582  |
|           TNS (ns):|-462.053 |-400.086 | -61.967 |
|    Violating Paths:|  3157   |  2997   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.307%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3356.0M
Info: 328 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3039.60MB/4552.06MB/3271.05MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3039.60MB/4552.06MB/3271.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3039.60MB/4552.06MB/3271.05MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-06 22:31:24 (2022-Mar-07 06:31:24 GMT)
2022-Mar-06 22:31:25 (2022-Mar-07 06:31:25 GMT): 10%
2022-Mar-06 22:31:25 (2022-Mar-07 06:31:25 GMT): 20%
2022-Mar-06 22:31:25 (2022-Mar-07 06:31:25 GMT): 30%
2022-Mar-06 22:31:25 (2022-Mar-07 06:31:25 GMT): 40%
2022-Mar-06 22:31:25 (2022-Mar-07 06:31:25 GMT): 50%
2022-Mar-06 22:31:25 (2022-Mar-07 06:31:25 GMT): 60%
2022-Mar-06 22:31:25 (2022-Mar-07 06:31:25 GMT): 70%
2022-Mar-06 22:31:25 (2022-Mar-07 06:31:25 GMT): 80%
2022-Mar-06 22:31:25 (2022-Mar-07 06:31:25 GMT): 90%

Finished Levelizing
2022-Mar-06 22:31:25 (2022-Mar-07 06:31:25 GMT)

Starting Activity Propagation
2022-Mar-06 22:31:25 (2022-Mar-07 06:31:25 GMT)
2022-Mar-06 22:31:26 (2022-Mar-07 06:31:26 GMT): 10%
2022-Mar-06 22:31:26 (2022-Mar-07 06:31:26 GMT): 20%

Finished Activity Propagation
2022-Mar-06 22:31:28 (2022-Mar-07 06:31:28 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=3041.12MB/4552.06MB/3271.05MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-06 22:31:28 (2022-Mar-07 06:31:28 GMT)
 ... Calculating switching power
2022-Mar-06 22:31:28 (2022-Mar-07 06:31:28 GMT): 10%
2022-Mar-06 22:31:28 (2022-Mar-07 06:31:28 GMT): 20%
2022-Mar-06 22:31:28 (2022-Mar-07 06:31:28 GMT): 30%
2022-Mar-06 22:31:29 (2022-Mar-07 06:31:29 GMT): 40%
2022-Mar-06 22:31:29 (2022-Mar-07 06:31:29 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-06 22:31:29 (2022-Mar-07 06:31:29 GMT): 60%
2022-Mar-06 22:31:30 (2022-Mar-07 06:31:30 GMT): 70%
2022-Mar-06 22:31:30 (2022-Mar-07 06:31:30 GMT): 80%
2022-Mar-06 22:31:33 (2022-Mar-07 06:31:33 GMT): 90%

Finished Calculating power
2022-Mar-06 22:31:35 (2022-Mar-07 06:31:35 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=3041.54MB/4552.06MB/3271.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3041.54MB/4552.06MB/3271.05MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:11, mem(process/total/peak)=3041.54MB/4552.06MB/3271.05MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3041.54MB/4552.06MB/3271.05MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-06 22:31:35 (2022-Mar-07 06:31:35 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      153.57856024 	   65.4229%
Total Switching Power:      78.63935445 	   33.4995%
Total Leakage Power:         2.52960884 	    1.0776%
Total Power:               234.74752320
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         89.68       3.802      0.7907       94.27       40.16
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      58.14       60.95       1.691       120.8       51.45
Clock (Combinational)              5.756       13.89     0.04817       19.69       8.389
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              153.6       78.64        2.53       234.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      153.6       78.64        2.53       234.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.756       13.89     0.04817       19.69       8.389
-----------------------------------------------------------------------------------------
Total                              5.756       13.89     0.04817       19.69       8.389
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001200 usec 
Clock Toggle Rate:  1666.6666 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00403 (CKBD16):           0.1394
*              Highest Leakage Power: DP_OP_1332J1_126_8403_U176 (CMPE42D2):        0.0002646
*                Total Cap:      4.36267e-10 F
*                Total instances in design: 58897
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3057.10MB/4559.06MB/3271.05MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:21:42.1/6:21:34.5 (1.0), mem = 3382.1M
(I,S,L,T): WC_VIEW: 149.158, 64.7506, 2.4239, 216.332
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.582  TNS Slack -462.055 Density 94.31
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    94.31%|        -|  -0.582|-462.055|   0:00:00.0| 3382.1M|
|    94.31%|        0|  -0.582|-462.055|   0:00:07.0| 3401.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.582  TNS Slack -462.055 Density 94.31
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 328 constrained nets 
Layer 5 has 6 constrained nets 
Layer 7 has 140 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:11.7) (real = 0:00:12.0) **
(I,S,L,T): WC_VIEW: 149.158, 64.7506, 2.4239, 216.332
*** PowerOpt [finish] : cpu/real = 0:00:12.4/0:00:12.4 (1.0), totSession cpu/real = 6:21:54.5/6:21:46.9 (1.0), mem = 3401.2M
Checking setup slack degradation ...
Using Power View: WC_VIEW.
Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3083.68MB/4597.22MB/3271.05MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-06 22:31:52 (2022-Mar-07 06:31:52 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      153.57856024 	   65.4229%
Total Switching Power:      78.63935445 	   33.4995%
Total Leakage Power:         2.52960884 	    1.0776%
Total Power:               234.74752320
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         89.68       3.802      0.7907       94.27       40.16
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      58.14       60.95       1.691       120.8       51.45
Clock (Combinational)              5.756       13.89     0.04817       19.69       8.389
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              153.6       78.64        2.53       234.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      153.6       78.64        2.53       234.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.756       13.89     0.04817       19.69       8.389
-----------------------------------------------------------------------------------------
Total                              5.756       13.89     0.04817       19.69       8.389
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001200 usec 
Clock Toggle Rate:  1666.6666 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00403 (CKBD16):           0.1394
*              Highest Leakage Power: DP_OP_1332J1_126_8403_U176 (CMPE42D2):        0.0002646
*                Total Cap:      4.36267e-10 F
*                Total instances in design: 58897
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3090.59MB/4604.22MB/3271.05MB)

** Power Reclaim End WNS Slack -0.582  TNS Slack -462.055 
End: Power Optimization (cpu=0:00:17, real=0:00:17, mem=3346.11M, totSessionCpu=6:21:59).
**optDesign ... cpu = 0:20:52, real = 0:20:48, mem = 3039.9M, totSessionCpu=6:21:59 **
Finish postRoute recovery in postEcoRoute mode (cpu=0:03:48, real=0:03:46, mem=3346.11M, totSessionCpu=6:21:59).
**optDesign ... cpu = 0:20:52, real = 0:20:48, mem = 3039.9M, totSessionCpu=6:21:59 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.
Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3040.14MB/4542.14MB/3271.05MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-06 22:31:58 (2022-Mar-07 06:31:58 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      153.57856024 	   65.4229%
Total Switching Power:      78.63935445 	   33.4995%
Total Leakage Power:         2.52960884 	    1.0776%
Total Power:               234.74752320
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         89.68       3.802      0.7907       94.27       40.16
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      58.14       60.95       1.691       120.8       51.45
Clock (Combinational)              5.756       13.89     0.04817       19.69       8.389
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              153.6       78.64        2.53       234.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      153.6       78.64        2.53       234.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.756       13.89     0.04817       19.69       8.389
-----------------------------------------------------------------------------------------
Total                              5.756       13.89     0.04817       19.69       8.389
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001200 usec 
Clock Toggle Rate:  1666.6666 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=3056.59MB/4552.64MB/3271.05MB)


Output file is ./timingReports/fullchip_postRoute.power.
**optDesign ... cpu = 0:20:58, real = 0:20:54, mem = 3040.1M, totSessionCpu=6:22:05 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:20:58, real = 0:20:54, mem = 3032.0M, totSessionCpu=6:22:05 **
** Profile ** Start :  cpu=0:00:00.0, mem=3345.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=3345.6M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 62834
AAE_INFO-618: Total number of nets in the design is 62846,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:21.4 REAL=0:00:21.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:23.8 REAL=0:00:24.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 62834. 
Total number of fetched objects 62834
AAE_INFO-618: Total number of nets in the design is 62846,  13.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:09.1 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:09.4 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:44.4 real=0:00:44.0 totSessionCpu=0:03:19 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:45.4, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.6, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:49.3/0:00:49.1 (1.0), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:49.4, mem=3355.6M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3347.6M
** Profile ** DRVs :  cpu=0:00:03.1, mem=3345.6M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.582  | -0.266  | -0.582  |
|           TNS (ns):|-462.053 |-400.086 | -61.967 |
|    Violating Paths:|  3157   |  2997   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.111  | -0.111  | -0.013  |
|           TNS (ns):| -21.474 | -21.173 | -0.301  |
|    Violating Paths:|   820   |   622   |   198   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.307%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3345.6M
**optDesign ... cpu = 0:21:52, real = 0:21:50, mem = 3020.0M, totSessionCpu=6:22:59 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2943.8M, totSessionCpu=6:22:59 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.



Starting Activity Propagation
2022-Mar-06 22:33:06 (2022-Mar-07 06:33:06 GMT)
2022-Mar-06 22:33:07 (2022-Mar-07 06:33:07 GMT): 10%
2022-Mar-06 22:33:08 (2022-Mar-07 06:33:08 GMT): 20%

Finished Activity Propagation
2022-Mar-06 22:33:09 (2022-Mar-07 06:33:09 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 3007.2M, totSessionCpu=6:23:18 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3338.3M, init mem=3338.3M)
*info: Placed = 58897          (Fixed = 167)
*info: Unplaced = 0           
Placement Density:94.25%(273169/289845)
Placement Density (including fixed std cells):94.25%(273169/289845)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=3335.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 58897

Instance distribution across the VT partitions:

 LVT : inst = 29024 (49.3%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 29024 (49.3%)

 HVT : inst = 29873 (50.7%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 29873 (50.7%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=58897 and nets=62846 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_1571_ieng6-641.ucsd.edu_cdrewes_POJz9h/fullchip_1571_An8EWw.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3326.3M)
Extracted 10.0003% (CPU Time= 0:00:02.7  MEM= 3393.8M)
Extracted 20.0002% (CPU Time= 0:00:03.2  MEM= 3393.8M)
Extracted 30.0002% (CPU Time= 0:00:03.7  MEM= 3393.8M)
Extracted 40.0003% (CPU Time= 0:00:04.3  MEM= 3393.8M)
Extracted 50.0002% (CPU Time= 0:00:05.1  MEM= 3397.8M)
Extracted 60.0002% (CPU Time= 0:00:06.2  MEM= 3397.8M)
Extracted 70.0003% (CPU Time= 0:00:08.1  MEM= 3397.8M)
Extracted 80.0002% (CPU Time= 0:00:10.2  MEM= 3397.8M)
Extracted 90.0002% (CPU Time= 0:00:10.9  MEM= 3397.8M)
Extracted 100% (CPU Time= 0:00:13.3  MEM= 3397.8M)
Number of Extracted Resistors     : 1151662
Number of Extracted Ground Cap.   : 1142351
Number of Extracted Coupling Cap. : 2051184
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3366.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:18.3  Real Time: 0:00:17.0  MEM: 3366.547M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3355.82)
Total number of fetched objects 62834
AAE_INFO-618: Total number of nets in the design is 62846,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3415.11 CPU=0:00:22.9 REAL=0:00:22.0)
End delay calculation (fullDC). (MEM=3415.11 CPU=0:00:24.8 REAL=0:00:24.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3415.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 3415.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3330.23)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 62834. 
Total number of fetched objects 62834
AAE_INFO-618: Total number of nets in the design is 62846,  18.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3336.38 CPU=0:00:13.5 REAL=0:00:13.0)
End delay calculation (fullDC). (MEM=3336.38 CPU=0:00:13.9 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:51.2 real=0:00:51.0 totSessionCpu=6:24:31 mem=3336.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=3336.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=3336.4M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3336.4M
** Profile ** DRVs :  cpu=0:00:01.3, mem=3351.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.582  | -0.266  | -0.582  |
|           TNS (ns):|-462.053 |-400.086 | -61.967 |
|    Violating Paths:|  3157   |  2997   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.307%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3351.6M
**optDesign ... cpu = 0:01:35, real = 0:01:33, mem = 2874.4M, totSessionCpu=6:24:34 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       328 (unrouted=0, trialRouted=0, noStatus=0, routed=328, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62518 (unrouted=12, trialRouted=0, noStatus=0, routed=62506, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 327 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 289659.240um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       11824
      Delay constrained sinks:     11824
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 11824 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats PRO initial state:
    cell counts      : b=295, i=32, icg=0, nicg=0, l=0, total=327
    cell areas       : b=2004.480um^2, i=249.840um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2254.320um^2
    cell capacitance : b=1.099pF, i=0.534pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.633pF
    sink capacitance : count=11824, total=11.374pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.819pF, leaf=6.805pF, total=7.624pF
    wire lengths     : top=0.000um, trunk=6035.855um, leaf=45799.740um, total=51835.595um
    hp wire lengths  : top=0.000um, trunk=4773.000um, leaf=11385.400um, total=16158.400um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=179 avg=0.034ns sd=0.021ns min=0.009ns max=0.090ns {154 <= 0.063ns, 23 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=149 avg=0.079ns sd=0.025ns min=0.018ns max=0.103ns {22 <= 0.063ns, 16 <= 0.084ns, 98 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 9 CKBD16: 148 BUFFD12: 3 CKBD12: 11 BUFFD8: 2 CKBD8: 4 BUFFD6: 3 CKBD6: 11 BUFFD4: 8 CKBD4: 1 CKBD3: 14 BUFFD2: 3 CKBD2: 41 BUFFD1: 17 CKBD1: 4 BUFFD0: 1 CKBD0: 15 
     Invs: INVD16: 22 CKND16: 8 CKND12: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.455, max=1.671, avg=1.010, sd=0.313], skew [1.216 vs 0.057*], 32.3% {0.860, 0.917} (wid=0.052 ws=0.024) (gid=1.634 gs=1.202)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:01.1 real=0:00:01.1)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 328, tested: 328, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=295, i=32, icg=0, nicg=0, l=0, total=327
    cell areas       : b=2004.480um^2, i=249.840um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2254.320um^2
    cell capacitance : b=1.099pF, i=0.534pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.633pF
    sink capacitance : count=11824, total=11.374pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.819pF, leaf=6.805pF, total=7.624pF
    wire lengths     : top=0.000um, trunk=6035.855um, leaf=45799.740um, total=51835.595um
    hp wire lengths  : top=0.000um, trunk=4773.000um, leaf=11385.400um, total=16158.400um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=179 avg=0.034ns sd=0.021ns min=0.009ns max=0.090ns {154 <= 0.063ns, 23 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=149 avg=0.079ns sd=0.025ns min=0.018ns max=0.103ns {22 <= 0.063ns, 16 <= 0.084ns, 98 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 9 CKBD16: 148 BUFFD12: 3 CKBD12: 11 BUFFD8: 2 CKBD8: 4 BUFFD6: 3 CKBD6: 11 BUFFD4: 8 CKBD4: 1 CKBD3: 14 BUFFD2: 3 CKBD2: 41 BUFFD1: 17 CKBD1: 4 BUFFD0: 1 CKBD0: 15 
     Invs: INVD16: 22 CKND16: 8 CKND12: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.455, max=1.671, avg=1.010, sd=0.313], skew [1.216 vs 0.057*], 32.3% {0.860, 0.917} (wid=0.052 ws=0.024) (gid=1.634 gs=1.202)
  Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock DAG stats PRO final:
    cell counts      : b=295, i=32, icg=0, nicg=0, l=0, total=327
    cell areas       : b=2004.480um^2, i=249.840um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2254.320um^2
    cell capacitance : b=1.099pF, i=0.534pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.633pF
    sink capacitance : count=11824, total=11.374pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.819pF, leaf=6.805pF, total=7.624pF
    wire lengths     : top=0.000um, trunk=6035.855um, leaf=45799.740um, total=51835.595um
    hp wire lengths  : top=0.000um, trunk=4773.000um, leaf=11385.400um, total=16158.400um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=179 avg=0.034ns sd=0.021ns min=0.009ns max=0.090ns {154 <= 0.063ns, 23 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=149 avg=0.079ns sd=0.025ns min=0.018ns max=0.103ns {22 <= 0.063ns, 16 <= 0.084ns, 98 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 9 CKBD16: 148 BUFFD12: 3 CKBD12: 11 BUFFD8: 2 CKBD8: 4 BUFFD6: 3 CKBD6: 11 BUFFD4: 8 CKBD4: 1 CKBD3: 14 BUFFD2: 3 CKBD2: 41 BUFFD1: 17 CKBD1: 4 BUFFD0: 1 CKBD0: 15 
     Invs: INVD16: 22 CKND16: 8 CKND12: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.455, max=1.671, avg=1.010, sd=0.313], skew [1.216 vs 0.057*], 32.3% {0.860, 0.917} (wid=0.052 ws=0.024) (gid=1.634 gs=1.202)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       328 (unrouted=0, trialRouted=0, noStatus=0, routed=328, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62518 (unrouted=12, trialRouted=0, noStatus=0, routed=62506, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:06.6 real=0:00:06.6)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
**INFO: Start fixing DRV (Mem = 3324.88M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 328 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:24:48.1/6:24:41.1 (1.0), mem = 3324.9M
(I,S,L,T): WC_VIEW: 149.158, 64.7506, 2.4239, 216.332
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|    41|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.58|  -462.18|       0|       0|       0|  94.31|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.58|  -462.18|       1|       0|       0|  94.31| 0:00:01.0|  3480.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.58|  -462.18|       0|       0|       0|  94.31| 0:00:00.0|  3480.3M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 328 constrained nets 
Layer 5 has 6 constrained nets 
Layer 7 has 140 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:05.0 real=0:00:05.0 mem=3480.3M) ***

(I,S,L,T): WC_VIEW: 149.157, 64.7509, 2.42392, 216.332
*** DrvOpt [finish] : cpu/real = 0:00:12.5/0:00:12.5 (1.0), totSession cpu/real = 6:25:00.6/6:24:53.6 (1.0), mem = 3461.2M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (6:25:01 mem=3461.2M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 58898 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3461.2MB
Summary Report:
Instances move: 0 (out of 58774 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 3461.2MB
*** Finished refinePlace (6:25:03 mem=3461.2M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:04, real = 0:02:02, mem = 3035.5M, totSessionCpu=6:25:03 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:15, Mem = 3405.19M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=3405.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=3405.2M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=3407.2M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3407.2M

------------------------------------------------------------
     SI Timing Summary (cpu=0.25min real=0.25min mem=3405.2M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.582  | -0.266  | -0.582  |
|           TNS (ns):|-462.180 |-400.252 | -61.929 |
|    Violating Paths:|  3160   |  3000   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.308%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3407.2M
**optDesign ... cpu = 0:02:06, real = 0:02:05, mem = 3025.6M, totSessionCpu=6:25:05 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:02:09, real = 0:02:07, mem = 2979.2M, totSessionCpu=6:25:08 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:02, mem=3391.66M, totSessionCpu=6:25:09).
**optDesign ... cpu = 0:02:10, real = 0:02:09, mem = 2979.6M, totSessionCpu=6:25:09 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=3391.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=3391.7M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3401.7M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3401.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.582  | -0.266  | -0.582  |
|           TNS (ns):|-462.180 |-400.252 | -61.929 |
|    Violating Paths:|  3160   |  3000   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.308%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3401.7M
**optDesign ... cpu = 0:02:14, real = 0:02:12, mem = 2980.3M, totSessionCpu=6:25:13 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 2
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 2

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sun Mar  6 22:35:09 2022
#
#num needed restored net=0
#need_extraction net=0 (total=62847)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Processed 1 dirty instance, 9 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 2 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun Mar  6 22:35:13 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 62845 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2915.05 (MB), peak = 3272.89 (MB)
#Merging special wires: starts on Sun Mar  6 22:35:17 2022 with memory = 2915.30 (MB), peak = 3272.89 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 6.40000 341.00000 ) on M1 for NET FE_OFN173_core_instance_kmem_instance_N236. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 6.88500 341.10000 ) on M1 for NET FE_PDN11509_FE_OFN173_core_instance_kmem_instance_N236. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#2 routed nets are extracted.
#    2 (0.00%) extracted nets are partially routed.
#62833 routed net(s) are imported.
#12 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 62847.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Mar  6 22:35:18 2022
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 5.53 (MB)
#Total memory = 2915.30 (MB)
#Peak memory = 3272.89 (MB)
#
#
#Start global routing on Sun Mar  6 22:35:18 2022
#
#
#Start global routing initialization on Sun Mar  6 22:35:18 2022
#
#Number of eco nets is 2
#
#Start global routing data preparation on Sun Mar  6 22:35:18 2022
#
#Start routing resource analysis on Sun Mar  6 22:35:18 2022
#
#Routing resource analysis is done on Sun Mar  6 22:35:21 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2690           0       32041    98.37%
#  M2             V        2692           0       32041     0.00%
#  M3             H        2690           0       32041     0.00%
#  M4             V        2692           0       32041     0.00%
#  M5             H        2690           0       32041     0.00%
#  M6             V        2692           0       32041     0.00%
#  M7             H         672           0       32041     0.00%
#  M8             V         672           0       32041     0.00%
#  --------------------------------------------------------------
#  Total                  17490       0.00%      256328    12.30%
#
#  334 nets (0.53%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar  6 22:35:21 2022
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2918.98 (MB), peak = 3272.89 (MB)
#
#
#Global routing initialization is done on Sun Mar  6 22:35:21 2022
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2920.11 (MB), peak = 3272.89 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2920.50 (MB), peak = 3272.89 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2920.50 (MB), peak = 3272.89 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2921.83 (MB), peak = 3272.89 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of routable nets = 62835.
#Total number of nets in the design = 62847.
#
#2 routable nets have only global wires.
#62833 routable nets have only detail routed wires.
#481 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               2  
#-----------------------------
#        Total               2  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                334          146               100           62354  
#-------------------------------------------------------------------------------
#        Total                334          146               100           62354  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 334
#Total wire length = 1311594 um.
#Total half perimeter of net bounding box = 1170988 um.
#Total wire length on LAYER M1 = 3046 um.
#Total wire length on LAYER M2 = 340618 um.
#Total wire length on LAYER M3 = 417271 um.
#Total wire length on LAYER M4 = 349065 um.
#Total wire length on LAYER M5 = 140184 um.
#Total wire length on LAYER M6 = 47921 um.
#Total wire length on LAYER M7 = 2665 um.
#Total wire length on LAYER M8 = 10823 um.
#Total number of vias = 438043
#Total number of multi-cut vias = 259871 ( 59.3%)
#Total number of single cut vias = 178172 ( 40.7%)
#Up-Via Summary (total 438043):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            157978 ( 74.1%)     55159 ( 25.9%)     213137
# M2             14639 (  8.8%)    151576 ( 91.2%)     166215
# M3              4605 ( 10.0%)     41646 ( 90.0%)      46251
# M4               705 (  7.5%)      8713 ( 92.5%)       9418
# M5               107 (  4.7%)      2173 ( 95.3%)       2280
# M6                79 ( 19.6%)       324 ( 80.4%)        403
# M7                59 ( 17.4%)       280 ( 82.6%)        339
#-----------------------------------------------------------
#               178172 ( 40.7%)    259871 ( 59.3%)     438043 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 6.96 (MB)
#Total memory = 2922.26 (MB)
#Peak memory = 3272.89 (MB)
#
#Finished global routing on Sun Mar  6 22:35:26 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2916.90 (MB), peak = 3272.89 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 334
#Total wire length = 1311596 um.
#Total half perimeter of net bounding box = 1170988 um.
#Total wire length on LAYER M1 = 3046 um.
#Total wire length on LAYER M2 = 340618 um.
#Total wire length on LAYER M3 = 417272 um.
#Total wire length on LAYER M4 = 349065 um.
#Total wire length on LAYER M5 = 140184 um.
#Total wire length on LAYER M6 = 47921 um.
#Total wire length on LAYER M7 = 2665 um.
#Total wire length on LAYER M8 = 10823 um.
#Total number of vias = 438043
#Total number of multi-cut vias = 259871 ( 59.3%)
#Total number of single cut vias = 178172 ( 40.7%)
#Up-Via Summary (total 438043):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            157978 ( 74.1%)     55159 ( 25.9%)     213137
# M2             14639 (  8.8%)    151576 ( 91.2%)     166215
# M3              4605 ( 10.0%)     41646 ( 90.0%)      46251
# M4               705 (  7.5%)      8713 ( 92.5%)       9418
# M5               107 (  4.7%)      2173 ( 95.3%)       2280
# M6                79 ( 19.6%)       324 ( 80.4%)        403
# M7                59 ( 17.4%)       280 ( 82.6%)        339
#-----------------------------------------------------------
#               178172 ( 40.7%)    259871 ( 59.3%)     438043 
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3050.38 (MB), peak = 3272.89 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 142.07 (MB)
#Total memory = 3051.84 (MB)
#Peak memory = 3272.89 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 0.3% required routing.
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#1 out of 58898 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3074.23 (MB), peak = 3272.89 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3078.31 (MB), peak = 3272.89 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 334
#Total wire length = 1311595 um.
#Total half perimeter of net bounding box = 1170988 um.
#Total wire length on LAYER M1 = 3046 um.
#Total wire length on LAYER M2 = 340594 um.
#Total wire length on LAYER M3 = 417272 um.
#Total wire length on LAYER M4 = 349088 um.
#Total wire length on LAYER M5 = 140185 um.
#Total wire length on LAYER M6 = 47921 um.
#Total wire length on LAYER M7 = 2665 um.
#Total wire length on LAYER M8 = 10823 um.
#Total number of vias = 438050
#Total number of multi-cut vias = 259871 ( 59.3%)
#Total number of single cut vias = 178179 ( 40.7%)
#Up-Via Summary (total 438050):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            157978 ( 74.1%)     55159 ( 25.9%)     213137
# M2             14642 (  8.8%)    151576 ( 91.2%)     166218
# M3              4609 ( 10.0%)     41646 ( 90.0%)      46255
# M4               705 (  7.5%)      8713 ( 92.5%)       9418
# M5               107 (  4.7%)      2173 ( 95.3%)       2280
# M6                79 ( 19.6%)       324 ( 80.4%)        403
# M7                59 ( 17.4%)       280 ( 82.6%)        339
#-----------------------------------------------------------
#               178179 ( 40.7%)    259871 ( 59.3%)     438050 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = -129.17 (MB)
#Total memory = 2922.82 (MB)
#Peak memory = 3272.89 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2924.36 (MB), peak = 3272.89 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 334
#Total wire length = 1311595 um.
#Total half perimeter of net bounding box = 1170988 um.
#Total wire length on LAYER M1 = 3046 um.
#Total wire length on LAYER M2 = 340594 um.
#Total wire length on LAYER M3 = 417272 um.
#Total wire length on LAYER M4 = 349088 um.
#Total wire length on LAYER M5 = 140185 um.
#Total wire length on LAYER M6 = 47921 um.
#Total wire length on LAYER M7 = 2665 um.
#Total wire length on LAYER M8 = 10823 um.
#Total number of vias = 438050
#Total number of multi-cut vias = 259871 ( 59.3%)
#Total number of single cut vias = 178179 ( 40.7%)
#Up-Via Summary (total 438050):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            157978 ( 74.1%)     55159 ( 25.9%)     213137
# M2             14642 (  8.8%)    151576 ( 91.2%)     166218
# M3              4609 ( 10.0%)     41646 ( 90.0%)      46255
# M4               705 (  7.5%)      8713 ( 92.5%)       9418
# M5               107 (  4.7%)      2173 ( 95.3%)       2280
# M6                79 ( 19.6%)       324 ( 80.4%)        403
# M7                59 ( 17.4%)       280 ( 82.6%)        339
#-----------------------------------------------------------
#               178179 ( 40.7%)    259871 ( 59.3%)     438050 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 334
#Total wire length = 1311595 um.
#Total half perimeter of net bounding box = 1170988 um.
#Total wire length on LAYER M1 = 3046 um.
#Total wire length on LAYER M2 = 340594 um.
#Total wire length on LAYER M3 = 417272 um.
#Total wire length on LAYER M4 = 349088 um.
#Total wire length on LAYER M5 = 140185 um.
#Total wire length on LAYER M6 = 47921 um.
#Total wire length on LAYER M7 = 2665 um.
#Total wire length on LAYER M8 = 10823 um.
#Total number of vias = 438050
#Total number of multi-cut vias = 259871 ( 59.3%)
#Total number of single cut vias = 178179 ( 40.7%)
#Up-Via Summary (total 438050):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            157978 ( 74.1%)     55159 ( 25.9%)     213137
# M2             14642 (  8.8%)    151576 ( 91.2%)     166218
# M3              4609 ( 10.0%)     41646 ( 90.0%)      46255
# M4               705 (  7.5%)      8713 ( 92.5%)       9418
# M5               107 (  4.7%)      2173 ( 95.3%)       2280
# M6                79 ( 19.6%)       324 ( 80.4%)        403
# M7                59 ( 17.4%)       280 ( 82.6%)        339
#-----------------------------------------------------------
#               178179 ( 40.7%)    259871 ( 59.3%)     438050 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = -127.18 (MB)
#Total memory = 2924.81 (MB)
#Peak memory = 3272.89 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:46
#Elapsed time = 00:00:46
#Increased memory = -100.34 (MB)
#Total memory = 2879.93 (MB)
#Peak memory = 3272.89 (MB)
#Number of warnings = 4
#Total number of warnings = 65
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar  6 22:35:55 2022
#
**optDesign ... cpu = 0:03:01, real = 0:02:59, mem = 2830.3M, totSessionCpu=6:26:00 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=58898 and nets=62847 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_1571_ieng6-641.ucsd.edu_cdrewes_POJz9h/fullchip_1571_An8EWw.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3357.3M)
Extracted 10.0002% (CPU Time= 0:00:02.6  MEM= 3424.9M)
Extracted 20.0002% (CPU Time= 0:00:03.1  MEM= 3424.9M)
Extracted 30.0003% (CPU Time= 0:00:03.8  MEM= 3424.9M)
Extracted 40.0002% (CPU Time= 0:00:04.3  MEM= 3424.9M)
Extracted 50.0003% (CPU Time= 0:00:05.1  MEM= 3428.9M)
Extracted 60.0002% (CPU Time= 0:00:06.4  MEM= 3428.9M)
Extracted 70.0002% (CPU Time= 0:00:08.8  MEM= 3428.9M)
Extracted 80.0003% (CPU Time= 0:00:10.8  MEM= 3428.9M)
Extracted 90.0002% (CPU Time= 0:00:11.5  MEM= 3428.9M)
Extracted 100% (CPU Time= 0:00:13.8  MEM= 3428.9M)
Number of Extracted Resistors     : 1151679
Number of Extracted Ground Cap.   : 1142365
Number of Extracted Coupling Cap. : 2051232
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3397.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:18.8  Real Time: 0:00:18.0  MEM: 3397.617M)
**optDesign ... cpu = 0:03:19, real = 0:03:17, mem = 2841.2M, totSessionCpu=6:26:18 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3377.16)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 62835
AAE_INFO-618: Total number of nets in the design is 62847,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3436.45 CPU=0:00:22.6 REAL=0:00:22.0)
End delay calculation (fullDC). (MEM=3436.45 CPU=0:00:25.3 REAL=0:00:25.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3436.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:01.0, MEM = 3436.4M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3395.57)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 62835. 
Total number of fetched objects 62835
AAE_INFO-618: Total number of nets in the design is 62847,  18.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3401.72 CPU=0:00:13.5 REAL=0:00:13.0)
End delay calculation (fullDC). (MEM=3401.72 CPU=0:00:13.8 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:52.7 real=0:00:52.0 totSessionCpu=6:27:11 mem=3401.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=3401.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=3401.7M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3401.7M
** Profile ** DRVs :  cpu=0:00:01.3, mem=3417.0M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.582  | -0.266  | -0.582  |
|           TNS (ns):|-462.053 |-400.086 | -61.967 |
|    Violating Paths:|  3157   |  2997   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.308%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3417.0M
**optDesign ... cpu = 0:04:15, real = 0:04:12, mem = 2965.5M, totSessionCpu=6:27:14 **
**optDesign ... cpu = 0:04:15, real = 0:04:12, mem = 2965.5M, totSessionCpu=6:27:14 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:19, real = 0:04:16, mem = 2961.3M, totSessionCpu=6:27:18 **
** Profile ** Start :  cpu=0:00:00.0, mem=3379.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=3379.0M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3389.0M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3380.0M
** Profile ** DRVs :  cpu=0:00:03.0, mem=3378.0M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.582  | -0.266  | -0.582  |
|           TNS (ns):|-462.053 |-400.086 | -61.967 |
|    Violating Paths:|  3157   |  2997   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.308%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3378.0M
**optDesign ... cpu = 0:04:24, real = 0:04:22, mem = 2959.0M, totSessionCpu=6:27:23 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2879.6M, totSessionCpu=6:27:23 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.



Starting Levelizing
2022-Mar-06 22:37:28 (2022-Mar-07 06:37:28 GMT)
2022-Mar-06 22:37:28 (2022-Mar-07 06:37:28 GMT): 10%
2022-Mar-06 22:37:28 (2022-Mar-07 06:37:28 GMT): 20%
2022-Mar-06 22:37:28 (2022-Mar-07 06:37:28 GMT): 30%
2022-Mar-06 22:37:28 (2022-Mar-07 06:37:28 GMT): 40%
2022-Mar-06 22:37:28 (2022-Mar-07 06:37:28 GMT): 50%
2022-Mar-06 22:37:28 (2022-Mar-07 06:37:28 GMT): 60%
2022-Mar-06 22:37:29 (2022-Mar-07 06:37:29 GMT): 70%
2022-Mar-06 22:37:29 (2022-Mar-07 06:37:29 GMT): 80%
2022-Mar-06 22:37:29 (2022-Mar-07 06:37:29 GMT): 90%

Finished Levelizing
2022-Mar-06 22:37:29 (2022-Mar-07 06:37:29 GMT)

Starting Activity Propagation
2022-Mar-06 22:37:29 (2022-Mar-07 06:37:29 GMT)
2022-Mar-06 22:37:30 (2022-Mar-07 06:37:30 GMT): 10%
2022-Mar-06 22:37:30 (2022-Mar-07 06:37:30 GMT): 20%

Finished Activity Propagation
2022-Mar-06 22:37:32 (2022-Mar-07 06:37:32 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 2955.5M, totSessionCpu=6:27:43 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3379.6M, init mem=3379.6M)
*info: Placed = 58898          (Fixed = 167)
*info: Unplaced = 0           
Placement Density:94.25%(273171/289845)
Placement Density (including fixed std cells):94.25%(273171/289845)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=3376.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 58898

Instance distribution across the VT partitions:

 LVT : inst = 29025 (49.3%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 29025 (49.3%)

 HVT : inst = 29873 (50.7%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 29873 (50.7%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=58898 and nets=62847 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_1571_ieng6-641.ucsd.edu_cdrewes_POJz9h/fullchip_1571_An8EWw.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3367.6M)
Extracted 10.0002% (CPU Time= 0:00:02.6  MEM= 3435.2M)
Extracted 20.0002% (CPU Time= 0:00:03.1  MEM= 3435.2M)
Extracted 30.0003% (CPU Time= 0:00:03.7  MEM= 3435.2M)
Extracted 40.0002% (CPU Time= 0:00:04.3  MEM= 3435.2M)
Extracted 50.0003% (CPU Time= 0:00:05.0  MEM= 3439.2M)
Extracted 60.0002% (CPU Time= 0:00:06.2  MEM= 3439.2M)
Extracted 70.0002% (CPU Time= 0:00:08.2  MEM= 3439.2M)
Extracted 80.0003% (CPU Time= 0:00:10.2  MEM= 3439.2M)
Extracted 90.0002% (CPU Time= 0:00:11.0  MEM= 3439.2M)
Extracted 100% (CPU Time= 0:00:13.4  MEM= 3439.2M)
Number of Extracted Resistors     : 1151679
Number of Extracted Ground Cap.   : 1142365
Number of Extracted Coupling Cap. : 2051232
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3407.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:18.3  Real Time: 0:00:18.0  MEM: 3407.922M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=7.19531)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 62835. 
Total number of fetched objects 62835
End delay calculation. (MEM=0 CPU=0:00:12.0 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:14.0 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:18.3 real=0:00:18.0 totSessionCpu=0:03:41 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:21.6 real=0:00:22.0 totSessionCpu=0:03:41 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:24.2/0:00:24.1 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3397.2)
Total number of fetched objects 62835
AAE_INFO-618: Total number of nets in the design is 62847,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3456.49 CPU=0:00:22.6 REAL=0:00:22.0)
End delay calculation (fullDC). (MEM=3456.49 CPU=0:00:24.5 REAL=0:00:24.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3456.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 3456.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3367.61)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 62835. 
Total number of fetched objects 62835
AAE_INFO-618: Total number of nets in the design is 62847,  18.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3373.76 CPU=0:00:13.6 REAL=0:00:13.0)
End delay calculation (fullDC). (MEM=3373.76 CPU=0:00:14.0 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:49.7 real=0:00:49.0 totSessionCpu=6:29:20 mem=3373.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=3373.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=3373.8M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3373.8M
** Profile ** DRVs :  cpu=0:00:01.3, mem=3389.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.582  | -0.266  | -0.582  |
|           TNS (ns):|-462.053 |-400.086 | -61.967 |
|    Violating Paths:|  3157   |  2997   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.308%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:00, real = 0:01:59, mem = 2954.2M, totSessionCpu=6:29:23 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -0.582
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 328 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:29:28.3/6:29:20.4 (1.0), mem = 3351.0M
(I,S,L,T): WC_VIEW: 149.157, 64.7508, 2.42392, 216.332
*info: 328 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.582 TNS Slack -462.055 Density 94.31
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.582| -61.967|
|reg2reg   |-0.266|-400.088|
|HEPG      |-0.266|-400.088|
|All Paths |-0.582|-462.055|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.266|   -0.582|-400.088| -462.055|    94.31%|   0:00:00.0| 3506.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -0.262|   -0.582|-399.703| -461.670|    94.31%|   0:00:02.0| 3520.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.262|   -0.582|-399.005| -460.973|    94.31%|   0:00:01.0| 3558.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.260|   -0.582|-399.249| -461.216|    94.31%|   0:00:00.0| 3558.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.259|   -0.582|-400.444| -462.411|    94.31%|   0:00:04.0| 3561.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 5 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.257|   -0.593|-416.486| -481.207|    94.31%|   0:00:14.0| 3610.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_25_/E                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 7 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.250|   -0.592|-409.395| -476.529|    94.31%|   0:00:26.0| 3646.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.250|   -0.592|-408.541| -475.675|    94.31%|   0:00:01.0| 3646.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.250|   -0.592|-408.384| -475.518|    94.31%|   0:00:01.0| 3646.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.250|   -0.592|-408.313| -475.447|    94.32%|   0:00:06.0| 3646.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.250|   -0.592|-408.309| -475.443|    94.32%|   0:00:02.0| 3646.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.250|   -0.592|-408.182| -475.316|    94.32%|   0:00:00.0| 3646.7M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_11_/Q                           |
|  -0.250|   -0.592|-408.182| -475.316|    94.32%|   0:00:02.0| 3646.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:58.9 real=0:00:59.0 mem=3646.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:59.1 real=0:00:59.0 mem=3646.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.592| -67.134|
|reg2reg   |-0.250|-408.182|
|HEPG      |-0.250|-408.182|
|All Paths |-0.592|-475.316|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.592 TNS Slack -475.316 Density 94.32
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 36 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.592| -67.134|
|reg2reg   |-0.250|-408.182|
|HEPG      |-0.250|-408.182|
|All Paths |-0.592|-475.316|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 340 constrained nets 
Layer 5 has 6 constrained nets 
Layer 7 has 141 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:00 real=0:01:00.0 mem=3646.7M) ***
(I,S,L,T): WC_VIEW: 149.181, 64.8031, 2.42418, 216.409
*** SetupOpt [finish] : cpu/real = 0:01:17.2/0:01:17.1 (1.0), totSession cpu/real = 6:30:45.6/6:30:37.5 (1.0), mem = 3627.6M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (6:30:46 mem=3627.6M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 58940 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 58 insts, mean move: 2.81 um, max move: 8.00 um
	Max move on inst (FE_RC_7790_0): (232.60, 192.60) --> (237.00, 196.20)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 3627.6MB
Summary Report:
Instances move: 58 (out of 58817 movable)
Instances flipped: 0
Mean displacement: 2.81 um
Max displacement: 8.00 um (Instance: FE_RC_7790_0) (232.6, 192.6) -> (237, 196.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3627.6MB
*** Finished refinePlace (6:30:48 mem=3627.6M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 340 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:30:48.5/6:30:40.5 (1.0), mem = 3537.6M
(I,S,L,T): WC_VIEW: 149.181, 64.8031, 2.42418, 216.409
*info: 340 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.592 TNS Slack -475.316 Density 94.33
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.592| -67.134|
|reg2reg   |-0.250|-408.182|
|HEPG      |-0.250|-408.182|
|All Paths |-0.592|-475.316|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.250|   -0.592|-408.182| -475.316|    94.33%|   0:00:00.0| 3560.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.250|   -0.592|-407.820| -474.954|    94.33%|   0:00:04.0| 3640.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.250|   -0.592|-407.539| -474.673|    94.33%|   0:00:00.0| 3640.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.250|   -0.592|-407.468| -474.602|    94.33%|   0:00:00.0| 3640.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.250|   -0.592|-407.382| -474.516|    94.32%|   0:00:02.0| 3640.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.250|   -0.592|-407.361| -474.496|    94.32%|   0:00:00.0| 3640.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.250|   -0.592|-405.754| -472.888|    94.30%|   0:00:03.0| 3640.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_85_/E                             |
|  -0.250|   -0.592|-405.706| -472.840|    94.30%|   0:00:01.0| 3640.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_26_/E                             |
|  -0.250|   -0.592|-405.304| -472.438|    94.30%|   0:00:01.0| 3640.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.250|   -0.592|-404.928| -472.062|    94.29%|   0:00:02.0| 3640.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_40_/E                             |
|  -0.250|   -0.592|-404.820| -471.954|    94.29%|   0:00:01.0| 3640.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_87_/E                             |
|  -0.250|   -0.592|-403.925| -471.059|    94.27%|   0:00:02.0| 3640.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.250|   -0.592|-403.905| -471.039|    94.27%|   0:00:00.0| 3640.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 7 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.252|   -0.592|-384.903| -453.048|    94.27%|   0:00:12.0| 3673.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.252|   -0.592|-384.816| -452.961|    94.27%|   0:00:01.0| 3673.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.252|   -0.592|-384.624| -452.769|    94.28%|   0:00:00.0| 3673.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.252|   -0.592|-384.599| -452.744|    94.28%|   0:00:00.0| 3673.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.252|   -0.592|-384.253| -452.398|    94.28%|   0:00:01.0| 3673.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_23_/E                             |
|  -0.252|   -0.592|-383.227| -451.371|    94.26%|   0:00:03.0| 3673.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_33_/E                             |
|  -0.252|   -0.592|-383.185| -451.330|    94.26%|   0:00:00.0| 3673.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_33_/E                             |
|  -0.252|   -0.592|-383.167| -451.312|    94.26%|   0:00:00.0| 3673.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_33_/E                             |
|  -0.252|   -0.592|-382.991| -451.135|    94.26%|   0:00:02.0| 3673.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_26_/E                             |
|  -0.252|   -0.592|-382.858| -451.003|    94.26%|   0:00:03.0| 3673.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_50_/E                             |
|  -0.252|   -0.592|-382.583| -450.727|    94.26%|   0:00:03.0| 3673.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_99_/E                           |
|  -0.252|   -0.592|-382.286| -450.431|    94.26%|   0:00:01.0| 3673.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.252|   -0.592|-381.841| -449.985|    94.26%|   0:00:07.0| 3707.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_47_/E                           |
|  -0.252|   -0.592|-381.812| -449.956|    94.26%|   0:00:00.0| 3707.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_47_/E                           |
|  -0.252|   -0.592|-381.672| -449.817|    94.26%|   0:00:01.0| 3707.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.252|   -0.592|-381.533| -449.678|    94.26%|   0:00:00.0| 3707.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.252|   -0.592|-380.590| -448.734|    94.26%|   0:00:01.0| 3707.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -0.252|   -0.592|-380.280| -448.425|    94.26%|   0:00:00.0| 3707.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_106_/E                            |
|  -0.252|   -0.592|-380.242| -448.387|    94.26%|   0:00:00.0| 3707.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_106_/E                            |
|  -0.252|   -0.592|-380.143| -448.288|    94.26%|   0:00:01.0| 3707.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_65_/E                             |
|  -0.252|   -0.592|-380.111| -448.256|    94.27%|   0:00:00.0| 3707.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_12_/E                             |
|  -0.252|   -0.592|-380.111| -448.256|    94.27%|   0:00:00.0| 3707.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:52.5 real=0:00:52.0 mem=3707.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:52.6 real=0:00:52.0 mem=3707.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.592| -68.145|
|reg2reg   |-0.252|-380.111|
|HEPG      |-0.252|-380.111|
|All Paths |-0.592|-448.256|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.592 TNS Slack -448.256 Density 94.27
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 11 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.592| -68.145|
|reg2reg   |-0.252|-380.111|
|HEPG      |-0.252|-380.111|
|All Paths |-0.592|-448.256|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 347 constrained nets 
Layer 5 has 6 constrained nets 
Layer 7 has 141 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:53.9 real=0:00:54.0 mem=3707.5M) ***
(I,S,L,T): WC_VIEW: 148.956, 64.8072, 2.41706, 216.18
*** SetupOpt [finish] : cpu/real = 0:01:07.6/0:01:07.6 (1.0), totSession cpu/real = 6:31:56.2/6:31:48.0 (1.0), mem = 3688.4M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (6:31:56 mem=3688.4M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 58944 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3688.4MB
Summary Report:
Instances move: 0 (out of 58821 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3688.4MB
*** Finished refinePlace (6:31:58 mem=3688.4M) ***
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.252 ns

Start Layer Assignment ...
WNS(-0.252ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 23 cadidates out of 62893.
Total Assign Layers on 0 Nets (cpu 0:00:00.9).
GigaOpt: setting up router preferences
        design wns: -0.2517
        slack threshold: 1.1983
GigaOpt: 2 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1876 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.592 ns

Start Layer Assignment ...
WNS(-0.592ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 23 cadidates out of 62893.
Total Assign Layers on 0 Nets (cpu 0:00:00.9).
GigaOpt: setting up router preferences
        design wns: -0.5920
        slack threshold: 0.8580
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1876 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=3677.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=3677.5M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3677.5M
** Profile ** DRVs :  cpu=0:00:01.4, mem=3677.5M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.592  | -0.252  | -0.592  |
|           TNS (ns):|-448.255 |-380.110 | -68.145 |
|    Violating Paths:|  2971   |  2811   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.280%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3677.5M
**optDesign ... cpu = 0:04:44, real = 0:04:43, mem = 3141.2M, totSessionCpu=6:32:07 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 97
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 97

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sun Mar  6 22:42:01 2022
#
#num needed restored net=0
#need_extraction net=0 (total=62893)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Processed 547 dirty instances, 350 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(464 insts marked dirty, reset pre-exisiting dirty flag on 496 insts, 1117 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun Mar  6 22:42:06 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 62891 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2936.91 (MB), peak = 3368.88 (MB)
#Merging special wires: starts on Sun Mar  6 22:42:10 2022 with memory = 2937.16 (MB), peak = 3368.88 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.3 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 223.92000 166.50000 ) on M1 for NET CTS_105. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 222.12000 166.50000 ) on M1 for NET CTS_105. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 227.92000 162.90000 ) on M1 for NET CTS_105. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 226.72000 162.90000 ) on M1 for NET CTS_105. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 220.52000 152.10000 ) on M1 for NET CTS_105. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 233.52000 132.30000 ) on M1 for NET CTS_105. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 358.43500 146.70000 ) on M1 for NET CTS_103. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 160.32000 152.10000 ) on M1 for NET CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 309.12000 125.10000 ) on M1 for NET CTS_93. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 289.52000 186.30000 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 418.99500 92.60000 ) on M1 for NET CTS_95. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 375.92000 279.90000 ) on M1 for NET CTS_108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 413.12000 466.91000 ) on M1 for NET CTS_134. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 414.52000 465.49000 ) on M1 for NET CTS_134. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 313.92000 391.31000 ) on M1 for NET CTS_142. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 307.92000 391.31000 ) on M1 for NET CTS_142. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 312.92000 389.89000 ) on M1 for NET CTS_142. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 306.52000 389.89000 ) on M1 for NET CTS_142. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 299.92000 389.89000 ) on M1 for NET CTS_142. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 299.72000 384.11000 ) on M1 for NET CTS_142. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#1097 routed nets are extracted.
#    717 (1.14%) extracted nets are partially routed.
#61764 routed net(s) are imported.
#20 (0.03%) nets are without wires.
#12 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 62893.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Mar  6 22:42:11 2022
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 5.53 (MB)
#Total memory = 2937.16 (MB)
#Peak memory = 3368.88 (MB)
#
#
#Start global routing on Sun Mar  6 22:42:11 2022
#
#
#Start global routing initialization on Sun Mar  6 22:42:11 2022
#
#Number of eco nets is 725
#
#Start global routing data preparation on Sun Mar  6 22:42:11 2022
#
#Start routing resource analysis on Sun Mar  6 22:42:11 2022
#
#Routing resource analysis is done on Sun Mar  6 22:42:14 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2690           0       32041    98.41%
#  M2             V        2692           0       32041     0.00%
#  M3             H        2690           0       32041     0.00%
#  M4             V        2692           0       32041     0.00%
#  M5             H        2690           0       32041     0.00%
#  M6             V        2692           0       32041     0.00%
#  M7             H         672           0       32041     0.00%
#  M8             V         672           0       32041     0.00%
#  --------------------------------------------------------------
#  Total                  17490       0.00%      256328    12.30%
#
#  355 nets (0.56%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar  6 22:42:14 2022
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2940.90 (MB), peak = 3368.88 (MB)
#
#
#Global routing initialization is done on Sun Mar  6 22:42:15 2022
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2942.39 (MB), peak = 3368.88 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2969.30 (MB), peak = 3368.88 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2971.44 (MB), peak = 3368.88 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2972.33 (MB), peak = 3368.88 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2976.71 (MB), peak = 3368.88 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of routable nets = 62881.
#Total number of nets in the design = 62893.
#
#745 routable nets have only global wires.
#62136 routable nets have only detail routed wires.
#63 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#440 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 55            8                 8             682  
#-------------------------------------------------------------------------------
#        Total                 55            8                 8             682  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                355          147               101           62378  
#-------------------------------------------------------------------------------
#        Total                355          147               101           62378  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            2(0.11%)      0(0.00%)   (0.11%)
#  M2            9(0.03%)      2(0.01%)   (0.03%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     11(0.00%)      2(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 355
#Total wire length = 1312257 um.
#Total half perimeter of net bounding box = 1171752 um.
#Total wire length on LAYER M1 = 3040 um.
#Total wire length on LAYER M2 = 340691 um.
#Total wire length on LAYER M3 = 417652 um.
#Total wire length on LAYER M4 = 349280 um.
#Total wire length on LAYER M5 = 140172 um.
#Total wire length on LAYER M6 = 47924 um.
#Total wire length on LAYER M7 = 2668 um.
#Total wire length on LAYER M8 = 10829 um.
#Total number of vias = 438219
#Total number of multi-cut vias = 259661 ( 59.3%)
#Total number of single cut vias = 178558 ( 40.7%)
#Up-Via Summary (total 438219):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158065 ( 74.2%)     55079 ( 25.8%)     213144
# M2             14863 (  8.9%)    151461 ( 91.1%)     166324
# M3              4662 ( 10.1%)     41634 ( 89.9%)      46296
# M4               713 (  7.6%)      8712 ( 92.4%)       9425
# M5               111 (  4.9%)      2172 ( 95.1%)       2283
# M6                81 ( 20.0%)       323 ( 80.0%)        404
# M7                63 ( 18.4%)       280 ( 81.6%)        343
#-----------------------------------------------------------
#               178558 ( 40.7%)    259661 ( 59.3%)     438219 
#
#Total number of involved priority nets 51
#Maximum src to sink distance for priority net 204.0
#Average of max src_to_sink distance for priority net 50.3
#Average of ave src_to_sink distance for priority net 30.4
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 39.98 (MB)
#Total memory = 2977.14 (MB)
#Peak memory = 3368.88 (MB)
#
#Finished global routing on Sun Mar  6 22:42:22 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2951.55 (MB), peak = 3368.88 (MB)
#Start Track Assignment.
#Done with 133 horizontal wires in 2 hboxes and 115 vertical wires in 2 hboxes.
#Done with 10 horizontal wires in 2 hboxes and 10 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 355
#Total wire length = 1312760 um.
#Total half perimeter of net bounding box = 1171752 um.
#Total wire length on LAYER M1 = 3101 um.
#Total wire length on LAYER M2 = 340863 um.
#Total wire length on LAYER M3 = 417898 um.
#Total wire length on LAYER M4 = 349290 um.
#Total wire length on LAYER M5 = 140181 um.
#Total wire length on LAYER M6 = 47924 um.
#Total wire length on LAYER M7 = 2673 um.
#Total wire length on LAYER M8 = 10828 um.
#Total number of vias = 438219
#Total number of multi-cut vias = 259661 ( 59.3%)
#Total number of single cut vias = 178558 ( 40.7%)
#Up-Via Summary (total 438219):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158065 ( 74.2%)     55079 ( 25.8%)     213144
# M2             14863 (  8.9%)    151461 ( 91.1%)     166324
# M3              4662 ( 10.1%)     41634 ( 89.9%)      46296
# M4               713 (  7.6%)      8712 ( 92.4%)       9425
# M5               111 (  4.9%)      2172 ( 95.1%)       2283
# M6                81 ( 20.0%)       323 ( 80.0%)        404
# M7                63 ( 18.4%)       280 ( 81.6%)        343
#-----------------------------------------------------------
#               178558 ( 40.7%)    259661 ( 59.3%)     438219 
#
#cpu time = 00:00:11, elapsed time = 00:00:10, memory = 3088.75 (MB), peak = 3368.88 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M6        M7        M8        Total 
#	17        8         1         1         2         29        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:29
#Elapsed time = 00:00:29
#Increased memory = 158.63 (MB)
#Total memory = 3090.26 (MB)
#Peak memory = 3368.88 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 8.8% of the total area was rechecked for DRC, and 22.3% required routing.
#   number of violations = 148
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   MinCut      Mar   Totals
#	M1           31        0        4       12        1        0       48
#	M2           10        7       75        1        0        5       98
#	M3            0        0        0        0        0        0        0
#	M4            0        0        2        0        0        0        2
#	Totals       41        7       81       13        1        5      148
#464 out of 58944 instances (0.8%) need to be verified(marked ipoed), dirty area = 1.2%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 148
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   MinCut      Mar   Totals
#	M1           31        0        4       12        1        0       48
#	M2           10        7       75        1        0        5       98
#	M3            0        0        0        0        0        0        0
#	M4            0        0        2        0        0        0        2
#	Totals       41        7       81       13        1        5      148
#cpu time = 00:00:46, elapsed time = 00:00:46, memory = 3150.48 (MB), peak = 3368.88 (MB)
#start 1st optimization iteration ...
#   number of violations = 45
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	M1           30        0        1        0       31
#	M2            3        2        6        1       12
#	M3            0        0        0        0        0
#	M4            0        0        2        0        2
#	Totals       33        2        9        1       45
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3209.84 (MB), peak = 3368.88 (MB)
#start 2nd optimization iteration ...
#   number of violations = 44
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	M1           30        0        1        0       31
#	M2            3        2        5        1       11
#	M3            0        0        0        0        0
#	M4            0        0        2        0        2
#	Totals       33        2        8        1       44
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3211.47 (MB), peak = 3368.88 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3215.36 (MB), peak = 3368.88 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 355
#Total wire length = 1312442 um.
#Total half perimeter of net bounding box = 1171752 um.
#Total wire length on LAYER M1 = 3009 um.
#Total wire length on LAYER M2 = 340326 um.
#Total wire length on LAYER M3 = 417898 um.
#Total wire length on LAYER M4 = 349627 um.
#Total wire length on LAYER M5 = 140169 um.
#Total wire length on LAYER M6 = 47922 um.
#Total wire length on LAYER M7 = 2668 um.
#Total wire length on LAYER M8 = 10823 um.
#Total number of vias = 439112
#Total number of multi-cut vias = 258403 ( 58.8%)
#Total number of single cut vias = 180709 ( 41.2%)
#Up-Via Summary (total 439112):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158582 ( 74.4%)     54659 ( 25.6%)     213241
# M2             16065 (  9.6%)    150793 ( 90.4%)     166858
# M3              5053 ( 10.9%)     41503 ( 89.1%)      46556
# M4               744 (  7.9%)      8687 ( 92.1%)       9431
# M5               114 (  5.0%)      2167 ( 95.0%)       2281
# M6                87 ( 21.5%)       317 ( 78.5%)        404
# M7                64 ( 18.8%)       277 ( 81.2%)        341
#-----------------------------------------------------------
#               180709 ( 41.2%)    258403 ( 58.8%)     439112 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:01
#Elapsed time = 00:01:01
#Increased memory = -127.73 (MB)
#Total memory = 2962.68 (MB)
#Peak memory = 3368.88 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2964.23 (MB), peak = 3368.88 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 355
#Total wire length = 1312442 um.
#Total half perimeter of net bounding box = 1171752 um.
#Total wire length on LAYER M1 = 3009 um.
#Total wire length on LAYER M2 = 340326 um.
#Total wire length on LAYER M3 = 417898 um.
#Total wire length on LAYER M4 = 349627 um.
#Total wire length on LAYER M5 = 140169 um.
#Total wire length on LAYER M6 = 47922 um.
#Total wire length on LAYER M7 = 2668 um.
#Total wire length on LAYER M8 = 10823 um.
#Total number of vias = 439112
#Total number of multi-cut vias = 258403 ( 58.8%)
#Total number of single cut vias = 180709 ( 41.2%)
#Up-Via Summary (total 439112):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158582 ( 74.4%)     54659 ( 25.6%)     213241
# M2             16065 (  9.6%)    150793 ( 90.4%)     166858
# M3              5053 ( 10.9%)     41503 ( 89.1%)      46556
# M4               744 (  7.9%)      8687 ( 92.1%)       9431
# M5               114 (  5.0%)      2167 ( 95.0%)       2281
# M6                87 ( 21.5%)       317 ( 78.5%)        404
# M7                64 ( 18.8%)       277 ( 81.2%)        341
#-----------------------------------------------------------
#               180709 ( 41.2%)    258403 ( 58.8%)     439112 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 355
#Total wire length = 1312442 um.
#Total half perimeter of net bounding box = 1171752 um.
#Total wire length on LAYER M1 = 3009 um.
#Total wire length on LAYER M2 = 340326 um.
#Total wire length on LAYER M3 = 417898 um.
#Total wire length on LAYER M4 = 349627 um.
#Total wire length on LAYER M5 = 140169 um.
#Total wire length on LAYER M6 = 47922 um.
#Total wire length on LAYER M7 = 2668 um.
#Total wire length on LAYER M8 = 10823 um.
#Total number of vias = 439112
#Total number of multi-cut vias = 258403 ( 58.8%)
#Total number of single cut vias = 180709 ( 41.2%)
#Up-Via Summary (total 439112):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            158582 ( 74.4%)     54659 ( 25.6%)     213241
# M2             16065 (  9.6%)    150793 ( 90.4%)     166858
# M3              5053 ( 10.9%)     41503 ( 89.1%)      46556
# M4               744 (  7.9%)      8687 ( 92.1%)       9431
# M5               114 (  5.0%)      2167 ( 95.0%)       2281
# M6                87 ( 21.5%)       317 ( 78.5%)        404
# M7                64 ( 18.8%)       277 ( 81.2%)        341
#-----------------------------------------------------------
#               180709 ( 41.2%)    258403 ( 58.8%)     439112 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:07
#Elapsed time = 00:01:07
#Increased memory = -125.74 (MB)
#Total memory = 2964.67 (MB)
#Peak memory = 3368.88 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:43
#Elapsed time = 00:01:42
#Increased memory = -221.22 (MB)
#Total memory = 2919.95 (MB)
#Peak memory = 3368.88 (MB)
#Number of warnings = 23
#Total number of warnings = 88
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar  6 22:43:43 2022
#
**optDesign ... cpu = 0:06:27, real = 0:06:26, mem = 2872.2M, totSessionCpu=6:33:50 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=58944 and nets=62893 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_1571_ieng6-641.ucsd.edu_cdrewes_POJz9h/fullchip_1571_An8EWw.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3471.3M)
Extracted 10.0002% (CPU Time= 0:00:02.8  MEM= 3538.9M)
Extracted 20.0002% (CPU Time= 0:00:03.3  MEM= 3538.9M)
Extracted 30.0002% (CPU Time= 0:00:03.9  MEM= 3538.9M)
Extracted 40.0002% (CPU Time= 0:00:04.5  MEM= 3538.9M)
Extracted 50.0002% (CPU Time= 0:00:05.3  MEM= 3542.9M)
Extracted 60.0002% (CPU Time= 0:00:06.4  MEM= 3542.9M)
Extracted 70.0003% (CPU Time= 0:00:08.4  MEM= 3542.9M)
Extracted 80.0003% (CPU Time= 0:00:10.4  MEM= 3542.9M)
Extracted 90.0003% (CPU Time= 0:00:11.2  MEM= 3542.9M)
Extracted 100% (CPU Time= 0:00:13.5  MEM= 3542.9M)
Number of Extracted Resistors     : 1153319
Number of Extracted Ground Cap.   : 1143673
Number of Extracted Coupling Cap. : 2054508
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3507.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:18.6  Real Time: 0:00:17.0  MEM: 3507.617M)
**optDesign ... cpu = 0:06:45, real = 0:06:43, mem = 2879.7M, totSessionCpu=6:34:08 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3490.16)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 62881
AAE_INFO-618: Total number of nets in the design is 62893,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3549.46 CPU=0:00:22.6 REAL=0:00:23.0)
End delay calculation (fullDC). (MEM=3549.46 CPU=0:00:25.4 REAL=0:00:25.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3549.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3549.5M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3507.57)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 62881. 
Total number of fetched objects 62881
AAE_INFO-618: Total number of nets in the design is 62893,  18.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=3513.73 CPU=0:00:13.5 REAL=0:00:13.0)
End delay calculation (fullDC). (MEM=3513.73 CPU=0:00:13.9 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:53.6 real=0:00:53.0 totSessionCpu=6:35:02 mem=3513.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=3513.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=3513.7M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3513.7M
** Profile ** DRVs :  cpu=0:00:01.3, mem=3529.0M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.592  | -0.253  | -0.592  |
|           TNS (ns):|-451.759 |-383.796 | -67.963 |
|    Violating Paths:|  2997   |  2837   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.280%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3529.0M
**optDesign ... cpu = 0:07:42, real = 0:07:39, mem = 2984.1M, totSessionCpu=6:35:05 **
**optDesign ... cpu = 0:07:42, real = 0:07:39, mem = 2984.1M, totSessionCpu=6:35:05 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -0.592
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 347 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:35:05.3/6:34:55.3 (1.0), mem = 3491.0M
(I,S,L,T): WC_VIEW: 148.954, 64.826, 2.41706, 216.197
*info: 347 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.592 TNS Slack -451.759 Density 94.28
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.592| -67.963|
|reg2reg   |-0.253|-383.796|
|HEPG      |-0.253|-383.796|
|All Paths |-0.592|-451.759|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.253|   -0.592|-383.796| -451.759|    94.28%|   0:00:01.0| 3647.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_11_/E                           |
|  -0.253|   -0.592|-383.796| -451.759|    94.28%|   0:00:02.0| 3647.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_126_/E                            |
|  -0.253|   -0.592|-383.796| -451.759|    94.28%|   0:00:01.0| 3647.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.253|   -0.592|-383.796| -451.759|    94.28%|   0:00:00.0| 3647.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_11_/E                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:04.0 mem=3647.9M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:04.3 real=0:00:05.0 mem=3647.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.592| -67.963|
|reg2reg   |-0.253|-383.796|
|HEPG      |-0.253|-383.796|
|All Paths |-0.592|-451.759|
+----------+------+--------+

OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.592| -67.963|
|reg2reg   |-0.253|-383.796|
|HEPG      |-0.253|-383.796|
|All Paths |-0.592|-451.759|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 347 constrained nets 
Layer 5 has 6 constrained nets 
Layer 7 has 141 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:05.3 real=0:00:06.0 mem=3647.9M) ***
(I,S,L,T): WC_VIEW: 148.954, 64.826, 2.41706, 216.197
*** SetupOpt [finish] : cpu/real = 0:00:19.6/0:00:19.6 (1.0), totSession cpu/real = 6:35:24.9/6:35:14.9 (1.0), mem = 3628.9M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:08:02, real = 0:07:59, mem = 3194.4M, totSessionCpu=6:35:25 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=3560.51M, totSessionCpu=6:35:27).
**optDesign ... cpu = 0:08:04, real = 0:08:01, mem = 3194.5M, totSessionCpu=6:35:27 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:08, real = 0:08:05, mem = 3178.7M, totSessionCpu=6:35:31 **
** Profile ** Start :  cpu=0:00:00.0, mem=3560.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=3560.5M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3570.5M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3562.5M
** Profile ** DRVs :  cpu=0:00:03.0, mem=3560.5M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.592  | -0.253  | -0.592  |
|           TNS (ns):|-451.759 |-383.796 | -67.963 |
|    Violating Paths:|  2997   |  2837   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.280%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3560.5M
**optDesign ... cpu = 0:08:13, real = 0:08:11, mem = 3170.5M, totSessionCpu=6:35:36 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/06 22:45:30, mem=3092.4M)
% Begin Save ccopt configuration ... (date=03/06 22:45:30, mem=3092.4M)
% End Save ccopt configuration ... (date=03/06 22:45:30, total cpu=0:00:00.6, real=0:00:01.0, peak res=3092.7M, current mem=3092.7M)
% Begin Save netlist data ... (date=03/06 22:45:31, mem=3092.7M)
Writing Binary DB to route.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/06 22:45:31, total cpu=0:00:00.3, real=0:00:00.0, peak res=3092.7M, current mem=3092.7M)
Saving congestion map file route.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/06 22:45:31, mem=3093.7M)
Saving AAE Data ...
% End Save AAE data ... (date=03/06 22:45:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=3093.7M, current mem=3093.7M)
Saving scheduling_file.cts.1571 in route.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/06 22:45:32, mem=3098.1M)
% End Save clock tree data ... (date=03/06 22:45:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=3098.1M, current mem=3098.1M)
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/06 22:45:33, mem=3098.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/06 22:45:33, total cpu=0:00:00.3, real=0:00:00.0, peak res=3098.2M, current mem=3098.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/06 22:45:33, mem=3098.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/06 22:45:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=3098.2M, current mem=3098.2M)
% Begin Save routing data ... (date=03/06 22:45:33, mem=3098.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=3501.3M) ***
% End Save routing data ... (date=03/06 22:45:34, total cpu=0:00:00.9, real=0:00:01.0, peak res=3098.2M, current mem=3090.9M)
Saving property file route.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:01.0 mem=3504.3M) ***
#Saving pin access data to file route.enc.dat/fullchip.apa ...
#
% Begin Save power constraints data ... (date=03/06 22:45:36, mem=3090.9M)
% End Save power constraints data ... (date=03/06 22:45:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=3090.9M, current mem=3090.9M)
Cmin Cmax
Generated self-contained design route.enc.dat
#% End save design ... (date=03/06 22:45:38, total cpu=0:00:06.7, real=0:00:08.0, peak res=3098.2M, current mem=3091.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 3499.3) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.

VG: elapsed time: 48.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 21
  Overlap     : 0
End Summary

  Verification Complete : 21 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:48.5  MEM: 448.2M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Mar  6 22:46:26 2022

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (538.3900, 538.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 22:46:27 **** Processed 5000 nets.
**** 22:46:27 **** Processed 10000 nets.
**** 22:46:27 **** Processed 15000 nets.
**** 22:46:27 **** Processed 20000 nets.
**** 22:46:28 **** Processed 25000 nets.
**** 22:46:28 **** Processed 30000 nets.
**** 22:46:28 **** Processed 35000 nets.
**** 22:46:28 **** Processed 40000 nets.
**** 22:46:29 **** Processed 45000 nets.
**** 22:46:29 **** Processed 50000 nets.
**** 22:46:29 **** Processed 55000 nets.
**** 22:46:29 **** Processed 60000 nets.
Net VDD: has special routes with opens, dangling Wire.
Net VSS: has special routes with opens, dangling Wire.

Begin Summary 
    300 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    600 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    900 total info(s) created.
End Summary

End Time: Sun Mar  6 22:46:30 2022
Time Elapsed: 0:00:04.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 900 Viols.  0 Wrngs.
  (CPU Time: 0:00:03.2  MEM: 0.000M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile fullchip.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3698.44MB/5143.59MB/3698.44MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=3698.44MB/5143.59MB/3698.44MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3698.44MB/5143.59MB/3698.44MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-06 22:46:34 (2022-Mar-07 06:46:34 GMT)
2022-Mar-06 22:46:34 (2022-Mar-07 06:46:34 GMT): 10%
2022-Mar-06 22:46:34 (2022-Mar-07 06:46:34 GMT): 20%
2022-Mar-06 22:46:35 (2022-Mar-07 06:46:35 GMT): 30%
2022-Mar-06 22:46:35 (2022-Mar-07 06:46:35 GMT): 40%
2022-Mar-06 22:46:35 (2022-Mar-07 06:46:35 GMT): 50%
2022-Mar-06 22:46:35 (2022-Mar-07 06:46:35 GMT): 60%
2022-Mar-06 22:46:35 (2022-Mar-07 06:46:35 GMT): 70%
2022-Mar-06 22:46:35 (2022-Mar-07 06:46:35 GMT): 80%
2022-Mar-06 22:46:35 (2022-Mar-07 06:46:35 GMT): 90%

Finished Levelizing
2022-Mar-06 22:46:35 (2022-Mar-07 06:46:35 GMT)

Starting Activity Propagation
2022-Mar-06 22:46:35 (2022-Mar-07 06:46:35 GMT)
2022-Mar-06 22:46:36 (2022-Mar-07 06:46:36 GMT): 10%
2022-Mar-06 22:46:36 (2022-Mar-07 06:46:36 GMT): 20%

Finished Activity Propagation
2022-Mar-06 22:46:38 (2022-Mar-07 06:46:38 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=3698.44MB/5143.59MB/3698.44MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-06 22:46:38 (2022-Mar-07 06:46:38 GMT)
 ... Calculating switching power
2022-Mar-06 22:46:38 (2022-Mar-07 06:46:38 GMT): 10%
2022-Mar-06 22:46:38 (2022-Mar-07 06:46:38 GMT): 20%
2022-Mar-06 22:46:38 (2022-Mar-07 06:46:38 GMT): 30%
2022-Mar-06 22:46:39 (2022-Mar-07 06:46:39 GMT): 40%
2022-Mar-06 22:46:39 (2022-Mar-07 06:46:39 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-06 22:46:39 (2022-Mar-07 06:46:39 GMT): 60%
2022-Mar-06 22:46:40 (2022-Mar-07 06:46:40 GMT): 70%
2022-Mar-06 22:46:40 (2022-Mar-07 06:46:40 GMT): 80%
2022-Mar-06 22:46:44 (2022-Mar-07 06:46:44 GMT): 90%

Finished Calculating power
2022-Mar-06 22:46:45 (2022-Mar-07 06:46:45 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=3698.84MB/5143.59MB/3698.84MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3698.84MB/5143.59MB/3698.84MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:11, mem(process/total/peak)=3698.84MB/5143.59MB/3698.84MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3698.84MB/5143.59MB/3698.84MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      153.52118190 	   65.3905%
Total Switching Power:      78.73053554 	   33.5343%
Total Leakage Power:         2.52419765 	    1.0752%
Total Power:               234.77591486
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3698.85MB/5143.59MB/3698.85MB)


Output file is .//fullchip.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell fullchip.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file fullchip.post_route.summary.rpt.
<CMD> streamOut fullchip.gds2
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          58944

Ports/Pins                           307
    metal layer M4                   307

Nets                              713190
    metal layer M1                  6755
    metal layer M2                382367
    metal layer M3                214839
    metal layer M4                 88658
    metal layer M5                 16524
    metal layer M6                  3157
    metal layer M7                   527
    metal layer M8                   363

    Via Instances                 439112

Special Nets                         300
    metal layer M1                   300

    Via Instances                      0

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               63190
    metal layer M1                  2318
    metal layer M2                 43971
    metal layer M3                 13848
    metal layer M4                  2526
    metal layer M5                   407
    metal layer M6                   107
    metal layer M7                     7
    metal layer M8                     6


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract fullchip.lef
<CMD> defOut -netlist -routing fullchip.def
Writing DEF file 'fullchip.def', current time is Sun Mar  6 22:46:48 2022 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'fullchip.def' is written, current time is Sun Mar  6 22:46:50 2022 ...
<CMD> saveNetlist fullchip.pnr.v
Writing Netlist "fullchip.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_1571_ieng6-641.ucsd.edu_cdrewes_POJz9h/.mmmcGBPpMq/modes/CON/CON.sdc' ...
Current (total cpu=6:36:59, real=6:36:53, peak res=3702.2M, current mem=2781.0M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2791.8M, current mem=2791.8M)
Current (total cpu=6:36:59, real=6:36:53, peak res=3702.2M, current mem=2791.8M)
Reading latency file '/tmp/innovus_temp_1571_ieng6-641.ucsd.edu_cdrewes_POJz9h/.mmmcGBPpMq/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
AAE DB initialization (MEM=3589.84 CPU=0:00:00.2 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3629.95)
Total number of fetched objects 62881
AAE_INFO-618: Total number of nets in the design is 62893,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3712.92 CPU=0:00:23.0 REAL=0:00:23.0)
End delay calculation (fullDC). (MEM=3685.84 CPU=0:00:25.0 REAL=0:00:24.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3685.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3685.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3641.84)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 62881. 
Total number of fetched objects 62881
AAE_INFO-618: Total number of nets in the design is 62893,  20.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3648 CPU=0:00:18.3 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=3648 CPU=0:00:18.6 REAL=0:00:19.0)
TAMODEL Cpu User Time =   38.1 sec
TAMODEL Memory Usage  =   25.1 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3662.86)
Total number of fetched objects 62881
AAE_INFO-618: Total number of nets in the design is 62893,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3703.08 CPU=0:00:21.7 REAL=0:00:22.0)
End delay calculation (fullDC). (MEM=3703.08 CPU=0:00:23.4 REAL=0:00:23.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3703.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3703.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3653.08)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 62881. 
Total number of fetched objects 62881
AAE_INFO-618: Total number of nets in the design is 62893,  20.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3659.23 CPU=0:00:17.9 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=3659.23 CPU=0:00:18.2 REAL=0:00:18.0)
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_1571_ieng6-641.ucsd.edu_cdrewes_POJz9h/.mmmcxUqb5v/modes/CON/CON.sdc' ...
Current (total cpu=6:39:27, real=6:39:20, peak res=3702.2M, current mem=2775.7M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2786.5M, current mem=2786.5M)
Current (total cpu=6:39:27, real=6:39:21, peak res=3702.2M, current mem=2786.5M)
Reading latency file '/tmp/innovus_temp_1571_ieng6-641.ucsd.edu_cdrewes_POJz9h/.mmmcxUqb5v/views/BC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
AAE DB initialization (MEM=3579.36 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=58944 and nets=62893 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_1571_ieng6-641.ucsd.edu_cdrewes_POJz9h/fullchip_1571_An8EWw.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3573.4M)
Extracted 10.0002% (CPU Time= 0:00:02.5  MEM= 3648.9M)
Extracted 20.0002% (CPU Time= 0:00:03.0  MEM= 3648.9M)
Extracted 30.0002% (CPU Time= 0:00:03.5  MEM= 3648.9M)
Extracted 40.0002% (CPU Time= 0:00:04.0  MEM= 3648.9M)
Extracted 50.0002% (CPU Time= 0:00:04.6  MEM= 3648.9M)
Extracted 60.0002% (CPU Time= 0:00:05.5  MEM= 3652.9M)
Extracted 70.0003% (CPU Time= 0:00:07.5  MEM= 3652.9M)
Extracted 80.0003% (CPU Time= 0:00:09.3  MEM= 3652.9M)
Extracted 90.0003% (CPU Time= 0:00:10.0  MEM= 3652.9M)
Extracted 100% (CPU Time= 0:00:12.1  MEM= 3652.9M)
Number of Extracted Resistors     : 1153319
Number of Extracted Ground Cap.   : 1143673
Number of Extracted Coupling Cap. : 2054464
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3636.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.1  Real Time: 0:00:15.0  MEM: 3636.910M)
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3655.46)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 62881
AAE_INFO-618: Total number of nets in the design is 62893,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3738.43 CPU=0:00:22.2 REAL=0:00:22.0)
End delay calculation (fullDC). (MEM=3711.35 CPU=0:00:24.7 REAL=0:00:24.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3711.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3711.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3663.35)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 62881. 
Total number of fetched objects 62881
AAE_INFO-618: Total number of nets in the design is 62893,  14.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3669.5 CPU=0:00:09.8 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=3669.5 CPU=0:00:10.1 REAL=0:00:10.0)
TAMODEL Cpu User Time =   35.6 sec
TAMODEL Memory Usage  =   25.1 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3686.37)
Total number of fetched objects 62881
AAE_INFO-618: Total number of nets in the design is 62893,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3726.59 CPU=0:00:20.1 REAL=0:00:20.0)
End delay calculation (fullDC). (MEM=3726.59 CPU=0:00:21.9 REAL=0:00:22.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3726.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 3726.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3671.59)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 62881. 
Total number of fetched objects 62881
AAE_INFO-618: Total number of nets in the design is 62893,  14.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3677.74 CPU=0:00:09.9 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=3677.74 CPU=0:00:10.2 REAL=0:00:10.0)
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
Innovus terminated by user interrupt.

*** Memory Usage v#1 (Current mem = 3651.543M, initial mem = 283.785M) ***
*** Message Summary: 3882 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=7:02:09, real=8:34:52, mem=3651.5M) ---
