	component nios_system is
		port (
			clk_clk              : in  std_logic                     := 'X';             -- clk
			i_switch_export      : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			i_trigger_export     : in  std_logic                     := 'X';             -- export
			o_accumulator_export : out std_logic_vector(15 downto 0);                    -- export
			reset_reset_n        : in  std_logic                     := 'X'              -- reset_n
		);
	end component nios_system;

