-- ==============================================================
-- Generated by Vitis HLS v2025.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0 : OUT STD_LOGIC;
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1 : OUT STD_LOGIC;
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0 : OUT STD_LOGIC;
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1 : OUT STD_LOGIC;
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    img2_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    img2_16_ce0 : OUT STD_LOGIC;
    img2_16_we0 : OUT STD_LOGIC;
    img2_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 is 
    attribute DowngradeIPIdentifiedWarnings : STRING;
    attribute DowngradeIPIdentifiedWarnings of behav : architecture is "yes";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln17_fu_149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln20_fu_223_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln20_reg_389 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln20_reg_389_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln21_fu_308_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln21_reg_414 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_reg_419 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln21_5_reg_424 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln20_3_fu_237_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln20_4_fu_249_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_2_fu_332_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_fu_56 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln18_fu_255_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_x_load : STD_LOGIC_VECTOR (4 downto 0);
    signal y_fu_60 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal select_ln17_1_fu_187_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_y_load : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten20_fu_64 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln17_fu_155_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_indvar_flatten20_load : STD_LOGIC_VECTOR (8 downto 0);
    signal pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1_local : STD_LOGIC;
    signal pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local : STD_LOGIC;
    signal pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1_local : STD_LOGIC;
    signal pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local : STD_LOGIC;
    signal img2_16_we0_local : STD_LOGIC;
    signal select_ln21_fu_357_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal img2_16_ce0_local : STD_LOGIC;
    signal icmp_ln18_fu_173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln17_1_fu_167_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln20_fu_195_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln17_fu_179_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_fu_199_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln20_1_fu_219_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_229_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_17_fu_207_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln20_fu_215_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln20_1_fu_243_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln20_1_fu_280_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln20_fu_276_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln20_2_fu_284_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln20_2_fu_290_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln20_3_fu_294_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln20_3_fu_298_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln21_fu_304_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln21_fu_336_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln21_4_fu_341_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln21_1_fu_351_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component pyramidal_hs_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component pyramidal_hs_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten20_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln17_fu_149_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten20_fu_64 <= add_ln17_fu_155_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten20_fu_64 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    x_fu_56_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln17_fu_149_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    x_fu_56 <= add_ln18_fu_255_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_56 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    y_fu_60_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln17_fu_149_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    y_fu_60 <= select_ln17_1_fu_187_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    y_fu_60 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln20_reg_389 <= add_ln20_fu_223_p2;
                add_ln20_reg_389_pp0_iter1_reg <= add_ln20_reg_389;
                add_ln21_reg_414 <= add_ln21_fu_308_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                tmp_reg_419 <= add_ln21_fu_308_p2(17 downto 17);
                trunc_ln21_5_reg_424 <= add_ln21_fu_308_p2(17 downto 2);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln17_1_fu_167_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_y_load) + unsigned(ap_const_lv5_1));
    add_ln17_fu_155_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten20_load) + unsigned(ap_const_lv9_1));
    add_ln18_fu_255_p2 <= std_logic_vector(unsigned(select_ln17_fu_179_p3) + unsigned(ap_const_lv5_1));
    add_ln20_1_fu_243_p2 <= std_logic_vector(unsigned(tmp_17_fu_207_p3) + unsigned(zext_ln20_fu_215_p1));
    add_ln20_2_fu_284_p2 <= std_logic_vector(signed(sext_ln20_1_fu_280_p1) + signed(sext_ln20_fu_276_p1));
    add_ln20_3_fu_298_p2 <= std_logic_vector(signed(sext_ln20_2_fu_290_p1) + signed(sext_ln20_3_fu_294_p1));
    add_ln20_fu_223_p2 <= std_logic_vector(unsigned(tmp_s_fu_199_p3) + unsigned(zext_ln20_1_fu_219_p1));
    add_ln21_fu_308_p2 <= std_logic_vector(unsigned(add_ln20_3_fu_298_p2) + unsigned(sext_ln21_fu_304_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln17_fu_149_p2)
    begin
        if (((icmp_ln17_fu_149_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten20_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten20_fu_64)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten20_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_indvar_flatten20_load <= indvar_flatten20_fu_64;
        end if; 
    end process;


    ap_sig_allocacmp_x_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_56, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_x_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_x_load <= x_fu_56;
        end if; 
    end process;


    ap_sig_allocacmp_y_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, y_fu_60)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_y_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_y_load <= y_fu_60;
        end if; 
    end process;

    icmp_ln17_fu_149_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten20_load = ap_const_lv9_100) else "0";
    icmp_ln18_fu_173_p2 <= "1" when (ap_sig_allocacmp_x_load = ap_const_lv5_10) else "0";
    img2_16_address0 <= zext_ln20_2_fu_332_p1(8 - 1 downto 0);
    img2_16_ce0 <= img2_16_ce0_local;

    img2_16_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            img2_16_ce0_local <= ap_const_logic_1;
        else 
            img2_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    img2_16_d0 <= select_ln21_fu_357_p3;
    img2_16_we0 <= img2_16_we0_local;

    img2_16_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            img2_16_we0_local <= ap_const_logic_1;
        else 
            img2_16_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0 <= zext_ln20_4_fu_249_p1(9 - 1 downto 0);
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address1 <= zext_ln20_3_fu_237_p1(9 - 1 downto 0);
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0 <= pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local;

    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local <= ap_const_logic_1;
        else 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1 <= pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1_local;

    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1_local <= ap_const_logic_1;
        else 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0 <= zext_ln20_4_fu_249_p1(9 - 1 downto 0);
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address1 <= zext_ln20_3_fu_237_p1(9 - 1 downto 0);
    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0 <= pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local;

    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local <= ap_const_logic_1;
        else 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1 <= pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1_local;

    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1_local <= ap_const_logic_1;
        else 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln17_1_fu_187_p3 <= 
        add_ln17_1_fu_167_p2 when (icmp_ln18_fu_173_p2(0) = '1') else 
        ap_sig_allocacmp_y_load;
    select_ln17_fu_179_p3 <= 
        ap_const_lv5_0 when (icmp_ln18_fu_173_p2(0) = '1') else 
        ap_sig_allocacmp_x_load;
    select_ln21_fu_357_p3 <= 
        sub_ln21_1_fu_351_p2 when (tmp_reg_419(0) = '1') else 
        trunc_ln21_5_reg_424;
        sext_ln20_1_fu_280_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q0),17));

        sext_ln20_2_fu_290_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln20_2_fu_284_p2),18));

        sext_ln20_3_fu_294_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q1),18));

        sext_ln20_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q1),17));

        sext_ln21_fu_304_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q0),18));

    sub_ln21_1_fu_351_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(trunc_ln21_4_fu_341_p4));
    sub_ln21_fu_336_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(add_ln21_reg_414));
    tmp_17_fu_207_p3 <= (trunc_ln20_fu_195_p1 & ap_const_lv5_10);
    tmp_18_fu_229_p3 <= (trunc_ln20_fu_195_p1 & select_ln17_fu_179_p3);
    tmp_s_fu_199_p3 <= (trunc_ln20_fu_195_p1 & ap_const_lv4_0);
    trunc_ln20_fu_195_p1 <= select_ln17_1_fu_187_p3(4 - 1 downto 0);
    trunc_ln21_4_fu_341_p4 <= sub_ln21_fu_336_p2(17 downto 2);
    zext_ln20_1_fu_219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln17_fu_179_p3),8));
    zext_ln20_2_fu_332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln20_reg_389_pp0_iter1_reg),64));
    zext_ln20_3_fu_237_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_229_p3),64));
    zext_ln20_4_fu_249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln20_1_fu_243_p2),64));
    zext_ln20_fu_215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln17_fu_179_p3),9));
end behav;
