/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vlib /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/unisims_ver
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vmap unisims_ver /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/unisims_ver
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vlog  -64 -work unisims_ver -f /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/unisims_ver/.cxl.ver.unisim.unisims_ver.cmf
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vlog  -64 -sv -svinputport=relaxed -work unisims_ver -f /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/unisims_ver/.cxl.sv.unisim.unisims_ver.cmf
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vlib /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/unimacro_ver
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vmap unimacro_ver /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/unimacro_ver
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vlog  -64 -work unimacro_ver -f /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/unimacro_ver/.cxl.ver.unimacro.unimacro_ver.cmf
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vlib /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/unifast_ver
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vmap unifast_ver /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/unifast_ver
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vlog  -64 -work unifast_ver -f /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/unifast_ver/.cxl.ver.unifast.unifast_ver.cmf
