# Reading F:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:48 on Jun 07,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 22:50:49 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:49 on Jun 07,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 22:50:49 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:49 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 22:50:49 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:49 on Jun 07,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 22:50:49 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:49 on Jun 07,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 22:50:49 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:49 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 22:50:49 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:49 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 22:50:49 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:49 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 22:50:49 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:49 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 22:50:49 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:49 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 22:50:50 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:50 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 22:50:50 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:50 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 22:50:50 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:50 on Jun 07,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 22:50:50 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:50 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 22:50:50 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:50 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 22:50:50 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:50 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 22:50:50 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:50 on Jun 07,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 22:50:50 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:50 on Jun 07,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 22:50:50 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:50 on Jun 07,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 22:50:51 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:51 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 22:50:51 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:51 on Jun 07,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 22:50:51 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:51 on Jun 07,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 22:50:51 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:51 on Jun 07,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 22:50:51 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:51 on Jun 07,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# ** Error: ./pill_counter.sv(40): (vlog-2730) Undefined variable: 'CLOCK_50'.
# ** Error: ./pill_counter.sv(46): (vlog-2730) Undefined variable: 'CLOCK_50'.
# End time: 22:50:51 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 30
# F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pill_counter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:01 on Jun 07,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 22:51:01 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:01 on Jun 07,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 22:51:01 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:01 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 22:51:02 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:02 on Jun 07,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 22:51:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:02 on Jun 07,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 22:51:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:02 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 22:51:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:02 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 22:51:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:02 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 22:51:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:02 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 22:51:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:02 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 22:51:03 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:03 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 22:51:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:03 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 22:51:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:03 on Jun 07,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 22:51:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:03 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 22:51:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:03 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 22:51:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:03 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 22:51:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:03 on Jun 07,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 22:51:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:03 on Jun 07,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 22:51:04 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:04 on Jun 07,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 22:51:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:04 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 22:51:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:04 on Jun 07,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 22:51:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:04 on Jun 07,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 22:51:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:04 on Jun 07,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 22:51:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:04 on Jun 07,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 22:51:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pacman_loc_ctrl_testbench -Lf altera_mf_ver 
# Start time: 22:51:04 on Jun 07,2020
# Loading sv_std.std
# Loading work.pacman_loc_ctrl_testbench
# Loading work.pacman_loc_ctrl
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pacman_loc_ctrl.sv(169)
#    Time: 5550 ps  Iteration: 1  Instance: /pacman_loc_ctrl_testbench
# Break in Module pacman_loc_ctrl_testbench at ./pacman_loc_ctrl.sv line 169
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:30 on Jun 07,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 22:51:30 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:30 on Jun 07,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 22:51:30 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:30 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 22:51:30 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:30 on Jun 07,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 22:51:30 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:30 on Jun 07,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 22:51:30 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:30 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 22:51:30 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:30 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 22:51:30 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:31 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 22:51:31 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:31 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 22:51:31 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:31 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 22:51:31 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:31 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 22:51:31 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:31 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 22:51:31 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:31 on Jun 07,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 22:51:31 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:31 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 22:51:31 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:31 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 22:51:31 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:31 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 22:51:32 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:32 on Jun 07,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 22:51:32 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:32 on Jun 07,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 22:51:32 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:32 on Jun 07,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 22:51:32 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:32 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 22:51:32 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:32 on Jun 07,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 22:51:32 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:32 on Jun 07,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 22:51:32 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:32 on Jun 07,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 22:51:32 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:32 on Jun 07,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 22:51:32 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:51:34 on Jun 07,2020, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pill_counter_testbench -Lf altera_mf_ver 
# Start time: 22:51:34 on Jun 07,2020
# Loading sv_std.std
# Loading work.pill_counter_testbench
# Loading work.pill_counter
# Loading work.bcd_3b
# Loading work.hexto7segment
# ** Warning: (vsim-3015) ./pill_counter.sv(8): [PCDPC] - Port size (8) does not match connection size (10) for port 'binary'. The port definition is at: ./bcd_3b.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /pill_counter_testbench/dut/bcd File: ./bcd_3b.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pill_counter.sv(52)
#    Time: 450 ps  Iteration: 1  Instance: /pill_counter_testbench
# Break in Module pill_counter_testbench at ./pill_counter.sv line 52
add wave -position 0  sim:/pill_counter_testbench/CLOCK_50
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/EE 371/pacman/pill_counter_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:12 on Jun 07,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 22:52:12 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:12 on Jun 07,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 22:52:12 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:12 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 22:52:12 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:12 on Jun 07,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 22:52:12 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:12 on Jun 07,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 22:52:13 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:13 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 22:52:13 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:13 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 22:52:13 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:13 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 22:52:13 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:13 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 22:52:13 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:13 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 22:52:13 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:13 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 22:52:13 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:13 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 22:52:13 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:13 on Jun 07,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 22:52:13 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:13 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 22:52:14 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:14 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 22:52:14 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:14 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 22:52:14 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:14 on Jun 07,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 22:52:14 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:14 on Jun 07,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 22:52:14 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:14 on Jun 07,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 22:52:14 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:14 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 22:52:14 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:14 on Jun 07,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 22:52:14 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:14 on Jun 07,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 22:52:14 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:14 on Jun 07,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 22:52:15 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:15 on Jun 07,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 22:52:15 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:52:16 on Jun 07,2020, Elapsed time: 0:00:42
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work pill_counter_testbench -Lf altera_mf_ver 
# Start time: 22:52:16 on Jun 07,2020
# Loading sv_std.std
# Loading work.pill_counter_testbench
# Loading work.pill_counter
# Loading work.bcd_3b
# Loading work.hexto7segment
# ** Warning: (vsim-3015) ./pill_counter.sv(8): [PCDPC] - Port size (8) does not match connection size (10) for port 'binary'. The port definition is at: ./bcd_3b.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /pill_counter_testbench/dut/bcd File: ./bcd_3b.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pill_counter.sv(52)
#    Time: 450 ps  Iteration: 1  Instance: /pill_counter_testbench
# Break in Module pill_counter_testbench at ./pill_counter.sv line 52
add wave -position end  sim:/pill_counter_testbench/dut/pc_hundreds
add wave -position end  sim:/pill_counter_testbench/dut/pc_tens
add wave -position end  sim:/pill_counter_testbench/dut/pc_ones
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/EE 371/pacman/pill_counter_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:39 on Jun 07,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 22:53:39 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:39 on Jun 07,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 22:53:39 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:39 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 22:53:39 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:39 on Jun 07,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 22:53:39 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:39 on Jun 07,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 22:53:39 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:39 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 22:53:40 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:40 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 22:53:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:40 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 22:53:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:40 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 22:53:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:40 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 22:53:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:40 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 22:53:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:40 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 22:53:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:40 on Jun 07,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 22:53:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:40 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 22:53:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:40 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 22:53:41 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:41 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 22:53:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:41 on Jun 07,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 22:53:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:41 on Jun 07,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 22:53:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:41 on Jun 07,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 22:53:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:41 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 22:53:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:41 on Jun 07,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 22:53:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:41 on Jun 07,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 22:53:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:41 on Jun 07,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 22:53:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:41 on Jun 07,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 22:53:42 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:53:43 on Jun 07,2020, Elapsed time: 0:01:27
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work pill_counter_testbench -Lf altera_mf_ver 
# Start time: 22:53:43 on Jun 07,2020
# Loading sv_std.std
# Loading work.pill_counter_testbench
# Loading work.pill_counter
# Loading work.bcd_3b
# Loading work.hexto7segment
# ** Warning: (vsim-3015) ./pill_counter.sv(8): [PCDPC] - Port size (8) does not match connection size (10) for port 'binary'. The port definition is at: ./bcd_3b.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /pill_counter_testbench/dut/bcd File: ./bcd_3b.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pill_counter.sv(52)
#    Time: 450 ps  Iteration: 1  Instance: /pill_counter_testbench
# Break in Module pill_counter_testbench at ./pill_counter.sv line 52
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:02 on Jun 07,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 22:56:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:02 on Jun 07,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 22:56:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:02 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 22:56:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:02 on Jun 07,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 22:56:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:02 on Jun 07,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 22:56:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:02 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 22:56:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:02 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 22:56:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:02 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 22:56:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:02 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 22:56:03 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:03 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 22:56:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:03 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 22:56:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:03 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 22:56:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:03 on Jun 07,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 22:56:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:03 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 22:56:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:03 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 22:56:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:03 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 22:56:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:03 on Jun 07,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 22:56:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:03 on Jun 07,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 22:56:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:04 on Jun 07,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 22:56:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:04 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 22:56:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:04 on Jun 07,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 22:56:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:04 on Jun 07,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 22:56:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:04 on Jun 07,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 22:56:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:04 on Jun 07,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 22:56:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:56:05 on Jun 07,2020, Elapsed time: 0:02:22
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work pill_counter_testbench -Lf altera_mf_ver 
# Start time: 22:56:05 on Jun 07,2020
# Loading sv_std.std
# Loading work.pill_counter_testbench
# Loading work.pill_counter
# Loading work.bcd_3b
# Loading work.hexto7segment
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pill_counter.sv(52)
#    Time: 450 ps  Iteration: 1  Instance: /pill_counter_testbench
# Break in Module pill_counter_testbench at ./pill_counter.sv line 52
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:52 on Jun 07,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 22:59:52 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:52 on Jun 07,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 22:59:52 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:52 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 22:59:52 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:52 on Jun 07,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 22:59:52 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:52 on Jun 07,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 22:59:52 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:52 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 22:59:52 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:52 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 22:59:52 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:53 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 22:59:53 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:53 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 22:59:53 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:53 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 22:59:53 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:53 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 22:59:53 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:53 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 22:59:53 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:53 on Jun 07,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 22:59:53 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:53 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 22:59:53 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:53 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 22:59:53 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:53 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# ** Error (suppressible): ./ghosts_loc_ctrl.sv(60): (vlog-2388) 'count2' already declared in this scope (ghosts_loc_ctrl).
# ** Error (suppressible): ./ghosts_loc_ctrl.sv(61): (vlog-2388) 'clk2_reset' already declared in this scope (ghosts_loc_ctrl).
# -- Compiling module ghosts_loc_ctrl_testbench
# End time: 22:59:54 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 22
# F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./ghosts_loc_ctrl.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:40 on Jun 07,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 23:01:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:40 on Jun 07,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 23:01:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:40 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 23:01:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:40 on Jun 07,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 23:01:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:40 on Jun 07,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 23:01:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:40 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 23:01:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:40 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 23:01:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:40 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 23:01:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:40 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 23:01:41 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:41 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 23:01:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:41 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 23:01:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:41 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 23:01:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:41 on Jun 07,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 23:01:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:41 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 23:01:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:41 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 23:01:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:41 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 23:01:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:41 on Jun 07,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 23:01:42 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:42 on Jun 07,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 23:01:42 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:42 on Jun 07,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 23:01:42 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:42 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# ** Error: ./ghosts_ai.sv(60): 'MAX2' already declared in this scope.
# ** Error (suppressible): ./ghosts_ai.sv(62): (vlog-2388) 'count2' already declared in this scope (ghosts_ai).
# ** Error (suppressible): ./ghosts_ai.sv(63): (vlog-2388) 'clk2_reset' already declared in this scope (ghosts_ai).
# -- Compiling module ghosts_ai_testbench
# End time: 23:01:42 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 26
# F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./ghosts_ai.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:58 on Jun 07,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 23:02:58 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:58 on Jun 07,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 23:02:58 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:58 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 23:02:58 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:58 on Jun 07,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 23:02:58 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:58 on Jun 07,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 23:02:58 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:58 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 23:02:58 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:58 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 23:02:58 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:58 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 23:02:58 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:58 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 23:02:58 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:59 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 23:02:59 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:59 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 23:02:59 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:59 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 23:02:59 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:59 on Jun 07,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 23:02:59 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:59 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 23:02:59 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:59 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 23:02:59 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:59 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 23:02:59 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:59 on Jun 07,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 23:02:59 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:59 on Jun 07,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 23:03:00 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:00 on Jun 07,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 23:03:00 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:00 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# ** Error: ./ghosts_ai.sv(60): 'MAX2' already declared in this scope.
# ** Error (suppressible): ./ghosts_ai.sv(62): (vlog-2388) 'count2' already declared in this scope (ghosts_ai).
# ** Error (suppressible): ./ghosts_ai.sv(63): (vlog-2388) 'clk2_reset' already declared in this scope (ghosts_ai).
# -- Compiling module ghosts_ai_testbench
# End time: 23:03:00 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 26
# F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./ghosts_ai.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:24 on Jun 07,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 23:03:24 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:24 on Jun 07,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 23:03:24 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:24 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 23:03:24 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:24 on Jun 07,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 23:03:25 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:25 on Jun 07,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 23:03:25 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:25 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 23:03:25 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:25 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 23:03:25 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:25 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 23:03:25 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:25 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 23:03:25 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:25 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 23:03:25 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:25 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 23:03:25 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:25 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 23:03:25 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:26 on Jun 07,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 23:03:26 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:26 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 23:03:26 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:26 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 23:03:26 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:26 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 23:03:26 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:26 on Jun 07,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 23:03:26 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:26 on Jun 07,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 23:03:26 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:26 on Jun 07,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 23:03:26 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:26 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# ** Error: ./ghosts_ai.sv(60): 'MAX2' already declared in this scope.
# ** Error (suppressible): ./ghosts_ai.sv(62): (vlog-2388) 'count2' already declared in this scope (ghosts_ai).
# ** Error (suppressible): ./ghosts_ai.sv(63): (vlog-2388) 'clk2_reset' already declared in this scope (ghosts_ai).
# -- Compiling module ghosts_ai_testbench
# End time: 23:03:26 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 26
# F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./ghosts_ai.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:39 on Jun 07,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 23:08:39 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:40 on Jun 07,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 23:08:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:40 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 23:08:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:40 on Jun 07,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 23:08:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:40 on Jun 07,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 23:08:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:40 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 23:08:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:40 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 23:08:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:40 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 23:08:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:40 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 23:08:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:40 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 23:08:41 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:41 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 23:08:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:41 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 23:08:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:41 on Jun 07,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 23:08:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:41 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 23:08:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:41 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 23:08:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:41 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 23:08:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:41 on Jun 07,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 23:08:41 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:41 on Jun 07,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 23:08:42 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:42 on Jun 07,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 23:08:42 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:42 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# ** Error: ./ghosts_ai.sv(60): 'MAX2' already declared in this scope.
# ** Error (suppressible): ./ghosts_ai.sv(62): (vlog-2388) 'count2' already declared in this scope (ghosts_ai).
# ** Error (suppressible): ./ghosts_ai.sv(63): (vlog-2388) 'clk2_reset' already declared in this scope (ghosts_ai).
# -- Compiling module ghosts_ai_testbench
# End time: 23:08:42 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 26
# F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./ghosts_ai.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:02 on Jun 07,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 23:09:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:02 on Jun 07,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 23:09:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:02 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 23:09:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:02 on Jun 07,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 23:09:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:02 on Jun 07,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 23:09:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:02 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 23:09:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:02 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 23:09:02 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:02 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 23:09:03 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:03 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 23:09:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:03 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 23:09:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:03 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 23:09:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:03 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 23:09:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:03 on Jun 07,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 23:09:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:03 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 23:09:03 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:03 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 23:09:04 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:04 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 23:09:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:04 on Jun 07,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 23:09:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:04 on Jun 07,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 23:09:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:04 on Jun 07,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 23:09:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:04 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 23:09:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:04 on Jun 07,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 23:09:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:04 on Jun 07,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 23:09:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:04 on Jun 07,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 23:09:04 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:04 on Jun 07,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 23:09:05 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:09:06 on Jun 07,2020, Elapsed time: 0:13:01
# Errors: 19, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pill_counter_testbench -Lf altera_mf_ver 
# Start time: 23:09:06 on Jun 07,2020
# Loading sv_std.std
# Loading work.pill_counter_testbench
# Loading work.pill_counter
# Loading work.bcd_3b
# Loading work.hexto7segment
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pill_counter.sv(56)
#    Time: 650 ps  Iteration: 1  Instance: /pill_counter_testbench
# Break in Module pill_counter_testbench at ./pill_counter.sv line 56
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:52 on Jun 07,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 23:28:52 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:52 on Jun 07,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 23:28:52 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:52 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 23:28:52 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:52 on Jun 07,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 23:28:52 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:52 on Jun 07,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 23:28:52 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:52 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 23:28:52 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:53 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 23:28:53 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:53 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 23:28:53 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:53 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 23:28:53 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:53 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 23:28:53 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:53 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 23:28:53 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:53 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 23:28:53 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:53 on Jun 07,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 23:28:53 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:53 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 23:28:53 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:53 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 23:28:54 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:54 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 23:28:54 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:54 on Jun 07,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 23:28:54 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:54 on Jun 07,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 23:28:54 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:54 on Jun 07,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 23:28:54 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:54 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 23:28:54 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:54 on Jun 07,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 23:28:54 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:54 on Jun 07,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 23:28:54 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:54 on Jun 07,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 23:28:54 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:54 on Jun 07,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 23:28:55 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:28:56 on Jun 07,2020, Elapsed time: 0:19:50
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pacman_loc_ctrl_testbench -Lf altera_mf_ver 
# Start time: 23:28:56 on Jun 07,2020
# Loading sv_std.std
# Loading work.pacman_loc_ctrl_testbench
# Loading work.pacman_loc_ctrl
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pacman_loc_ctrl.sv(176)
#    Time: 6150 ps  Iteration: 1  Instance: /pacman_loc_ctrl_testbench
# Break in Module pacman_loc_ctrl_testbench at ./pacman_loc_ctrl.sv line 176
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:30 on Jun 07,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 23:41:30 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:30 on Jun 07,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 23:41:30 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:30 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 23:41:30 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:30 on Jun 07,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 23:41:30 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:30 on Jun 07,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 23:41:30 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:30 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 23:41:31 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:31 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 23:41:31 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:31 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 23:41:31 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:31 on Jun 07,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 23:41:31 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:31 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 23:41:31 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:31 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 23:41:31 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:31 on Jun 07,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 23:41:31 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:31 on Jun 07,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 23:41:31 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:31 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 23:41:31 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:31 on Jun 07,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 23:41:32 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:32 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 23:41:32 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:32 on Jun 07,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 23:41:32 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:32 on Jun 07,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 23:41:32 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:32 on Jun 07,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 23:41:32 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:32 on Jun 07,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 23:41:32 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:32 on Jun 07,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 23:41:32 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:32 on Jun 07,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 23:41:32 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:32 on Jun 07,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 23:41:32 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:33 on Jun 07,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 23:41:33 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:41:34 on Jun 07,2020, Elapsed time: 0:12:38
# Errors: 29, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work pacman_loc_ctrl_testbench -Lf altera_mf_ver 
# Start time: 23:41:34 on Jun 07,2020
# Loading sv_std.std
# Loading work.pacman_loc_ctrl_testbench
# Loading work.pacman_loc_ctrl
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pacman_loc_ctrl.sv(179)
#    Time: 6150 ps  Iteration: 1  Instance: /pacman_loc_ctrl_testbench
# Break in Module pacman_loc_ctrl_testbench at ./pacman_loc_ctrl.sv line 179
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:41 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 00:11:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:41 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 00:11:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:42 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 00:11:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:42 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 00:11:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:42 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 00:11:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:42 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 00:11:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:42 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 00:11:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:42 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 00:11:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:42 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 00:11:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:42 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 00:11:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:43 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 00:11:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:43 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 00:11:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:43 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 00:11:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:43 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 00:11:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:43 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 00:11:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:43 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 00:11:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:43 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 00:11:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:44 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 00:11:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:44 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 00:11:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:44 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 00:11:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:44 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 00:11:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:44 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 00:11:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:44 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 00:11:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:44 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# ** Error: (vlog-13069) ./pill_counter.sv(32): near "end": syntax error, unexpected end.
# ** Error (suppressible): ./pill_counter.sv(48): (vlog-2388) 'CLOCK_50' already declared in this scope (pill_counter).
# ** Error (suppressible): ./pill_counter.sv(48): (vlog-2388) 'reset' already declared in this scope (pill_counter).
# ** Error (suppressible): ./pill_counter.sv(49): (vlog-2388) 'collision_type' already declared in this scope (pill_counter).
# ** Error (suppressible): ./pill_counter.sv(50): (vlog-2388) 'hex1' already declared in this scope (pill_counter).
# ** Error (suppressible): ./pill_counter.sv(50): (vlog-2388) 'hex2' already declared in this scope (pill_counter).
# ** Error (suppressible): ./pill_counter.sv(50): (vlog-2388) 'hex3' already declared in this scope (pill_counter).
# End time: 00:11:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 30
# F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pill_counter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:01 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 00:12:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:01 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 00:12:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:01 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 00:12:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:02 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 00:12:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:02 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 00:12:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:02 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 00:12:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:02 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 00:12:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:02 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 00:12:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:02 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 00:12:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:02 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 00:12:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:03 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 00:12:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:03 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 00:12:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:03 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 00:12:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:03 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 00:12:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:03 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 00:12:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:03 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 00:12:04 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:04 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 00:12:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:04 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 00:12:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:04 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 00:12:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:04 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 00:12:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:04 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 00:12:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:04 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 00:12:05 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:05 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 00:12:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:05 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 00:12:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:12:06 on Jun 08,2020, Elapsed time: 0:30:32
# Errors: 4, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pill_counter_testbench -Lf altera_mf_ver 
# Start time: 00:12:06 on Jun 08,2020
# Loading sv_std.std
# Loading work.pill_counter_testbench
# Loading work.pill_counter
# Loading work.bcd_3b
# Loading work.hexto7segment
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pill_counter.sv(71)
#    Time: 650 ps  Iteration: 1  Instance: /pill_counter_testbench
# Break in Module pill_counter_testbench at ./pill_counter.sv line 71
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:55 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 00:12:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:55 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 00:12:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:55 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 00:12:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:55 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 00:12:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:55 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 00:12:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:55 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 00:12:56 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:56 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 00:12:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:56 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 00:12:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:56 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 00:12:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:56 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 00:12:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:56 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 00:12:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:56 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 00:12:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:56 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 00:12:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:56 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 00:12:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:56 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 00:12:57 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:57 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 00:12:57 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:57 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 00:12:57 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:57 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 00:12:57 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:57 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 00:12:57 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:57 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 00:12:57 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:57 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 00:12:57 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:57 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 00:12:57 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:57 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 00:12:58 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:58 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 00:12:58 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:12:59 on Jun 08,2020, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pill_counter_testbench -Lf altera_mf_ver 
# Start time: 00:12:59 on Jun 08,2020
# Loading sv_std.std
# Loading work.pill_counter_testbench
# Loading work.pill_counter
# Loading work.bcd_3b
# Loading work.hexto7segment
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pill_counter.sv(76)
#    Time: 1150 ps  Iteration: 1  Instance: /pill_counter_testbench
# Break in Module pill_counter_testbench at ./pill_counter.sv line 76
add wave -position end  sim:/pill_counter_testbench/dut/ps
add wave -position end  sim:/pill_counter_testbench/dut/ns
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/EE 371/pacman/pill_counter_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:41 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 00:13:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:41 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 00:13:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:41 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 00:13:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:41 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 00:13:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:41 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 00:13:42 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:42 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 00:13:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:42 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 00:13:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:42 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 00:13:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:42 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 00:13:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:42 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 00:13:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:42 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 00:13:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:42 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 00:13:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:42 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 00:13:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:43 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 00:13:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:43 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 00:13:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:43 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 00:13:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:43 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 00:13:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:43 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 00:13:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:43 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 00:13:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:43 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 00:13:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:43 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 00:13:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:43 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 00:13:44 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:44 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 00:13:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:44 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 00:13:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:13:45 on Jun 08,2020, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pill_counter_testbench -Lf altera_mf_ver 
# Start time: 00:13:45 on Jun 08,2020
# Loading sv_std.std
# Loading work.pill_counter_testbench
# Loading work.pill_counter
# Loading work.bcd_3b
# Loading work.hexto7segment
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pill_counter.sv(76)
#    Time: 1150 ps  Iteration: 1  Instance: /pill_counter_testbench
# Break in Module pill_counter_testbench at ./pill_counter.sv line 76
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:09 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 00:15:09 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:09 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 00:15:09 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:09 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 00:15:09 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:09 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 00:15:09 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:09 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 00:15:10 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:10 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 00:15:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:10 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 00:15:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:10 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 00:15:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:10 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 00:15:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:10 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 00:15:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:10 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 00:15:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:10 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 00:15:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:10 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 00:15:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:10 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 00:15:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:10 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 00:15:11 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:11 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 00:15:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:11 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 00:15:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:11 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 00:15:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:11 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 00:15:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:11 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 00:15:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:11 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 00:15:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:11 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 00:15:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:11 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 00:15:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:11 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 00:15:12 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:15:13 on Jun 08,2020, Elapsed time: 0:01:28
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pill_counter_testbench -Lf altera_mf_ver 
# Start time: 00:15:13 on Jun 08,2020
# Loading sv_std.std
# Loading work.pill_counter_testbench
# Loading work.pill_counter
# Loading work.bcd_3b
# Loading work.hexto7segment
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pill_counter.sv(78)
#    Time: 1150 ps  Iteration: 1  Instance: /pill_counter_testbench
# Break in Module pill_counter_testbench at ./pill_counter.sv line 78
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:37 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 00:16:37 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:37 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 00:16:37 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:37 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 00:16:37 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:37 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 00:16:37 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:37 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 00:16:37 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:38 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 00:16:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:38 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 00:16:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:38 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 00:16:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:38 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 00:16:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:38 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 00:16:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:38 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 00:16:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:38 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 00:16:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:38 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 00:16:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:38 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 00:16:39 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:39 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 00:16:39 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:39 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 00:16:39 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:39 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 00:16:39 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:39 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 00:16:39 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:39 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 00:16:39 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:39 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 00:16:39 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:39 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 00:16:39 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:39 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 00:16:39 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:39 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 00:16:40 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:40 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 00:16:40 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:16:41 on Jun 08,2020, Elapsed time: 0:01:28
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pill_counter_testbench -Lf altera_mf_ver 
# Start time: 00:16:41 on Jun 08,2020
# Loading sv_std.std
# Loading work.pill_counter_testbench
# Loading work.pill_counter
# Loading work.bcd_3b
# Loading work.hexto7segment
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pill_counter.sv(78)
#    Time: 1150 ps  Iteration: 1  Instance: /pill_counter_testbench
# Break in Module pill_counter_testbench at ./pill_counter.sv line 78
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:07 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 00:31:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:07 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 00:31:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:07 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 00:31:08 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:08 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 00:31:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:08 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 00:31:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:08 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 00:31:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:08 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 00:31:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:08 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 00:31:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:08 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 00:31:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:08 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 00:31:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:08 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 00:31:09 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:09 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 00:31:09 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:09 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 00:31:09 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:09 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 00:31:09 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:09 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 00:31:09 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:09 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 00:31:09 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:09 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 00:31:09 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:09 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 00:31:10 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:10 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 00:31:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:10 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 00:31:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:10 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 00:31:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:10 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 00:31:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:10 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 00:31:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:10 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 00:31:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:31:11 on Jun 08,2020, Elapsed time: 0:14:30
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pacman_loc_ctrl_testbench -Lf altera_mf_ver 
# Start time: 00:31:11 on Jun 08,2020
# Loading sv_std.std
# Loading work.pacman_loc_ctrl_testbench
# Loading work.pacman_loc_ctrl
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pacman_loc_ctrl.sv(179)
#    Time: 6150 ps  Iteration: 1  Instance: /pacman_loc_ctrl_testbench
# Break in Module pacman_loc_ctrl_testbench at ./pacman_loc_ctrl.sv line 179
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:12 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 00:35:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:12 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 00:35:13 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:13 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 00:35:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:13 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 00:35:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:13 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 00:35:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:13 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 00:35:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:13 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 00:35:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:13 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 00:35:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:13 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 00:35:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:13 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 00:35:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:13 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 00:35:14 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:14 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 00:35:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:14 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 00:35:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:14 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 00:35:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:14 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 00:35:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:14 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 00:35:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:14 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 00:35:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:14 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 00:35:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:14 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 00:35:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:14 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 00:35:15 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:15 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 00:35:15 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:15 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 00:35:15 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:15 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 00:35:15 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:15 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 00:35:15 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:35:16 on Jun 08,2020, Elapsed time: 0:04:05
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pacman_loc_ctrl_testbench -Lf altera_mf_ver 
# Start time: 00:35:16 on Jun 08,2020
# Loading sv_std.std
# Loading work.pacman_loc_ctrl_testbench
# Loading work.pacman_loc_ctrl
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pacman_loc_ctrl.sv(154)
#    Time: 15550 ps  Iteration: 1  Instance: /pacman_loc_ctrl_testbench
# Break in Module pacman_loc_ctrl_testbench at ./pacman_loc_ctrl.sv line 154
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:51 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 00:35:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:51 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 00:35:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:51 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 00:35:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:51 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 00:35:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:51 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 00:35:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:51 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 00:35:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:51 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 00:35:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:51 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 00:35:52 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:52 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 00:35:52 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:52 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 00:35:52 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:52 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 00:35:52 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:52 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 00:35:52 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:52 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 00:35:52 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:52 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 00:35:52 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:52 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 00:35:52 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:52 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 00:35:52 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:52 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 00:35:52 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:53 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 00:35:53 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:53 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 00:35:53 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:53 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 00:35:53 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:53 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 00:35:53 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:53 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 00:35:53 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:53 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 00:35:53 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:53 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 00:35:53 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:35:54 on Jun 08,2020, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pacman_loc_ctrl_testbench -Lf altera_mf_ver 
# Start time: 00:35:54 on Jun 08,2020
# Loading sv_std.std
# Loading work.pacman_loc_ctrl_testbench
# Loading work.pacman_loc_ctrl
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pacman_loc_ctrl.sv(162)
#    Time: 19950 ps  Iteration: 1  Instance: /pacman_loc_ctrl_testbench
# Break in Module pacman_loc_ctrl_testbench at ./pacman_loc_ctrl.sv line 162
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:54 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 00:38:54 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:54 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 00:38:54 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:54 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 00:38:54 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:54 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 00:38:54 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:54 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 00:38:54 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:54 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 00:38:54 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:54 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 00:38:55 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:55 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 00:38:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:55 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 00:38:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:55 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 00:38:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:55 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 00:38:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:55 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 00:38:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:55 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 00:38:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:55 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 00:38:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:55 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 00:38:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:55 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 00:38:56 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:56 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 00:38:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:56 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 00:38:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:56 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 00:38:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:56 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 00:38:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:56 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 00:38:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:56 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 00:38:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:56 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 00:38:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:56 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 00:38:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:38:57 on Jun 08,2020, Elapsed time: 0:03:03
# Errors: 7, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work pacman_loc_ctrl_testbench -Lf altera_mf_ver 
# Start time: 00:38:58 on Jun 08,2020
# Loading sv_std.std
# Loading work.pacman_loc_ctrl_testbench
# Loading work.pacman_loc_ctrl
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pacman_loc_ctrl.sv(162)
#    Time: 19950 ps  Iteration: 1  Instance: /pacman_loc_ctrl_testbench
# Break in Module pacman_loc_ctrl_testbench at ./pacman_loc_ctrl.sv line 162
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:45 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 00:39:45 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:45 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 00:39:45 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:45 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 00:39:45 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:45 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 00:39:46 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:46 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 00:39:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:46 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 00:39:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:46 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 00:39:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:46 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 00:39:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:46 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 00:39:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:46 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 00:39:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:46 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 00:39:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:46 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 00:39:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:46 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 00:39:47 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:47 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 00:39:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:47 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 00:39:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:47 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 00:39:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:47 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 00:39:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:47 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 00:39:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:47 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 00:39:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:47 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 00:39:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:47 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 00:39:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:47 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 00:39:48 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:48 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 00:39:48 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:48 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 00:39:48 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:39:49 on Jun 08,2020, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pacman_loc_ctrl_testbench -Lf altera_mf_ver 
# Start time: 00:39:49 on Jun 08,2020
# Loading sv_std.std
# Loading work.pacman_loc_ctrl_testbench
# Loading work.pacman_loc_ctrl
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pacman_loc_ctrl.sv(162)
#    Time: 17250 ps  Iteration: 1  Instance: /pacman_loc_ctrl_testbench
# Break in Module pacman_loc_ctrl_testbench at ./pacman_loc_ctrl.sv line 162
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:23 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 00:40:23 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:23 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 00:40:23 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:24 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 00:40:24 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:24 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 00:40:24 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:24 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 00:40:24 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:24 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 00:40:24 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:24 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 00:40:24 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:24 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 00:40:24 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:24 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 00:40:24 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:24 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 00:40:24 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:24 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 00:40:24 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:24 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 00:40:25 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:25 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 00:40:25 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:25 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 00:40:25 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:25 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 00:40:25 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:25 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 00:40:25 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:25 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 00:40:25 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:25 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 00:40:25 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:25 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 00:40:25 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:25 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 00:40:25 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:25 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 00:40:25 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:25 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 00:40:26 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:26 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 00:40:26 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:26 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 00:40:26 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:40:27 on Jun 08,2020, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pacman_loc_ctrl_testbench -Lf altera_mf_ver 
# Start time: 00:40:27 on Jun 08,2020
# Loading sv_std.std
# Loading work.pacman_loc_ctrl_testbench
# Loading work.pacman_loc_ctrl
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pacman_loc_ctrl.sv(162)
#    Time: 21750 ps  Iteration: 1  Instance: /pacman_loc_ctrl_testbench
# Break in Module pacman_loc_ctrl_testbench at ./pacman_loc_ctrl.sv line 162
add wave -position end  sim:/pacman_loc_ctrl_testbench/dut/collisions/ps
add wave -position end  sim:/pacman_loc_ctrl_testbench/dut/collisions/ns
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/EE 371/pacman/pacman_loc_ctrl_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:54 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 00:43:54 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:54 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 00:43:55 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:55 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 00:43:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:55 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 00:43:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:55 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 00:43:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:55 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 00:43:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:55 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 00:43:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:55 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 00:43:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:55 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 00:43:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:55 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 00:43:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:55 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 00:43:56 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:56 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 00:43:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:56 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 00:43:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:56 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 00:43:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:56 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 00:43:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:56 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 00:43:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:56 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 00:43:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:56 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 00:43:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:56 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 00:43:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:56 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 00:43:57 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:57 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 00:43:57 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:57 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 00:43:57 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:57 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 00:43:57 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:57 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 00:43:57 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:43:58 on Jun 08,2020, Elapsed time: 0:03:31
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pacman_loc_ctrl_testbench -Lf altera_mf_ver 
# Start time: 00:43:58 on Jun 08,2020
# Loading sv_std.std
# Loading work.pacman_loc_ctrl_testbench
# Loading work.pacman_loc_ctrl
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pacman_loc_ctrl.sv(162)
#    Time: 21750 ps  Iteration: 1  Instance: /pacman_loc_ctrl_testbench
# Break in Module pacman_loc_ctrl_testbench at ./pacman_loc_ctrl.sv line 162
add wave -position end  sim:/pacman_loc_ctrl_testbench/dut/collisions/next_pill_count
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/EE 371/pacman/pacman_loc_ctrl_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:25 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 00:45:25 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:25 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 00:45:25 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:25 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 00:45:25 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:25 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 00:45:25 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:25 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 00:45:25 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:25 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 00:45:26 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:26 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 00:45:26 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:26 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 00:45:26 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:26 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 00:45:26 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:26 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 00:45:26 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:26 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 00:45:26 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:26 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 00:45:26 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:26 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 00:45:26 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:26 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 00:45:26 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:26 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 00:45:27 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:27 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 00:45:27 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:27 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 00:45:27 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:27 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 00:45:27 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:27 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 00:45:27 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:27 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 00:45:27 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:27 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 00:45:27 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:27 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 00:45:27 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:27 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 00:45:27 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:27 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 00:45:28 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:45:29 on Jun 08,2020, Elapsed time: 0:01:31
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pacman_loc_ctrl_testbench -Lf altera_mf_ver 
# Start time: 00:45:29 on Jun 08,2020
# Loading sv_std.std
# Loading work.pacman_loc_ctrl_testbench
# Loading work.pacman_loc_ctrl
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pacman_loc_ctrl.sv(162)
#    Time: 21750 ps  Iteration: 1  Instance: /pacman_loc_ctrl_testbench
# Break in Module pacman_loc_ctrl_testbench at ./pacman_loc_ctrl.sv line 162
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:20 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 00:54:20 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:20 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 00:54:20 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:20 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 00:54:20 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:20 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 00:54:20 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:20 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 00:54:20 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:20 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 00:54:20 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:20 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 00:54:20 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:21 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 00:54:21 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:21 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 00:54:21 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:21 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 00:54:21 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:21 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 00:54:21 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:21 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 00:54:21 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:21 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 00:54:21 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:22 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 00:54:22 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:22 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 00:54:22 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:22 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 00:54:22 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:22 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 00:54:22 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:22 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 00:54:22 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:22 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 00:54:22 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:22 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# ** Error: ./ghosts_ai.sv(60): 'MAX2' already declared in this scope.
# ** Error (suppressible): ./ghosts_ai.sv(62): (vlog-2388) 'count2' already declared in this scope (ghosts_ai).
# ** Error (suppressible): ./ghosts_ai.sv(67): (vlog-2388) 'count3' already declared in this scope (ghosts_ai).
# -- Compiling module ghosts_ai_testbench
# End time: 00:54:22 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 26
# F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./ghosts_ai.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:48 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 00:54:48 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:48 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 00:54:48 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:48 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 00:54:49 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:49 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 00:54:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:49 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 00:54:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:49 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 00:54:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:49 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 00:54:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:49 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 00:54:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:49 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 00:54:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:49 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 00:54:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:49 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 00:54:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:50 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 00:54:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:50 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 00:54:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:50 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 00:54:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:50 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 00:54:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:50 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 00:54:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:50 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 00:54:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:50 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 00:54:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:50 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 00:54:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:50 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# ** Error (suppressible): ./ghosts_ai.sv(64): (vlog-2388) 'count3' already declared in this scope (ghosts_ai).
# -- Compiling module ghosts_ai_testbench
# End time: 00:54:51 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 26
# F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./ghosts_ai.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:10 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 00:55:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:10 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 00:55:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:10 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 00:55:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:10 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 00:55:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:10 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 00:55:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:10 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 00:55:11 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:11 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 00:55:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:11 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 00:55:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:11 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 00:55:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:11 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 00:55:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:11 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 00:55:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:11 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 00:55:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:11 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 00:55:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:11 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 00:55:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:12 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 00:55:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:12 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 00:55:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:12 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 00:55:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:12 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 00:55:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:12 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 00:55:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:12 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 00:55:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:12 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 00:55:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:12 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 00:55:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:12 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 00:55:13 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:13 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 00:55:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:55:14 on Jun 08,2020, Elapsed time: 0:09:45
# Errors: 7, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pacman_loc_ctrl_testbench -Lf altera_mf_ver 
# Start time: 00:55:14 on Jun 08,2020
# Loading sv_std.std
# Loading work.pacman_loc_ctrl_testbench
# Loading work.pacman_loc_ctrl
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vish-4014) No objects found matching '/pacman_loc_ctrl_testbench/dut/collisions/next_pill_count'.
# Executing ONERROR command at macro ./pacman_loc_ctrl_wave.do line 23
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pacman_loc_ctrl.sv(162)
#    Time: 21750 ps  Iteration: 1  Instance: /pacman_loc_ctrl_testbench
# Break in Module pacman_loc_ctrl_testbench at ./pacman_loc_ctrl.sv line 162
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position end  sim:/pacman_loc_ctrl_testbench/dut/collisions/reset
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/EE 371/pacman/pacman_loc_ctrl_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:34 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 00:56:34 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:34 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 00:56:34 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:34 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 00:56:34 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:34 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 00:56:34 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:34 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 00:56:34 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:34 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 00:56:34 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:34 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 00:56:34 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:34 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 00:56:35 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:35 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 00:56:35 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:35 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 00:56:35 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:35 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 00:56:35 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:35 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 00:56:35 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:35 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 00:56:35 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:35 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 00:56:35 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:35 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 00:56:35 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:35 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 00:56:36 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:36 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 00:56:36 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:36 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 00:56:36 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:36 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 00:56:36 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:36 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 00:56:36 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:36 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 00:56:36 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:36 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 00:56:36 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:36 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 00:56:36 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:36 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 00:56:36 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:56:37 on Jun 08,2020, Elapsed time: 0:01:23
# Errors: 5, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work pacman_loc_ctrl_testbench -Lf altera_mf_ver 
# Start time: 00:56:37 on Jun 08,2020
# Loading sv_std.std
# Loading work.pacman_loc_ctrl_testbench
# Loading work.pacman_loc_ctrl
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pacman_loc_ctrl.sv(162)
#    Time: 21750 ps  Iteration: 1  Instance: /pacman_loc_ctrl_testbench
# Break in Module pacman_loc_ctrl_testbench at ./pacman_loc_ctrl.sv line 162
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:50 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 00:59:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:50 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 00:59:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:50 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 00:59:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:50 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 00:59:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:50 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 00:59:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:50 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 00:59:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:50 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 00:59:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:50 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 00:59:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:50 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# ** Error: (vlog-13069) ./pacman_loc_ctrl.sv(20): near ".": syntax error, unexpected '.', expecting ')'.
# -- Compiling module pacman_loc_ctrl_testbench
# End time: 00:59:51 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 15
# F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pacman_loc_ctrl.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:30 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 01:00:30 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:30 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 01:00:30 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:30 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 01:00:30 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:30 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 01:00:30 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:30 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 01:00:30 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:30 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 01:00:30 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:30 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 01:00:30 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:30 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 01:00:31 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:31 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 01:00:31 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:31 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 01:00:31 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:31 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 01:00:31 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:31 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 01:00:31 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:31 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 01:00:31 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:31 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 01:00:31 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:31 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 01:00:31 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:31 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 01:00:31 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:31 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 01:00:32 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:32 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 01:00:32 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:32 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 01:00:32 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:32 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 01:00:32 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:32 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 01:00:32 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:32 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 01:00:32 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:32 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 01:00:32 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:32 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 01:00:32 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:00:33 on Jun 08,2020, Elapsed time: 0:03:56
# Errors: 4, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pacman_loc_ctrl_testbench -Lf altera_mf_ver 
# Start time: 01:00:33 on Jun 08,2020
# Loading sv_std.std
# Loading work.pacman_loc_ctrl_testbench
# Loading work.pacman_loc_ctrl
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pacman_loc_ctrl.sv(161)
#    Time: 21750 ps  Iteration: 1  Instance: /pacman_loc_ctrl_testbench
# Break in Module pacman_loc_ctrl_testbench at ./pacman_loc_ctrl.sv line 161
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:53 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 01:21:53 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:53 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 01:21:53 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:53 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 01:21:53 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:53 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 01:21:53 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:53 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 01:21:53 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:53 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 01:21:53 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:54 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 01:21:54 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:54 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 01:21:54 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:54 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 01:21:54 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:54 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 01:21:54 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:54 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 01:21:54 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:54 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 01:21:54 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:54 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 01:21:54 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:54 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 01:21:55 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:55 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 01:21:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:55 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 01:21:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:55 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 01:21:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:55 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 01:21:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:55 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 01:21:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:55 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 01:21:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:55 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 01:21:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:55 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 01:21:56 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:56 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 01:21:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:56 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 01:21:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:21:57 on Jun 08,2020, Elapsed time: 0:21:24
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pacman_loc_ctrl_testbench -Lf altera_mf_ver 
# Start time: 01:21:57 on Jun 08,2020
# Loading sv_std.std
# Loading work.pacman_loc_ctrl_testbench
# Loading work.pacman_loc_ctrl
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pacman_loc_ctrl.sv(161)
#    Time: 21750 ps  Iteration: 1  Instance: /pacman_loc_ctrl_testbench
# Break in Module pacman_loc_ctrl_testbench at ./pacman_loc_ctrl.sv line 161
