$comment
	File created using the following command:
		vcd file lpm_counter2130.msim.vcd -direction
$end
$date
	Mon Nov 21 11:58:26 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lpm_counter2130_vlg_vec_tst $end
$var reg 1 ! aclr $end
$var reg 1 " aload $end
$var reg 1 # clock $end
$var reg 8 $ data [7:0] $end
$var wire 1 % q [7] $end
$var wire 1 & q [6] $end
$var wire 1 ' q [5] $end
$var wire 1 ( q [4] $end
$var wire 1 ) q [3] $end
$var wire 1 * q [2] $end
$var wire 1 + q [1] $end
$var wire 1 , q [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 q[7]~output_o $end
$var wire 1 4 q[6]~output_o $end
$var wire 1 5 q[5]~output_o $end
$var wire 1 6 q[4]~output_o $end
$var wire 1 7 q[3]~output_o $end
$var wire 1 8 q[2]~output_o $end
$var wire 1 9 q[1]~output_o $end
$var wire 1 : q[0]~output_o $end
$var wire 1 ; clock~input_o $end
$var wire 1 < clock~inputclkctrl_outclk $end
$var wire 1 = aclr~input_o $end
$var wire 1 > data[6]~input_o $end
$var wire 1 ? aload~input_o $end
$var wire 1 @ aload~inputclkctrl_outclk $end
$var wire 1 A inst1|LPM_COUNTER_component|auto_generated|latch_signal[6]~9_combout $end
$var wire 1 B data[5]~input_o $end
$var wire 1 C inst1|LPM_COUNTER_component|auto_generated|latch_signal[5]~10_combout $end
$var wire 1 D data[4]~input_o $end
$var wire 1 E inst1|LPM_COUNTER_component|auto_generated|latch_signal[4]~11_combout $end
$var wire 1 F data[3]~input_o $end
$var wire 1 G inst1|LPM_COUNTER_component|auto_generated|latch_signal[3]~12_combout $end
$var wire 1 H data[2]~input_o $end
$var wire 1 I inst1|LPM_COUNTER_component|auto_generated|latch_signal[2]~13_combout $end
$var wire 1 J data[1]~input_o $end
$var wire 1 K inst1|LPM_COUNTER_component|auto_generated|latch_signal[1]~14_combout $end
$var wire 1 L data[0]~input_o $end
$var wire 1 M inst1|LPM_COUNTER_component|auto_generated|latch_signal[0]~15_combout $end
$var wire 1 N inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 O inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~7_combout $end
$var wire 1 P inst1|LPM_COUNTER_component|auto_generated|safe_q[7]~8_combout $end
$var wire 1 Q inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 R inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 S inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~6_combout $end
$var wire 1 T inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 U inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 V inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~5_combout $end
$var wire 1 W inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 X inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout $end
$var wire 1 Y inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~4_combout $end
$var wire 1 Z inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 [ inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout $end
$var wire 1 \ inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~3_combout $end
$var wire 1 ] inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT $end
$var wire 1 ^ inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout $end
$var wire 1 _ inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~2_combout $end
$var wire 1 ` inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT $end
$var wire 1 a inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout $end
$var wire 1 b inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~1_combout $end
$var wire 1 c inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT $end
$var wire 1 d inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout $end
$var wire 1 e data[7]~input_o $end
$var wire 1 f inst1|LPM_COUNTER_component|auto_generated|latch_signal[7]~8_combout $end
$var wire 1 g inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~0_combout $end
$var wire 1 h inst1|LPM_COUNTER_component|auto_generated|safe_q[7]~0_combout $end
$var wire 1 i inst1|LPM_COUNTER_component|auto_generated|safe_q[6]~1_combout $end
$var wire 1 j inst1|LPM_COUNTER_component|auto_generated|safe_q[5]~2_combout $end
$var wire 1 k inst1|LPM_COUNTER_component|auto_generated|safe_q[4]~3_combout $end
$var wire 1 l inst1|LPM_COUNTER_component|auto_generated|safe_q[3]~4_combout $end
$var wire 1 m inst1|LPM_COUNTER_component|auto_generated|safe_q[2]~5_combout $end
$var wire 1 n inst1|LPM_COUNTER_component|auto_generated|safe_q[1]~6_combout $end
$var wire 1 o inst1|LPM_COUNTER_component|auto_generated|safe_q[0]~7_combout $end
$var wire 1 p inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] $end
$var wire 1 q inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] $end
$var wire 1 r inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] $end
$var wire 1 s inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] $end
$var wire 1 t inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 u inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 v inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 w inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 x inst1|LPM_COUNTER_component|auto_generated|pre_hazard [7] $end
$var wire 1 y inst1|LPM_COUNTER_component|auto_generated|pre_hazard [6] $end
$var wire 1 z inst1|LPM_COUNTER_component|auto_generated|pre_hazard [5] $end
$var wire 1 { inst1|LPM_COUNTER_component|auto_generated|pre_hazard [4] $end
$var wire 1 | inst1|LPM_COUNTER_component|auto_generated|pre_hazard [3] $end
$var wire 1 } inst1|LPM_COUNTER_component|auto_generated|pre_hazard [2] $end
$var wire 1 ~ inst1|LPM_COUNTER_component|auto_generated|pre_hazard [1] $end
$var wire 1 !! inst1|LPM_COUNTER_component|auto_generated|pre_hazard [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
b0 $
0,
0+
0*
0)
0(
0'
0&
0%
0-
1.
x/
10
11
12
03
04
05
06
07
08
09
0:
0;
0<
1=
0>
0?
0@
1A
0B
1C
0D
1E
0F
1G
0H
1I
0J
1K
0L
1M
1N
1O
1P
0Q
0R
0S
1T
0U
0V
0W
0X
0Y
1Z
0[
0\
0]
0^
0_
1`
0a
0b
0c
0d
0e
1f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0w
0v
0u
0t
0s
0r
0q
0p
1!!
1~
1}
1|
1{
1z
1y
1x
$end
#20000
0!
0=
0P
#40000
1#
1;
1<
1w
0!!
1Q
0N
1o
1:
1R
1,
0O
1S
#80000
0#
0;
0<
#120000
1#
1;
1<
1v
0w
0~
1!!
0T
0R
0Q
1N
1n
0o
0:
19
1U
1T
1R
1+
0,
0S
1O
0U
1V
1S
0V
#160000
0#
0;
0<
#200000
1#
1;
1<
1w
0!!
1Q
0N
1o
1:
0T
0R
1,
0O
1U
0S
1V
#240000
0#
0;
0<
#280000
1#
1;
1<
1u
0v
0w
0}
1~
1!!
1W
0U
1T
1R
0Q
1N
1m
0n
0o
0:
09
18
1X
0W
1U
0R
1*
0+
0,
0V
1S
1O
0X
1Y
1V
0S
0Y
#330000
b10000000 $
b11000000 $
b11100000 $
b11110000 $
b11111000 $
b11111100 $
b11111110 $
b11111111 $
1L
1J
1H
1F
1D
1B
1>
1e
#400000
b1111111 $
b111111 $
b11111 $
b1111 $
b111 $
b11 $
b1 $
b0 $
0L
0J
0H
0F
0D
0B
0>
0e
#480000
1"
0#
b10000000 $
b11000000 $
b11100000 $
b11110000 $
b11111000 $
b11111100 $
b11111110 $
b11111111 $
1?
0;
1L
1J
1H
1F
1D
1B
1>
1e
1@
0<
1P
0M
0K
0I
0G
0E
0C
0A
0f
1o
1n
1l
1k
1j
1i
1h
13
14
15
16
17
19
1:
0!!
0~
1}
0|
0{
0z
0y
0x
1,
1+
1)
1(
1'
1&
1%
0O
1S
0V
1Y
1\
1_
1b
1g
1Q
0N
1R
0U
1X
1[
1^
1a
1d
0T
0R
1O
0S
1V
0Y
0\
0_
0b
0g
1U
1S
0V
0u
0}
1W
0U
0Z
0X
1V
1]
0[
1Y
0`
0^
1\
1c
0a
1_
0d
1b
1g
#560000
b1111111 $
b111111 $
b11111 $
b1111 $
b111 $
b11 $
b1 $
b0 $
0L
0J
0H
0F
0D
0B
0>
0e
1M
1K
1I
1G
1E
1C
1A
1f
0o
0n
0m
0l
0k
0j
0i
0h
03
04
05
06
07
08
09
0:
1!!
1~
1}
1|
1{
1z
1y
1x
0,
0+
0*
0)
0(
0'
0&
0%
0O
0S
0V
0Y
0\
0_
0b
0g
0Q
1N
1T
1R
0W
1U
1Z
1X
0]
1[
1`
1^
0c
1a
1d
0R
0U
0X
0[
0^
0a
0d
1O
1S
1V
1Y
1\
1_
1b
1g
0S
0V
0Y
0\
0_
0b
0g
#640000
b10000000 $
b11000000 $
b11100000 $
b11110000 $
b11111000 $
b11111100 $
b11111110 $
b11111111 $
1L
1J
1H
1F
1D
1B
1>
1e
0M
0K
0I
0G
0E
0C
0A
0f
1o
1n
1m
1l
1k
1j
1i
1h
13
14
15
16
17
18
19
1:
0!!
0~
0}
0|
0{
0z
0y
0x
1,
1+
1*
1)
1(
1'
1&
1%
0O
1S
1V
1Y
1\
1_
1b
1g
1Q
0N
1R
1U
1X
1[
1^
1a
1d
0T
0R
1O
0S
0V
0Y
0\
0_
0b
0g
1W
0U
1S
0Z
0X
1V
1]
0[
1Y
0`
0^
1\
1c
0a
1_
0d
1b
1g
#720000
b1111111 $
b111111 $
b11111 $
b1111 $
b111 $
b11 $
b1 $
b0 $
0L
0J
0H
0F
0D
0B
0>
0e
1M
1K
1I
1G
1E
1C
1A
1f
0o
0n
0m
0l
0k
0j
0i
0h
03
04
05
06
07
08
09
0:
1!!
1~
1}
1|
1{
1z
1y
1x
0,
0+
0*
0)
0(
0'
0&
0%
0O
0S
0V
0Y
0\
0_
0b
0g
0Q
1N
1T
1R
0W
1U
1Z
1X
0]
1[
1`
1^
0c
1a
1d
0R
0U
0X
0[
0^
0a
0d
1O
1S
1V
1Y
1\
1_
1b
1g
0S
0V
0Y
0\
0_
0b
0g
#800000
b10000000 $
b11000000 $
b11100000 $
b11110000 $
b11111000 $
b11111100 $
b11111110 $
b11111111 $
1L
1J
1H
1F
1D
1B
1>
1e
0M
0K
0I
0G
0E
0C
0A
0f
1o
1n
1m
1l
1k
1j
1i
1h
13
14
15
16
17
18
19
1:
0!!
0~
0}
0|
0{
0z
0y
0x
1,
1+
1*
1)
1(
1'
1&
1%
0O
1S
1V
1Y
1\
1_
1b
1g
1Q
0N
1R
1U
1X
1[
1^
1a
1d
0T
0R
1O
0S
0V
0Y
0\
0_
0b
0g
1W
0U
1S
0Z
0X
1V
1]
0[
1Y
0`
0^
1\
1c
0a
1_
0d
1b
1g
#880000
b1111111 $
b111111 $
b11111 $
b1111 $
b111 $
b11 $
b1 $
b0 $
0L
0J
0H
0F
0D
0B
0>
0e
1M
1K
1I
1G
1E
1C
1A
1f
0o
0n
0m
0l
0k
0j
0i
0h
03
04
05
06
07
08
09
0:
1!!
1~
1}
1|
1{
1z
1y
1x
0,
0+
0*
0)
0(
0'
0&
0%
0O
0S
0V
0Y
0\
0_
0b
0g
0Q
1N
1T
1R
0W
1U
1Z
1X
0]
1[
1`
1^
0c
1a
1d
0R
0U
0X
0[
0^
0a
0d
1O
1S
1V
1Y
1\
1_
1b
1g
0S
0V
0Y
0\
0_
0b
0g
#1000000
