11:22:58 INFO  : Registering command handlers for Vitis TCF services
11:22:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\hanqi\Desktop\EDA_XILINX\FIR_COE20\vivado_prj\vitis\temp_xsdb_launch_script.tcl
11:23:00 INFO  : Platform repository initialization has completed.
11:23:00 INFO  : XSCT server has started successfully.
11:23:00 INFO  : plnx-install-location is set to ''
11:23:00 INFO  : Successfully done setting XSCT server connection channel  
11:23:00 INFO  : Successfully done query RDI_DATADIR 
11:23:00 INFO  : Successfully done setting workspace for the tool. 
11:24:09 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:24:09 INFO  : Result from executing command 'getPlatforms': 
11:24:09 WARN  : An unexpected exception occurred in the module 'platform project logging'
11:24:10 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
11:24:14 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
11:24:49 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:24:49 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
11:24:49 INFO  : Checking for BSP changes to sync application flags for project 'fir'...
11:26:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299495526' is selected.
11:26:15 INFO  : 'jtag frequency' command is executed.
11:26:15 INFO  : Context for 'APU' is selected.
11:26:15 INFO  : System reset is completed.
11:26:18 INFO  : 'after 3000' command is executed.
11:26:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299495526" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299495526-13722093-0"}' command is executed.
11:26:19 INFO  : Device configured successfully with "C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/fir/_ide/bitstream/design_1_wrapper.bit"
11:26:19 INFO  : Context for 'APU' is selected.
11:26:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:26:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:19 INFO  : Context for 'APU' is selected.
11:26:19 INFO  : Sourcing of 'C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/fir/_ide/psinit/ps7_init.tcl' is done.
11:26:19 INFO  : 'ps7_init' command is executed.
11:26:19 INFO  : 'ps7_post_config' command is executed.
11:26:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:20 INFO  : The application 'C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/fir/Debug/fir.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:26:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299495526" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299495526-13722093-0"}
fpga -file C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/fir/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/fir/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/fir/Debug/fir.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:20 INFO  : 'con' command is executed.
11:26:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:26:20 INFO  : Launch script is exported to file 'C:\Users\hanqi\Desktop\EDA_XILINX\FIR_COE20\vivado_prj\vitis\fir_system\_ide\scripts\debugger_fir-default.tcl'
11:48:32 INFO  : Checking for BSP changes to sync application flags for project 'fir'...
11:49:48 INFO  : Checking for BSP changes to sync application flags for project 'fir'...
11:49:52 INFO  : Disconnected from the channel tcfchan#2.
11:49:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299495526' is selected.
11:49:53 INFO  : 'jtag frequency' command is executed.
11:49:53 INFO  : Context for 'APU' is selected.
11:49:53 INFO  : System reset is completed.
11:49:56 INFO  : 'after 3000' command is executed.
11:49:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299495526" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299495526-13722093-0"}' command is executed.
11:49:57 INFO  : Device configured successfully with "C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/fir/_ide/bitstream/design_1_wrapper.bit"
11:49:58 INFO  : Context for 'APU' is selected.
11:49:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:49:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:58 INFO  : Context for 'APU' is selected.
11:49:58 INFO  : Sourcing of 'C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/fir/_ide/psinit/ps7_init.tcl' is done.
11:49:58 INFO  : 'ps7_init' command is executed.
11:49:58 INFO  : 'ps7_post_config' command is executed.
11:49:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:58 INFO  : The application 'C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/fir/Debug/fir.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:58 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299495526" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299495526-13722093-0"}
fpga -file C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/fir/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/fir/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/fir/Debug/fir.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:58 INFO  : 'con' command is executed.
11:49:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:49:58 INFO  : Launch script is exported to file 'C:\Users\hanqi\Desktop\EDA_XILINX\FIR_COE20\vivado_prj\vitis\fir_system\_ide\scripts\debugger_fir-default.tcl'
11:51:26 INFO  : Checking for BSP changes to sync application flags for project 'fir'...
11:51:29 INFO  : Disconnected from the channel tcfchan#3.
11:51:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299495526' is selected.
11:51:31 INFO  : 'jtag frequency' command is executed.
11:51:31 INFO  : Context for 'APU' is selected.
11:51:31 INFO  : System reset is completed.
11:51:34 INFO  : 'after 3000' command is executed.
11:51:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299495526" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299495526-13722093-0"}' command is executed.
11:51:35 INFO  : Device configured successfully with "C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/fir/_ide/bitstream/design_1_wrapper.bit"
11:51:35 INFO  : Context for 'APU' is selected.
11:51:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:51:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:35 INFO  : Context for 'APU' is selected.
11:51:35 INFO  : Sourcing of 'C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/fir/_ide/psinit/ps7_init.tcl' is done.
11:51:35 INFO  : 'ps7_init' command is executed.
11:51:35 INFO  : 'ps7_post_config' command is executed.
11:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:35 INFO  : The application 'C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/fir/Debug/fir.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299495526" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299495526-13722093-0"}
fpga -file C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/fir/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/fir/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/fir/Debug/fir.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:35 INFO  : 'con' command is executed.
11:51:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:51:35 INFO  : Launch script is exported to file 'C:\Users\hanqi\Desktop\EDA_XILINX\FIR_COE20\vivado_prj\vitis\fir_system\_ide\scripts\debugger_fir-default.tcl'
11:52:13 INFO  : Disconnected from the channel tcfchan#4.
16:01:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\hanqi\Desktop\EDA_XILINX\FIR_COE20\vivado_prj\vitis\temp_xsdb_launch_script.tcl
16:01:40 INFO  : XSCT server has started successfully.
16:01:40 INFO  : Successfully done setting XSCT server connection channel  
16:01:40 INFO  : plnx-install-location is set to ''
16:01:40 INFO  : Successfully done setting workspace for the tool. 
16:01:42 INFO  : Platform repository initialization has completed.
16:01:42 INFO  : Successfully done query RDI_DATADIR 
16:01:43 INFO  : Registering command handlers for Vitis TCF services
