# Verilog-Training-AXI-bus
5-stage-Pipeline-CPU with AXI bus
