// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\SGBMDisparity\SGBMHDLAl_ip_src_Pixel_Control_Bus_Creator_block4.v
// Created: 2021-04-19 19:46:14
// 
// Generated by MATLAB 9.10 and HDL Coder 3.18
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: SGBMHDLAl_ip_src_Pixel_Control_Bus_Creator_block4
// Source Path: SGBMDisparity/SGBMHDLAlgorithm/SGBMHDLAlgorithmWorker/MatchingCost/CensusTransform1/validLogic/pixelBusGenerator/Pixel 
// Control Bus Creato
// Hierarchy Level: 6
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module SGBMHDLAl_ip_src_Pixel_Control_Bus_Creator_block4
          (In2,
           In3,
           In5,
           Out1_hEnd,
           Out1_vStart,
           Out1_valid);


  input   In2;
  input   In3;
  input   In5;
  output  Out1_hEnd;
  output  Out1_vStart;
  output  Out1_valid;




  assign Out1_hEnd = In2;

  assign Out1_vStart = In3;

  assign Out1_valid = In5;

endmodule  // SGBMHDLAl_ip_src_Pixel_Control_Bus_Creator_block4

