============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Mon Oct 31 15:23:49 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(210)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 208 in ../../RTL/image_process.v(242)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 210 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(79)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(80)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(40)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(141)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(142)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(217)
HDL-1007 : analyze verilog file ../../RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Perimeter_aera.v(38)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 33 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/ov2640_sdram_gate.db" in  1.042428s wall, 0.984375s user + 0.046875s system = 1.031250s CPU (98.9%)

RUN-1004 : used memory is 213 MB, reserved memory is 189 MB, peak memory is 215 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../123.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 49 trigger nets, 49 data nets.
KIT-1004 : Chipwatcher code = 1000011100011100
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.59063/cw/ -file ov2640_sdram_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\trigger.sv
HDL-1007 : analyze verilog file ov2640_sdram_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in ov2640_sdram_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=3,BUS_DIN_NUM=49,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb011000,32'sb011000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0111010}) in C:/Anlogic/TD5.6.59063/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=132) in C:/Anlogic/TD5.6.59063/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=132) in C:/Anlogic/TD5.6.59063/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.59063/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=3,BUS_DIN_NUM=49,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb011000,32'sb011000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0111010}) in C:/Anlogic/TD5.6.59063/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=49,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb011000,32'sb011000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0111010}) in C:/Anlogic/TD5.6.59063/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011000) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.59063/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=3,BUS_DIN_NUM=49,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb011000,32'sb011000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0111010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=132)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=132)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=3,BUS_DIN_NUM=49,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb011000,32'sb011000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0111010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=49,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb011000,32'sb011000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0111010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1011 : Flatten model test_camera
SYN-1032 : 12718/15 useful/useless nets, 9876/2 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-1032 : 12382/18 useful/useless nets, 10329/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 413 better
SYN-1014 : Optimize round 2
SYN-1032 : 12066/30 useful/useless nets, 10013/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.356722s wall, 1.312500s user + 0.046875s system = 1.359375s CPU (100.2%)

RUN-1004 : used memory is 235 MB, reserved memory is 210 MB, peak memory is 237 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 89 IOs to PADs
RUN-1002 : start command "update_pll_param -module test_camera"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 48 instances.
SYN-2501 : Optimize round 1, 98 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 12587/11 useful/useless nets, 10539/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 44260, tnet num: 12587, tinst num: 10538, tnode num: 58693, tedge num: 82638.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.350622s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (99.5%)

RUN-1004 : used memory is 311 MB, reserved memory is 286 MB, peak memory is 311 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12587 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 252 (3.29), #lev = 8 (1.60)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 245 (3.36), #lev = 8 (1.69)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 532 instances into 245 LUTs, name keeping = 74%.
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 408 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.607298s wall, 2.546875s user + 0.062500s system = 2.609375s CPU (100.1%)

RUN-1004 : used memory is 244 MB, reserved memory is 218 MB, peak memory is 321 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  4.138710s wall, 4.015625s user + 0.109375s system = 4.125000s CPU (99.7%)

RUN-1004 : used memory is 245 MB, reserved memory is 219 MB, peak memory is 321 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_Perimeter_aera/Aera[23] will be merged to another kept net Aera[23]
SYN-5055 WARNING: The kept net u_Perimeter_aera/Aera[22] will be merged to another kept net Aera[22]
SYN-5055 WARNING: The kept net u_Perimeter_aera/Aera[21] will be merged to another kept net Aera[21]
SYN-5055 WARNING: The kept net u_Perimeter_aera/Aera[20] will be merged to another kept net Aera[20]
SYN-5055 WARNING: The kept net u_Perimeter_aera/Aera[19] will be merged to another kept net Aera[19]
SYN-5055 WARNING: The kept net u_Perimeter_aera/Aera[18] will be merged to another kept net Aera[18]
SYN-5055 WARNING: The kept net u_Perimeter_aera/Aera[17] will be merged to another kept net Aera[17]
SYN-5055 WARNING: The kept net u_Perimeter_aera/Aera[16] will be merged to another kept net Aera[16]
SYN-5055 WARNING: The kept net u_Perimeter_aera/Aera[15] will be merged to another kept net Aera[15]
SYN-5055 WARNING: The kept net u_Perimeter_aera/Aera[14] will be merged to another kept net Aera[14]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 10101/1 useful/useless nets, 7906/2 useful/useless insts
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (424 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (284 clock/control pins, 0 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 7910 instances
RUN-0007 : 2879 luts, 3240 seqs, 1073 mslices, 515 lslices, 144 pads, 20 brams, 29 dsps
RUN-1001 : There are total 10105 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 6785 nets have 2 pins
RUN-1001 : 2353 nets have [3 - 5] pins
RUN-1001 : 743 nets have [6 - 10] pins
RUN-1001 : 114 nets have [11 - 20] pins
RUN-1001 : 58 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     285     
RUN-1001 :   No   |  No   |  Yes  |    1739     
RUN-1001 :   No   |  Yes  |  No   |     201     
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     959     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    61   |  43   |    107     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 209
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7908 instances, 2879 luts, 3240 seqs, 1588 slices, 264 macros(1588 instances: 1073 mslices 515 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 2091 pins
PHY-0007 : Cell area utilization is 30%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 38827, tnet num: 10103, tinst num: 7908, tnode num: 49314, tedge num: 73505.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.311710s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.1%)

RUN-1004 : used memory is 334 MB, reserved memory is 309 MB, peak memory is 334 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10103 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.522259s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (100.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.5566e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7908.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.82937e+06, overlap = 111.125
PHY-3002 : Step(2): len = 1.51493e+06, overlap = 139.312
PHY-3002 : Step(3): len = 952069, overlap = 148.406
PHY-3002 : Step(4): len = 807016, overlap = 194.5
PHY-3002 : Step(5): len = 675673, overlap = 197.969
PHY-3002 : Step(6): len = 596668, overlap = 182.438
PHY-3002 : Step(7): len = 537647, overlap = 212.531
PHY-3002 : Step(8): len = 488568, overlap = 239.625
PHY-3002 : Step(9): len = 438167, overlap = 228.688
PHY-3002 : Step(10): len = 400120, overlap = 238.688
PHY-3002 : Step(11): len = 372473, overlap = 245.375
PHY-3002 : Step(12): len = 342838, overlap = 274.938
PHY-3002 : Step(13): len = 324479, overlap = 277.281
PHY-3002 : Step(14): len = 309530, overlap = 295.875
PHY-3002 : Step(15): len = 292736, overlap = 310.812
PHY-3002 : Step(16): len = 268583, overlap = 344.812
PHY-3002 : Step(17): len = 262714, overlap = 352.188
PHY-3002 : Step(18): len = 251728, overlap = 377.75
PHY-3002 : Step(19): len = 237778, overlap = 424
PHY-3002 : Step(20): len = 223599, overlap = 432.531
PHY-3002 : Step(21): len = 222432, overlap = 435.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.45509e-06
PHY-3002 : Step(22): len = 228573, overlap = 403.844
PHY-3002 : Step(23): len = 233097, overlap = 390.375
PHY-3002 : Step(24): len = 247689, overlap = 340.938
PHY-3002 : Step(25): len = 264650, overlap = 290.312
PHY-3002 : Step(26): len = 242665, overlap = 290.219
PHY-3002 : Step(27): len = 240997, overlap = 290.344
PHY-3002 : Step(28): len = 240829, overlap = 293.344
PHY-3002 : Step(29): len = 238883, overlap = 282.188
PHY-3002 : Step(30): len = 239747, overlap = 271.844
PHY-3002 : Step(31): len = 230836, overlap = 267.781
PHY-3002 : Step(32): len = 228822, overlap = 261.188
PHY-3002 : Step(33): len = 227254, overlap = 237.469
PHY-3002 : Step(34): len = 226046, overlap = 229.469
PHY-3002 : Step(35): len = 220374, overlap = 214.75
PHY-3002 : Step(36): len = 213961, overlap = 214.844
PHY-3002 : Step(37): len = 211136, overlap = 205.781
PHY-3002 : Step(38): len = 206213, overlap = 219.125
PHY-3002 : Step(39): len = 199896, overlap = 216.812
PHY-3002 : Step(40): len = 195863, overlap = 202.062
PHY-3002 : Step(41): len = 192510, overlap = 207
PHY-3002 : Step(42): len = 189890, overlap = 204.312
PHY-3002 : Step(43): len = 185875, overlap = 193.781
PHY-3002 : Step(44): len = 182569, overlap = 177.5
PHY-3002 : Step(45): len = 180702, overlap = 173.375
PHY-3002 : Step(46): len = 177857, overlap = 174.438
PHY-3002 : Step(47): len = 174498, overlap = 177.344
PHY-3002 : Step(48): len = 173539, overlap = 178.375
PHY-3002 : Step(49): len = 173359, overlap = 180
PHY-3002 : Step(50): len = 170340, overlap = 188.156
PHY-3002 : Step(51): len = 167521, overlap = 184.406
PHY-3002 : Step(52): len = 167443, overlap = 187.875
PHY-3002 : Step(53): len = 166175, overlap = 182.469
PHY-3002 : Step(54): len = 162499, overlap = 185.562
PHY-3002 : Step(55): len = 160156, overlap = 185.469
PHY-3002 : Step(56): len = 157905, overlap = 183.375
PHY-3002 : Step(57): len = 156791, overlap = 190.125
PHY-3002 : Step(58): len = 155518, overlap = 183.281
PHY-3002 : Step(59): len = 150919, overlap = 181.25
PHY-3002 : Step(60): len = 150259, overlap = 179.875
PHY-3002 : Step(61): len = 149326, overlap = 183.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.91018e-06
PHY-3002 : Step(62): len = 151746, overlap = 183.75
PHY-3002 : Step(63): len = 152199, overlap = 183.938
PHY-3002 : Step(64): len = 152811, overlap = 183.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.78204e-05
PHY-3002 : Step(65): len = 157593, overlap = 176.562
PHY-3002 : Step(66): len = 158830, overlap = 175.812
PHY-3002 : Step(67): len = 163795, overlap = 178.375
PHY-3002 : Step(68): len = 168070, overlap = 177.75
PHY-3002 : Step(69): len = 169268, overlap = 169.656
PHY-3002 : Step(70): len = 168249, overlap = 165.844
PHY-3002 : Step(71): len = 169400, overlap = 164.469
PHY-3002 : Step(72): len = 169291, overlap = 163.562
PHY-3002 : Step(73): len = 169466, overlap = 164.812
PHY-3002 : Step(74): len = 169631, overlap = 164.188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.56407e-05
PHY-3002 : Step(75): len = 171986, overlap = 161.844
PHY-3002 : Step(76): len = 172095, overlap = 161.219
PHY-3002 : Step(77): len = 173252, overlap = 163.281
PHY-3002 : Step(78): len = 173664, overlap = 163.25
PHY-3002 : Step(79): len = 176726, overlap = 162.281
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022495s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (208.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/10105.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 341432, over cnt = 1055(2%), over = 5658, worst = 43
PHY-1001 : End global iterations;  0.444753s wall, 0.562500s user + 0.093750s system = 0.656250s CPU (147.6%)

PHY-1001 : Congestion index: top1 = 72.07, top5 = 51.15, top10 = 41.75, top15 = 35.79.
PHY-3001 : End congestion estimation;  0.592353s wall, 0.718750s user + 0.093750s system = 0.812500s CPU (137.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10103 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.261857s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (95.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.97858e-06
PHY-3002 : Step(80): len = 304831, overlap = 140.906
PHY-3002 : Step(81): len = 305896, overlap = 144.375
PHY-3002 : Step(82): len = 295462, overlap = 164.844
PHY-3002 : Step(83): len = 295719, overlap = 164.969
PHY-3002 : Step(84): len = 284134, overlap = 151.531
PHY-3002 : Step(85): len = 284171, overlap = 151.031
PHY-3002 : Step(86): len = 276017, overlap = 148.531
PHY-3002 : Step(87): len = 275714, overlap = 148.094
PHY-3002 : Step(88): len = 273221, overlap = 151.812
PHY-3002 : Step(89): len = 265437, overlap = 150.906
PHY-3002 : Step(90): len = 265790, overlap = 144.625
PHY-3002 : Step(91): len = 263170, overlap = 137.594
PHY-3002 : Step(92): len = 263040, overlap = 139.281
PHY-3002 : Step(93): len = 261526, overlap = 143.188
PHY-3002 : Step(94): len = 260846, overlap = 141.875
PHY-3002 : Step(95): len = 259510, overlap = 142.969
PHY-3002 : Step(96): len = 255621, overlap = 142.031
PHY-3002 : Step(97): len = 252862, overlap = 143.094
PHY-3002 : Step(98): len = 251249, overlap = 145.25
PHY-3002 : Step(99): len = 243731, overlap = 151.844
PHY-3002 : Step(100): len = 243548, overlap = 154.406
PHY-3002 : Step(101): len = 241103, overlap = 159.312
PHY-3002 : Step(102): len = 240703, overlap = 160.156
PHY-3002 : Step(103): len = 239773, overlap = 164.531
PHY-3002 : Step(104): len = 238370, overlap = 165.625
PHY-3002 : Step(105): len = 237715, overlap = 171.594
PHY-3002 : Step(106): len = 237556, overlap = 171.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.95717e-06
PHY-3002 : Step(107): len = 236636, overlap = 162.812
PHY-3002 : Step(108): len = 236722, overlap = 162.656
PHY-3002 : Step(109): len = 236808, overlap = 161.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.19143e-05
PHY-3002 : Step(110): len = 239683, overlap = 150.875
PHY-3002 : Step(111): len = 240302, overlap = 149.531
PHY-3002 : Step(112): len = 250824, overlap = 119.219
PHY-3002 : Step(113): len = 254963, overlap = 118.375
PHY-3002 : Step(114): len = 252623, overlap = 117.719
PHY-3002 : Step(115): len = 252836, overlap = 117.5
PHY-3002 : Step(116): len = 250358, overlap = 113.531
PHY-3002 : Step(117): len = 250274, overlap = 113.375
PHY-3002 : Step(118): len = 249621, overlap = 111.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.38287e-05
PHY-3002 : Step(119): len = 251209, overlap = 107.688
PHY-3002 : Step(120): len = 252134, overlap = 104.938
PHY-3002 : Step(121): len = 253904, overlap = 100.719
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 137/10105.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 279720, over cnt = 1059(3%), over = 5271, worst = 38
PHY-1001 : End global iterations;  0.434938s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (150.9%)

PHY-1001 : Congestion index: top1 = 73.25, top5 = 49.96, top10 = 40.44, top15 = 34.61.
PHY-3001 : End congestion estimation;  0.580806s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (139.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10103 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.239485s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.35741e-05
PHY-3002 : Step(122): len = 251995, overlap = 369.5
PHY-3002 : Step(123): len = 252022, overlap = 368.406
PHY-3002 : Step(124): len = 252255, overlap = 355.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.71481e-05
PHY-3002 : Step(125): len = 255814, overlap = 325.969
PHY-3002 : Step(126): len = 256983, overlap = 322.156
PHY-3002 : Step(127): len = 269300, overlap = 262.75
PHY-3002 : Step(128): len = 269089, overlap = 251.906
PHY-3002 : Step(129): len = 269134, overlap = 247.906
PHY-3002 : Step(130): len = 269164, overlap = 224.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.42963e-05
PHY-3002 : Step(131): len = 274684, overlap = 202.719
PHY-3002 : Step(132): len = 275644, overlap = 201.312
PHY-3002 : Step(133): len = 286115, overlap = 162.344
PHY-3002 : Step(134): len = 294090, overlap = 133
PHY-3002 : Step(135): len = 284273, overlap = 142.531
PHY-3002 : Step(136): len = 283323, overlap = 143.125
PHY-3002 : Step(137): len = 280506, overlap = 140.469
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000100757
PHY-3002 : Step(138): len = 293163, overlap = 124.688
PHY-3002 : Step(139): len = 296088, overlap = 122.906
PHY-3002 : Step(140): len = 304824, overlap = 90.5
PHY-3002 : Step(141): len = 308244, overlap = 84.5625
PHY-3002 : Step(142): len = 309050, overlap = 79.0312
PHY-3002 : Step(143): len = 310306, overlap = 72.6562
PHY-3002 : Step(144): len = 310815, overlap = 72.6875
PHY-3002 : Step(145): len = 308812, overlap = 74.1562
PHY-3002 : Step(146): len = 308125, overlap = 67.375
PHY-3002 : Step(147): len = 306486, overlap = 62.4062
PHY-3002 : Step(148): len = 305913, overlap = 65.5
PHY-3002 : Step(149): len = 303082, overlap = 73.7188
PHY-3002 : Step(150): len = 302214, overlap = 75.5625
PHY-3002 : Step(151): len = 302067, overlap = 78
PHY-3002 : Step(152): len = 301054, overlap = 72.0312
PHY-3002 : Step(153): len = 300687, overlap = 66.9062
PHY-3002 : Step(154): len = 298434, overlap = 68.3438
PHY-3002 : Step(155): len = 298165, overlap = 67.4062
PHY-3002 : Step(156): len = 297718, overlap = 65.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000201515
PHY-3002 : Step(157): len = 302008, overlap = 62
PHY-3002 : Step(158): len = 306076, overlap = 52.7812
PHY-3002 : Step(159): len = 310238, overlap = 52.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000389864
PHY-3002 : Step(160): len = 311944, overlap = 50.0625
PHY-3002 : Step(161): len = 313870, overlap = 51.4688
PHY-3002 : Step(162): len = 323581, overlap = 50.8438
PHY-3002 : Step(163): len = 331145, overlap = 46.1875
PHY-3002 : Step(164): len = 335656, overlap = 46.4375
PHY-3002 : Step(165): len = 336857, overlap = 44.4375
PHY-3002 : Step(166): len = 336034, overlap = 41.4375
PHY-3002 : Step(167): len = 335243, overlap = 42.25
PHY-3002 : Step(168): len = 334632, overlap = 44.6562
PHY-3002 : Step(169): len = 333812, overlap = 43.7812
PHY-3002 : Step(170): len = 333733, overlap = 42.875
PHY-3002 : Step(171): len = 334293, overlap = 40.0938
PHY-3002 : Step(172): len = 333785, overlap = 31.7812
PHY-3002 : Step(173): len = 333117, overlap = 32.0625
PHY-3002 : Step(174): len = 333061, overlap = 35.9375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000779728
PHY-3002 : Step(175): len = 335547, overlap = 34.2812
PHY-3002 : Step(176): len = 336695, overlap = 37.4375
PHY-3002 : Step(177): len = 338775, overlap = 38.5625
PHY-3002 : Step(178): len = 340064, overlap = 36.5625
PHY-3002 : Step(179): len = 342654, overlap = 35.6875
PHY-3002 : Step(180): len = 345173, overlap = 31.5
PHY-3002 : Step(181): len = 347253, overlap = 31.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00155946
PHY-3002 : Step(182): len = 348329, overlap = 27.5625
PHY-3002 : Step(183): len = 349162, overlap = 28.6875
PHY-3002 : Step(184): len = 352430, overlap = 27.375
PHY-3002 : Step(185): len = 358810, overlap = 24.6875
PHY-3002 : Step(186): len = 364636, overlap = 24.4062
PHY-3002 : Step(187): len = 366438, overlap = 24.5312
PHY-3002 : Step(188): len = 368453, overlap = 24.6875
PHY-3002 : Step(189): len = 369678, overlap = 24.6875
PHY-3002 : Step(190): len = 370622, overlap = 24.0625
PHY-3002 : Step(191): len = 370698, overlap = 24.4375
PHY-3002 : Step(192): len = 370248, overlap = 24.625
PHY-3002 : Step(193): len = 369824, overlap = 25.3125
PHY-3002 : Step(194): len = 369697, overlap = 27.875
PHY-3002 : Step(195): len = 369605, overlap = 23.625
PHY-3002 : Step(196): len = 369331, overlap = 24.2188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00311891
PHY-3002 : Step(197): len = 370136, overlap = 24.0938
PHY-3002 : Step(198): len = 371530, overlap = 24.5312
PHY-3002 : Step(199): len = 373496, overlap = 24.1562
PHY-3002 : Step(200): len = 375340, overlap = 23.75
PHY-3002 : Step(201): len = 377884, overlap = 22.5312
PHY-3002 : Step(202): len = 379508, overlap = 22.125
PHY-3002 : Step(203): len = 380542, overlap = 22.2812
PHY-3002 : Step(204): len = 381420, overlap = 21.1562
PHY-3002 : Step(205): len = 382143, overlap = 21.1875
PHY-3002 : Step(206): len = 382848, overlap = 21.25
PHY-3002 : Step(207): len = 383423, overlap = 21.7188
PHY-3002 : Step(208): len = 383700, overlap = 21.7188
PHY-3002 : Step(209): len = 383708, overlap = 21.5
PHY-3002 : Step(210): len = 383583, overlap = 21.7188
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00623099
PHY-3002 : Step(211): len = 384047, overlap = 22.0938
PHY-3002 : Step(212): len = 385334, overlap = 22.4062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 38827, tnet num: 10103, tinst num: 7908, tnode num: 49314, tedge num: 73505.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.382153s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (98.4%)

RUN-1004 : used memory is 186 MB, reserved memory is 355 MB, peak memory is 342 MB
OPT-1001 : Total overflow 236.00 peak overflow 2.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 96/10105.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 443016, over cnt = 1449(4%), over = 4855, worst = 17
PHY-1001 : End global iterations;  0.602529s wall, 1.093750s user + 0.125000s system = 1.218750s CPU (202.3%)

PHY-1001 : Congestion index: top1 = 55.39, top5 = 42.43, top10 = 36.86, top15 = 33.49.
PHY-1001 : End incremental global routing;  0.739032s wall, 1.218750s user + 0.125000s system = 1.343750s CPU (181.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10103 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.269445s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (98.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.178860s wall, 1.656250s user + 0.125000s system = 1.781250s CPU (151.1%)

OPT-1001 : Current memory(MB): used = 198, reserve = 363, peak = 342.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8460/10105.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 443016, over cnt = 1449(4%), over = 4855, worst = 17
PHY-1002 : len = 460920, over cnt = 791(2%), over = 1937, worst = 13
PHY-1002 : len = 469296, over cnt = 355(1%), over = 877, worst = 13
PHY-1002 : len = 473896, over cnt = 83(0%), over = 203, worst = 10
PHY-1002 : len = 475760, over cnt = 24(0%), over = 31, worst = 4
PHY-1001 : End global iterations;  0.579277s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (156.4%)

PHY-1001 : Congestion index: top1 = 47.50, top5 = 38.08, top10 = 33.44, top15 = 30.87.
OPT-1001 : End congestion update;  0.714702s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (146.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10103 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.195414s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (96.0%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.910262s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (135.6%)

OPT-1001 : Current memory(MB): used = 203, reserve = 368, peak = 342.
OPT-1001 : End physical optimization;  3.548639s wall, 4.343750s user + 0.156250s system = 4.500000s CPU (126.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2879 LUT to BLE ...
SYN-4008 : Packed 2879 LUT and 1587 SEQ to BLE.
SYN-4003 : Packing 1653 remaining SEQ's ...
SYN-4005 : Packed 808 SEQ with LUT/SLICE
SYN-4006 : 731 single LUT's are left
SYN-4006 : 845 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3724/7435 primitive instances ...
PHY-3001 : End packing;  0.406205s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (100.0%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3927 instances
RUN-1001 : 1862 mslices, 1862 lslices, 144 pads, 20 brams, 29 dsps
RUN-1001 : There are total 8590 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 5211 nets have 2 pins
RUN-1001 : 2400 nets have [3 - 5] pins
RUN-1001 : 763 nets have [6 - 10] pins
RUN-1001 : 103 nets have [11 - 20] pins
RUN-1001 : 62 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
PHY-3001 : design contains 3925 instances, 3724 slices, 264 macros(1588 instances: 1073 mslices 515 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1194 pins
PHY-3001 : Cell area utilization is 44%
PHY-3001 : After packing: Len = 379663, Over = 62.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4569/8590.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 455280, over cnt = 530(1%), over = 770, worst = 6
PHY-1002 : len = 456864, over cnt = 312(0%), over = 406, worst = 4
PHY-1002 : len = 458832, over cnt = 163(0%), over = 208, worst = 4
PHY-1002 : len = 459968, over cnt = 66(0%), over = 83, worst = 3
PHY-1002 : len = 460560, over cnt = 12(0%), over = 13, worst = 2
PHY-1001 : End global iterations;  0.674693s wall, 1.015625s user + 0.078125s system = 1.093750s CPU (162.1%)

PHY-1001 : Congestion index: top1 = 45.45, top5 = 36.44, top10 = 31.89, top15 = 29.25.
PHY-3001 : End congestion estimation;  0.848032s wall, 1.187500s user + 0.078125s system = 1.265625s CPU (149.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 33460, tnet num: 8588, tinst num: 3925, tnode num: 41043, tedge num: 67241.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.478452s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (100.4%)

RUN-1004 : used memory is 213 MB, reserved memory is 372 MB, peak memory is 342 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8588 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.726282s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.81453e-05
PHY-3002 : Step(213): len = 353746, overlap = 67.5
PHY-3002 : Step(214): len = 343888, overlap = 72.25
PHY-3002 : Step(215): len = 333564, overlap = 81.75
PHY-3002 : Step(216): len = 328377, overlap = 90
PHY-3002 : Step(217): len = 322941, overlap = 95
PHY-3002 : Step(218): len = 319305, overlap = 97.25
PHY-3002 : Step(219): len = 318284, overlap = 91.75
PHY-3002 : Step(220): len = 315870, overlap = 88.5
PHY-3002 : Step(221): len = 313270, overlap = 86.25
PHY-3002 : Step(222): len = 312001, overlap = 92.5
PHY-3002 : Step(223): len = 310417, overlap = 93.5
PHY-3002 : Step(224): len = 309783, overlap = 97.5
PHY-3002 : Step(225): len = 309125, overlap = 97.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.62905e-05
PHY-3002 : Step(226): len = 312990, overlap = 88.25
PHY-3002 : Step(227): len = 316138, overlap = 82.25
PHY-3002 : Step(228): len = 322307, overlap = 76.5
PHY-3002 : Step(229): len = 322968, overlap = 72.75
PHY-3002 : Step(230): len = 323242, overlap = 71.75
PHY-3002 : Step(231): len = 323401, overlap = 70.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000152581
PHY-3002 : Step(232): len = 330763, overlap = 61.25
PHY-3002 : Step(233): len = 333686, overlap = 60.5
PHY-3002 : Step(234): len = 342269, overlap = 51.5
PHY-3002 : Step(235): len = 345524, overlap = 49
PHY-3002 : Step(236): len = 347480, overlap = 47.25
PHY-3002 : Step(237): len = 347142, overlap = 44.25
PHY-3002 : Step(238): len = 347185, overlap = 43
PHY-3002 : Step(239): len = 347059, overlap = 42.25
PHY-3002 : Step(240): len = 347329, overlap = 41
PHY-3002 : Step(241): len = 347666, overlap = 42.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000305162
PHY-3002 : Step(242): len = 354010, overlap = 37.25
PHY-3002 : Step(243): len = 359350, overlap = 37.5
PHY-3002 : Step(244): len = 362317, overlap = 35.5
PHY-3002 : Step(245): len = 364036, overlap = 35
PHY-3002 : Step(246): len = 365240, overlap = 36.75
PHY-3002 : Step(247): len = 365926, overlap = 36.75
PHY-3002 : Step(248): len = 365848, overlap = 38.75
PHY-3002 : Step(249): len = 364766, overlap = 37.25
PHY-3002 : Step(250): len = 364395, overlap = 41.5
PHY-3002 : Step(251): len = 364669, overlap = 43.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000574472
PHY-3002 : Step(252): len = 370150, overlap = 44.25
PHY-3002 : Step(253): len = 374548, overlap = 44.25
PHY-3002 : Step(254): len = 376083, overlap = 42.75
PHY-3002 : Step(255): len = 376227, overlap = 42.5
PHY-3002 : Step(256): len = 376717, overlap = 41.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000934197
PHY-3002 : Step(257): len = 379385, overlap = 39.25
PHY-3002 : Step(258): len = 381386, overlap = 37.75
PHY-3002 : Step(259): len = 383219, overlap = 35.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.960558s wall, 0.765625s user + 1.796875s system = 2.562500s CPU (266.8%)

PHY-3001 : Trial Legalized: Len = 403015
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 241/8590.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 465592, over cnt = 688(1%), over = 1164, worst = 8
PHY-1002 : len = 469672, over cnt = 426(1%), over = 614, worst = 6
PHY-1002 : len = 472752, over cnt = 210(0%), over = 290, worst = 4
PHY-1002 : len = 474408, over cnt = 88(0%), over = 129, worst = 4
PHY-1002 : len = 475280, over cnt = 31(0%), over = 50, worst = 4
PHY-1001 : End global iterations;  1.087370s wall, 1.671875s user + 0.093750s system = 1.765625s CPU (162.4%)

PHY-1001 : Congestion index: top1 = 43.28, top5 = 35.77, top10 = 32.14, top15 = 29.75.
PHY-3001 : End congestion estimation;  1.273427s wall, 1.859375s user + 0.093750s system = 1.953125s CPU (153.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8588 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.234994s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.46473e-05
PHY-3002 : Step(260): len = 382910, overlap = 3
PHY-3002 : Step(261): len = 371873, overlap = 17.25
PHY-3002 : Step(262): len = 368375, overlap = 18.75
PHY-3002 : Step(263): len = 367543, overlap = 18
PHY-3002 : Step(264): len = 366721, overlap = 21.25
PHY-3002 : Step(265): len = 365660, overlap = 21.5
PHY-3002 : Step(266): len = 365335, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009886s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (158.1%)

PHY-3001 : Legalized: Len = 374468, Over = 0
PHY-3001 : Spreading special nets. 42 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029016s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.7%)

PHY-3001 : 50 instances has been re-located, deltaX = 14, deltaY = 27, maxDist = 2.
PHY-3001 : Final: Len = 375106, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 33460, tnet num: 8588, tinst num: 3925, tnode num: 41043, tedge num: 67241.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.534994s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (98.7%)

RUN-1004 : used memory is 213 MB, reserved memory is 373 MB, peak memory is 342 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2747/8590.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 443288, over cnt = 635(1%), over = 961, worst = 7
PHY-1002 : len = 446032, over cnt = 346(0%), over = 449, worst = 5
PHY-1002 : len = 448312, over cnt = 165(0%), over = 206, worst = 5
PHY-1002 : len = 450392, over cnt = 29(0%), over = 35, worst = 3
PHY-1002 : len = 450792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.950140s wall, 1.421875s user + 0.078125s system = 1.500000s CPU (157.9%)

PHY-1001 : Congestion index: top1 = 41.72, top5 = 34.60, top10 = 30.98, top15 = 28.72.
PHY-1001 : End incremental global routing;  1.125428s wall, 1.593750s user + 0.078125s system = 1.671875s CPU (148.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8588 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.243113s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (96.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.531647s wall, 2.000000s user + 0.078125s system = 2.078125s CPU (135.7%)

OPT-1001 : Current memory(MB): used = 220, reserve = 378, peak = 342.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7471/8590.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 450792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.054950s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (85.3%)

PHY-1001 : Congestion index: top1 = 41.72, top5 = 34.60, top10 = 30.98, top15 = 28.72.
OPT-1001 : End congestion update;  0.208215s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (97.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8588 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.175278s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.1%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.383627s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (97.8%)

OPT-1001 : Current memory(MB): used = 222, reserve = 380, peak = 342.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8588 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.173553s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7471/8590.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 450792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.055170s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (113.3%)

PHY-1001 : Congestion index: top1 = 41.72, top5 = 34.60, top10 = 30.98, top15 = 28.72.
PHY-1001 : End incremental global routing;  0.207204s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (105.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8588 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.228464s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (95.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7471/8590.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 450792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.059094s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (105.8%)

PHY-1001 : Congestion index: top1 = 41.72, top5 = 34.60, top10 = 30.98, top15 = 28.72.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8588 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.174495s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 41.379310
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.520717s wall, 5.187500s user + 0.078125s system = 5.265625s CPU (116.5%)

RUN-1003 : finish command "place" in  28.512014s wall, 59.953125s user + 13.593750s system = 73.546875s CPU (258.0%)

RUN-1004 : used memory is 203 MB, reserved memory is 355 MB, peak memory is 342 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db ov2640_sdram_place.db" in  1.015757s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (160.0%)

RUN-1004 : used memory is 286 MB, reserved memory is 356 MB, peak memory is 342 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3927 instances
RUN-1001 : 1862 mslices, 1862 lslices, 144 pads, 20 brams, 29 dsps
RUN-1001 : There are total 8590 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 5211 nets have 2 pins
RUN-1001 : 2400 nets have [3 - 5] pins
RUN-1001 : 763 nets have [6 - 10] pins
RUN-1001 : 103 nets have [11 - 20] pins
RUN-1001 : 62 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 33460, tnet num: 8588, tinst num: 3925, tnode num: 41043, tedge num: 67241.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.496557s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (100.2%)

RUN-1004 : used memory is 300 MB, reserved memory is 369 MB, peak memory is 342 MB
PHY-1001 : 1862 mslices, 1862 lslices, 144 pads, 20 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8588 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 431472, over cnt = 772(2%), over = 1338, worst = 8
PHY-1002 : len = 436848, over cnt = 452(1%), over = 646, worst = 7
PHY-1002 : len = 439264, over cnt = 262(0%), over = 367, worst = 5
PHY-1002 : len = 443824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.996876s wall, 1.593750s user + 0.125000s system = 1.718750s CPU (172.4%)

PHY-1001 : Congestion index: top1 = 44.25, top5 = 35.25, top10 = 31.27, top15 = 28.90.
PHY-1001 : End global routing;  1.163117s wall, 1.750000s user + 0.125000s system = 1.875000s CPU (161.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 330, reserve = 399, peak = 342.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/Hu_1[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[29] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[27] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[26] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[25] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[24] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[23] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[22] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 585, reserve = 654, peak = 585.
PHY-1001 : End build detailed router design. 3.989638s wall, 3.890625s user + 0.078125s system = 3.968750s CPU (99.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 121096, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.673342s wall, 4.671875s user + 0.000000s system = 4.671875s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 618, reserve = 689, peak = 618.
PHY-1001 : End phase 1; 4.679836s wall, 4.671875s user + 0.000000s system = 4.671875s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 3559 net; 6.011925s wall, 6.015625s user + 0.000000s system = 6.015625s CPU (100.1%)

PHY-1022 : len = 941232, over cnt = 344(0%), over = 344, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 625, reserve = 695, peak = 625.
PHY-1001 : End initial routed; 15.830712s wall, 25.968750s user + 0.171875s system = 26.140625s CPU (165.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7159(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.911680s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 636, reserve = 706, peak = 636.
PHY-1001 : End phase 2; 17.742465s wall, 27.875000s user + 0.171875s system = 28.046875s CPU (158.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 941232, over cnt = 344(0%), over = 344, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.031947s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 938680, over cnt = 112(0%), over = 112, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.367007s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (144.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 938576, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.159205s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (127.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 938688, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.158402s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (98.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 938704, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.065578s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7159(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.994938s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 100 feed throughs used by 53 nets
PHY-1001 : End commit to database; 0.997510s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 679, reserve = 750, peak = 679.
PHY-1001 : End phase 3; 3.960338s wall, 4.156250s user + 0.015625s system = 4.171875s CPU (105.3%)

PHY-1003 : Routed, final wirelength = 938704
PHY-1001 : Current memory(MB): used = 681, reserve = 752, peak = 681.
PHY-1001 : End export database. 0.026826s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.5%)

PHY-1001 : End detail routing;  30.704552s wall, 40.921875s user + 0.265625s system = 41.187500s CPU (134.1%)

RUN-1003 : finish command "route" in  33.696153s wall, 44.515625s user + 0.390625s system = 44.906250s CPU (133.3%)

RUN-1004 : used memory is 681 MB, reserved memory is 752 MB, peak memory is 681 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     6217   out of  19600   31.72%
#reg                     3248   out of  19600   16.57%
#le                      7061
  #lut only              3813   out of   7061   54.00%
  #reg only               844   out of   7061   11.95%
  #lut&reg               2404   out of   7061   34.05%
#dsp                       29   out of     29  100.00%
#bram                      18   out of     64   28.12%
  #bram9k                   6
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                 Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                      1357
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                   269
#3        config_inst_syn_9                                          GCLK               config             config_inst.jtck                                       169
#4        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                   44
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/reg3_syn_39.q1                           22
#6        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                   22
#7        u_camera_init/divider2[7]                                  GCLK               mslice             u_image_process/u_Hu_Invariant_moment/lt1_syn_58.q1    18
#8        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_19.f1              10
#9        u_image_process/wrreq                                      GCLK               lslice             u_image_select/sel2_syn_777.f0                         9
#10       clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                       7
#11       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                   0
#12       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                   0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |7061   |4629    |1588    |3248    |20      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |685    |468     |119     |387     |2       |0       |
|    command1                          |command                                    |55     |53      |0       |44      |0       |0       |
|    control1                          |control_interface                          |98     |64      |24      |50      |0       |0       |
|    data_path1                        |sdr_data_path                              |2      |2       |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |126    |64      |18      |94      |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |64      |18      |94      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |31     |15      |0       |31      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |25      |0       |36      |0       |0       |
|    sdram1                            |sdram                                      |1      |1       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |123    |73      |18      |97      |1       |0       |
|      dcfifo_component                |softfifo                                   |123    |73      |18      |97      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |27      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |22      |0       |33      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |13     |12      |0       |9       |0       |0       |
|  u_Perimeter_aera                    |Perimeter_aera                             |175    |125     |50      |75      |0       |0       |
|  u_cam_vga_out                       |Driver                                     |150    |86      |64      |30      |0       |0       |
|  u_camera_init                       |camera_init                                |561    |550     |9       |86      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |157    |157     |0       |43      |0       |0       |
|  u_camera_reader                     |camera_reader                              |88     |46      |17      |54      |0       |0       |
|  u_image_process                     |image_process                              |4416   |2717    |1141    |2119    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |173    |116     |45      |76      |2       |0       |
|      u_three_martix_4                |three_martix                               |159    |103     |45      |62      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |174    |119     |45      |74      |2       |0       |
|      u_three_martix_3                |three_martix                               |166    |114     |45      |66      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |1771   |1109    |410     |947     |0       |27      |
|      u_Divider_1                     |Divider                                    |151    |97      |32      |80      |0       |0       |
|      u_Divider_2                     |Divider                                    |110    |71      |32      |43      |0       |0       |
|      u_Divider_3                     |Divider_32                                 |287    |126     |46      |185     |0       |0       |
|      u_Divider_4                     |Divider_32                                 |176    |103     |46      |76      |0       |0       |
|      u_Divider_5                     |Divider_32                                 |192    |97      |46      |93      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |170    |119     |45      |64      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |5      |4       |0       |5       |0       |0       |
|      u_three_martix                  |three_martix                               |165    |115     |45      |59      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |729    |423     |235     |281     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |495    |305     |190     |136     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |88     |58      |30      |31      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |87     |57      |30      |27      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |16      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |13      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |16      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |6       |0       |0       |
|      u_three_martix                  |three_martix                               |234    |118     |45      |145     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |719    |433     |235     |267     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |499    |309     |190     |143     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |88     |58      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |88     |58      |30      |24      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |83     |53      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |16      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |72     |42      |30      |17      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |13      |0       |0       |
|      u_three_martix                  |three_martix                               |220    |124     |45      |124     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |118    |69      |14      |90      |0       |2       |
|    u_Sobel_Process                   |Sobel_Process                              |364    |206     |92      |176     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |148    |100     |47      |55      |0       |0       |
|      u_three_martix_2                |three_martix                               |216    |106     |45      |121     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |156    |117     |39      |57      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |115    |90      |24      |38      |0       |0       |
|  cw_top                              |CW_TOP_WRAPPER                             |649    |381     |109     |381     |0       |0       |
|    wrapper_cwc_top                   |cwc_top                                    |649    |381     |109     |381     |0       |0       |
|      cfg_int_inst                    |cwc_cfg_int                                |272    |150     |0       |254     |0       |0       |
|        reg_inst                      |register                                   |271    |149     |0       |253     |0       |0       |
|        tap_inst                      |tap                                        |1      |1       |0       |1       |0       |0       |
|      trigger_inst                    |trigger                                    |377    |231     |109     |127     |0       |0       |
|        bus_inst                      |bus_top                                    |141    |69      |52      |44      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes   |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes   |bus_det                                    |69     |27      |26      |21      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes   |bus_det                                    |70     |40      |26      |21      |0       |0       |
|        emb_ctrl_inst                 |emb_ctrl                                   |105    |73      |29      |53      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5142  
    #2          2       1244  
    #3          3       692   
    #4          4       416   
    #5        5-10      778   
    #6        11-50     128   
    #7       51-100      15   
    #8       101-500     6    
    #9        >500       1    
  Average     2.69            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.166311s wall, 1.875000s user + 0.031250s system = 1.906250s CPU (163.4%)

RUN-1004 : used memory is 681 MB, reserved memory is 752 MB, peak memory is 734 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3925
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 8590, pip num: 76911
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 100
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3129 valid insts, and 224521 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101011000011100011100
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  6.085759s wall, 77.250000s user + 0.796875s system = 78.046875s CPU (1282.5%)

RUN-1004 : used memory is 700 MB, reserved memory is 757 MB, peak memory is 874 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221031_152349.log"
