#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Wed Jun 15 14:22:42 2016
# Process ID: 110667
# Current directory: /home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.runs/impl_1
# Command line: vivado -log anon_hw_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source anon_hw_wrapper.tcl -notrace
# Log file: /home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.runs/impl_1/anon_hw_wrapper.vdi
# Journal file: /home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source anon_hw_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 166 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.srcs/sources_1/bd/anon_hw/ip/anon_hw_processing_system7_0_0/anon_hw_processing_system7_0_0.xdc] for cell 'anon_hw_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.srcs/sources_1/bd/anon_hw/ip/anon_hw_processing_system7_0_0/anon_hw_processing_system7_0_0.xdc] for cell 'anon_hw_i/processing_system7_0/inst'
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.srcs/sources_1/bd/anon_hw/ip/anon_hw_axi_dma_0_0/anon_hw_axi_dma_0_0.xdc] for cell 'anon_hw_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.srcs/sources_1/bd/anon_hw/ip/anon_hw_axi_dma_0_0/anon_hw_axi_dma_0_0.xdc] for cell 'anon_hw_i/axi_dma_0/U0'
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.srcs/sources_1/bd/anon_hw/ip/anon_hw_rst_processing_system7_0_50M_0/anon_hw_rst_processing_system7_0_50M_0_board.xdc] for cell 'anon_hw_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.srcs/sources_1/bd/anon_hw/ip/anon_hw_rst_processing_system7_0_50M_0/anon_hw_rst_processing_system7_0_50M_0_board.xdc] for cell 'anon_hw_i/rst_processing_system7_0_50M'
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.srcs/sources_1/bd/anon_hw/ip/anon_hw_rst_processing_system7_0_50M_0/anon_hw_rst_processing_system7_0_50M_0.xdc] for cell 'anon_hw_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.srcs/sources_1/bd/anon_hw/ip/anon_hw_rst_processing_system7_0_50M_0/anon_hw_rst_processing_system7_0_50M_0.xdc] for cell 'anon_hw_i/rst_processing_system7_0_50M'
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.srcs/sources_1/bd/anon_hw/ip/anon_hw_axi_gpio_0_0/anon_hw_axi_gpio_0_0_board.xdc] for cell 'anon_hw_i/axi_pr_decouple/U0'
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.srcs/sources_1/bd/anon_hw/ip/anon_hw_axi_gpio_0_0/anon_hw_axi_gpio_0_0_board.xdc] for cell 'anon_hw_i/axi_pr_decouple/U0'
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.srcs/sources_1/bd/anon_hw/ip/anon_hw_axi_gpio_0_0/anon_hw_axi_gpio_0_0.xdc] for cell 'anon_hw_i/axi_pr_decouple/U0'
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.srcs/sources_1/bd/anon_hw/ip/anon_hw_axi_gpio_0_0/anon_hw_axi_gpio_0_0.xdc] for cell 'anon_hw_i/axi_pr_decouple/U0'
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.srcs/sources_1/bd/anon_hw/ip/anon_hw_axi_dma_0_0/anon_hw_axi_dma_0_0_clocks.xdc] for cell 'anon_hw_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.srcs/sources_1/bd/anon_hw/ip/anon_hw_axi_dma_0_0/anon_hw_axi_dma_0_0_clocks.xdc] for cell 'anon_hw_i/axi_dma_0/U0'
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.srcs/sources_1/bd/anon_hw/ip/anon_hw_auto_us_0/anon_hw_auto_us_0_clocks.xdc] for cell 'anon_hw_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.srcs/sources_1/bd/anon_hw/ip/anon_hw_auto_us_0/anon_hw_auto_us_0_clocks.xdc] for cell 'anon_hw_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.srcs/sources_1/bd/anon_hw/ip/anon_hw_auto_us_1/anon_hw_auto_us_1_clocks.xdc] for cell 'anon_hw_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.srcs/sources_1/bd/anon_hw/ip/anon_hw_auto_us_1/anon_hw_auto_us_1_clocks.xdc] for cell 'anon_hw_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1268.559 ; gain = 331.277 ; free physical = 115993 ; free virtual = 252863
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1370.441 ; gain = 67.031 ; free physical = 115990 ; free virtual = 252860
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 158e0e446

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 200894ae8

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1791.934 ; gain = 0.000 ; free physical = 115639 ; free virtual = 252508

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 143 cells.
Phase 2 Constant Propagation | Checksum: 1ef5a81e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1791.934 ; gain = 0.000 ; free physical = 115638 ; free virtual = 252508

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 591 unconnected nets.
INFO: [Opt 31-11] Eliminated 239 unconnected cells.
Phase 3 Sweep | Checksum: 1d2dc9adc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.934 ; gain = 0.000 ; free physical = 115638 ; free virtual = 252508

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1791.934 ; gain = 0.000 ; free physical = 115638 ; free virtual = 252508
Ending Logic Optimization Task | Checksum: 1d2dc9adc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.934 ; gain = 0.000 ; free physical = 115638 ; free virtual = 252508

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 6 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 103581cef

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2100.141 ; gain = 0.000 ; free physical = 115427 ; free virtual = 252297
Ending Power Optimization Task | Checksum: 103581cef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.141 ; gain = 308.207 ; free physical = 115427 ; free virtual = 252297
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2100.141 ; gain = 831.582 ; free physical = 115427 ; free virtual = 252297
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2100.141 ; gain = 0.000 ; free physical = 115424 ; free virtual = 252296
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.runs/impl_1/anon_hw_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2100.141 ; gain = 0.000 ; free physical = 115424 ; free virtual = 252297
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2100.141 ; gain = 0.000 ; free physical = 115424 ; free virtual = 252296

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 98566580

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2100.141 ; gain = 0.000 ; free physical = 115424 ; free virtual = 252296
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 98566580

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2115.281 ; gain = 15.141 ; free physical = 115424 ; free virtual = 252296

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 98566580

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2115.281 ; gain = 15.141 ; free physical = 115424 ; free virtual = 252296

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: c3d4765b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2115.281 ; gain = 15.141 ; free physical = 115424 ; free virtual = 252296
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ce0dc5c0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2115.281 ; gain = 15.141 ; free physical = 115424 ; free virtual = 252296

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 17f7a8d57

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2115.281 ; gain = 15.141 ; free physical = 115424 ; free virtual = 252296
Phase 1.2.1 Place Init Design | Checksum: 12cc8958b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2115.281 ; gain = 15.141 ; free physical = 115423 ; free virtual = 252295
Phase 1.2 Build Placer Netlist Model | Checksum: 12cc8958b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2115.281 ; gain = 15.141 ; free physical = 115423 ; free virtual = 252295

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 12cc8958b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2115.281 ; gain = 15.141 ; free physical = 115423 ; free virtual = 252296
Phase 1.3 Constrain Clocks/Macros | Checksum: 12cc8958b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2115.281 ; gain = 15.141 ; free physical = 115423 ; free virtual = 252296
Phase 1 Placer Initialization | Checksum: 12cc8958b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2115.281 ; gain = 15.141 ; free physical = 115423 ; free virtual = 252296

Phase 2 Global Placement
SimPL: WL = 1268032 (321178, 946854)
SimPL: WL = 1215785 (315752, 900033)
SimPL: WL = 1189561 (315169, 874392)
SimPL: WL = 1173246 (315184, 858062)
SimPL: WL = 1162985 (315164, 847821)
Phase 2 Global Placement | Checksum: e855241b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252294

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e855241b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252294

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a676b6a8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252294

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 192d3754e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252294

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 192d3754e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252294

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: d73fd477

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: d73fd477

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1b4995b9b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1b4995b9b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1b4995b9b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1b4995b9b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293
Phase 3.7 Small Shape Detail Placement | Checksum: 1b4995b9b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252294

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1522e0531

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293
Phase 3 Detail Placement | Checksum: 1522e0531

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 15a2d5e0e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 15a2d5e0e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115420 ; free virtual = 252293

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 15a2d5e0e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 111f47a8e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 111f47a8e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 111f47a8e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.073. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1eabdb90e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293
Phase 4.1.3 Post Placement Optimization | Checksum: 1eabdb90e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293
Phase 4.1 Post Commit Optimization | Checksum: 1eabdb90e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1eabdb90e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1eabdb90e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1eabdb90e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293
Phase 4.4 Placer Reporting | Checksum: 1eabdb90e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1b52571f8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b52571f8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293
Ending Placer Task | Checksum: d106562a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2155.301 ; gain = 55.160 ; free physical = 115421 ; free virtual = 252293
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115409 ; free virtual = 252293
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115416 ; free virtual = 252291
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115415 ; free virtual = 252291
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115415 ; free virtual = 252290
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4cba48a9 ConstDB: 0 ShapeSum: 844c0d81 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1327e6620

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115393 ; free virtual = 252268

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1327e6620

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115393 ; free virtual = 252268

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1327e6620

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115393 ; free virtual = 252268
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 18684cc63

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115365 ; free virtual = 252241
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.351 | TNS=0.000  | WHS=-0.358 | THS=-122.559|

Phase 2 Router Initialization | Checksum: ff4570f2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115366 ; free virtual = 252242

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1dc61cefe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115365 ; free virtual = 252241

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 563
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 118c7655f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115365 ; free virtual = 252241
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.690 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 130d0fdc0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115365 ; free virtual = 252241

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 171c2eb23

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115365 ; free virtual = 252241
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.690 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: adfa4891

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115365 ; free virtual = 252241
Phase 4 Rip-up And Reroute | Checksum: adfa4891

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115365 ; free virtual = 252241

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18f90da7a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115365 ; free virtual = 252241
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.690 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 18f90da7a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115365 ; free virtual = 252241

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18f90da7a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115365 ; free virtual = 252241
Phase 5 Delay and Skew Optimization | Checksum: 18f90da7a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115365 ; free virtual = 252241

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 14b9c1a9b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115365 ; free virtual = 252241
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.690 | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: cfdc5be3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115365 ; free virtual = 252241

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.10293 %
  Global Horizontal Routing Utilization  = 1.47693 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: c8457283

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115365 ; free virtual = 252240

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c8457283

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115364 ; free virtual = 252240

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f3133cbb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115364 ; free virtual = 252240

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.690 | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f3133cbb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115364 ; free virtual = 252240
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115364 ; free virtual = 252240

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115364 ; free virtual = 252240
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2155.301 ; gain = 0.000 ; free physical = 115351 ; free virtual = 252241
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/proj.runs/impl_1/anon_hw_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC 23-20] Rule violation (NSTD-1) Unspecified I/O Standard - 85 out of 215 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: S_AXIS_S2MM_tkeep[3:0], S_AXIS_S2MM_tdata[31:0], S_AXIS_S2MM_tlast, S_AXIS_S2MM_tready, S_AXIS_S2MM_tvalid, axi_pr_decouple_tri_io[3:0], M_AXIS_MM2S_tkeep[3:0], M_AXIS_MM2S_tdata[31:0], M_AXIS_MM2S_tlast, M_AXIS_MM2S_tready, M_AXIS_MM2S_tvalid, FCLK_CLK0, gpio_0_tri_io[0], peripheral_aresetn[0].
ERROR: [DRC 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 85 out of 215 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: S_AXIS_S2MM_tkeep[3:0], S_AXIS_S2MM_tdata[31:0], S_AXIS_S2MM_tlast, S_AXIS_S2MM_tready, S_AXIS_S2MM_tvalid, axi_pr_decouple_tri_io[3:0], M_AXIS_MM2S_tkeep[3:0], M_AXIS_MM2S_tdata[31:0], M_AXIS_MM2S_tlast, M_AXIS_MM2S_tready, M_AXIS_MM2S_tvalid, FCLK_CLK0, gpio_0_tri_io[0], peripheral_aresetn[0].
INFO: [Vivado 12-3199] DRC finished with 2 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed Jun 15 14:23:54 2016...
