[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/Users/anniezfy/IdeaProjects/Pipeline_512K/src/main/scala/Verilog"
  }
]