Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar 20 23:25:49 2025
| Host         : LAPTOP-92N761HV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file risc_8b_control_sets_placed.rpt
| Design       : risc_8b
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              51 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+----------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal  |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+----------------------------+------------------+------------------+----------------+--------------+
|  Controller/CLK | Controller/inc_pc_reg_0[0] | rst_IBUF         |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG  |                            |                  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG  | Controller/p_0_in          |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG  | Controller/ld_ac_reg_0[0]  | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG  | Controller/load_reg_0[0]   | rst_IBUF         |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG  | Controller/wr_reg_0[0]     | rst_IBUF         |                2 |              8 |         4.00 |
|  Controller/CLK | Controller/E[0]            | rst_IBUF         |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG  | Controller/ld_pc_i_1_n_0   | rst_IBUF         |                4 |             12 |         3.00 |
+-----------------+----------------------------+------------------+------------------+----------------+--------------+


