=====
SETUP
11.419
9.407
20.826
clk_ibuf
0.000
0.982
uart0/tx_counter_14_s2
1.226
1.684
uart0/n1795_s7
2.504
3.603
uart0/n1795_s3
4.892
5.918
uart0/n1795_s1
6.339
7.438
uart0/n1454_s10
8.781
9.407
uart0/tx_state_1_s0
9.407
=====
SETUP
11.434
9.391
20.826
clk_ibuf
0.000
0.982
uart0/tx_counter_14_s2
1.226
1.684
uart0/n1795_s7
2.504
3.603
uart0/n1795_s3
4.892
5.918
uart0/n1795_s1
6.339
7.438
uart0/n1469_s17
8.765
9.391
uart0/tx_counter_11_s2
9.391
=====
SETUP
11.441
9.384
20.826
clk_ibuf
0.000
0.982
uart0/tx_counter_14_s2
1.226
1.684
uart0/n1795_s7
2.504
3.603
uart0/n1795_s3
4.892
5.918
uart0/n1795_s1
6.339
7.438
uart0/n1478_s17
8.285
9.384
uart0/tx_counter_2_s2
9.384
=====
SETUP
11.457
9.368
20.826
clk_ibuf
0.000
0.982
uart0/tx_counter_14_s2
1.226
1.684
uart0/n1795_s7
2.504
3.603
uart0/n1795_s3
4.892
5.918
uart0/n1795_s1
6.339
7.438
uart0/n1471_s17
8.269
9.368
uart0/tx_counter_9_s2
9.368
=====
SETUP
11.497
9.329
20.826
clk_ibuf
0.000
0.982
uart0/tx_counter_14_s2
1.226
1.684
uart0/n1795_s7
2.504
3.603
uart0/n1795_s3
4.892
5.918
uart0/n1795_s1
6.339
7.438
uart0/n1477_s17
8.297
9.329
uart0/tx_counter_3_s2
9.329
=====
SETUP
11.512
9.314
20.826
clk_ibuf
0.000
0.982
uart0/rxCounter_3_s1
1.226
1.684
uart0/n189_s16
2.831
3.857
uart0/n189_s14
4.276
5.098
uart0/n191_s15
5.934
6.560
uart0/n202_s12
8.215
9.314
uart0/rxCounter_1_s1
9.314
=====
SETUP
11.513
9.313
20.826
clk_ibuf
0.000
0.982
uart0/tx_counter_14_s2
1.226
1.684
uart0/n1795_s7
2.504
3.603
uart0/n1795_s3
4.892
5.918
uart0/n1795_s1
6.339
7.438
uart0/n1493_s8
8.281
9.313
uart0/tx_bit_number_2_s2
9.313
=====
SETUP
11.522
9.304
20.826
clk_ibuf
0.000
0.982
uart0/rxCounter_3_s1
1.226
1.684
uart0/n189_s16
2.831
3.857
uart0/n189_s14
4.276
5.098
uart0/n191_s15
5.934
6.560
uart0/n198_s12
8.205
9.304
uart0/rxCounter_5_s1
9.304
=====
SETUP
11.579
9.247
20.826
clk_ibuf
0.000
0.982
uart0/rxCounter_3_s1
1.226
1.684
uart0/n189_s16
2.831
3.857
uart0/n189_s14
4.276
5.098
uart0/n191_s15
5.934
6.560
uart0/n197_s12
8.215
9.247
uart0/rxCounter_6_s1
9.247
=====
SETUP
11.722
9.104
20.826
clk_ibuf
0.000
0.982
uart0/rxCounter_3_s1
1.226
1.684
uart0/n190_s19
2.840
3.866
uart0/n190_s16
4.285
5.317
uart0/n190_s14
6.133
7.165
uart0/n203_s12
8.005
9.104
uart0/rxCounter_0_s1
9.104
=====
SETUP
11.722
9.104
20.826
clk_ibuf
0.000
0.982
uart0/rxCounter_3_s1
1.226
1.684
uart0/n190_s19
2.840
3.866
uart0/n190_s16
4.285
5.317
uart0/n190_s14
6.133
7.165
uart0/n192_s12
8.005
9.104
uart0/rxCounter_11_s1
9.104
=====
SETUP
11.722
9.104
20.826
clk_ibuf
0.000
0.982
uart0/rxCounter_3_s1
1.226
1.684
uart0/n190_s19
2.840
3.866
uart0/n190_s16
4.285
5.317
uart0/n190_s14
6.133
7.165
uart0/n190_s11
8.005
9.104
uart0/rxState_0_s0
9.104
=====
SETUP
11.735
9.090
20.826
clk_ibuf
0.000
0.982
uart0/rxCounter_3_s1
1.226
1.684
uart0/n190_s19
2.840
3.866
uart0/n190_s16
4.285
5.317
uart0/n190_s14
6.133
7.165
uart0/n201_s12
7.991
9.090
uart0/rxCounter_2_s1
9.090
=====
SETUP
11.838
9.345
21.182
clk_ibuf
0.000
0.982
uart0/tx_counter_14_s2
1.226
1.684
uart0/n1795_s7
2.504
3.603
uart0/n1795_s3
4.892
5.924
uart0/n1795_s13
7.243
8.269
uart0/data_out_0_s0
9.345
=====
SETUP
11.838
9.345
21.182
clk_ibuf
0.000
0.982
uart0/tx_counter_14_s2
1.226
1.684
uart0/n1795_s7
2.504
3.603
uart0/n1795_s3
4.892
5.924
uart0/n1795_s13
7.243
8.269
uart0/data_out_1_s0
9.345
=====
SETUP
11.899
8.927
20.826
clk_ibuf
0.000
0.982
uart0/tx_counter_14_s2
1.226
1.684
uart0/n1795_s7
2.504
3.603
uart0/n1795_s3
4.892
5.918
uart0/n1795_s1
6.339
7.400
uart0/n1482_s8
7.828
8.927
uart0/tx_done_s2
8.927
=====
SETUP
11.927
9.256
21.182
clk_ibuf
0.000
0.982
uart0/tx_counter_14_s2
1.226
1.684
uart0/n1795_s7
2.504
3.603
uart0/n1795_s3
4.892
5.924
uart0/tx_fifo_shift_s4
6.754
7.853
uart0/tx_fifo_shift_s3
7.859
8.920
uart0/tx_fifo_shift_s1
9.256
=====
SETUP
11.935
8.891
20.826
clk_ibuf
0.000
0.982
uart0/tx_counter_14_s2
1.226
1.684
uart0/n1795_s7
2.504
3.603
uart0/n1795_s3
4.892
5.924
uart0/n1455_s11
6.754
7.853
uart0/n1455_s9
7.859
8.891
uart0/tx_state_0_s0
8.891
=====
SETUP
11.953
9.230
21.182
clk_ibuf
0.000
0.982
uart0/tx_counter_14_s2
1.226
1.684
uart0/n1795_s7
2.504
3.603
uart0/n1795_s3
4.892
5.918
uart0/n1795_s1
6.339
7.400
uart0/tx_done_s4
7.832
8.893
uart0/tx_done_s2
9.230
=====
SETUP
11.958
8.868
20.826
clk_ibuf
0.000
0.982
uart0/tx_counter_14_s2
1.226
1.684
uart0/n1795_s7
2.504
3.603
uart0/n1795_s3
4.892
5.918
uart0/n1795_s1
6.339
7.400
uart0/n1497_s8
7.836
8.868
uart0/tx_bit_number_0_s2
8.868
=====
SETUP
11.958
8.868
20.826
clk_ibuf
0.000
0.982
uart0/tx_counter_14_s2
1.226
1.684
uart0/n1795_s7
2.504
3.603
uart0/n1795_s3
4.892
5.918
uart0/n1795_s1
6.339
7.400
uart0/n1495_s8
7.836
8.868
uart0/tx_bit_number_1_s2
8.868
=====
SETUP
12.012
8.813
20.826
clk_ibuf
0.000
0.982
uart0/rxCounter_3_s1
1.226
1.684
uart0/n190_s19
2.840
3.866
uart0/n190_s16
4.285
5.317
uart0/n190_s14
6.133
7.165
uart0/n196_s12
7.991
8.813
uart0/rxCounter_7_s1
8.813
=====
SETUP
12.034
9.149
21.182
clk_ibuf
0.000
0.982
tx_data_in_en_s0
1.226
1.684
uart0/n335_s1
4.359
5.391
uart0/n343_s0
6.223
7.284
uart0/tx_fifo[6]_7_s1
9.149
=====
SETUP
12.112
8.714
20.826
clk_ibuf
0.000
0.982
uart0/tx_counter_1_s2
1.226
1.684
uart0/n1474_s18
2.499
3.531
uart0/n1472_s18
4.369
5.191
uart0/n1456_s20
5.196
6.295
uart0/n1461_s17
7.615
8.714
uart0/tx_counter_19_s2
8.714
=====
SETUP
12.118
9.064
21.182
clk_ibuf
0.000
0.982
uart0/tx_counter_14_s2
1.226
1.684
uart0/n1795_s7
2.504
3.603
uart0/n1795_s3
4.892
5.924
uart0/n1795_s13
7.243
8.269
uart0/data_out_3_s0
9.064
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
uart0/tx_counter_10_s2
1.029
1.362
uart0/n1470_s17
1.365
1.737
uart0/tx_counter_10_s2
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
uart0/tx_counter_24_s2
1.029
1.362
uart0/n1456_s18
1.365
1.737
uart0/tx_counter_24_s2
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
uart0/rxBitNumber_0_s1
1.029
1.362
uart0/n209_s7
1.365
1.737
uart0/rxBitNumber_0_s1
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
uart0/rxCounter_1_s1
1.029
1.362
uart0/n202_s12
1.365
1.737
uart0/rxCounter_1_s1
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
led_0_s3
1.029
1.362
n113_s3
1.365
1.737
led_0_s3
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
led_2_s3
1.029
1.362
n111_s3
1.365
1.737
led_2_s3
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
led_4_s4
1.029
1.362
n109_s3
1.365
1.737
led_4_s4
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
count_in_2_s0
1.029
1.362
n52_s0
1.365
1.737
count_in_2_s0
1.737
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
uart0/tx_bit_number_0_s2
1.029
1.362
uart0/n1497_s8
1.366
1.738
uart0/tx_bit_number_0_s2
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
uart0/tx_bit_number_2_s2
1.029
1.362
uart0/n1493_s8
1.366
1.738
uart0/tx_bit_number_2_s2
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
uart0/tx_counter_9_s2
1.029
1.362
uart0/n1471_s17
1.366
1.738
uart0/tx_counter_9_s2
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
uart0/tx_counter_12_s2
1.029
1.362
uart0/n1468_s17
1.366
1.738
uart0/tx_counter_12_s2
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
uart0/tx_counter_17_s2
1.029
1.362
uart0/n1463_s17
1.366
1.738
uart0/tx_counter_17_s2
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
uart0/rxBitNumber_1_s1
1.029
1.362
uart0/n207_s12
1.366
1.738
uart0/rxBitNumber_1_s1
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
uart0/rxCounter_6_s1
1.029
1.362
uart0/n197_s12
1.366
1.738
uart0/rxCounter_6_s1
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
count_in_1_s0
1.029
1.362
n53_s0
1.366
1.738
count_in_1_s0
1.738
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
uart0/tx_counter_4_s2
1.029
1.362
uart0/n1476_s17
1.367
1.739
uart0/tx_counter_4_s2
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
uart0/tx_counter_5_s2
1.029
1.362
uart0/n1475_s17
1.367
1.739
uart0/tx_counter_5_s2
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
uart0/tx_counter_14_s2
1.029
1.362
uart0/n1466_s17
1.367
1.739
uart0/tx_counter_14_s2
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
uart0/tx_counter_15_s2
1.029
1.362
uart0/n1465_s17
1.367
1.739
uart0/tx_counter_15_s2
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
uart0/tx_counter_20_s2
1.029
1.362
uart0/n1460_s17
1.367
1.739
uart0/tx_counter_20_s2
1.739
=====
HOLD
0.711
1.740
1.029
clk_ibuf
0.000
0.844
uart0/tx_counter_0_s2
1.029
1.362
uart0/n1480_s12
1.368
1.740
uart0/tx_counter_0_s2
1.740
=====
HOLD
0.711
1.740
1.029
clk_ibuf
0.000
0.844
uart0/tx_counter_19_s2
1.029
1.362
uart0/n1461_s17
1.368
1.740
uart0/tx_counter_19_s2
1.740
=====
HOLD
0.712
1.741
1.029
clk_ibuf
0.000
0.844
uart0/tx_fifo_pos_1_s3
1.029
1.362
uart0/n586_s2
1.369
1.741
uart0/tx_fifo_pos_1_s3
1.741
=====
HOLD
0.730
1.759
1.029
clk_ibuf
0.000
0.844
counter_2_s0
1.029
1.362
n48_s
1.365
1.759
counter_2_s0
1.759
