vendor_name = ModelSim
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/shift_reg/shift_reg.bdf
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/shift_reg/Waveform.vwf
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/shift_reg/lpm_counter0.qip
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/shift_reg/lpm_counter0.vhd
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/shift_reg/db/shift_reg.cbx.xml
source_file = 1, d:/student/programm/quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/student/programm/quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/student/programm/quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/student/programm/quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/shift_reg/lpm_shiftreg0.vhd
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/shift_reg/db/cntr_6ni.tdf
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/shift_reg/speed_loader.bdf
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/shift_reg/lpm_mux0.vhd
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/altshift.inc
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/shift_reg/db/mux_23e.tdf
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/shift_reg/data_loader.bdf
design_name = shift_reg
instance = comp, \inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3] , inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3], shift_reg, 1
instance = comp, \inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2 , inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2, shift_reg, 1
instance = comp, \inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3 , inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3, shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|dffs[3] , inst7|LPM_SHIFTREG_component|dffs[3], shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|dffs[4] , inst7|LPM_SHIFTREG_component|dffs[4], shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|_~3 , inst7|LPM_SHIFTREG_component|_~3, shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|dffs[5] , inst7|LPM_SHIFTREG_component|dffs[5], shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|_~4 , inst7|LPM_SHIFTREG_component|_~4, shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|dffs[6] , inst7|LPM_SHIFTREG_component|dffs[6], shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|_~5 , inst7|LPM_SHIFTREG_component|_~5, shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|dffs[7] , inst7|LPM_SHIFTREG_component|dffs[7], shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|_~6 , inst7|LPM_SHIFTREG_component|_~6, shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|dffs[8] , inst7|LPM_SHIFTREG_component|dffs[8], shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|_~7 , inst7|LPM_SHIFTREG_component|_~7, shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|dffs[9] , inst7|LPM_SHIFTREG_component|dffs[9], shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|_~8 , inst7|LPM_SHIFTREG_component|_~8, shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|dffs[10] , inst7|LPM_SHIFTREG_component|dffs[10], shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|_~9 , inst7|LPM_SHIFTREG_component|_~9, shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|dffs[11] , inst7|LPM_SHIFTREG_component|dffs[11], shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|_~10 , inst7|LPM_SHIFTREG_component|_~10, shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|dffs[12] , inst7|LPM_SHIFTREG_component|dffs[12], shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|_~11 , inst7|LPM_SHIFTREG_component|_~11, shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|dffs[13] , inst7|LPM_SHIFTREG_component|dffs[13], shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|_~12 , inst7|LPM_SHIFTREG_component|_~12, shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|dffs[14] , inst7|LPM_SHIFTREG_component|dffs[14], shift_reg, 1
instance = comp, \inst|inst24~0 , inst|inst24~0, shift_reg, 1
instance = comp, \inst|inst24~1 , inst|inst24~1, shift_reg, 1
instance = comp, \inst|inst24~2 , inst|inst24~2, shift_reg, 1
instance = comp, \inst|inst24~3 , inst|inst24~3, shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|_~13 , inst7|LPM_SHIFTREG_component|_~13, shift_reg, 1
instance = comp, \inst|inst34 , inst|inst34, shift_reg, 1
instance = comp, \inst|inst36 , inst|inst36, shift_reg, 1
instance = comp, \inst|inst33 , inst|inst33, shift_reg, 1
instance = comp, \inst|inst35 , inst|inst35, shift_reg, 1
instance = comp, \inst|inst37 , inst|inst37, shift_reg, 1
instance = comp, \inst|inst38 , inst|inst38, shift_reg, 1
instance = comp, \inst|inst39 , inst|inst39, shift_reg, 1
instance = comp, \inst|inst40 , inst|inst40, shift_reg, 1
instance = comp, \inst|inst41 , inst|inst41, shift_reg, 1
instance = comp, \inst|inst42 , inst|inst42, shift_reg, 1
instance = comp, \In[2]~I , In[2], shift_reg, 1
instance = comp, \In[3]~I , In[3], shift_reg, 1
instance = comp, \In[4]~I , In[4], shift_reg, 1
instance = comp, \In[5]~I , In[5], shift_reg, 1
instance = comp, \In[6]~I , In[6], shift_reg, 1
instance = comp, \In[7]~I , In[7], shift_reg, 1
instance = comp, \In[8]~I , In[8], shift_reg, 1
instance = comp, \In[9]~I , In[9], shift_reg, 1
instance = comp, \In[10]~I , In[10], shift_reg, 1
instance = comp, \In[11]~I , In[11], shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|dffs[14]~feeder , inst7|LPM_SHIFTREG_component|dffs[14]~feeder, shift_reg, 1
instance = comp, \Addr[1]~I , Addr[1], shift_reg, 1
instance = comp, \SetCLOCK~I , SetCLOCK, shift_reg, 1
instance = comp, \inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0, shift_reg, 1
instance = comp, \Reset~I , Reset, shift_reg, 1
instance = comp, \Reset~clkctrl , Reset~clkctrl, shift_reg, 1
instance = comp, \Start~I , Start, shift_reg, 1
instance = comp, \inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0] , inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0], shift_reg, 1
instance = comp, \inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1 , inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1, shift_reg, 1
instance = comp, \inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1] , inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1], shift_reg, 1
instance = comp, \inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2] , inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2], shift_reg, 1
instance = comp, \inst5~0 , inst5~0, shift_reg, 1
instance = comp, \inst1|inst7 , inst1|inst7, shift_reg, 1
instance = comp, \inst1|inst3~0 , inst1|inst3~0, shift_reg, 1
instance = comp, \inst1|inst3 , inst1|inst3, shift_reg, 1
instance = comp, \inst1|inst5~0 , inst1|inst5~0, shift_reg, 1
instance = comp, \inst1|inst5 , inst1|inst5, shift_reg, 1
instance = comp, \Clock~I , Clock, shift_reg, 1
instance = comp, \Addr[0]~I , Addr[0], shift_reg, 1
instance = comp, \inst1|inst4 , inst1|inst4, shift_reg, 1
instance = comp, \inst1|inst|LPM_MUX_component|auto_generated|_~0 , inst1|inst|LPM_MUX_component|auto_generated|_~0, shift_reg, 1
instance = comp, \inst1|inst|LPM_MUX_component|auto_generated|result_node[0] , inst1|inst|LPM_MUX_component|auto_generated|result_node[0], shift_reg, 1
instance = comp, \inst1|inst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl , inst1|inst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl, shift_reg, 1
instance = comp, \In[1]~I , In[1], shift_reg, 1
instance = comp, \SetDATA~I , SetDATA, shift_reg, 1
instance = comp, \inst10~clkctrl , inst10~clkctrl, shift_reg, 1
instance = comp, \inst|inst32 , inst|inst32, shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|_~2 , inst7|LPM_SHIFTREG_component|_~2, shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|dffs[2] , inst7|LPM_SHIFTREG_component|dffs[2], shift_reg, 1
instance = comp, \In[0]~I , In[0], shift_reg, 1
instance = comp, \inst|inst , inst|inst, shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|_~1 , inst7|LPM_SHIFTREG_component|_~1, shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|dffs[1] , inst7|LPM_SHIFTREG_component|dffs[1], shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|_~0 , inst7|LPM_SHIFTREG_component|_~0, shift_reg, 1
instance = comp, \inst7|LPM_SHIFTREG_component|dffs[0] , inst7|LPM_SHIFTREG_component|dffs[0], shift_reg, 1
instance = comp, \Result~I , Result, shift_reg, 1
instance = comp, \process~I , process, shift_reg, 1
