<module name="VPAC0_COMMON_0_IVPAC_TOP_0_CFG_SLV_CP_INTD_CFG_INTD_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_REVISION" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_REVISION" offset="0x0" width="32" description="Revision Register">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="BU" range="29 - 28" rwaccess="R"/> 
		<bitfield id="FUNCTION" width="12" begin="27" end="16" resetval="0x1680" description="Module ID" range="27 - 16" rwaccess="R"/> 
		<bitfield id="RTLVER" width="5" begin="15" end="11" resetval="0x20" description="RTL revisions" range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJREV" width="3" begin="10" end="8" resetval="0x2" description="Major revision" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom revision" range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINREV" width="6" begin="5" end="0" resetval="0x0" description="Minor revision" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_eoi_reg" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_eoi_reg" offset="0x10" width="32" description="End of Interrupt Register">
		<bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0x0" description="End of Interrupt Vector" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg" offset="0x14" width="32" description="Interrupt Vector Register">
		<bitfield id="INTR_VECTOR" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector Register" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_0_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_0_0" offset="0x100" width="32" description="Enable Register 0">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_0_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_0_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_0_1" offset="0x104" width="32" description="Enable Register 1">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_0_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_0_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_0_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_0_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_0_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_0_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_0_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_0_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_0_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_0_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_0_2" offset="0x108" width="32" description="Enable Register 2">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_0_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_0_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_0_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_0_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_0_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_0_3" offset="0x10C" width="32" description="Enable Register 3">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_0_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_0_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_0_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_0_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_0_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_0_en_spare_pend_1_level" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_0_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_0_en_spare_pend_0_level" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_0_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_0_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_0_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_0_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_0_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_0_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_0_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_0_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_0_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_0_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_0_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_0_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_0_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_0_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_0_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_0_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_0_4" offset="0x110" width="32" description="Enable Register 4">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_0_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_0_5" offset="0x114" width="32" description="Enable Register 5">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_0_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_0_6" offset="0x118" width="32" description="Enable Register 6">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_0_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_0_7" offset="0x11C" width="32" description="Enable Register 7">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_0_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_0_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_1_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_1_0" offset="0x120" width="32" description="Enable Register 8">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_1_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_1_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_1_1" offset="0x124" width="32" description="Enable Register 9">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_1_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_1_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_1_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_1_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_1_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_1_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_1_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_1_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_1_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_1_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_1_2" offset="0x128" width="32" description="Enable Register 10">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_1_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_1_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_1_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_1_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_1_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_1_3" offset="0x12C" width="32" description="Enable Register 11">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_1_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_1_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_1_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_1_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_1_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_1_en_spare_pend_1_level" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_1_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_1_en_spare_pend_0_level" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_1_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_1_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_1_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_1_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_1_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_1_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_1_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_1_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_1_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_1_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_1_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_1_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_1_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_1_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_1_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_1_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_1_4" offset="0x130" width="32" description="Enable Register 12">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_1_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_1_5" offset="0x134" width="32" description="Enable Register 13">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_1_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_1_6" offset="0x138" width="32" description="Enable Register 14">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_1_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_1_7" offset="0x13C" width="32" description="Enable Register 15">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_1_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_1_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_2_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_2_0" offset="0x140" width="32" description="Enable Register 16">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_2_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_2_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_2_1" offset="0x144" width="32" description="Enable Register 17">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_2_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_2_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_2_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_2_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_2_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_2_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_2_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_2_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_2_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_2_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_2_2" offset="0x148" width="32" description="Enable Register 18">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_2_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_2_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_2_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_2_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_2_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_2_3" offset="0x14C" width="32" description="Enable Register 19">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_2_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_2_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_2_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_2_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_2_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_2_en_spare_pend_1_level" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_2_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_2_en_spare_pend_0_level" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_2_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_2_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_2_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_2_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_2_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_2_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_2_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_2_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_2_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_2_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_2_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_2_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_2_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_2_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_2_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_2_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_2_4" offset="0x150" width="32" description="Enable Register 20">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_2_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_2_5" offset="0x154" width="32" description="Enable Register 21">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_2_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_2_6" offset="0x158" width="32" description="Enable Register 22">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_2_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_2_7" offset="0x15C" width="32" description="Enable Register 23">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_2_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_2_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_3_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_3_0" offset="0x160" width="32" description="Enable Register 24">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_3_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_3_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_3_1" offset="0x164" width="32" description="Enable Register 25">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_3_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_3_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_3_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_3_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_3_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_3_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_3_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_3_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_3_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_3_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_3_2" offset="0x168" width="32" description="Enable Register 26">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_3_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_3_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_3_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_3_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_3_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_3_3" offset="0x16C" width="32" description="Enable Register 27">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_3_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_3_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_3_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_3_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_3_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_3_en_spare_pend_1_level" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_3_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_3_en_spare_pend_0_level" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_3_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_3_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_3_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_3_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_3_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_3_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_3_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_3_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_3_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_3_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_3_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_3_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_3_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_3_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_3_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_3_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_3_4" offset="0x170" width="32" description="Enable Register 28">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_3_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_3_5" offset="0x174" width="32" description="Enable Register 29">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_3_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_3_6" offset="0x178" width="32" description="Enable Register 30">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_3_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_3_7" offset="0x17C" width="32" description="Enable Register 31">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_3_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_3_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_4_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_4_0" offset="0x180" width="32" description="Enable Register 32">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_4_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_4_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_4_1" offset="0x184" width="32" description="Enable Register 33">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_4_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_4_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_4_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_4_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_4_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_4_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_4_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_4_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_4_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_4_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_4_2" offset="0x188" width="32" description="Enable Register 34">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_4_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_4_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_4_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_4_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_4_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_4_3" offset="0x18C" width="32" description="Enable Register 35">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_4_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_4_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_4_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_4_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_4_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_4_en_spare_pend_1_level" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_4_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_4_en_spare_pend_0_level" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_4_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_4_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_4_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_4_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_4_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_4_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_4_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_4_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_4_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_4_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_4_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_4_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_4_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_4_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_4_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_4_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_4_4" offset="0x190" width="32" description="Enable Register 36">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_4_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_4_5" offset="0x194" width="32" description="Enable Register 37">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_4_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_4_6" offset="0x198" width="32" description="Enable Register 38">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_4_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_4_7" offset="0x19C" width="32" description="Enable Register 39">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_4_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_4_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_5_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_5_0" offset="0x1A0" width="32" description="Enable Register 40">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_5_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_5_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_5_1" offset="0x1A4" width="32" description="Enable Register 41">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_5_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_5_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_5_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_5_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_5_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_5_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_5_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_5_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_5_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_5_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_5_2" offset="0x1A8" width="32" description="Enable Register 42">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_5_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_5_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_5_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_5_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_5_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_5_3" offset="0x1AC" width="32" description="Enable Register 43">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_5_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_5_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_5_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_5_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_5_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_5_en_spare_pend_1_level" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_5_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_5_en_spare_pend_0_level" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_5_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_5_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_5_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_5_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_5_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_5_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_5_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_5_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_5_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_5_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_5_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_5_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_5_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_5_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_5_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_5_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_5_4" offset="0x1B0" width="32" description="Enable Register 44">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_5_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_5_5" offset="0x1B4" width="32" description="Enable Register 45">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_5_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_5_6" offset="0x1B8" width="32" description="Enable Register 46">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_5_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_level_vpac_out_5_7" offset="0x1BC" width="32" description="Enable Register 47">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for level_vpac_out_5_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for level_vpac_out_5_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_0_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_0_0" offset="0x1C0" width="32" description="Enable Register 48">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_0_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_0_1" offset="0x1C4" width="32" description="Enable Register 49">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_0_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_0_2" offset="0x1C8" width="32" description="Enable Register 50">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_0_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_0_3" offset="0x1CC" width="32" description="Enable Register 51">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_spare_pend_1_level" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_spare_pend_0_level" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_0_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_0_4" offset="0x1D0" width="32" description="Enable Register 52">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_0_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_0_5" offset="0x1D4" width="32" description="Enable Register 53">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_0_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_0_6" offset="0x1D8" width="32" description="Enable Register 54">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_0_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_0_7" offset="0x1DC" width="32" description="Enable Register 55">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_0_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_1_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_1_0" offset="0x1E0" width="32" description="Enable Register 56">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_1_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_1_1" offset="0x1E4" width="32" description="Enable Register 57">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_1_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_1_2" offset="0x1E8" width="32" description="Enable Register 58">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_1_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_1_3" offset="0x1EC" width="32" description="Enable Register 59">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_spare_pend_1_level" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_spare_pend_0_level" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_1_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_1_4" offset="0x1F0" width="32" description="Enable Register 60">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_1_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_1_5" offset="0x1F4" width="32" description="Enable Register 61">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_1_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_1_6" offset="0x1F8" width="32" description="Enable Register 62">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_1_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_1_7" offset="0x1FC" width="32" description="Enable Register 63">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_1_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_2_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_2_0" offset="0x200" width="32" description="Enable Register 64">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_2_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_2_1" offset="0x204" width="32" description="Enable Register 65">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_2_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_2_2" offset="0x208" width="32" description="Enable Register 66">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_2_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_2_3" offset="0x20C" width="32" description="Enable Register 67">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_spare_pend_1_level" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_spare_pend_0_level" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_2_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_2_4" offset="0x210" width="32" description="Enable Register 68">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_2_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_2_5" offset="0x214" width="32" description="Enable Register 69">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_2_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_2_6" offset="0x218" width="32" description="Enable Register 70">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_2_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_2_7" offset="0x21C" width="32" description="Enable Register 71">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_2_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_3_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_3_0" offset="0x220" width="32" description="Enable Register 72">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_3_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_3_1" offset="0x224" width="32" description="Enable Register 73">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_3_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_3_2" offset="0x228" width="32" description="Enable Register 74">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_3_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_3_3" offset="0x22C" width="32" description="Enable Register 75">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_spare_pend_1_level" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_spare_pend_0_level" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_3_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_3_4" offset="0x230" width="32" description="Enable Register 76">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_3_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_3_5" offset="0x234" width="32" description="Enable Register 77">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_3_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_3_6" offset="0x238" width="32" description="Enable Register 78">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_3_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_3_7" offset="0x23C" width="32" description="Enable Register 79">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_3_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_4_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_4_0" offset="0x240" width="32" description="Enable Register 80">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_4_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_4_1" offset="0x244" width="32" description="Enable Register 81">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_4_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_4_2" offset="0x248" width="32" description="Enable Register 82">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_4_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_4_3" offset="0x24C" width="32" description="Enable Register 83">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_spare_pend_1_level" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_spare_pend_0_level" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_4_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_4_4" offset="0x250" width="32" description="Enable Register 84">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_4_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_4_5" offset="0x254" width="32" description="Enable Register 85">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_4_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_4_6" offset="0x258" width="32" description="Enable Register 86">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_4_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_4_7" offset="0x25C" width="32" description="Enable Register 87">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_4_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_5_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_5_0" offset="0x260" width="32" description="Enable Register 88">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_5_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_5_1" offset="0x264" width="32" description="Enable Register 89">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_5_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_5_2" offset="0x268" width="32" description="Enable Register 90">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_5_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_5_3" offset="0x26C" width="32" description="Enable Register 91">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_spare_pend_1_level" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_spare_pend_0_level" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_5_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_5_4" offset="0x270" width="32" description="Enable Register 92">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_5_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_5_5" offset="0x274" width="32" description="Enable Register 93">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_5_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_5_6" offset="0x278" width="32" description="Enable Register 94">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_5_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_reg_pulse_vpac_out_5_7" offset="0x27C" width="32" description="Enable Register 95">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for pulse_vpac_out_5_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_0_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_0_0" offset="0x300" width="32" description="Enable Clear Register 0">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_0_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_0_1" offset="0x304" width="32" description="Enable Clear Register 1">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_0_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_0_2" offset="0x308" width="32" description="Enable Clear Register 2">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_0_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_0_3" offset="0x30C" width="32" description="Enable Clear Register 3">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_1_LEVEL_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_spare_pend_1_level" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_1_PULSE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_0_LEVEL_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_spare_pend_0_level" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_0_PULSE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_0_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_0_4" offset="0x310" width="32" description="Enable Clear Register 4">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_0_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_0_5" offset="0x314" width="32" description="Enable Clear Register 5">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_0_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_0_6" offset="0x318" width="32" description="Enable Clear Register 6">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_0_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_0_7" offset="0x31C" width="32" description="Enable Clear Register 7">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_0_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_1_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_1_0" offset="0x320" width="32" description="Enable Clear Register 8">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_1_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_1_1" offset="0x324" width="32" description="Enable Clear Register 9">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_1_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_1_2" offset="0x328" width="32" description="Enable Clear Register 10">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_1_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_1_3" offset="0x32C" width="32" description="Enable Clear Register 11">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_1_LEVEL_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_spare_pend_1_level" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_1_PULSE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_0_LEVEL_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_spare_pend_0_level" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_0_PULSE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_1_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_1_4" offset="0x330" width="32" description="Enable Clear Register 12">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_1_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_1_5" offset="0x334" width="32" description="Enable Clear Register 13">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_1_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_1_6" offset="0x338" width="32" description="Enable Clear Register 14">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_1_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_1_7" offset="0x33C" width="32" description="Enable Clear Register 15">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_1_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_2_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_2_0" offset="0x340" width="32" description="Enable Clear Register 16">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_2_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_2_1" offset="0x344" width="32" description="Enable Clear Register 17">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_2_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_2_2" offset="0x348" width="32" description="Enable Clear Register 18">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_2_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_2_3" offset="0x34C" width="32" description="Enable Clear Register 19">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_1_LEVEL_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_spare_pend_1_level" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_1_PULSE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_0_LEVEL_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_spare_pend_0_level" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_0_PULSE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_2_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_2_4" offset="0x350" width="32" description="Enable Clear Register 20">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_2_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_2_5" offset="0x354" width="32" description="Enable Clear Register 21">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_2_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_2_6" offset="0x358" width="32" description="Enable Clear Register 22">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_2_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_2_7" offset="0x35C" width="32" description="Enable Clear Register 23">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_2_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_3_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_3_0" offset="0x360" width="32" description="Enable Clear Register 24">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_3_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_3_1" offset="0x364" width="32" description="Enable Clear Register 25">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_3_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_3_2" offset="0x368" width="32" description="Enable Clear Register 26">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_3_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_3_3" offset="0x36C" width="32" description="Enable Clear Register 27">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_1_LEVEL_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_spare_pend_1_level" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_1_PULSE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_0_LEVEL_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_spare_pend_0_level" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_0_PULSE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_3_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_3_4" offset="0x370" width="32" description="Enable Clear Register 28">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_3_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_3_5" offset="0x374" width="32" description="Enable Clear Register 29">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_3_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_3_6" offset="0x378" width="32" description="Enable Clear Register 30">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_3_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_3_7" offset="0x37C" width="32" description="Enable Clear Register 31">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_3_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_4_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_4_0" offset="0x380" width="32" description="Enable Clear Register 32">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_4_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_4_1" offset="0x384" width="32" description="Enable Clear Register 33">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_4_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_4_2" offset="0x388" width="32" description="Enable Clear Register 34">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_4_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_4_3" offset="0x38C" width="32" description="Enable Clear Register 35">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_1_LEVEL_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_spare_pend_1_level" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_1_PULSE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_0_LEVEL_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_spare_pend_0_level" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_0_PULSE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_4_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_4_4" offset="0x390" width="32" description="Enable Clear Register 36">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_4_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_4_5" offset="0x394" width="32" description="Enable Clear Register 37">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_4_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_4_6" offset="0x398" width="32" description="Enable Clear Register 38">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_4_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_4_7" offset="0x39C" width="32" description="Enable Clear Register 39">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_4_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_5_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_5_0" offset="0x3A0" width="32" description="Enable Clear Register 40">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_5_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_5_1" offset="0x3A4" width="32" description="Enable Clear Register 41">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_5_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_5_2" offset="0x3A8" width="32" description="Enable Clear Register 42">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_5_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_5_3" offset="0x3AC" width="32" description="Enable Clear Register 43">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_1_LEVEL_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_spare_pend_1_level" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_1_PULSE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_0_LEVEL_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_spare_pend_0_level" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_0_PULSE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_5_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_5_4" offset="0x3B0" width="32" description="Enable Clear Register 44">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_5_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_5_5" offset="0x3B4" width="32" description="Enable Clear Register 45">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_5_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_5_6" offset="0x3B8" width="32" description="Enable Clear Register 46">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_5_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_level_vpac_out_5_7" offset="0x3BC" width="32" description="Enable Clear Register 47">
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for level_vpac_out_5_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_0_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_0_0" offset="0x3C0" width="32" description="Enable Clear Register 48">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_0_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_0_1" offset="0x3C4" width="32" description="Enable Clear Register 49">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_0_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_0_2" offset="0x3C8" width="32" description="Enable Clear Register 50">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_0_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_0_3" offset="0x3CC" width="32" description="Enable Clear Register 51">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_1_LEVEL_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_spare_pend_1_level" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_1_PULSE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_0_LEVEL_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_spare_pend_0_level" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_0_PULSE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_0_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_0_4" offset="0x3D0" width="32" description="Enable Clear Register 52">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_0_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_0_5" offset="0x3D4" width="32" description="Enable Clear Register 53">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_0_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_0_6" offset="0x3D8" width="32" description="Enable Clear Register 54">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_0_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_0_7" offset="0x3DC" width="32" description="Enable Clear Register 55">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_0_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_1_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_1_0" offset="0x3E0" width="32" description="Enable Clear Register 56">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_1_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_1_1" offset="0x3E4" width="32" description="Enable Clear Register 57">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_1_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_1_2" offset="0x3E8" width="32" description="Enable Clear Register 58">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_1_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_1_3" offset="0x3EC" width="32" description="Enable Clear Register 59">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_1_LEVEL_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_spare_pend_1_level" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_1_PULSE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_0_LEVEL_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_spare_pend_0_level" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_0_PULSE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_1_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_1_4" offset="0x3F0" width="32" description="Enable Clear Register 60">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_1_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_1_5" offset="0x3F4" width="32" description="Enable Clear Register 61">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_1_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_1_6" offset="0x3F8" width="32" description="Enable Clear Register 62">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_1_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_1_7" offset="0x3FC" width="32" description="Enable Clear Register 63">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_1_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_2_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_2_0" offset="0x400" width="32" description="Enable Clear Register 64">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_2_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_2_1" offset="0x404" width="32" description="Enable Clear Register 65">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_2_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_2_2" offset="0x408" width="32" description="Enable Clear Register 66">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_2_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_2_3" offset="0x40C" width="32" description="Enable Clear Register 67">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_1_LEVEL_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_spare_pend_1_level" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_1_PULSE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_0_LEVEL_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_spare_pend_0_level" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_0_PULSE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_2_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_2_4" offset="0x410" width="32" description="Enable Clear Register 68">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_2_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_2_5" offset="0x414" width="32" description="Enable Clear Register 69">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_2_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_2_6" offset="0x418" width="32" description="Enable Clear Register 70">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_2_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_2_7" offset="0x41C" width="32" description="Enable Clear Register 71">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_2_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_3_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_3_0" offset="0x420" width="32" description="Enable Clear Register 72">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_3_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_3_1" offset="0x424" width="32" description="Enable Clear Register 73">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_3_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_3_2" offset="0x428" width="32" description="Enable Clear Register 74">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_3_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_3_3" offset="0x42C" width="32" description="Enable Clear Register 75">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_1_LEVEL_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_spare_pend_1_level" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_1_PULSE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_0_LEVEL_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_spare_pend_0_level" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_0_PULSE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_3_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_3_4" offset="0x430" width="32" description="Enable Clear Register 76">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_3_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_3_5" offset="0x434" width="32" description="Enable Clear Register 77">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_3_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_3_6" offset="0x438" width="32" description="Enable Clear Register 78">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_3_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_3_7" offset="0x43C" width="32" description="Enable Clear Register 79">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_3_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_4_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_4_0" offset="0x440" width="32" description="Enable Clear Register 80">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_4_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_4_1" offset="0x444" width="32" description="Enable Clear Register 81">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_4_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_4_2" offset="0x448" width="32" description="Enable Clear Register 82">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_4_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_4_3" offset="0x44C" width="32" description="Enable Clear Register 83">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_1_LEVEL_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_spare_pend_1_level" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_1_PULSE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_0_LEVEL_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_spare_pend_0_level" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_0_PULSE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_4_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_4_4" offset="0x450" width="32" description="Enable Clear Register 84">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_4_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_4_5" offset="0x454" width="32" description="Enable Clear Register 85">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_4_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_4_6" offset="0x458" width="32" description="Enable Clear Register 86">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_4_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_4_7" offset="0x45C" width="32" description="Enable Clear Register 87">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_4_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_5_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_5_0" offset="0x460" width="32" description="Enable Clear Register 88">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_5_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_5_1" offset="0x464" width="32" description="Enable Clear Register 89">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_5_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_5_2" offset="0x468" width="32" description="Enable Clear Register 90">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_5_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_5_3" offset="0x46C" width="32" description="Enable Clear Register 91">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_1_LEVEL_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_spare_pend_1_level" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_1_PULSE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_spare_pend_1_pulse" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_0_LEVEL_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_spare_pend_0_level" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_0_PULSE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_spare_pend_0_pulse" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_5_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_5_4" offset="0x470" width="32" description="Enable Clear Register 92">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_5_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_5_5" offset="0x474" width="32" description="Enable Clear Register 93">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_5_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_5_6" offset="0x478" width="32" description="Enable Clear Register 94">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_5_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_enable_clr_reg_pulse_vpac_out_5_7" offset="0x47C" width="32" description="Enable Clear Register 95">
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for pulse_vpac_out_5_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_0_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_0_0" offset="0x500" width="32" description="Status Register 0">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_0_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_0_1" offset="0x504" width="32" description="Status Register 1">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_0_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_0_2" offset="0x508" width="32" description="Status Register 2">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_0_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_0_3" offset="0x50C" width="32" description="Status Register 3">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Status for level_vpac_out_0_en_spare_pend_1_level" range="19" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Status for level_vpac_out_0_en_spare_pend_1_pulse" range="18" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Status for level_vpac_out_0_en_spare_pend_0_level" range="17" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Status for level_vpac_out_0_en_spare_pend_0_pulse" range="16" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_0_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_0_4" offset="0x510" width="32" description="Status Register 4">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_0_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_0_5" offset="0x514" width="32" description="Status Register 5">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_0_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_0_6" offset="0x518" width="32" description="Status Register 6">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_0_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_0_7" offset="0x51C" width="32" description="Status Register 7">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_0_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_1_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_1_0" offset="0x520" width="32" description="Status Register 8">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_1_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_1_1" offset="0x524" width="32" description="Status Register 9">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_1_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_1_2" offset="0x528" width="32" description="Status Register 10">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_1_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_1_3" offset="0x52C" width="32" description="Status Register 11">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Status for level_vpac_out_1_en_spare_pend_1_level" range="19" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Status for level_vpac_out_1_en_spare_pend_1_pulse" range="18" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Status for level_vpac_out_1_en_spare_pend_0_level" range="17" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Status for level_vpac_out_1_en_spare_pend_0_pulse" range="16" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_1_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_1_4" offset="0x530" width="32" description="Status Register 12">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_1_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_1_5" offset="0x534" width="32" description="Status Register 13">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_1_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_1_6" offset="0x538" width="32" description="Status Register 14">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_1_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_1_7" offset="0x53C" width="32" description="Status Register 15">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_1_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_2_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_2_0" offset="0x540" width="32" description="Status Register 16">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_2_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_2_1" offset="0x544" width="32" description="Status Register 17">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_2_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_2_2" offset="0x548" width="32" description="Status Register 18">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_2_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_2_3" offset="0x54C" width="32" description="Status Register 19">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Status for level_vpac_out_2_en_spare_pend_1_level" range="19" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Status for level_vpac_out_2_en_spare_pend_1_pulse" range="18" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Status for level_vpac_out_2_en_spare_pend_0_level" range="17" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Status for level_vpac_out_2_en_spare_pend_0_pulse" range="16" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_2_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_2_4" offset="0x550" width="32" description="Status Register 20">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_2_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_2_5" offset="0x554" width="32" description="Status Register 21">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_2_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_2_6" offset="0x558" width="32" description="Status Register 22">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_2_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_2_7" offset="0x55C" width="32" description="Status Register 23">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_2_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_3_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_3_0" offset="0x560" width="32" description="Status Register 24">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_3_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_3_1" offset="0x564" width="32" description="Status Register 25">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_3_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_3_2" offset="0x568" width="32" description="Status Register 26">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_3_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_3_3" offset="0x56C" width="32" description="Status Register 27">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Status for level_vpac_out_3_en_spare_pend_1_level" range="19" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Status for level_vpac_out_3_en_spare_pend_1_pulse" range="18" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Status for level_vpac_out_3_en_spare_pend_0_level" range="17" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Status for level_vpac_out_3_en_spare_pend_0_pulse" range="16" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_3_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_3_4" offset="0x570" width="32" description="Status Register 28">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_3_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_3_5" offset="0x574" width="32" description="Status Register 29">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_3_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_3_6" offset="0x578" width="32" description="Status Register 30">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_3_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_3_7" offset="0x57C" width="32" description="Status Register 31">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_3_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_4_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_4_0" offset="0x580" width="32" description="Status Register 32">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_4_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_4_1" offset="0x584" width="32" description="Status Register 33">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_4_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_4_2" offset="0x588" width="32" description="Status Register 34">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_4_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_4_3" offset="0x58C" width="32" description="Status Register 35">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Status for level_vpac_out_4_en_spare_pend_1_level" range="19" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Status for level_vpac_out_4_en_spare_pend_1_pulse" range="18" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Status for level_vpac_out_4_en_spare_pend_0_level" range="17" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Status for level_vpac_out_4_en_spare_pend_0_pulse" range="16" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_4_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_4_4" offset="0x590" width="32" description="Status Register 36">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_4_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_4_5" offset="0x594" width="32" description="Status Register 37">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_4_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_4_6" offset="0x598" width="32" description="Status Register 38">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_4_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_4_7" offset="0x59C" width="32" description="Status Register 39">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_4_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_5_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_5_0" offset="0x5A0" width="32" description="Status Register 40">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_5_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_5_1" offset="0x5A4" width="32" description="Status Register 41">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_5_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_5_2" offset="0x5A8" width="32" description="Status Register 42">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_5_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_5_3" offset="0x5AC" width="32" description="Status Register 43">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Status for level_vpac_out_5_en_spare_pend_1_level" range="19" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Status for level_vpac_out_5_en_spare_pend_1_pulse" range="18" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Status for level_vpac_out_5_en_spare_pend_0_level" range="17" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Status for level_vpac_out_5_en_spare_pend_0_pulse" range="16" rwaccess="R"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_5_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_5_4" offset="0x5B0" width="32" description="Status Register 44">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_5_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_5_5" offset="0x5B4" width="32" description="Status Register 45">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_5_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_5_6" offset="0x5B8" width="32" description="Status Register 46">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_5_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_level_vpac_out_5_7" offset="0x5BC" width="32" description="Status Register 47">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for level_vpac_out_5_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_0_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_0_0" offset="0x5C0" width="32" description="Status Register 48">
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_0_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_0_1" offset="0x5C4" width="32" description="Status Register 49">
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_0_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_0_2" offset="0x5C8" width="32" description="Status Register 50">
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_0_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_0_3" offset="0x5CC" width="32" description="Status Register 51">
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Status for pulse_vpac_out_0_en_spare_pend_1_level" range="19" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Status for pulse_vpac_out_0_en_spare_pend_1_pulse" range="18" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Status for pulse_vpac_out_0_en_spare_pend_0_level" range="17" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Status for pulse_vpac_out_0_en_spare_pend_0_pulse" range="16" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_0_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_0_4" offset="0x5D0" width="32" description="Status Register 52">
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_0_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_0_5" offset="0x5D4" width="32" description="Status Register 53">
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_0_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_0_6" offset="0x5D8" width="32" description="Status Register 54">
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_0_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_0_7" offset="0x5DC" width="32" description="Status Register 55">
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_0_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_1_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_1_0" offset="0x5E0" width="32" description="Status Register 56">
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_1_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_1_1" offset="0x5E4" width="32" description="Status Register 57">
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_1_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_1_2" offset="0x5E8" width="32" description="Status Register 58">
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_1_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_1_3" offset="0x5EC" width="32" description="Status Register 59">
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Status for pulse_vpac_out_1_en_spare_pend_1_level" range="19" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Status for pulse_vpac_out_1_en_spare_pend_1_pulse" range="18" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Status for pulse_vpac_out_1_en_spare_pend_0_level" range="17" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Status for pulse_vpac_out_1_en_spare_pend_0_pulse" range="16" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_1_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_1_4" offset="0x5F0" width="32" description="Status Register 60">
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_1_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_1_5" offset="0x5F4" width="32" description="Status Register 61">
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_1_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_1_6" offset="0x5F8" width="32" description="Status Register 62">
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_1_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_1_7" offset="0x5FC" width="32" description="Status Register 63">
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_1_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_2_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_2_0" offset="0x600" width="32" description="Status Register 64">
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_2_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_2_1" offset="0x604" width="32" description="Status Register 65">
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_2_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_2_2" offset="0x608" width="32" description="Status Register 66">
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_2_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_2_3" offset="0x60C" width="32" description="Status Register 67">
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Status for pulse_vpac_out_2_en_spare_pend_1_level" range="19" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Status for pulse_vpac_out_2_en_spare_pend_1_pulse" range="18" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Status for pulse_vpac_out_2_en_spare_pend_0_level" range="17" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Status for pulse_vpac_out_2_en_spare_pend_0_pulse" range="16" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_2_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_2_4" offset="0x610" width="32" description="Status Register 68">
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_2_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_2_5" offset="0x614" width="32" description="Status Register 69">
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_2_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_2_6" offset="0x618" width="32" description="Status Register 70">
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_2_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_2_7" offset="0x61C" width="32" description="Status Register 71">
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_2_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_3_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_3_0" offset="0x620" width="32" description="Status Register 72">
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_3_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_3_1" offset="0x624" width="32" description="Status Register 73">
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_3_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_3_2" offset="0x628" width="32" description="Status Register 74">
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_3_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_3_3" offset="0x62C" width="32" description="Status Register 75">
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Status for pulse_vpac_out_3_en_spare_pend_1_level" range="19" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Status for pulse_vpac_out_3_en_spare_pend_1_pulse" range="18" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Status for pulse_vpac_out_3_en_spare_pend_0_level" range="17" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Status for pulse_vpac_out_3_en_spare_pend_0_pulse" range="16" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_3_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_3_4" offset="0x630" width="32" description="Status Register 76">
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_3_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_3_5" offset="0x634" width="32" description="Status Register 77">
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_3_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_3_6" offset="0x638" width="32" description="Status Register 78">
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_3_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_3_7" offset="0x63C" width="32" description="Status Register 79">
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_3_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_4_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_4_0" offset="0x640" width="32" description="Status Register 80">
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_4_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_4_1" offset="0x644" width="32" description="Status Register 81">
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_4_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_4_2" offset="0x648" width="32" description="Status Register 82">
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_4_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_4_3" offset="0x64C" width="32" description="Status Register 83">
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Status for pulse_vpac_out_4_en_spare_pend_1_level" range="19" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Status for pulse_vpac_out_4_en_spare_pend_1_pulse" range="18" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Status for pulse_vpac_out_4_en_spare_pend_0_level" range="17" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Status for pulse_vpac_out_4_en_spare_pend_0_pulse" range="16" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_4_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_4_4" offset="0x650" width="32" description="Status Register 84">
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_4_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_4_5" offset="0x654" width="32" description="Status Register 85">
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_4_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_4_6" offset="0x658" width="32" description="Status Register 86">
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_4_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_4_7" offset="0x65C" width="32" description="Status Register 87">
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_4_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_5_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_5_0" offset="0x660" width="32" description="Status Register 88">
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_DPC_STATS_READ_ERR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_CR_CFG_ERR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_X_Y_POINTER" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_OUT_FR_START_EVT" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_CAL_VP_ERR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_SL2_WR_ERR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_SL2_RD_ERR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_FR_DONE_EVT" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_EE_SYNCOVF_ERR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_EE_CFG_ERR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_HIST_READ_ERR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_OUTIF_OVF_ERR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_CFG_ERR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_FCFA_CFG_ERR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_VP_ERR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_VSYNC_ERR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_HSYNC_ERR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_FILT_DONE" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_FILT_START" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_CFG_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_VBLANK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_HBLANK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_LINEMEM_CFG_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_H3A_PULSE" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_AF_PULSE" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_AEW_PULSE" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_5_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_5_1" offset="0x664" width="32" description="Status Register 89">
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_LDC0_VBUSM_RD_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_LDC0_SL2_WR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_LDC0_FR_DONE_EVT" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_LDC0_INT_SZOVF" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_ldc0_int_szovf" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_LDC0_IFR_OUTOFBOUND" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_LDC0_MESH_IBLK_MEMOVF" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_LDC0_PIX_IBLK_MEMOVF" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_LDC0_MESH_IBLK_OUTOFBOUND" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_LDC0_PIX_IBLK_OUTOFBOUND" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_5_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_5_2" offset="0x668" width="32" description="Status Register 90">
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_MSC_LSE_SL2_WR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_MSC_LSE_SL2_RD_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_5_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_5_3" offset="0x66C" width="32" description="Status Register 91">
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_6" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_5" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_4" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_2" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_0" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_SPARE_PEND_1_LEVEL" width="1" begin="19" end="19" resetval="0x0" description="Status for pulse_vpac_out_5_en_spare_pend_1_level" range="19" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_SPARE_PEND_1_PULSE" width="1" begin="18" end="18" resetval="0x0" description="Status for pulse_vpac_out_5_en_spare_pend_1_pulse" range="18" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_SPARE_PEND_0_LEVEL" width="1" begin="17" end="17" resetval="0x0" description="Status for pulse_vpac_out_5_en_spare_pend_0_level" range="17" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_SPARE_PEND_0_PULSE" width="1" begin="16" end="16" resetval="0x0" description="Status for pulse_vpac_out_5_en_spare_pend_0_pulse" range="16" rwaccess="R"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_SPARE_DEC_1" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_spare_dec_1" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_SPARE_DEC_0" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_spare_dec_0" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_TDONE_6" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_tdone_6" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_TDONE_5" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_tdone_5" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_TDONE_4" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_tdone_4" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_TDONE_2" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_tdone_2" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_TDONE_0" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_tdone_0" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_pipe_done_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_pipe_done_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_pipe_done_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_pipe_done_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_pipe_done_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_pipe_done_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_pipe_done_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_5_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_5_4" offset="0x670" width="32" description="Status Register 92">
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_31" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_31" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_30" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_30" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_29" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_29" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_28" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_28" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_27" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_27" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_26" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_26" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_25" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_25" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_24" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_24" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_23" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_23" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_22" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_22" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_21" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_21" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_20" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_20" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_19" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_19" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_18" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_18" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_17" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_17" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_16" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_16" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_15" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_15" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_14" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_14" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_13" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_13" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_12" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_12" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_11" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_11" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_10" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_10" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_9" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_9" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_8" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_7" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_6" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_5" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_4" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_3" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_2" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_1" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_0" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_5_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_5_5" offset="0x674" width="32" description="Status Register 93">
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_63" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_63" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_62" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_62" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_61" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_61" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_60" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_60" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_59" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_59" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_58" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_58" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_57" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_57" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_56" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_56" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_55" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_55" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_54" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_54" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_53" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_53" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_52" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_52" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_51" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_51" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_50" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_50" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_49" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_49" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_48" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_48" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_47" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_47" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_46" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_46" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_45" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_45" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_44" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_44" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_43" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_43" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_42" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_42" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_41" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_41" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_40" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_40" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_39" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_39" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_38" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_38" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_37" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_37" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_36" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_36" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_35" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_35" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_34" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_34" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_33" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_33" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_32" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_complete_32" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_5_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_5_6" offset="0x678" width="32" description="Status Register 94">
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC1_RSVD_UNUSED" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_5_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_reg_pulse_vpac_out_5_7" offset="0x67C" width="32" description="Status Register 95">
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_CTM_PULSE" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_ctm_pulse" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_prot_err" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to set, for pulse_vpac_out_5_en_utc0_error" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_0_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_0_0" offset="0x700" width="32" description="Status Clear Register 0">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_0_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_0_1" offset="0x704" width="32" description="Status Clear Register 1">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_0_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_0_2" offset="0x708" width="32" description="Status Clear Register 2">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_0_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_0_3" offset="0x70C" width="32" description="Status Clear Register 3">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_0_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_0_4" offset="0x710" width="32" description="Status Clear Register 4">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_0_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_0_5" offset="0x714" width="32" description="Status Clear Register 5">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_0_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_0_6" offset="0x718" width="32" description="Status Clear Register 6">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_0_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_0_7" offset="0x71C" width="32" description="Status Clear Register 7">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_0_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_0_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_1_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_1_0" offset="0x720" width="32" description="Status Clear Register 8">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_1_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_1_1" offset="0x724" width="32" description="Status Clear Register 9">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_1_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_1_2" offset="0x728" width="32" description="Status Clear Register 10">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_1_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_1_3" offset="0x72C" width="32" description="Status Clear Register 11">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_1_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_1_4" offset="0x730" width="32" description="Status Clear Register 12">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_1_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_1_5" offset="0x734" width="32" description="Status Clear Register 13">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_1_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_1_6" offset="0x738" width="32" description="Status Clear Register 14">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_1_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_1_7" offset="0x73C" width="32" description="Status Clear Register 15">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_1_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_1_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_2_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_2_0" offset="0x740" width="32" description="Status Clear Register 16">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_2_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_2_1" offset="0x744" width="32" description="Status Clear Register 17">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_2_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_2_2" offset="0x748" width="32" description="Status Clear Register 18">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_2_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_2_3" offset="0x74C" width="32" description="Status Clear Register 19">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_2_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_2_4" offset="0x750" width="32" description="Status Clear Register 20">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_2_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_2_5" offset="0x754" width="32" description="Status Clear Register 21">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_2_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_2_6" offset="0x758" width="32" description="Status Clear Register 22">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_2_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_2_7" offset="0x75C" width="32" description="Status Clear Register 23">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_2_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_2_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_3_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_3_0" offset="0x760" width="32" description="Status Clear Register 24">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_3_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_3_1" offset="0x764" width="32" description="Status Clear Register 25">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_3_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_3_2" offset="0x768" width="32" description="Status Clear Register 26">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_3_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_3_3" offset="0x76C" width="32" description="Status Clear Register 27">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_3_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_3_4" offset="0x770" width="32" description="Status Clear Register 28">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_3_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_3_5" offset="0x774" width="32" description="Status Clear Register 29">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_3_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_3_6" offset="0x778" width="32" description="Status Clear Register 30">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_3_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_3_7" offset="0x77C" width="32" description="Status Clear Register 31">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_3_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_3_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_4_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_4_0" offset="0x780" width="32" description="Status Clear Register 32">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_4_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_4_1" offset="0x784" width="32" description="Status Clear Register 33">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_4_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_4_2" offset="0x788" width="32" description="Status Clear Register 34">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_4_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_4_3" offset="0x78C" width="32" description="Status Clear Register 35">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_4_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_4_4" offset="0x790" width="32" description="Status Clear Register 36">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_4_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_4_5" offset="0x794" width="32" description="Status Clear Register 37">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_4_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_4_6" offset="0x798" width="32" description="Status Clear Register 38">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_4_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_4_7" offset="0x79C" width="32" description="Status Clear Register 39">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_4_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_4_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_5_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_5_0" offset="0x7A0" width="32" description="Status Clear Register 40">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_5_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_5_1" offset="0x7A4" width="32" description="Status Clear Register 41">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_5_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_5_2" offset="0x7A8" width="32" description="Status Clear Register 42">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_5_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_5_3" offset="0x7AC" width="32" description="Status Clear Register 43">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_5_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_5_4" offset="0x7B0" width="32" description="Status Clear Register 44">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_5_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_5_5" offset="0x7B4" width="32" description="Status Clear Register 45">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_5_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_5_6" offset="0x7B8" width="32" description="Status Clear Register 46">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_5_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_level_vpac_out_5_7" offset="0x7BC" width="32" description="Status Clear Register 47">
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_LEVEL_VPAC_OUT_5_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for level_vpac_out_5_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_0_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_0_0" offset="0x7C0" width="32" description="Status Clear Register 48">
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_0_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_0_1" offset="0x7C4" width="32" description="Status Clear Register 49">
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_0_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_0_2" offset="0x7C8" width="32" description="Status Clear Register 50">
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_0_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_0_3" offset="0x7CC" width="32" description="Status Clear Register 51">
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_0_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_0_4" offset="0x7D0" width="32" description="Status Clear Register 52">
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_0_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_0_5" offset="0x7D4" width="32" description="Status Clear Register 53">
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_0_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_0_6" offset="0x7D8" width="32" description="Status Clear Register 54">
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_0_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_0_7" offset="0x7DC" width="32" description="Status Clear Register 55">
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_0_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_0_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_1_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_1_0" offset="0x7E0" width="32" description="Status Clear Register 56">
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_1_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_1_1" offset="0x7E4" width="32" description="Status Clear Register 57">
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_1_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_1_2" offset="0x7E8" width="32" description="Status Clear Register 58">
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_1_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_1_3" offset="0x7EC" width="32" description="Status Clear Register 59">
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_1_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_1_4" offset="0x7F0" width="32" description="Status Clear Register 60">
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_1_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_1_5" offset="0x7F4" width="32" description="Status Clear Register 61">
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_1_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_1_6" offset="0x7F8" width="32" description="Status Clear Register 62">
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_1_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_1_7" offset="0x7FC" width="32" description="Status Clear Register 63">
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_1_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_1_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_2_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_2_0" offset="0x800" width="32" description="Status Clear Register 64">
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_2_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_2_1" offset="0x804" width="32" description="Status Clear Register 65">
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_2_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_2_2" offset="0x808" width="32" description="Status Clear Register 66">
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_2_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_2_3" offset="0x80C" width="32" description="Status Clear Register 67">
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_2_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_2_4" offset="0x810" width="32" description="Status Clear Register 68">
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_2_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_2_5" offset="0x814" width="32" description="Status Clear Register 69">
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_2_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_2_6" offset="0x818" width="32" description="Status Clear Register 70">
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_2_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_2_7" offset="0x81C" width="32" description="Status Clear Register 71">
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_2_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_2_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_3_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_3_0" offset="0x820" width="32" description="Status Clear Register 72">
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_3_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_3_1" offset="0x824" width="32" description="Status Clear Register 73">
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_3_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_3_2" offset="0x828" width="32" description="Status Clear Register 74">
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_3_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_3_3" offset="0x82C" width="32" description="Status Clear Register 75">
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_3_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_3_4" offset="0x830" width="32" description="Status Clear Register 76">
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_3_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_3_5" offset="0x834" width="32" description="Status Clear Register 77">
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_3_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_3_6" offset="0x838" width="32" description="Status Clear Register 78">
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_3_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_3_7" offset="0x83C" width="32" description="Status Clear Register 79">
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_3_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_3_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_4_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_4_0" offset="0x840" width="32" description="Status Clear Register 80">
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_4_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_4_1" offset="0x844" width="32" description="Status Clear Register 81">
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_4_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_4_2" offset="0x848" width="32" description="Status Clear Register 82">
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_4_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_4_3" offset="0x84C" width="32" description="Status Clear Register 83">
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_4_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_4_4" offset="0x850" width="32" description="Status Clear Register 84">
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_4_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_4_5" offset="0x854" width="32" description="Status Clear Register 85">
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_4_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_4_6" offset="0x858" width="32" description="Status Clear Register 86">
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_4_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_4_7" offset="0x85C" width="32" description="Status Clear Register 87">
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_4_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_4_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_5_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_5_0" offset="0x860" width="32" description="Status Clear Register 88">
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_rawfe_dpc_stats_read_err" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_CR_CFG_ERR_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_cr_cfg_err" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_X_Y_POINTER_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_rawfe_x_y_pointer" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_OUT_FR_START_EVT_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_lse_out_fr_start_evt" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_CAL_VP_ERR_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_lse_cal_vp_err" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_SL2_WR_ERR_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_lse_sl2_wr_err" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_SL2_RD_ERR_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_lse_sl2_rd_err" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_FR_DONE_EVT_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_lse_fr_done_evt" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_EE_SYNCOVF_ERR_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_ee_syncovf_err" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_EE_CFG_ERR_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_ee_cfg_err" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_HIST_READ_ERR_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_fcc_hist_read_err" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_OUTIF_OVF_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_fcc_outif_ovf_err" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_CFG_ERR_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_fcc_cfg_err" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_FCFA_CFG_ERR_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_fcfa_cfg_err" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_VP_ERR_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_glbce_vp_err" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_VSYNC_ERR_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_glbce_vsync_err" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_HSYNC_ERR_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_glbce_hsync_err" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_FILT_DONE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_glbce_filt_done" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_FILT_START_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_glbce_filt_start" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_CFG_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_glbce_cfg_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_VBLANK_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_nsf4v_vblank_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_HBLANK_ERR_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_nsf4v_hblank_err" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_nsf4v_linemem_cfg_err" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_rawfe_h3a_buf_ovrflow_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_H3A_PULSE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_rawfe_h3a_pulse" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_AF_PULSE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_rawfe_af_pulse" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_AEW_PULSE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_rawfe_aew_pulse" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_CFG_ERR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_viss0_rawfe_cfg_err" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_5_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_5_1" offset="0x864" width="32" description="Status Clear Register 89">
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_LDC0_VBUSM_RD_ERR_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_ldc0_vbusm_rd_err" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_LDC0_SL2_WR_ERR_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_ldc0_sl2_wr_err" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_LDC0_FR_DONE_EVT_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_ldc0_fr_done_evt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_LDC0_INT_SZOVF_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_ldc0_int_szovf" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_LDC0_IFR_OUTOFBOUND_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_ldc0_ifr_outofbound" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_LDC0_MESH_IBLK_MEMOVF_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_ldc0_mesh_iblk_memovf" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_LDC0_PIX_IBLK_MEMOVF_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_ldc0_pix_iblk_memovf" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_LDC0_MESH_IBLK_OUTOFBOUND_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_ldc0_mesh_iblk_outofbound" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_LDC0_PIX_IBLK_OUTOFBOUND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_ldc0_pix_iblk_outofbound" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_5_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_5_2" offset="0x868" width="32" description="Status Clear Register 90">
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_MSC_LSE_SL2_WR_ERR_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_msc_lse_sl2_wr_err" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_MSC_LSE_SL2_RD_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_msc_lse_sl2_rd_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_msc_lse_fr_done_evt_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_msc_lse_fr_done_evt_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_5_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_5_3" offset="0x86C" width="32" description="Status Clear Register 91">
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_6_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_watchdogtimer_err_6" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_5_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_watchdogtimer_err_5" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_4_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_watchdogtimer_err_4" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_2_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_watchdogtimer_err_2" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_0_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_watchdogtimer_err_0" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_SPARE_DEC_1_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_spare_dec_1" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_SPARE_DEC_0_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_spare_dec_0" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_TDONE_6_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_tdone_6" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_TDONE_5_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_tdone_5" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_TDONE_4_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_tdone_4" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_TDONE_2_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_tdone_2" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_TDONE_0_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_tdone_0" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_pipe_done_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_pipe_done_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_pipe_done_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_pipe_done_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_pipe_done_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_pipe_done_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_pipe_done_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_5_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_5_4" offset="0x870" width="32" description="Status Clear Register 92">
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_31" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_30" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_29" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_28" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_27" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_26" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_25" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_24" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_23" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_22" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_21" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_20" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_19" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_18" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_17" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_16" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_15" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_14" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_13" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_12" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_11" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_10" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_9" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_5_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_5_5" offset="0x874" width="32" description="Status Clear Register 93">
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_63" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_62" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_61" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_60" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_59" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_58" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_57" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_56" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_55" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_54" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_53" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_52" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_51" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_50" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_49" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_48" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_47" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_46" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_45" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_44" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_43" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_42" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_41" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_40" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_39" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_38" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_37" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_36" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_35" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_34" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_33" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_complete_32" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_5_6" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_5_6" offset="0x878" width="32" description="Status Clear Register 94">
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC1_RSVD_UNUSED_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc1_rsvd_unused" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_5_7" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_status_clr_reg_pulse_vpac_out_5_7" offset="0x87C" width="32" description="Status Clear Register 95">
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_CTM_PULSE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_ctm_pulse" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_PROT_ERR_CLR" width="1" begin="2" end="2" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_prot_err" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATUS_PULSE_VPAC_OUT_5_UTC0_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Status ,write 1 to clear, for pulse_vpac_out_5_en_utc0_error" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_level_vpac_out_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_level_vpac_out_0" offset="0xA80" width="32" description="Interrupt Vector for level_vpac_out_0">
		<bitfield id="INTR_VECTOR_LEVEL_VPAC_OUT_0" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_level_vpac_out_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_level_vpac_out_1" offset="0xA84" width="32" description="Interrupt Vector for level_vpac_out_1">
		<bitfield id="INTR_VECTOR_LEVEL_VPAC_OUT_1" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_level_vpac_out_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_level_vpac_out_2" offset="0xA88" width="32" description="Interrupt Vector for level_vpac_out_2">
		<bitfield id="INTR_VECTOR_LEVEL_VPAC_OUT_2" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_level_vpac_out_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_level_vpac_out_3" offset="0xA8C" width="32" description="Interrupt Vector for level_vpac_out_3">
		<bitfield id="INTR_VECTOR_LEVEL_VPAC_OUT_3" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_level_vpac_out_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_level_vpac_out_4" offset="0xA90" width="32" description="Interrupt Vector for level_vpac_out_4">
		<bitfield id="INTR_VECTOR_LEVEL_VPAC_OUT_4" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_level_vpac_out_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_level_vpac_out_5" offset="0xA94" width="32" description="Interrupt Vector for level_vpac_out_5">
		<bitfield id="INTR_VECTOR_LEVEL_VPAC_OUT_5" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_pulse_vpac_out_0" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_pulse_vpac_out_0" offset="0xA98" width="32" description="Interrupt Vector for pulse_vpac_out_0">
		<bitfield id="INTR_VECTOR_PULSE_VPAC_OUT_0" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_pulse_vpac_out_1" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_pulse_vpac_out_1" offset="0xA9C" width="32" description="Interrupt Vector for pulse_vpac_out_1">
		<bitfield id="INTR_VECTOR_PULSE_VPAC_OUT_1" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_pulse_vpac_out_2" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_pulse_vpac_out_2" offset="0xAA0" width="32" description="Interrupt Vector for pulse_vpac_out_2">
		<bitfield id="INTR_VECTOR_PULSE_VPAC_OUT_2" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_pulse_vpac_out_3" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_pulse_vpac_out_3" offset="0xAA4" width="32" description="Interrupt Vector for pulse_vpac_out_3">
		<bitfield id="INTR_VECTOR_PULSE_VPAC_OUT_3" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_pulse_vpac_out_4" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_pulse_vpac_out_4" offset="0xAA8" width="32" description="Interrupt Vector for pulse_vpac_out_4">
		<bitfield id="INTR_VECTOR_PULSE_VPAC_OUT_4" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_pulse_vpac_out_5" acronym="IVPAC_TOP_0__CFG_SLV__CP_INTD__INTD_CFG__INTD_CFG_intr_vector_reg_pulse_vpac_out_5" offset="0xAAC" width="32" description="Interrupt Vector for pulse_vpac_out_5">
		<bitfield id="INTR_VECTOR_PULSE_VPAC_OUT_5" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="31 - 0" rwaccess="R"/>
	</register>
</module>