[2025-09-16 23:50:02] START suite=qualcomm_srv trace=srv528_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv528_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3322925 heartbeat IPC: 3.009 cumulative IPC: 3.009 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 6123157 heartbeat IPC: 3.571 cumulative IPC: 3.266 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 6123157 cumulative IPC: 3.266 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 6123157 cumulative IPC: 3.266 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 11744499 heartbeat IPC: 1.779 cumulative IPC: 1.779 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 17673763 heartbeat IPC: 1.687 cumulative IPC: 1.732 (Simulation time: 00 hr 03 min 12 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 23341478 heartbeat IPC: 1.764 cumulative IPC: 1.742 (Simulation time: 00 hr 04 min 11 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 28909119 heartbeat IPC: 1.796 cumulative IPC: 1.755 (Simulation time: 00 hr 05 min 06 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 70000014 cycles: 34768451 heartbeat IPC: 1.707 cumulative IPC: 1.745 (Simulation time: 00 hr 06 min 07 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 40329152 heartbeat IPC: 1.798 cumulative IPC: 1.754 (Simulation time: 00 hr 07 min 03 sec)
Heartbeat CPU 0 instructions: 90000022 cycles: 45905696 heartbeat IPC: 1.793 cumulative IPC: 1.76 (Simulation time: 00 hr 08 min 01 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 51616164 heartbeat IPC: 1.751 cumulative IPC: 1.759 (Simulation time: 00 hr 08 min 53 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv528_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000024 cycles: 57142119 heartbeat IPC: 1.81 cumulative IPC: 1.764 (Simulation time: 00 hr 09 min 48 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 56311844 cumulative IPC: 1.776 (Simulation time: 00 hr 10 min 42 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 56311844 cumulative IPC: 1.776 (Simulation time: 00 hr 10 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv528_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.776 instructions: 100000004 cycles: 56311844
CPU 0 Branch Prediction Accuracy: 97.07% MPKI: 5.352 Average ROB Occupancy at Mispredict: 84.89
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00108
BRANCH_INDIRECT: 0.007
BRANCH_CONDITIONAL: 5.34
BRANCH_DIRECT_CALL: 0.00147
BRANCH_INDIRECT_CALL: 0.00185
BRANCH_RETURN: 0.00091


====Backend Stall Breakdown====
ROB_STALL: 742554
LQ_STALL: 20
SQ_STALL: 1347140


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 122.70513
REPLAY_LOAD: 95.447914
NON_REPLAY_LOAD: 14.393803

== Total ==
ADDR_TRANS: 133994
REPLAY_LOAD: 128282
NON_REPLAY_LOAD: 480278

== Counts ==
ADDR_TRANS: 1092
REPLAY_LOAD: 1344
NON_REPLAY_LOAD: 33367

cpu0->cpu0_STLB TOTAL        ACCESS:     930108 HIT:     887420 MISS:      42688 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     930108 HIT:     887420 MISS:      42688 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 182.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     711708 HIT:     393109 MISS:     318599 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     464927 HIT:     283265 MISS:     181662 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      63792 HIT:       6545 MISS:      57247 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      86741 HIT:      86085 MISS:        656 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      96248 HIT:      17214 MISS:      79034 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 93.27 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15012785 HIT:   14610694 MISS:     402091 MSHR_MERGE:     124061
cpu0->cpu0_L1I LOAD         ACCESS:   15012785 HIT:   14610694 MISS:     402091 MSHR_MERGE:     124061
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.99 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26995223 HIT:   26187339 MISS:     807884 MSHR_MERGE:     460944
cpu0->cpu0_L1D LOAD         ACCESS:   14875935 HIT:   14495115 MISS:     380820 MSHR_MERGE:     193921
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12016507 HIT:   11685974 MISS:     330533 MSHR_MERGE:     266740
cpu0->cpu0_L1D TRANSLATION  ACCESS:     102781 HIT:       6250 MISS:      96531 MSHR_MERGE:        283
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 91.2 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12815705 HIT:   12714277 MISS:     101428 MSHR_MERGE:      58242
cpu0->cpu0_ITLB LOAD         ACCESS:   12815705 HIT:   12714277 MISS:     101428 MSHR_MERGE:      58242
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.05 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24773053 HIT:   23491211 MISS:    1281842 MSHR_MERGE:     394920
cpu0->cpu0_DTLB LOAD         ACCESS:   24773053 HIT:   23491211 MISS:    1281842 MSHR_MERGE:     394920
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.31 cycles
cpu0->LLC TOTAL        ACCESS:     394514 HIT:     166962 MISS:     227552 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     181662 HIT:      48534 MISS:     133128 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      57247 HIT:      14083 MISS:      43164 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      76571 HIT:      76307 MISS:        264 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      79034 HIT:      28038 MISS:      50996 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6763
  ROW_BUFFER_MISS:     220472
  AVG DBUS CONGESTED CYCLE: 6.479
Channel 0 WQ ROW_BUFFER_HIT:      10813
  ROW_BUFFER_MISS:      45960
  FULL:          0
Channel 0 REFRESHES ISSUED:       4692

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1010168        10411         7668        25906
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          258          409         2887         7650
  STLB miss resolved @ L2C                0          550         2462         5435        22151
  STLB miss resolved @ LLC                0          809         4143         5279        24098
  STLB miss resolved @ MEM                0         1155         8035        16449        46849

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27601         2189        49640         2575         1244
---------------------------------------------------------------
  STLB miss resolved @ L1D               29            4           62          529          324
  STLB miss resolved @ L2C               16           44           41          175           69
  STLB miss resolved @ LLC               43           17          198         1553          462
  STLB miss resolved @ MEM               26            8           97          855          935
[2025-09-17 00:00:45] END   suite=qualcomm_srv trace=srv528_ap (rc=0)
