---
lang: en
nav_current: index
asset_path: ../assets
other_lang_href: ../jp/index.html
---
<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="description" content="Akira Jinguji's research profile covering EUV lithography simulation, reconfigurable computing, and machine learning accelerators at RIKEN.">
    <title>神宮司明良 (AKIRA JINGUJI)</title>
    <link rel="icon" href="../assets/logo.png">
    <link rel="stylesheet" href="../assets/css/css.css">
    <script src="../assets/js/js.js" defer></script>
  </head>
  <body>
    <a class="skip-link" href="#main">Skip to content</a>
    {% include header.html lang=page.lang nav_current=page.nav_current asset_path=page.asset_path other_lang_href=page.other_lang_href %}
    <main id="main">
      <section class="hero">
        <div>
          <h1>Akira Jinguji</h1>
          <p class="meta">
            <span>Research Scientist, RIKEN Center for Computational Science</span>
            <span>Reconfigurable computing and EUV lithography simulation</span>
          </p>
          <p>
            I explore hardware-aware acceleration for computation-intensive workloads, spanning EUV lithography modeling, FPGA-based machine learning, and sparse neural network architectures.
            My work focuses on co-designing algorithms and architectures that deliver both performance and efficiency.
          </p>
        </div>
        <img src="../assets/baikunoshashin.jpg" alt="Laboratory equipment used in Akira Jinguji's research">
      </section>

      <section class="section">
        <div class="highlight">
          <h2>Highlights</h2>
          <p>Leading the Sparsity-aware Coarse-grained Reconfigurable Accelerator project with support from the Google Silicon Research Grant (FY2024–2025).</p>
        </div>
      </section>

      <section class="section">
        <h2>Research Themes</h2>
        <div class="grid-cards">
          <article class="card">
            <h3>EUV Lithography Simulation</h3>
            <p>Developing weakly guiding approximations and CNN-based models to speed up extreme ultraviolet lithography workflows for advanced process nodes.</p>
          </article>
          <article class="card">
            <h3>Reconfigurable Computing</h3>
            <p>Designing FPGA-oriented architectures that balance agility and throughput for data-intensive applications.</p>
          </article>
          <article class="card">
            <h3>Machine Learning Accelerators</h3>
            <p>Building sparse neural network accelerators and near-memory computing fabrics for deep learning workloads.</p>
          </article>
        </div>
      </section>

      <section class="section">
        <h2>Recent Updates</h2>
        <ul class="pub-entries">
          <li>
            <strong>Journal Publication</strong>
            <span>Accepted work in Journal of Micro/Nanopatterning, Materials, and Metrology on fast EUV lithography simulation via weakly guiding approximations.</span>
          </li>
          <li>
            <strong>Conference</strong>
            <span>Presented a vision transformer accelerator for near-memory computation at ARC 2023.</span>
          </li>
          <li>
            <strong>Award</strong>
            <span>Recipient of the IEICE Reconfigurable Systems Technical Committee Young Researchers Award (January 2022).</span>
          </li>
        </ul>
      </section>

      <section class="section">
        <h2>Selected Contributions</h2>
        <div class="grid-cards">
          <article class="card">
            <h3>Peer-reviewed Journals</h3>
            <p>Publications spanning EUV lithography, FPGA training accelerators, and sparse CNN deployment.</p>
          </article>
          <article class="card">
            <h3>International Conferences</h3>
            <p>Regular contributions to FPT, FPGA, FCCM, and related venues on reconfigurable and AI accelerators.</p>
          </article>
          <article class="card">
            <h3>Funding</h3>
            <p>Active projects backed by Google, JSPS, and industrial partners on sparse computing architectures.</p>
          </article>
        </div>
      </section>

      <section class="section">
        <div class="highlight">
          <h2>Explore Publications</h2>
          <p>For complete publication, award, and grant records, please visit the <a href="publications.html">English publications</a> page.</p>
        </div>
      </section>
    </main>
    {% include footer.html lang=page.lang %}
  </body>
</html>
