# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FPGA_Prototyping_CH4.srcs/sources_1/new/heartbeat.v" \
"../../../../FPGA_Prototyping_CH4.srcs/sources_1/new/seven_seg_heartbeat_mux.v" \
"../../../../FPGA_Prototyping_CH4.srcs/sim_1/new/heartbeat_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
