0.6
2019.1
May 24 2019
15:06:07
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.sim/sim_2/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sim_2/new/tb_fact_top.v,1669884170,verilog,,,,tb_fact_top,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sim_2/new/tb_gpio_top.v,1669883317,verilog,,,,tb_gpio_top,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sim_2/new/tb_mips_pipelined_top.v,1669946938,verilog,,,,tb_mips_pipelined_top,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sim_2/new/tb_system.v,1670029325,verilog,,,,tb_system,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sim_2/new/tb_system_ad.v,1669885674,verilog,,,,tb_system_ad,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/CMP.v,1669878802,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/CNT.v,,CMP,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/CNT.v,1669878805,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/CU.v,,CNT,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/CU.v,1669878564,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/DP.v,,CU,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/DP.v,1669878859,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/D_Stage_Reg.v,,DP,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/D_Stage_Reg.v,1669877959,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/E_Stage_Reg.v,,D_Stage_Reg,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/E_Stage_Reg.v,1669877982,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/HiLo_reg.v,,E_Stage_Reg,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/FSMult.v,1669878860,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/HiLo_reg.v,,FSMmult,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/HiLo_reg.v,1669878129,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/M_Stage_Reg.v,,HiLo_reg,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/M_Stage_Reg.v,1669878008,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/W_Stage_Reg.v,,M_Stage_Reg,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/Multiplexer.v,1669878840,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/Multiplier.v,,Multiplexer,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/Multiplier.v,1669878815,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/Register.v,,Multiplier,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/Register.v,1669878830,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/W_Stage_Reg.v,,Register,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/W_Stage_Reg.v,1669878022,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/adder.v,,W_Stage_Reg,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/adder.v,1669877200,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/alu.v,,adder,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/alu.v,1669877165,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/auxdec.v,,alu,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/and_fact.v,1669877257,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/auxdec.v,,and_fact,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/auxdec.v,1669944300,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/controlunit.v,,auxdec,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/controlunit.v,1669877275,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/dmem.v,,controlunit,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/dmem.v,1669877837,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/dreg.v,,dmem,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/dreg.v,1669877296,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/imem.v,,dreg,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/fact_ad.v,1669877353,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/fact_reg.v,,fact_ad,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/fact_reg.v,1669877377,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/fact_res_done_reg.v,,fact_reg,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/fact_res_done_reg.v,1669877402,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/fact_res_err_reg.v,,fact_res_done_reg,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/fact_res_err_reg.v,1669877430,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/fact_top.v,,fact_res_err_reg,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/fact_top.v,1669877478,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/gpio_ad.v,,fact_top,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/gpio_ad.v,1669877489,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/gpio_top.v,,gpio_ad,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/gpio_top.v,1669878913,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/imem.v,,gpio_top,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/imem.v,1670032018,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/maindec.v,,imem,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/maindec.v,1669877525,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/mips_pipelined.v,,maindec,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/mips_pipelined.v,1669946935,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/mips_pipelined_top.v,,mips_pipelined,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/mips_pipelined_top.v,1669946941,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/mult_inf.v,,mips_pipelined_top,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/mult_inf.v,1669878103,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/mux2.v,,mult_inf,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/mux2.v,1669877557,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/mux4.v,,mux2,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/mux4.v,1669877645,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/regfile.v,,mux4,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/regfile.v,1669947639,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/signext.v,,regfile,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/signext.v,1669877706,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sim_2/new/tb_mips_pipelined_top.v,,signext,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/system.v,1669961875,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/system_AD.v,,system,,,,,,,,
H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/system_AD.v,1669879236,verilog,,H:/Masters/Semester1/CMPE200/Assignment7/CMPE200_Assignment7_PipelinedMIPS_SOCDesign/CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sim_2/new/tb_system.v,,system_AD,,,,,,,,
