id,customer,project_nr,project_lead,name,delivery_date,datasheet,foundry,node,technology,flavour,domain,tag,metric,delivery_contact,product,gds_name,drm_name,drm_version,drc_name,drc_version,lvs_name,lvs_version,spice_name,spice_version
1,ADI,CPA63,KD,Sofics_IndCAN_v3_withports,,,TSMC,180nm,BCD,GEN I,,v3,,,SOFICS_TSMC_180nm_ESD_60V,Sofics_IndCAN_v3_withports.gds,,,,,,,,
2,ADI,CPA63,KD,Sofics_Liion_ref_v3_withports,,,TSMC,180nm,BCD,GEN I,,v2,,,SOFICS_TSMC_180nm_ESD_60V,Sofics_Liion_ref_v3_withports.gds,,,,,,,,
3,ADI,CPA63,KD,Sfx_AD74410_sol4_RCS6Rwellshpnp_M5P_SCRPNP,,,TSMC,180nm,BCD,GEN I,,v1,,,SOFICS_TSMC_180nm_ESD_60V,Sofics_AD74410_teststructures.gds,,,,,,,,
4,ADI,CPA63,KD,Sfx_AD74410_sol3_4xRCS1,,,TSMC,180nm,BCD,GEN I,,v1,,,SOFICS_TSMC_180nm_ESD_60V,Sofics_AD74410_teststructures.gds,,,,,,,,
5,ADI,CPA63,KD,Sfx_AD74410_sol2_EHCPNPZD_RCS1,,,TSMC,180nm,BCD,GEN I,,v1,,,SOFICS_TSMC_180nm_ESD_60V,Sofics_AD74410_teststructures.gds,,,,,,,,
6,ADI,CPA63,KD,Sfx_AD74410_sol1_RCS6_RCS1_SCRPNP_alternat_revclamp,,,TSMC,180nm,BCD,GEN I,,v1,,,SOFICS_TSMC_180nm_ESD_60V,Sofics_AD74410_teststructures.gds,,,,,,,,
7,ADI,CPA63,KD,Sfx_AD74410_sol1_RCS6_RCS1_SCRPNP,,,TSMC,180nm,BCD,GEN I,,v1,,,SOFICS_TSMC_180nm_ESD_60V,Sofics_AD74410_teststructures.gds,,,,,,,,
8,ADI,CPA63,KD,Sfx_AD74410_sol1_RCS6_RCS1_SCRPNP,,,TSMC,180nm,BCD,GEN I,,v3,,,SOFICS_TSMC_180nm_ESD_60V,Sfx_AD74410_sol1_RCS6_RCS1_SCRPNP.gds,,,,,,,,
9,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP1,,,TSMC,180nm,LDMOS,,18V,v2.1,,,SOFICS_TSMC_CV018LP_ESD_18V,SF_to_AB_2013_11_28.gds,,,,,,,,
10,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP2,,,TSMC,180nm,LDMOS,,18V,v2.1,,,SOFICS_TSMC_CV018LP_ESD_18V,SF_to_AB_2013_11_28.gds,,,,,,,,
11,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP3_PC,,,TSMC,180nm,LDMOS,,18V,v2.1,,,SOFICS_TSMC_CV018LP_ESD_18V,SF_to_AB_2013_11_28.gds,,,,,,,,
12,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP3_LC,,,TSMC,180nm,LDMOS,,18V,v2.1,,,SOFICS_TSMC_CV018LP_ESD_18V,SF_to_AB_2013_11_28.gds,,,,,,,,
13,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP1,,,TSMC,180nm,LDMOS,,18V,v2.0,,,SOFICS_TSMC_CV018LP_ESD_18V,SF_cells_2013_11_18.gds,,,,,,,,
14,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP3_PC,,,TSMC,180nm,LDMOS,,18V,v2.0,,,SOFICS_TSMC_CV018LP_ESD_18V,SF_cells_2013_11_18.gds,,,,,,,,
15,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP2,,,TSMC,180nm,LDMOS,,18V,v2.0,,,SOFICS_TSMC_CV018LP_ESD_18V,SF_cells_2013_11_18.gds,,,,,,,,
16,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP3_LC,,,TSMC,180nm,LDMOS,,18V,v2.0,,,SOFICS_TSMC_CV018LP_ESD_18V,SF_cells_2013_11_18.gds,,,,,,,,
17,Advanced Bionics,CPA79,WV,SF_18V_SMOS,,,TSMC,180nm,LDMOS,,18V,v1.3,,,SOFICS_TSMC_CV018LP_ESD_18V,SF_cells_2013_04_23.gds,,,,,,,,
18,Advanced Bionics,CPA79,WV,SF_1V8_PC_DTSCR_13,,,TSMC,180nm,LDMOS,,1.8V,v1.3,,,SOFICS_TSMC_CV018LP_ESD_1V8,SF_cells_2013_04_23.gds,,,,,,,,
19,Advanced Bionics,CPA79,WV,SF_4V_SMOS,,,TSMC,180nm,LDMOS,,4V,v1.0,,,SOFICS_TSMC_CV018LP_ESD_4V,SF_to_AB_2014_12_09.gds,,,,,,,,
20,Advanced Bionics,CPA79,WV,SF_5V_SGSCR,,,TSMC,180nm,LDMOS,,5V,v1.1,,,SOFICS_TSMC_CV018LP_ESD_5V,SF_to_AB_2014_12_09.gds,,,,,,,,
21,Advanced Bionics,CPA79,WV,SF_1V8_PC_DTSCR_13,,,TSMC,180nm,LDMOS,,1.8V,v1.3,,,SOFICS_TSMC_CV018LP_ESD_1V8,SF_to_AB_2013_04_27.gds,,,,,,,,
22,Advanced Bionics,CPA79,WV,SF_18V_SMOS,,,TSMC,180nm,LDMOS,,18V,v1.3,,,SOFICS_TSMC_CV018LP_ESD_18V,SF_to_AB_2013_04_27.gds,,,,,,,,
23,Asicom,CPA83,SVW,SOFICS_TSMC_N250BCD_ESD_12V,,,TSMC,250nm,BCD,GEN I,12V,v1.0,,,SOFICS_TSMC_N250BCD_ESD_12V,ASICOM_SOFICS_SLUA_12V_20141028.gds,,,,,,,,
24,Creative Chips,CPA125,HM,SFX_RCS_45V_8x132,,,TSMC,180nm,BCD,GENII,45V,v0.1,,,SOFICS_TSMC_N180BCD2_ESD_45V,SFX_prelim_45VPC.gds,,,,,,,,
25,Creative Chips,CPA125,HM,SFX_RCS_45V_parExt_8x132,,,TSMC,180nm,BCD,GENII,45V,v0.1,,,SOFICS_TSMC_N180BCD2_ESD_45V,SFX_prelim_45VPC.gds,,,,,,,,
26,GeoSemi,CPA66,JVDB,12_PC_DTSCR_3M2X,,,TSMC,40nm,CMOS,LP,1.2V,v1.1,,,SOFICS_TSMC_N40LP_ESD_1V2,SOFICS_ESD_AREA_RX_opt2v5.gds,,,,,,,,
27,GeoSemi,CPA66,JVDB,12_LC_DTSCR_3M2X,,,TSMC,40nm,CMOS,LP,1.2V,v1.1,,,SOFICS_TSMC_N40LP_ESD_1V2,SOFICS_ESD_AREA_RX_opt2v5.gds,,,,,,,,
28,GeoSemi,CPA66,JVDB,12_PC_DTSCR_3M2X,,,TSMC,40nm,CMOS,LP,1.2V,v1.0,,,SOFICS_TSMC_N40LP_ESD_1V2,SOFICS_CELLS.gds,,,,,,,,
29,GeoSemi,CPA66,JVDB,12_PC_DTSCR_4M3X,,,TSMC,40nm,CMOS,LP,1.2V,v1.0,,,SOFICS_TSMC_N40LP_ESD_1V2,SOFICS_CELLS.gds,,,,,,,,
30,GeoSemi,CPA66,JVDB,12_LC_DTSCR_4M3X,,,TSMC,40nm,CMOS,LP,1.2V,v1.0,,,SOFICS_TSMC_N40LP_ESD_1V2,SOFICS_CELLS.gds,,,,,,,,
31,GUC,CPA115,JVDB,10_LC_ESDONSCR_ISO_1kV_HVT_Shared_SUB,,,TSMC,28nm,CMOS,HPM,1V,v1.115,,,SOFICS_TSMC_CLN28HPM_ESD_1V0,GUC28_cells.gds,,,,,,,,
32,GUC,CPA115,JVDB,10_PC_BDSCR_RC_Shared_SUB,,,TSMC,28nm,CMOS,HPM,1V,v1.115,,,SOFICS_TSMC_CLN28HPM_ESD_1V0,GUC28_cells.gds,,,,,,,,
33,GUC,CPA115,JVDB,18_LC_Dual_diode_1kV_100,,,TSMC,28nm,CMOS,HPM,1.8V,v1.115,,,SOFICS_TSMC_CLN28HPM_ESD_1V8,GUC28_cells.gds,,,,,,,,
34,Inphi,CPA78,KD,Sofics_12_PC_DTSCR_200um,,,TSMC,40nm,CMOS,G,1.2V,v0.5,,,SOFICS_TSMC_N40G_ESD_1V2,SoficstoInphi_v0.5.gds,,,,,,,,
35,Inphi,CPA78,KD,Sofics_12_PC_DTSCR,,,TSMC,40nm,CMOS,G,1.2V,v0.5,,,SOFICS_TSMC_N40G_ESD_1V2,SoficstoInphi_v0.5.gds,,,,,,,,
36,Inphi,CPA78,KD,Sofics_2V5_PC_DTS4T2H_M7,,,TSMC,40nm,CMOS,G,2.5V,v0.5,,,SOFICS_TSMC_N40G_ESD_1V2,SoficstoInphi_v0.5.gds,,,,,,,,
37,Inphi,CPA78,KD,Sofics_MV_secondaryProtection_OVT,,,TSMC,40nm,CMOS,G,,v0.5,,,SOFICS_TSMC_N40G_ESD_1V2,SoficstoInphi_v0.5.gds,,,,,,,,
38,Inphi,CPA78,KD,Sofics_MV_secondaryProtection_OVT,,,TSMC,40nm,CMOS,G,,v0.4,,,SOFICS_TSMC_N40G_ESD_1V2,SoficstoInphi_v0.4.gds,,,,,,,,
39,Inphi,CPA78,KD,Sofics_2V5_PC_DTS4T2H_M7,,,TSMC,40nm,CMOS,G,2.5V,v0.4,,,SOFICS_TSMC_N40G_ESD_1V2,SoficstoInphi_v0.4.gds,,,,,,,,
40,Inphi,CPA78,KD,Sofics_12_PC_DTSCR,,,TSMC,40nm,CMOS,G,1.2V,v0.4,,,SOFICS_TSMC_N40G_ESD_1V2,SoficstoInphi_v0.4.gds,,,,,,,,
41,InsideSecure,CPA88,BS,SFX_3V3_dual_diode,,,TSMC,90nm,CMOS,S,3.3V,v0.5,,,SOFICS_TSMC_CFN90S_ESD_3V3,Sofics_ESD_Inside_Secure_TSMC90_v1.0.gds,,,,,,,,
42,InsideSecure,CPA88,BS,SFX_1V2_local_clamp,,,TSMC,90nm,CMOS,S,1.2V,v0.5,,,SOFICS_TSMC_CFN90S_ESD_3V3,Sofics_ESD_Inside_Secure_TSMC90_v1.0.gds,,,,,,,,
43,InsideSecure,CPA88,BS,SFX_3V3_power_clamp,,,TSMC,90nm,CMOS,S,3.3V,v0.5,,,SOFICS_TSMC_CFN90S_ESD_3V3,Sofics_ESD_Inside_Secure_TSMC90_v1.0.gds,,,,,,,,
44,InsideSecure,CPA88,BS,SFX_USB_8kV_IEC,,,TSMC,90nm,CMOS,S,,v0.5,,,SOFICS_TSMC_CFN90S_ESD_3V3,Sofics_ESD_Inside_Secure_TSMC90_v1.0.gds,,,,,,,,
45,InsideSecure,CPA88,BS,SFX_USB_8kV_IEC,,,TSMC,90nm,CMOS,S,,v0.5,,,SOFICS_TSMC_CFN90S_ESD_3V3,Sofics_ESD_Inside_Secure_TSMC90_v1.1.gds,,,,,,,,
46,InsideSecure,CPA88,BS,SFX_5V_power_clamp,,,TSMC,90nm,CMOS,S,5V,v0.5,,,SOFICS_TSMC_CFN90S_ESD_5V0,Sofics_ESD_Inside_Secure_TSMC90_v1.1.gds,,,,,,,,
47,InsideSecure,CPA88,BS,SFX_1V2_local_clamp,,,TSMC,90nm,CMOS,S,1.2V,v0.5,,,SOFICS_TSMC_CFN90S_ESD_1V2,Sofics_ESD_Inside_Secure_TSMC90_v1.1.gds,,,,,,,,
48,InsideSecure,CPA88,BS,SFX_3V3_dual_diode,,,TSMC,90nm,CMOS,S,3.3V,v0.5,,,SOFICS_TSMC_CFN90S_ESD_3V3,Sofics_ESD_Inside_Secure_TSMC90_v1.1.gds,,,,,,,,
49,InsideSecure,CPA88,BS,SFX_USB_R_8kV_IEC,,,TSMC,90nm,CMOS,S,,v0.5,,,SOFICS_TSMC_CFN90S_ESD_3V3,Sofics_ESD_Inside_Secure_TSMC90_v1.1.gds,,,,,,,,
50,InsideSecure,CPA88,BS,SFX_3V3_power_clamp,,,TSMC,90nm,CMOS,S,3.3V,v0.5,,,SOFICS_TSMC_CFN90S_ESD_3V3,Sofics_ESD_Inside_Secure_TSMC90_v1.1.gds,,,,,,,,
51,Intersil,CPA84,WV,SF_CellB,,,TSMC,40nm,CMOS,G,,v1.1,,,SOFICS_TSMC_N40G_ESD_1V8,Sofics_cells_2013_02_11.gds,,,,,,,,
52,Intersil,CPA84,WV,SF_CellD,,,TSMC,40nm,CMOS,G,,v1.1,,,SOFICS_TSMC_N40G_ESD_1V8,Sofics_cells_2013_02_11.gds,,,,,,,,
53,Intersil,CPA84,WV,SF_CellA,,,TSMC,40nm,CMOS,G,,v1.1,,,SOFICS_TSMC_N40G_ESD_1V8,Sofics_cells_2013_02_11.gds,,,,,,,,
54,Intersil,CPA84,WV,SF_CellD,,,TSMC,40nm,CMOS,G,,v1.1,,,SOFICS_TSMC_N40G_ESD_1V8,Sofics_cells_2013_02_04.gds,,,,,,,,
55,Intersil,CPA84,WV,SF_CellA,,,TSMC,40nm,CMOS,G,,v1.1,,,SOFICS_TSMC_N40G_ESD_1V8,Sofics_cells_2013_02_04.gds,,,,,,,,
56,Intersil,CPA84,WV,SF_CellB,,,TSMC,40nm,CMOS,G,,v1.2,,,SOFICS_TSMC_N40G_ESD_1V8,Sofics_cells_2013_02_12.gds,,,,,,,,
57,Intersil,CPA84,WV,SF_CellC,,,TSMC,40nm,CMOS,G,,v1.2,,,SOFICS_TSMC_N40G_ESD_1V8,Sofics_cells_2013_02_12.gds,,,,,,,,
58,Intersil,CPA84,WV,SF_CellA,,,TSMC,40nm,CMOS,G,,v1.2,,,SOFICS_TSMC_N40G_ESD_1V8,Sofics_cells_2013_02_12.gds,,,,,,,,
59,Intersil,CPA84,WV,SF_CellD,,,TSMC,40nm,CMOS,G,,v1.2,,,SOFICS_TSMC_N40G_ESD_1V8,Sofics_cells_2013_02_12.gds,,,,,,,,
60,Intersil,CPA84,WV,SF_SDO_clamp,,,TSMC,90nm,CMOS,G,,v0.1,,,SOFICS_TSMC_CRN90G_ESD_3V3,SF_SDO_clamp_2013_07_22.gds,,,,,,,,
61,Intersil,CPA84,WV,SF_SDO_clamp,,,TSMC,90nm,CMOS,G,,v1.1,,,SOFICS_TSMC_CRN90G_ESD_3V3,SF_SDO_clamp_2013_08_23.gds,,,,,,,,
62,Intersil,CPA84,WV,SF_SDO_clamp,,,TSMC,90nm,CMOS,G,,v1.0,,,SOFICS_TSMC_CRN90G_ESD_3V3,SF_SDO_clamp_2013_07_25.gds,,,,,,,,
63,StarChip,,,clamp_vcc,,,,,,,,v2.1,,,SOFICS_TSMC_CEN40FS_ESD_6v5,clamp_vcc.gds,,,,,,,,
64,StarChip,,,clamp_vdd,,,,,,,,v1.3,,,SOFICS_TSMC_CEN40FS_ESD_1V1,clamp_vdd.gds,,,,,,,,
65,StarChip,,,clamp_vddio,,,,,,,,v1.2,,,SOFICS_TSMC_CEN40FS_ESD_1V6,clamp_vddio.gds,,,,,,,,
66,StarChip,,,bnd_dio,,,,,,,,v1.1,,,SOFICS_TSMC_CEN40FS_ESD_6v5,bnd_dio.gds,,,,,,,,
67,StarChip,,,clamp_hv,,,,,,,,v2.2,,,SOFICS_TSMC_CEN40FS_ESD_12v,clamp_hv.gds,,,,,,,,
68,TSMC,,SVW,40_PC_2kVHBM_100VMM_3M,,,TSMC,250nm,BCD,GEN I,,v1.0,,,TSMC_250BCD_ESD_PQ_40V_G5V,Golden_cells.gds,,,,,,,,
69,TSMC,,SVW,40_PC_8kVHBM_400VMM_4M,,,TSMC,250nm,BCD,GEN I,,v1.0,,,TSMC_250BCD_ESD_PQ_40V_G5V,Golden_cells.gds,,,,,,,,
70,TSMC,,SVW,40_PC_4kVHBM_200VMM_3M,,,TSMC,250nm,BCD,GEN I,,v1.0,,,TSMC_250BCD_ESD_PQ_40V_G5V,Golden_cells.gds,,,,,,,,
71,ZMDi,CPA86,JVDB,SOFICS_TSMC250_G1_HV40_LIN1,,,TSMC,250nm,BCD,GEN I,,v1.1,,,SOFICS_TSMC_N250BCD_ESD_40V,SOFICS_TSMC250_G1_HV40_LIN1.gds,,,,,,,,
72,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_HV18_RCS_4CR_1k_8kV,,,TSMC,180nm ,BCD,GEN II,,v1.0,,,SOFICS_TSMC_N180BCD_ESD_18V,SOFICS_TSA3_Solutions_v3.gds,,,,,,,,
73,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_HV18_RCS_2CR_1k_8kV,,,TSMC,180nm ,BCD,GEN II,,v1.0,,,SOFICS_TSMC_N180BCD_ESD_18V,SOFICS_TSA3_Solutions_v3.gds,,,,,,,,
74,ZMDi,CPA81,JVDB,SOFICS_DD_N_LVPW_P_LVNW,,,TSMC,180nm ,BCD,GEN II,,v1.0,,,SOFICS_TSMC_N180BCD2_ESD_5V,SOFICS_TSA3_Solutions_final.gds,,,,,,,,
75,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_HV18_RCS_4CR_1k_8kV,,,TSMC,180nm ,BCD,GEN II,,v1.0,,,SOFICS_TSMC_N180BCD_ESD_18V,SOFICS_TSA3_Solutions_final.gds,,,,,,,,
76,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_HV18_RCS_2CR_1k_8kV,,,TSMC,180nm ,BCD,GEN II,,v1.0,,,SOFICS_TSMC_N180BCD_ESD_18V,SOFICS_TSA3_Solutions_final.gds,,,,,,,,
77,ZMDi,CPA86,JVDB,SOFICS_TSMC250_G1_HV40_LIN2,,,TSMC,250nm,BCD,GEN I,,v1.1,,,SOFICS_TSMC_N250BCD_ESD_40V,All_LIN_cells.gds,,,,,,,,
78,ZMDi,CPA86,JVDB,SOFICS_TSMC250_G1_HV40_LIN4,,,TSMC,250nm,BCD,GEN I,,v1.1,,,SOFICS_TSMC_N250BCD_ESD_40V,All_LIN_cells.gds,,,,,,,,
79,ZMDi,CPA86,JVDB,SOFICS_TSMC250_G1_HV40_LIN3,,,TSMC,250nm,BCD,GEN I,,v1.1,,,SOFICS_TSMC_N250BCD_ESD_40V,All_LIN_cells.gds,,,,,,,,
80,ZMDi,CPA86,JVDB,SOFICS_TSMC250_G1_HV40_LIN1,,,TSMC,250nm,BCD,GEN I,,v1.1,,,SOFICS_TSMC_N250BCD_ESD_40V,All_LIN_cells.gds,,,,,,,,
81,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_T45_H40_2CR_min_area,,,TSMC,180nm ,BCD,GEN II,,v2.0,,,SOFICS_TSMC_N180BCD_ESD_45V,Sofics_TSMC180_GII_GB_solutions_ZMDI.gds,,,,,,,,
82,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_T45_H40_2CR,,,TSMC,180nm ,BCD,GEN II,,v2.0,,,SOFICS_TSMC_N180BCD_ESD_45V,Sofics_TSMC180_GII_GB_solutions_ZMDI.gds,,,,,,,,
83,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_T55_H40,,,TSMC,180nm ,BCD,GEN II,,v2.0,,,SOFICS_TSMC_N180BCD_ESD_55V,Sofics_TSMC180_GII_GB_solutions_ZMDI.gds,,,,,,,,
84,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_T65_H40,,,TSMC,180nm ,BCD,GEN II,,v2.0,,,SOFICS_TSMC_N180BCD_ESD_65V,Sofics_TSMC180_GII_GB_solutions_ZMDI.gds,,,,,,,,
85,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_T55_H20,,,TSMC,180nm ,BCD,GEN II,,v2.0,,,SOFICS_TSMC_N180BCD_ESD_55V,Sofics_TSMC180_GII_GB_solutions_ZMDI.gds,,,,,,,,
86,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_T65_H20,,,TSMC,180nm ,BCD,GEN II,,v2.0,,,SOFICS_TSMC_N180BCD_ESD_65V,Sofics_TSMC180_GII_GB_solutions_ZMDI.gds,,,,,,,,
87,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_T45_H40,,,TSMC,180nm ,BCD,GEN II,,v2.0,,,SOFICS_TSMC_N180BCD_ESD_45V,Sofics_TSMC180_GII_GB_solutions_ZMDI.gds,,,,,,,,
88,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_T45_H20,,,TSMC,180nm ,BCD,GEN II,,v2.0,,,SOFICS_TSMC_N180BCD_ESD_45V,Sofics_TSMC180_GII_GB_solutions_ZMDI.gds,,,,,,,,
89,MicroSemi,CPA92,KD,sfx_10_powerclamp,2015-11-16,,UMC,28nm ,CMOS,HPL,1.0V,,,,,,,,,,,,,
90,MicroSemi,CPA92,KD,sfx_10_localclamp,2015-11-16,,UMC,28nm ,CMOS,HPL,1.0V,,,,,,,,,,,,,
91,MicroSemi,CPA92,KD,sfx_18_powerclamp,2015-11-16,,UMC,28nm ,CMOS,HPL,1.8V,,,,,,,,,,,,,
92,MicroSemi,CPA92,KD,sfx_18_powerclamp_isol,2015-11-16,,UMC,28nm ,CMOS,HPL,1.8V,,,,,,,,,,,,,
93,MicroSemi,CPA92,KD,sfx_18_localclamp,2015-11-16,,UMC,28nm ,CMOS,HPL,1.8V,,,,,,,,,,,,,
94,MicroSemi,CPA92,KD,sfx_25_powerclamp,2015-11-16,,UMC,28nm ,CMOS,HPL,2.5V,,,,,,,,,,,,,
95,MicroSemi,CPA92,KD,sfx_25_powerclamp_isol,2015-11-16,,UMC,28nm ,CMOS,HPL,2.5V,,,,,,,,,,,,,
96,MicroSemi,CPA92,KD,sfx_33_localclamp,2015-11-16,,UMC,28nm ,CMOS,HPL,3.3V,,,,,,,,,,,,,
97,MicroSemi,CPA92,KD,sfx_33_localclamp_isol,2015-11-16,,UMC,28nm ,CMOS,HPL,3.3V,,,,,,,,,,,,,
98,MicroSemi,CPA92,KD,sfx_46_wafersortclamp,2015-11-16,,UMC,28nm ,CMOS,HPL,4.6V,,,,,,,,,,,,,
99,MicroSemi,CPA92,KD,sfx_86_wafersortclamp,2015-11-16,,UMC,28nm ,CMOS,HPL,8.86V,,,,,,,,,,,,,
100,Nordic,CPA46,SV,SFX_18V_OVT_IN_cascGGSCR_down_2k_Low_Vt1,2012-01-21,,TSMC/Silterra,180nm,CMOS,,1.8V,,,,,,,,,,,,,
101,Nordic,CPA46,SV,SFX_5V_power_clamp,2012-01-21,,TSMC/Silterra,180nm,CMOS,,5V,,,,,,,,,,,,,
102,Nordic,CPA46,SV,"SFX_5V_IN_dual_D
",2012-01-21,,TSMC/Silterra,180nm,CMOS,,5V,,,,,,,,,,,,,
103,Nordic,CPA46,SV,SFX_5V_IN_dual_D_small,2012-01-21,,TSMC/Silterra,180nm,CMOS,,5V,,,,,,,,,,,,,
104,Nordic,CPA46,SV,SFX_1V2PC_DTSCR_13,2012-01-21,,TSMC/Silterra,180nm,CMOS,,1.2V,,,,,,,,,,,,,
105,Nordic,CPA46,SV,SFX_18V_CDM_CLAMP_12V_16V,2012-01-21,,TSMC/Silterra,180nm,CMOS,,1.8V,,,,,,,,,,,,,
106,Nordic,CPA46,IB,SFX_12_Powerclamp_4kV,2011-06-01,,TSMC,55nm,CMOS,LP,1.2V,,,,,,,,,,,,,
107,Nordic,CPA46,IB,SFX_33_RCSCR_HHV_PC_4kV_55,2011-06-01,,TSMC,55nm,CMOS,LP,3.3V,,,,,,,,,,,,,
108,Nordic,CPA46,IB,SFX_33_Powerclamp_4kV_55,2011-06-01,,TSMC,55nm,CMOS,LP,3.3V,,,,,,,,,,,,,
109,Nordic,CPA46,IB,SFX_12_BALUN_PROTECTION,2011-06-01,,TSMC,55nm,CMOS,LP,1.2V,,,,,,,,,,,,,
110,Nordic,CPA46,IB,SFX_33_RCSCR_UP_12_DTSCR_DOWN,2011-06-01,,TSMC,55nm,CMOS,LP,3.3V,,,,,,,,,,,,,
111,Nordic,CPA46,IB,SFX_POWERCUT_3_3V_1_3V,2011-06-01,,TSMC,55nm,CMOS,LP,1.2V,,,,,,,,,,,,,
112,Nordic,CPA46,IB,SFX_50_Powerclamp_4kV_55,2011-06-01,,TSMC,55nm,CMOS,LP,5V,,,,,,,,,,,,,
113,Nordic,CPA46,IB,SFX_50_Localclamp_QUAD_4kV_55,2011-06-01,,TSMC,55nm,CMOS,LP,5V,,,,,,,,,,,,,
114,Nordic,CPA46,IB,SFX_ANT_protection,2011-06-01,,TSMC,55nm,CMOS,LP,,,,,,,,,,,,,,
115,Nordic,CPA46,IB,SFX_LXX_protection,2011-06-01,,TSMC,55nm,CMOS,LP,,,,,,,,,,,,,,
116,Nordic,CPA46,IB,SFX_12_LNA_input_protection,2011-06-01,,TSMC,55nm,CMOS,LP,1.2V,,,,,,,,,,,,,
117,Nordic,CPA46,IB,SFX_18_Localclamp_PPA_OD_4kV_55,2011-06-01,,TSMC,55nm,CMOS,LP,1.8V,,,,,,,,,,,,,
118,Nordic,CPA46,IB,SFX_18_Powerclamp_4kV_55,2011-06-01,,TSMC,55nm,CMOS,LP,1.8V,,,,,,,,,,,,,
119,Nordic,CPA46,IB,SFX_33_RCSCR_UP_18_RCSCR_DOWN_4kV_55,2011-06-01,,TSMC,55nm,CMOS,LP,3.3V,,,,,,,,,,,,,
120,Nordic,CPA46,IB,SFX_18_RCSCR_HHV_PC_4kV_55,2011-06-01,,TSMC,55nm,CMOS,LP,1.8V,,,,,,,,,,,,,
121,Nordic,CPA46,IB,SFX_VDD1V3_VDD0V9_DIODE_PROTECTION,2011-06-01,,TSMC,55nm,CMOS,LP,1.3V,,,,,,,,,,,,,
122,Nordic,CPA46,IB,SFX_12_DTSCR_LC_4kV_55,2011-06-01,,TSMC,55nm,CMOS,LP,1.2V,,,,,,,,,,,,,
123,Nordic,CPA46,IB,SFX_50_33_Powerprotection_4kV_55,2011-06-01,,TSMC,55nm,CMOS,LP,5V,,,,,,,,,,,,,
124,MicroSemi,CPA1,JB,sfx_33_sgscr_down_low_c_2kv,2010-08-01,,UMC,65nm ,CMOS,,3.3V,,,,,,,,,,,,,
125,MicroSemi,CPA1,JB,sfx_msiod_diodes,2010-08-01,,UMC,65nm ,CMOS,,,,,,,,,,,,,,,
126,MicroSemi,CPA1,JB,sfx_12_powerclamp,2010-08-01,,UMC,65nm ,CMOS,,1.2V,,,,,,,,,,,,,
127,MicroSemi,CPA1,JB,"sfx_33_powerclamp_change_hhi_4
small diode overlay: sfx_33_vssi_to_vdd_diode_4",2010-08-01,,UMC,65nm ,CMOS,,3.3V,,,,,,,,,,,,,
128,MicroSemi,CPA1,JB,"sfx_36_powerclamp_change_hhi_4
small diode overlay: sfx_36_vssi_to_vdd_diode_4",2010-08-01,,UMC,65nm ,CMOS,,3.6V,,,,,,,,,,,,,
129,IDT,CPA4,SVW,FS 3.3V output inverter,,,TMSC,130nm,CMOS,,3.3V,,,,,,,,,,,,,
130,Starchip,CPA60,WV,bnd_dio,2012-09-07,,Grace,130nm,CMOS,,,,,,,,,,,,,,,
131,Starchip,CPA60,WV,testp_vpp,2012-09-07,,Grace,130nm,CMOS,,12V,,,,,,,,,,,,,
132,Starchip,CPA60,WV,clamp_vdd,2012-09-07,,Grace,130nm,CMOS,,1.2V,,,,,,,,,,,,,
133,Starchip,CPA60,WV,clamp_vcc,2012-09-07,,Grace,130nm,CMOS,,3.3V,,,,,,,,,,,,,
134,Displaylink,CPA109,IB,sfx_11_PC_BDSCR_RC,,,SMIC,40nm,CMOS,,1.1V,,,,,,,,,,,,,
135,Displaylink,CPA109,IB,sfx_33_PC_BDSCR,,,SMIC,40nm,CMOS,,3.3V,,,,,,,,,,,,,
136,Displaylink,CPA109,IB,3V3_IO_FullLocal,,,SMIC,40nm,CMOS,,3.3V,,,,,,,,,,,,,
137,Displaylink,CPA109,IB,3V3_IO,,,SMIC,40nm,CMOS,,3.3V,,,,,,,,,,,,,
138,Nvidia,CPA52,JVDB,Sofics_12P_VSS_cell_minwidth,,,TSMC,28nm ,CMOS,HP,1.2V,,,,,,,,,,,,,
139,Nvidia,CPA52,JVDB,Sofics_12P_VSS_cell_40u,,,TSMC,28nm ,CMOS,HP,1.2V,,,,,,,,,,,,,
140,Nvidia,CPA52,JVDB,Sofics_12P_VDD_cell_minwidth,,,TSMC,28nm ,CMOS,HP,1.2V,,,,,,,,,,,,,
141,Nvidia,CPA52,JVDB,Sofics_12P_VDD_cell_40u,,,TSMC,28nm ,CMOS,HP,1.2V,,,,,,,,,,,,,
142,Nvidia,CPA52,JVDB,Sofics_18P_VSS_cell_minwidth,,,TSMC,28nm ,CMOS,HP,1.8V,,,,,,,,,,,,,
143,Nvidia,CPA52,JVDB,Sofics_18P_VSS_cell_40u,,,TSMC,28nm ,CMOS,HP,1.8V,,,,,,,,,,,,,
144,Nvidia,CPA52,JVDB,Sofics_18P_VDD_cell_minwidth,,,TSMC,28nm ,CMOS,HP,1.8V,,,,,,,,,,,,,
145,Nvidia,CPA52,JVDB,Sofics_18P_VDD_cell_40u,,,TSMC,28nm ,CMOS,HP,1.8V,,,,,,,,,,,,,
146,Icera,CPA35,JVDB,12_LC_Icera,,,TSMC,28nm ,CMOS,HP,1.2V,,,,,,,,,,,,,
147,Icera,CPA35,JVDB,Xtal_Clamp_Icera,,,TSMC,28nm ,CMOS,HP,1.8V,,,,,,,,,,,,,
148,Icera,CPA31,JVDB,30_ICERA_PC,,,TSMC,28nm ,CMOS,HP,3.0V,,,,,,,,,,,,,
149,Icera,CPA31,JVDB,30_ICERA_LC,,,TSMC,28nm ,CMOS,HP,3.0V,,,,,,,,,,,,,
150,ADI,CPA63,KD,Sofics_LINCAN_SV2015_001,2015-05-04,,TSMC,180nm,BCD,GEN I,,SV2015_001,,jean-jacques.hajjar@analog.com; Brian.Moane@analog.com,SOFICS_TSMC_180nm_ESD_60V,Sofics_LINCAN_SV2015_001,,,,,,,,
151,ADI,CPA63,KD,Sofics_LIN_SV2015_002,2015-05-04,,TSMC,180nm,BCD,GEN I,,SV2015_002,,jean-jacques.hajjar@analog.com; Brian.Moane@analog.com,SOFICS_TSMC_180nm_ESD_60V,Sofics_LIN_SV2015_002,,,,,,,,
152,ADI,CPA63,KD,Sofics_Liion_SV2015_003,2015-05-04,,TSMC,180nm,BCD,GEN I,,SV2015_003,,jean-jacques.hajjar@analog.com; Brian.Moane@analog.com,SOFICS_TSMC_180nm_ESD_60V,Sofics_Liion_SV2015_003,,,,,,,,
153,ADI,CPA63,KD,Sofics_AD74410_SV2015_004,2015-05-04,,TSMC,180nm,BCD,GEN I,,SV2015_004,,jean-jacques.hajjar@analog.com; Brian.Moane@analog.com,SOFICS_TSMC_180nm_ESD_60V,Sofics_AD74410_SV2015_004,,,,,,,,
154,Disruptive Technologies,CPA118,OM,Sofics_Capsense_SV2015_005,2015-05-27,,TSMC,180nm,CMOS,,3.3V,v1.0,,Oystein@disruptive-technologies.com,SOFICS_TSMC_CM018G_ESD_3V3,ESD_protection_capsense.gds,,,,,,,,
155,Etopus,CPA121,OM, 10_LC_ESDONSCR_ISO_1kV_HVT_Shared_SUB,2015-05-28,,TSMC,28nm,CMOS,HPM,1.0V,SV2015_005,,harry.chan@etopus.com,,,,,,,,,,
156,Etopus,CPA121,OM,10_PC_BDSCR_RC_Shared_SUB,2015-05-28,,TSMC,28nm,CMOS,HPM,1.0V,SV2015_005,,harry.chan@etopus.com,,,,,,,,,,
157,Etopus,CPA121,OM,18_LC_ESDONSCR_ISO_1kV_HVT_Shared_SUB_ALT,2015-07-06,,TSMC,28nm,CMOS,HPM,1.8V,SV2015_006,,harry.chan@etopus.com,,,,,,,,,,
158,Nordic,CPA46,IB,SFX_50_Powerclamp_4kV_55,2015-08-12,,TSMC,55nm,CMOS,Flash,5V,SV2015_007,,per.christian.adresen@nordicsemi.no,SOFICS_TSMC_55Flash_ESD_5V,SFX_5V_Powerclamp_and_Local_clamp_V1.gds,,,,,,,,
159,Nordic,CPA46,IB,SFX_50_Localclamp_QUAD_4kV_55,2015-08-12,,TSMC,55nm,CMOS,Flash,5V,SV2015_007,,per.christian.adresen@nordicsemi.no,SOFICS_TSMC_55Flash_ESD_5V,SFX_5V_Powerclamp_and_Local_clamp_V1.gds,,,,,,,,
160,Nordic,CPA46,IB,SFX_ANT_protection,2015-08-13,,TSMC,55nm,CMOS,Flash,,SV2015_008,,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_PA,SFX_ANTprotection_and_LXXprotection_V1.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
161,Nordic,CPA46,IB,SFX_LXX_protection,2015-08-13,,TSMC,55nm,CMOS,Flash,,SV2015_008,,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_PA,SFX_ANTprotection_and_LXXprotection_V1.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
162,Nordic,CPA46,IB,SFX_12_LNA_input_protection,2015-08-13,,TSMC,55nm,CMOS,Flash,1.2V,SV2015_009,,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_LNA,SFX_12_LNA_input_protection_V1.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
163,Nordic,CPA46,IB,SFX_18_RCSCR_HHV_PC_4kV_55,2015-09-03,,TSMC,55nm,CMOS,Flash,1.8V,SV2015_012,,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_18GPIO,SFX_18_RCSCR_HHV_PC_4kV_V1.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
164,Luxtera,CPA75,JVDB,10_LC_1V8_ESDONSCR_ISO_1kV_HVT,2015-09-04,,TSMC,28nm,CMOS,HPM,1.0V,SV2015_013,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N28HPM_ESD_1V0,Luxtera_cells_1v8.gds,,,,,,,,
165,Luxtera,CPA75,JVDB,10_LC_1V8_ESDONSCR_ISO_1kV,2015-09-04,,TSMC,28nm,CMOS,HPM,1.0V,SV2015_013,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N28HPM_ESD_1V0,Luxtera_cells_1v8.gds,,,,,,,,
166,Luxtera,CPA75,JVDB,10_LC_1V8_ESDONSCR_ISO_200V,2015-09-04,,TSMC,28nm,CMOS,HPM,1.0V,SV2015_013,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N28HPM_ESD_1V0,Luxtera_cells_1v8.gds,,,,,,,,
167,Luxtera,CPA75,JVDB,10_PC_1V8_BDSCR_RC_ISO,2015-09-04,,TSMC,28nm,CMOS,HPM,1.0V,SV2015_013,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N28HPM_ESD_1V0,Luxtera_cells_1v8.gds,,,,,,,,
168,Luxtera,CPA75,JVDB,18_PC_1V8_BDSCR_ISO,2015-09-04,,TSMC,28nm,CMOS,HPM,1.8V,SV2015_013,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N28HPM_ESD_1V8,Luxtera_cells_1v8.gds,,,,,,,,
169,Luxtera,CPA75,JVDB,33_LC_1V8_DD_ISO_200V,2015-09-04,,TSMC,28nm,CMOS,HPM,3.3V,SV2015_013,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N28HPM_ESD_3V3,Luxtera_cells_1v8.gds,,,,,,,,
170,Luxtera,CPA75,JVDB,33_LC_1V8_DD_ISO_2kV,2015-09-04,,TSMC,28nm,CMOS,HPM,3.3V,SV2015_013,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N28HPM_ESD_3V3,Luxtera_cells_1v8.gds,,,,,,,,
171,Luxtera,CPA75,JVDB,33_PC_1V8_DTSCR_RD_ISO,2015-09-04,,TSMC,28nm,CMOS,HPM,3.3V,SV2015_013,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N28HPM_ESD_3V3,Luxtera_cells_1v8.gds,,,,,,,,
172,Creative Chips,CPA104,VeV,TXRX_IO_ESD,2015-09-15,,TSMC,90nm,CMOS,,,SV2015_014,,Stefan Franck,SOFICS_TSMC_90_ESD_RX_TX,TXRX_IO_ESD v2_0_2015_09_15.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2
173,Creative Chips,CPA104,VeV,IOPAD_FP_ESD,2015-11-09,,TSMC,90nm,CMOS,,,SV2015_014,,Stefan Franck,SOFICS_TSMC_90_ESD_RX_TX,5VIO_CBUS_IO_ESD_v2015_11_13.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2
174,Creative Chips,CPA104,VeV,CONN_SCHEME_CBUS_IO_ESD,2015-11-13,,TSMC,90nm,CMOS,,,SV2015_014,,Stefan Franck,SOFICS_TSMC_90_ESD_RX_TX,5VIO_CBUS_IO_ESD_v2015_11_13.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2
175,Nordic,CPA46,IB,SFX_VDD1V3_VDD0V9_DIODE_PROTECTION,2015-09-21,,TSMC,55nm,CMOS,Flash,1.3V,SV2015_015,,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_VDD1V3_VDD0V9_PROTECTION,SFX_VDD1V3_VDD0V9_DIODE_PROTECTION_V1.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
176,Nordic,CPA46,IB,SFX_12_DTSCR_LC_4kV_55,2015-10-13,,TSMC,55nm,CMOS,Flash,1.2V,SV2015_016,,per.christian.adresen@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_PPA,SFX_12_DTSCR_LC_4kV_55_V1.gds ,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
177,Nordic,CPA46,IB,SFX_50_33_Powerprotection_4kV_55,2015-10-22,,TSMC,55nm,CMOS,Flash,5V,SV2015_017,0.0,per.christian.adresen@nordicsemi.no,SOFICS_TSMC_55Flash_ESD_5033PowerProtection,SFX_50_33_Powerprotection_4kV_55_V1.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
178,Luxtera,CPA75,JVDB,10_LC_1V8_ESDONSCR_ISO_1kV_HVT,2015-10-23,,TSMC,28nm,CMOS,HPM,1.0V,SV2015_018,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_CLN28HPM_ESD_1V0,Luxtera_cells_1v8_noPSUB2.gds,T-N28-CL-DR-002,1.3,T-N28-CL-DR-002-C1,1.4A,T-N28-CL-LS-002-C1,1.0_3L,"T-N28-CL-SP-002
T-N28-CL-SP-004
T-N28-CL-SP-010
T-N28-CR-SP-010","(1.0_2p2)
(1.0_2p4)
(1.0_2p5)
(1.0_2p4)"
179,Luxtera,CPA75,JVDB,10_LC_1V8_ESDONSCR_ISO_1kV,2015-10-23,,TSMC,28nm,CMOS,HPM,1.8V,SV2015_018,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_CLN28HPM_ESD_1V0,Luxtera_cells_1v8_noPSUB2.gds,T-N28-CL-DR-002,1.3,T-N28-CL-DR-002-C1,1.4A,T-N28-CL-LS-002-C1,1.0_3L,"T-N28-CL-SP-002
T-N28-CL-SP-004
T-N28-CL-SP-010
T-N28-CR-SP-010","(1.0_2p2)
(1.0_2p4)
(1.0_2p5)
(1.0_2p4)"
180,Luxtera,CPA75,JVDB,10_LC_1V8_ESDONSCR_ISO_200V,2015-10-23,,TSMC,28nm,CMOS,HPM,1.8V,SV2015_018,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_CLN28HPM_ESD_1V0,Luxtera_cells_1v8_noPSUB2.gds,T-N28-CL-DR-002,1.3,T-N28-CL-DR-002-C1,1.4A,T-N28-CL-LS-002-C1,1.0_3L,"T-N28-CL-SP-002
T-N28-CL-SP-004
T-N28-CL-SP-010
T-N28-CR-SP-010","(1.0_2p2)
(1.0_2p4)
(1.0_2p5)
(1.0_2p4)"
181,Luxtera,CPA75,JVDB,10_PC_1V8_BDSCR_RC_ISO,2015-10-23,,TSMC,28nm,CMOS,HPM,1.8V,SV2015_018,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_CLN28HPM_ESD_1V0,Luxtera_cells_1v8_noPSUB2.gds,T-N28-CL-DR-002,1.3,T-N28-CL-DR-002-C1,1.4A,T-N28-CL-LS-002-C1,1.0_3L,"T-N28-CL-SP-002
T-N28-CL-SP-004
T-N28-CL-SP-010
T-N28-CR-SP-010","(1.0_2p2)
(1.0_2p4)
(1.0_2p5)
(1.0_2p4)"
182,Luxtera,CPA75,JVDB,18_PC_1V8_BDSCR_ISO,2015-10-23,,TSMC,28nm,CMOS,HPM,1.8V,SV2015_018,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_CLN28HPM_ESD_1V8,Luxtera_cells_1v8_noPSUB2.gds,T-N28-CL-DR-002,1.3,T-N28-CL-DR-002-C1,1.4A,T-N28-CL-LS-002-C1,1.0_3L,"T-N28-CL-SP-002
T-N28-CL-SP-004
T-N28-CL-SP-010
T-N28-CR-SP-010","(1.0_2p2)
(1.0_2p4)
(1.0_2p5)
(1.0_2p4)"
183,Luxtera,CPA75,JVDB,33_LC_1V8_DD_ISO_200V,2015-10-23,,TSMC,28nm,CMOS,HPM,3.3V,SV2015_018,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_CLN28HPM_ESD_3V3,Luxtera_cells_1v8_noPSUB2.gds,T-N28-CL-DR-002,1.3,T-N28-CL-DR-002-C1,1.4A,T-N28-CL-LS-002-C1,1.0_3L,"T-N28-CL-SP-002
T-N28-CL-SP-004
T-N28-CL-SP-010
T-N28-CR-SP-010","(1.0_2p2)
(1.0_2p4)
(1.0_2p5)
(1.0_2p4)"
184,Luxtera,CPA75,JVDB,33_LC_1V8_DD_ISO_2kV,2015-10-23,,TSMC,28nm,CMOS,HPM,3.3V,SV2015_018,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_CLN28HPM_ESD_3V3,Luxtera_cells_1v8_noPSUB2.gds,T-N28-CL-DR-002,1.3,T-N28-CL-DR-002-C1,1.4A,T-N28-CL-LS-002-C1,1.0_3L,"T-N28-CL-SP-002
T-N28-CL-SP-004
T-N28-CL-SP-010
T-N28-CR-SP-010","(1.0_2p2)
(1.0_2p4)
(1.0_2p5)
(1.0_2p4)"
185,Luxtera,CPA75,JVDB,33_PC_1V8_DTSCR_RD_ISO,2015-10-23,,TSMC,28nm,CMOS,HPM,3.3V,SV2015_018,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_CLN28HPM_ESD_3V3,Luxtera_cells_1v8_noPSUB2.gds,T-N28-CL-DR-002,1.3,T-N28-CL-DR-002-C1,1.4A,T-N28-CL-LS-002-C1,1.0_3L,"T-N28-CL-SP-002
T-N28-CL-SP-004
T-N28-CL-SP-010
T-N28-CR-SP-010","(1.0_2p2)
(1.0_2p4)
(1.0_2p5)
(1.0_2p4)"
186,ADI,CPA126,KD,sfx_1p2LC,2015-11-09,,TSMC,90nm,CMOS,LP,1.2V,SV2015_019_draft,,"Deeney, Michael<Michael.Deeney@analog.com>; Dermot.OKeeffe@analog.com; Hajjar, Jean-Jacques <Jean-Jacques.Hajjar@analog.com>",SOFICS_TSMC_CMN90LP_RF_ESD_1V2,,,,,,,,,
187,ADI,CPA126,KD,sfx_3p6LC,2015-11-12,,TSMC,90nm,CMOS,LP,3.6V,SV2015_020_draft,,"Deeney, Michael<Michael.Deeney@analog.com>; Dermot.OKeeffe@analog.com; Hajjar, Jean-Jacques <Jean-Jacques.Hajjar@analog.com>",SOFICS_TSMC_CMN90LP_RF_ESD_3V6,,,,,,,,,
188,ADI,CPA126,KD,sfx_3p6PC,2016-01-13,,TSMC,90nm,CMOS,LP,3.6V,SV2016_001,,"Deeney, Michael<Michael.Deeney@analog.com>; Dermot.OKeeffe@analog.com; Hajjar, Jean-Jacques <Jean-Jacques.Hajjar@analog.com>",SOFICS_TSMC_CMN90LP_RF_ESD_3V6_1V2,sfx_Delivery_20160108.gds,T-N90-LO-DR-001,2.4,T-N90-LO-DR-001-C1,2.4a,T-N90-CL-LS-001-C1,2.1d,T-N90-CM-SP-001,2.1
189,ADI,CPA126,KD,sfx_1p2PC,2016-01-13,,TSMC,90nm,CMOS,LP,1.2V,SV2016_001,,"Deeney, Michael<Michael.Deeney@analog.com>; Dermot.OKeeffe@analog.com; Hajjar, Jean-Jacques <Jean-Jacques.Hajjar@analog.com>",SOFICS_TSMC_CMN90LP_RF_ESD_3V6_1V2,sfx_Delivery_20160108.gds,T-N90-LO-DR-001,2.4,T-N90-LO-DR-001-C1,2.4a,T-N90-CL-LS-001-C1,2.1d,T-N90-CM-SP-001,2.1
190,ADI,CPA126,KD,sfx_1p2LC_up,2016-01-13,,TSMC,90nm,CMOS,LP,1.2V,SV2016_001,,"Deeney, Michael<Michael.Deeney@analog.com>; Dermot.OKeeffe@analog.com; Hajjar, Jean-Jacques <Jean-Jacques.Hajjar@analog.com>",SOFICS_TSMC_CMN90LP_RF_ESD_3V6_1V2,sfx_Delivery_20160108.gds,T-N90-LO-DR-001,2.4,T-N90-LO-DR-001-C1,2.4a,T-N90-CL-LS-001-C1,2.1d,T-N90-CM-SP-001,2.1
191,ADI,CPA126,KD,sfx_1p2LC_down,2016-01-13,,TSMC,90nm,CMOS,LP,1.2V,SV2016_001,,"Deeney, Michael<Michael.Deeney@analog.com>; Dermot.OKeeffe@analog.com; Hajjar, Jean-Jacques <Jean-Jacques.Hajjar@analog.com>",SOFICS_TSMC_CMN90LP_RF_ESD_3V6_1V2,sfx_Delivery_20160108.gds,T-N90-LO-DR-001,2.4,T-N90-LO-DR-001-C1,2.4a,T-N90-CL-LS-001-C1,2.1d,T-N90-CM-SP-001,2.1
192,ADI,CPA126,KD,sfx_B2Bdiodes,2016-01-13,,TSMC,90nm,CMOS,LP,0V,SV2016_001,,"Deeney, Michael<Michael.Deeney@analog.com>; Dermot.OKeeffe@analog.com; Hajjar, Jean-Jacques <Jean-Jacques.Hajjar@analog.com>",SOFICS_TSMC_CMN90LP_RF_ESD_3V6_1V2,sfx_Delivery_20160108.gds,T-N90-LO-DR-001,2.4,T-N90-LO-DR-001-C1,2.4a,T-N90-CL-LS-001-C1,2.1d,T-N90-CM-SP-001,2.1
193,ADI,CPA126,KD,sfx_combinedmatch_LC,2016-01-13,,TSMC,90nm,CMOS,LP,,SV2016_001,,"Deeney, Michael<Michael.Deeney@analog.com>; Dermot.OKeeffe@analog.com; Hajjar, Jean-Jacques <Jean-Jacques.Hajjar@analog.com>",SOFICS_TSMC_CMN90LP_RF_ESD_3V6_1V2,sfx_Delivery_20160108.gds,T-N90-LO-DR-001,2.4,T-N90-LO-DR-001-C1,2.4a,T-N90-CL-LS-001-C1,2.1d,T-N90-CM-SP-001,2.1
194,Nordic,CPA46,IB,SFX_12_Powerclamp_4kV_55,2016-01-12,,TSMC,55nm,CMOS,Flash,1.2V,SV2016_002,,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_55Flash_ESD_12PC,SFX_12_Powerclamp_4kV_55.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
195,ADI,CPA63,KD,S:\3 - Technical\1 - Projects\Analog Devices\TSA1 - TSMC 0.18 BCD\D - Datasheets\2016_02_DatasheetCAN\BSCR36_IEC_ESD_SOFICS.docx,,,TSMC,180nm,BCD,GEN I,,SV2016_003,,jean-jacques.hajjar@analog.com; Brian.Moane@analog.com,SOFICS_TSMC_180nm_ESD_60V,S:\3 - Technical\1 - Projects\Analog Devices\TSA1 - TSMC 0.18 BCD\D - Datasheets\2016_02_DatasheetCAN\BSCR36_IEC_ESD_SOFICS.docx.gds,,,,,,,,
196,Rockley Photonics,CPA139,JVDB,10_LC_1V8_ESDONSCR_ISO_100V,2016-01-28,,TSMC,28nm,CMOS,HPCP,1.8V,SV2016_004,,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPCP_ESD_1V0,RockleyPhotonics_cells_1v8_v1.gds,,,,,,,,
197,Rockley Photonics,CPA139,JVDB,10_LC_1V8_ESDONSCR_ISO_1kV,2016-01-28,,TSMC,28nm,CMOS,HPCP,1.8V,SV2016_004,,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPCP_ESD_1V0,RockleyPhotonics_cells_1v8_v1.gds,,,,,,,,
198,Rockley Photonics,CPA139,JVDB,10_LC_1V8_ESDONSCR_ISO_500V,2016-01-28,,TSMC,28nm,CMOS,HPCP,1.8V,SV2016_004,,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPCP_ESD_1V0,RockleyPhotonics_cells_1v8_v1.gds,,,,,,,,
199,Rockley Photonics,CPA139,JVDB,10_PC_1V8_BDSCR_RC_ISO,2016-01-28,,TSMC,28nm,CMOS,HPCP,1.8V,SV2016_004,,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPCP_ESD_1V0,RockleyPhotonics_cells_1v8_v1.gds,,,,,,,,
200,Rockley Photonics,CPA139,JVDB,12_PC_1V8_BDSCR_ISO,2016-01-28,,TSMC,28nm,CMOS,HPCP,1.8V,SV2016_004,,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPCP_ESD_1V0,RockleyPhotonics_cells_1v8_v1.gds,,,,,,,,
201,Rockley Photonics,CPA139,JVDB,18_25_33_LC_1V8_DD_ISO_200V,2016-01-28,,TSMC,28nm,CMOS,HPCP,1.8V/2.5V/3.3V,SV2016_004,,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPCP_ESD_1V0,RockleyPhotonics_cells_1v8_v1.gds,,,,,,,,
202,Rockley Photonics,CPA139,JVDB,18_25_33_LC_1V8_DD_ISO_2kV,2016-01-28,,TSMC,28nm,CMOS,HPCP,1.8V/2.5V/3.3V,SV2016_004,,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPCP_ESD_1V0,RockleyPhotonics_cells_1v8_v1.gds,,,,,,,,
203,Rockley Photonics,CPA139,JVDB,18_PC_1V8_BDSCR_ISO,2016-01-28,,TSMC,28nm,CMOS,HPCP,1.8V,SV2016_004,,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPCP_ESD_1V0,RockleyPhotonics_cells_1v8_v1.gds,,,,,,,,
204,Rockley Photonics,CPA139,JVDB,25_PC_1V8_DTSCR_RD_ISO,2016-01-28,,TSMC,28nm,CMOS,HPCP,1.8V,SV2016_004,,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPCP_ESD_1V0,RockleyPhotonics_cells_1v8_v1.gds,,,,,,,,
205,Intel,CPA135,IB,SFX_50_POWER_PROTECTION,2016-02-16,,TSMC,65nm,CMOS,,,SV2016_005,,"Gleeson, Brendan<brendan.gleeson@intel.com>",,,,,,,,,,
206,Creative Chips,CPA104,VeV,SFX_33_LC_2KV,2016-02-29,,TSMC,90nm,CMOS,,,SV2016_006,,Stefan Franck,SOFICS_TSMC_90_ESD_33_LC_2kV,SFX_33_LC_2KV_20160229.gds,,,,,,,,
207,Creative Chips,CPA104,VeV,SFX_33_LC_2KV,2016-03-10,,TSMC,90nm,CMOS,,,SV2016_007,0.0,Stefan Franck,SOFICS_TSMC_90Flash_ESD_Local_Clamp,SFX_33_LC_2KV_20160310.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2
208,Creative Chips,CPA104,VeV,SFX_33_PC_2KV,2016-03-08,,TSMC,90nm,CMOS,,3.3V,SV2016_008,0.0,Stefan Franck,SOFICS_TSMC_90Flash_ESD_DualDiode_PC,SFX_33_PC_2KV_20160308.gds,,,,,,,,
209,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_AVDD,2016-03-04,,TSMC,55nm,CMOS,Flash,5V,SV2016_009,,"Gleeson, Brendan<brendan.gleeson@intel.com>",SOFICS_TSMC_55Flash_ESD_5V,SFX_5V_PROTECTION.gds,,,,,,,,
210,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_AVSS,2016-03-04,,TSMC,55nm,CMOS,Flash,5V,SV2016_009,,"Gleeson, Brendan<brendan.gleeson@intel.com>",SOFICS_TSMC_55Flash_ESD_5V,SFX_5V_PROTECTION.gds,,,,,,,,
211,Intel,CPA135,IB,SFX_50_DD_AND_PC,2016-03-04,,TSMC,55nm,CMOS,Flash,5V,SV2016_009,,"Gleeson, Brendan<brendan.gleeson@intel.com>",SOFICS_TSMC_55Flash_ESD_5V,SFX_5V_PROTECTION.gds,,,,,,,,
212,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_NOBUS,2016-03-04,,TSMC,55nm,CMOS,Flash,5V,SV2016_009,,"Gleeson, Brendan<brendan.gleeson@intel.com>",SOFICS_TSMC_55Flash_ESD_5V,SFX_5V_PROTECTION.gds,,,,,,,,
213,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_AVDD_M6M7,2016-03-08,,TSMC,55nm,CMOS,Flash,5V,SV2016_010,,"Gleeson, Brendan<brendan.gleeson@intel.com>",SOFICS_TSMC_55Flash_ESD_5V,SFX_5V_POWER_PROTECTION_with_M6M7.gds,,,,,,,,
214,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_AVSS_M6M7,2016-03-08,,TSMC,55nm,CMOS,Flash,5V,SV2016_010,,"Gleeson, Brendan<brendan.gleeson@intel.com>",SOFICS_TSMC_55Flash_ESD_5V,SFX_5V_POWER_PROTECTION_with_M6M7.gds,,,,,,,,
215,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_DNW_NOBUS,2016-04-01,,TSMC,55nm,CMOS,Flash,5V,SV2016_011,,"Gleeson, Brendan<brendan.gleeson@intel.com>",SOFICS_TSMC_55Flash_ESD_5V,SFX_50_PROTECTION_WITH_DNW.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
216,Intel,CPA135,IB,SFX_50_DUAL_DIODE_DNW_NOBUS,2016-04-01,,TSMC,55nm,CMOS,Flash,5V,SV2016_011,,"Gleeson, Brendan<brendan.gleeson@intel.com>",SOFICS_TSMC_55Flash_ESD_5V,SFX_50_PROTECTION_WITH_DNW.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
217,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_DNW_AVDD,2016-04-01,,TSMC,55nm,CMOS,Flash,5V,SV2016_012,,Sendill.k.gnanaeswaran@intel.com,SOFICS_TSMC_55Flash_ESD_5V,SFX_50_PROTECTION_WITH_DNW_AND_VSS_ESD.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
218,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_DNW_AVSS,2016-04-01,,TSMC,55nm,CMOS,Flash,5V,SV2016_012,,Sendill.k.gnanaeswaran@intel.com,SOFICS_TSMC_55Flash_ESD_5V,SFX_50_PROTECTION_WITH_DNW_AND_VSS_ESD.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
219,Intel,CPA135,IB,SFX_50_DUAL_DIODE_DNW,2016-04-01,,TSMC,55nm,CMOS,Flash,5V,SV2016_012,,Sendill.k.gnanaeswaran@intel.com,SOFICS_TSMC_55Flash_ESD_5V,SFX_50_PROTECTION_WITH_DNW_AND_VSS_ESD.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
220,Intel,CPA135,IB,SFX_50_ANTIPARALLEL_DIODES,2016-04-01,,TSMC,55nm,CMOS,Flash,5V,SV2016_012,,Sendill.k.gnanaeswaran@intel.com,SOFICS_TSMC_55Flash_ESD_5V,SFX_50_PROTECTION_WITH_DNW_AND_VSS_ESD.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
221,Intel,CPA135,IB,SFX_50_ANTIPARALLEL_DIODES,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,
222,Intel,CPA135,IB,SFX_50_DD_AND_PC,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,
223,Intel,CPA135,IB,SFX_50_DIODE_UP_NOBUS,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,
224,Intel,CPA135,IB,SFX_50_DUAL_DIODE_DNW,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,
225,Intel,CPA135,IB,SFX_50_DUAL_DIODE_DNW_NOBUS,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,
226,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_AVDD_M6M7,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,
227,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_AVSS_M6M7,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,
228,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_DNW_AVDD,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,
229,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_DNW_AVSS,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,
230,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_DNW_NOBUS,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,
231,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_NOBUS,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,
232,Intel,CPA135,IB,SFX_SEC_PROT_33_NMOS_SB_2x10,2016-04-08,,TSMC,55nm,CMOS,ULP,3.3V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,
233,Intel,CPA135,IB,SFX_SEC_PROT_DIODESTR_5,2016-04-08,,TSMC,55nm,CMOS,ULP,,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,
234,Intel,CPA135,IB,SFX_SEC_PROT_P_NWELLDIO_CTR363_2x10,2016-04-08,,TSMC,55nm,CMOS,ULP,,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,
235,R2 Semi,CPA140,WV,18_PC_BDSCR,2016-04-14,,TSMC,28nm,CMOS,HPM,1.8V,SV2016_015,,,SOFICS_TSMC_N28HPM_ESD_1V8,ESD_cells_TSMC28nm_2016_04_14.gds,TN28CLDR002_1_4,1.4,CLN28HP_9M_4X2Y2R_002.14a.encrypt,2.14a,DFM_LVS_RC_CALIBRE_N28HP_1p10M_7X2R_ALRDL.v1.0_3l,,,
236,R2 Semi,CPA140,WV,18_PC_DTSCR,2016-04-14,,TSMC,28nm,CMOS,HPM,1.8V,SV2016_015,,,SOFICS_TSMC_N28HPM_ESD_1V8,ESD_cells_TSMC28nm_2016_04_14.gds,TN28CLDR002_1_4,1.4,CLN28HP_9M_4X2Y2R_002.14a.encrypt,2.14a,DFM_LVS_RC_CALIBRE_N28HP_1p10M_7X2R_ALRDL.v1.0_3l,,,
237,R2 Semi,CPA140,WV,18_LC_BDSCR,2016-04-14,,TSMC,28nm,CMOS,HPM,1.8V,SV2016_015,,,SOFICS_TSMC_N28HPM_ESD_1V8,ESD_cells_TSMC28nm_2016_04_14.gds,TN28CLDR002_1_4,1.4,CLN28HP_9M_4X2Y2R_002.14a.encrypt,2.14a,DFM_LVS_RC_CALIBRE_N28HP_1p10M_7X2R_ALRDL.v1.0_3l,,,
238,R2 Semi,CPA140,WV,09_B2B_diodes,2016-04-14,,TSMC,28nm,CMOS,HPM,0V,SV2016_015,,,SOFICS_TSMC_N28HPM_ESD_0V9,ESD_cells_TSMC28nm_2016_04_14.gds,TN28CLDR002_1_4,1.4,CLN28HP_9M_4X2Y2R_002.14a.encrypt,2.14a,DFM_LVS_RC_CALIBRE_N28HP_1p10M_7X2R_ALRDL.v1.0_3l,,,
239,Intel,CPA135,IB,SFX_50_ANTIPARALLEL_DIODES,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
240,Intel,CPA135,IB,SFX_50_DD_AND_PC,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
241,Intel,CPA135,IB,SFX_50_DIODE_UP_NOBUS,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
242,Intel,CPA135,IB,SFX_50_DUAL_DIODE_DNW,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
243,Intel,CPA135,IB,SFX_50_DUAL_DIODE_DNW_NOBUS,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
244,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_AVDD,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
245,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_AVDD_M6M7,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
246,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_AVSS,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
247,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_AVSS_M6M7,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
248,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_DNW_AVDD,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
249,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_DNW_AVSS,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
250,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_DNW_NOBUS,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
251,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_NOBUS,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
252,Intel,CPA135,IB,SFX_SEC_PROT_33_NMOS_SB_2x10,2016-04-14,,TSMC,55nm,CMOS,ULP,3.3V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
253,Intel,CPA135,IB,SFX_SEC_PROT_DIODESTR_5,2016-04-14,,TSMC,55nm,CMOS,ULP,,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
254,Intel,CPA135,IB,SFX_SEC_PROT_P_NWELLDIO_CTR363_2x10,2016-04-14,,TSMC,55nm,CMOS,ULP,,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
255,Intel,CPA135,IB,SFX_70_CP_PROTECTION_NOBUS,2016-08-18,,TSMC,55nm,CMOS,ULP,7V ,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_7V,SFX_70_CP_PROTECTION_NOBUS.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
256,Intel,CPA135,IB,SFX_18_SECONDARY_PROT,2016-08-30,,TSMC,55nm,CMOS,ULP,1.8V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_1V8,SFX_18_SECONDARY_PROT.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
257,Analogix,CPA142,OG,Sofics_0V9_Secondary_Protection_HSRX,2017-04-12,,TSMC,40nm,CMOS,G,0.9V,SV2016_017,20170412.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_Secondary_Protection_12_04_2017.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2"
258,CERN,CPA138,HM,SF130_1V2_CDM,2016-02-24,,TSMC,130nm,CMOS,G,1.2V,v1,0.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5
259,CERN,CPA138,HM,SF130_1V2_FULL_LOCAL,2016-02-24,,TSMC,130nm,CMOS,G,1.2V,v1,0.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5
260,CERN,CPA138,HM,SF130_1V2_OVT,2016-02-24,,TSMC,130nm,CMOS,G,1.2V,v1,0.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5
261,CERN,CPA138,HM,SF130_1V2_OVT_NOB2B,2016-02-24,,TSMC,130nm,CMOS,G,1.2V,v1,0.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5
262,CERN,CPA138,HM,SF130_1V2_POWER_CLAMP_CORE_GROUND,2016-02-24,,TSMC,130nm,CMOS,G,1.2V,v1,0.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5
263,CERN,CPA138,HM,SF130_1V2_POWER_CLAMP_CORE_SUPPLY,2016-02-24,,TSMC,130nm,CMOS,G,1.2V,v1,0.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5
264,CERN,CPA138,HM,SF130_1V2_POWER_CLAMP_IO_GROUND,2016-02-24,,TSMC,130nm,CMOS,G,1.2V,v1,0.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5
265,CERN,CPA138,HM,SF130_1V2_POWER_CLAMP_IO_SUPPLY,2016-02-24,,TSMC,130nm,CMOS,G,1.2V,v1,0.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5
266,CERN,CPA138,HM,SF130_POWERCUT,2016-02-24,,TSMC,130nm,CMOS,G,,V1,0.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5
267,CERN,CPA144,JVDB,SF_GF130_1V2_1V5_POWER_CLAMP_VDD,2016-07-08,,GF,130nm,CMOS,,1.2V/1.5V,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,1.8.0.4DM,,,,
268,CERN,CPA144,JVDB,SF_GF130_1V2_1V5_POWER_CLAMP_GND,2016-07-08,,GF,130nm,CMOS,,1.2V/1.5V,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,
269,CERN,CPA144,JVDB,SF_GF130_1V2_1V5_POWER_CLAMP_DVDD,2016-07-08,,GF,130nm,CMOS,,1.2V/1.5V,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,
270,CERN,CPA144,JVDB,SF_GF130_1V2_1V5_POWER_CLAMP_DVSS,2016-07-08,,GF,130nm,CMOS,,1.2V/1.5V,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,
271,CERN,CPA144,JVDB,SF_GF130_1V2_1V5_LOCAL_CLAMP_OVT,2016-07-08,,GF,130nm,CMOS,,1.2V/1.5V,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,
272,CERN,CPA144,JVDB,SF_GF130_1V2_1V5_LOCAL_CLAMP_FULL_VDD,2016-07-08,,GF,130nm,CMOS,,1.2V/1.5V,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,
273,CERN,CPA144,JVDB,SF_GF130_1V2_1V5_LOCAL_CLAMP_FULL_DVDD,2016-07-08,,GF,130nm,CMOS,,1.2V/1.5V,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,
274,CERN,CPA144,JVDB,SF_GF130_1V2_1V5_LOCAL_CLAMP_CDM_VDD,2016-07-08,,GF,130nm,CMOS,,1.2V/1.5V,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,
275,CERN,CPA144,JVDB,SF_GF130_1V2_1V5_LOCAL_CLAMP_CDM_DVDD,2016-07-08,,GF,130nm,CMOS,,1.2V/1.5V,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,
276,CERN,CPA144,JVDB,SF_GF130_POWER_BREAKER_DVDD_VDD,2016-07-08,,GF,130nm,CMOS,,,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,
277,CERN,CPA144,JVDB,SF_GF130_POWER_BREAKER_FULL,2016-07-08,,GF,130nm,CMOS,,,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,
278,CERN,CPA144,JVDB,SF_GF130_POWER_BREAKER_VDD,2016-07-08,,GF,130nm,CMOS,,,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,
279,Hilight,CPA132,WV,SF_33_LC_2V5_ESDONSCR_ISO_2kV,2016-06-30,,TSMC,28nm,CMOS,HPC+,2.5V,SV2016_020,20160630.0,patrick.richard@hilight-semi.com ,SOFICS_TSMC_N28HPC+_ESD_2V5,SST_clamp_20160630.gds,T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3l,tn28clsp081,1.0_2p1
280,Hilight,CPA132,WV,SF_33_LC_2V5_ESDONSCR_ISO_2kV,2016-07-13,,TSMC,28nm,CMOS,HPC+,2.5V,SV2016_020,20160713.0,patrick.richard@hilight-semi.com,SOFICS_TSMC_N28HPC+_ESD_2V5,to_Hilight_20160713.gds,T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3l,tn28clsp081,1.0_2p1
281,Hilight,CPA132,WV,SF_33_LC_2V5_ESDONSCR_ISO_2kV_30u,2016-07-13,,TSMC,28nm,CMOS,HPC+,2.5V,SV2016_020,20160713.0,patrick.richard@hilight-semi.com,SOFICS_TSMC_N28HPC+_ESD_2V5,to_Hilight_20160713.gds,T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3l,tn28clsp081,1.0_2p1
282,Hilight,CPA132,WV,SF_33_LC_2V5_ESDONSCR_ISO_2kV_30u,2016-10-27,,TSMC,28nm,CMOS,HPC+,2.5V,SV2016_020,20161027.0,patrick.richard@hilight-semi.com,SOFICS_TSMC_N28HPC+_ESD_2V5,20161027_clamp_SST.gds,T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3l,tn28clsp081,1.0_2p1
283,Creative Chips,CPA125,HM,SFX_PSUB,2016-08-26,,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_26082016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
284,Creative Chips,CPA125,HM,SFX_GIPP,2016-08-26,,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_26082016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
285,Creative Chips,CPA125,HM,SFX_VBAT,2016-08-26,,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_26082016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
286,Creative Chips,CPA125,HM,SFX_VBAT_S,2016-08-26,,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_26082016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
287,Creative Chips,CPA125,HM,SFX_VCP,2016-08-26,,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_26082016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
288,Creative Chips,CPA125,HM,SFX_15V_BJT_substrateClamp,2016-08-26,,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_26082016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
289,Creative Chips,CPA125,HM,SFX_TBA_ESD_primary,2016-11-02,,TSMC,180nm,BCD,,,SV2016_021,20161102.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_02112016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
290,Creative Chips,CPA125,HM,SFX_TBA_ESD_secondary,2016-11-02,,TSMC,180nm,BCD,,,SV2016_021,20161102.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_02112016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
291,Nordic,CPA46,IB,SFX_18_12_protection_4kV_55,2016-08-18,,TSMC,55nm,CMOS,Flash,1.8V,SV2016_022,20160818.0,Ola.Bruset@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD,SFX_18_12_protection_4kV_55.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,"T-N55-CE-SP-001
T-N65-CE-SP-003","1.2
1.1"
292,Analogix,CPA147,OG,Sofics_0V9_Local_Clamp_HSTX_HSRX_iso,2019-01-16,,TSMC,28nm ,CMOS,HPC+,0.9V,SV2016_024,20190116.0,,SOFICS_TSMC_N28HPC+_ESD_0V9_SV2016_024,TSMC_28nm_Analogix_ESD_cells_16_01_2019.gds,T-N28-CL-DR-002,1.8_R,T-N28-CL-DR-002-C1,1.8a,T-N28-CL-LS-002-C1,1.0_3o,"T-N28-CL-SP-079
T-N28-CR-SP-025
T-N28-CL-SP-002","1.0_2P6
1.0_2p2
1.0_2p2"
293,Analogix,CPA147,OG,Sofics_0V9_Powerclamp_Analog_iso,2019-01-16,,TSMC,28nm ,CMOS,HPC+,0.9V,SV2016_024,20190116.0,,SOFICS_TSMC_N28HPC+_ESD_0V9_SV2016_024,TSMC_28nm_Analogix_ESD_cells_16_01_2019.gds,T-N28-CL-DR-002,1.8_R,T-N28-CL-DR-002-C1,1.8a,T-N28-CL-LS-002-C1,1.0_3o,"T-N28-CL-SP-079
T-N28-CR-SP-025
T-N28-CL-SP-002","1.0_2P6
1.0_2p2
1.0_2p2"
294,Analogix,CPA147,OG,Sofics_1V8_Powerclamp_Analog_iso,2019-01-16,,TSMC,28nm ,CMOS,HPC+,1.8V,SV2016_024,20190116.0,,SOFICS_TSMC_N28HPC+_ESD_0V9_SV2016_024,TSMC_28nm_Analogix_ESD_cells_16_01_2019.gds,T-N28-CL-DR-002,1.8_R,T-N28-CL-DR-002-C1,1.8a,T-N28-CL-LS-002-C1,1.0_3o,"T-N28-CL-SP-079
T-N28-CR-SP-025
T-N28-CL-SP-002","1.0_2P6
1.0_2p2
1.0_2p2"
295,Analogix,CPA147,OG,Sofics_1V8_Local_Clamp_VX_DNW,2017-07-13,,TSMC,28nm ,CMOS,HPC+,1.8V,SV2016_024,20170713.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_1V8,TSMC_28nm_Analogix_ESD_Clamp_VX_13_07_2017.gds,T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6
296,Analogix,CPA147,OG,Sofics_Secondary_Protection_HSRX,2016-12-01,,TSMC,28nm ,CMOS,HPC+,,SV2016_024,20161201.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6
297,Etopus,CPA173,JVDB,Sofics_016_LV_LC_ESDON_2kV,2017-01-25,,TSMC,16nm,FinFET,,,SV2017_001,20170125.0,emily.au@etopus.com,SOFICS_TSMC_N16FFC_ESD_LVIO,TSMC_16FFC_Etopus_cells_20170125.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.3
1.1",T-N16-CL-DR-032-C1,1.1a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2
298,Etopus,CPA173,JVDB,Sofics_016_0V9_PC_RCBDSCR,2017-01-25,,TSMC,16nm,FinFET,,0.9V,SV2017_001,20170125.0,emily.au@etopus.com,SOFICS_TSMC_N16FFC_ESD_0V9,TSMC_16FFC_Etopus_cells_20170125.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.3
1.1",T-N16-CL-DR-032-C1,1.1a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2
299,Etopus,CPA173,JVDB,Sofics_016_1V1_PC_RCBDSCR,2017-01-25,,TSMC,16nm,FinFET,,1.1V,SV2017_001,20170125.0,emily.au@etopus.com,SOFICS_TSMC_N16FFC_ESD_1V1,TSMC_16FFC_Etopus_cells_20170125.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.3
1.1",T-N16-CL-DR-032-C1,1.1a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2
300,Advanced Bionics,CPA79,WV,SF_4V_SMOS_4k,2017-02-09,,TSMC,180nm,LDMOS,LP,18V,SV2017_002,20170209.0,Scott.Arfin@advancedbionics.com,SOFICS_TSMC_CV018LP_ESD_4V,SF_to_AB_2017_02_09.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,,,
301,Advanced Bionics,CPA79,WV,SF_DD_HV,2018-04-06,,TSMC,180nm,LDMOS,LP,18V,SV2017_002,20180405.0,"Patel, Gaurang <Gaurang.Patel@advancedbionics.com>",SOFICS_TSMC_CV018LP_ESD_18V_SV2017_002,SF_to_AB_2018_04_05.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,,,
302,Advanced Bionics,CPA79,WV,SF_18V_2kV_RCS2,2018-05-03,,TSMC,180nm,LDMOS,LP,18V,SV2017_002,20180503.0,"Patel, Gaurang <Gaurang.Patel@advancedbionics.com>",SOFICS_TSMC_CV018LP_ESD_18V_SV2017_002,SF_to_AB_2018_05_03.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,,,
303,Advanced Bionics,CPA79,WV,SF_4V_SMOS_G2_RC_NMOS,2018-05-03,,TSMC,180nm,LDMOS,LP,4V,SV2017_002,20180503.0,"Patel, Gaurang <Gaurang.Patel@advancedbionics.com>",SOFICS_TSMC_CV018LP_ESD_4V_SV2017_002,SF_to_AB_2018_05_03.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,,,
304,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP1,2018-05-30,,TSMC,180nm,LDMOS,LP,18V,SV2017_002,20180530.0,"Patel, Gaurang <Gaurang.Patel@advancedbionics.com>",SOFICS_TSMC_CV018LP_ESD_18V_SV2017_002,SF_to_AB_2018_05_30.gds,T-018-LO-DR-001,2.15,T-018-LO-DR-001-C1,2.15a,T-018-CV-SP-018-C1,,,
305,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP3_LC,2018-05-30,,TSMC,180nm,LDMOS,LP,18V,SV2017_002,20180530.0,"Patel, Gaurang <Gaurang.Patel@advancedbionics.com>",SOFICS_TSMC_CV018LP_ESD_18V_SV2017_002,SF_to_AB_2018_05_30.gds,T-018-LO-DR-001,2.15,T-018-LO-DR-001-C1,2.15a,T-018-CV-SP-018-C1,,,
306,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP3_PC,2018-05-30,,TSMC,180nm,LDMOS,LP,18V,SV2017_002,20180530.0,"Patel, Gaurang <Gaurang.Patel@advancedbionics.com>",SOFICS_TSMC_CV018LP_ESD_18V_SV2017_002,SF_to_AB_2018_05_30.gds,T-018-LO-DR-001,2.15,T-018-LO-DR-001-C1,2.15a,T-018-CV-SP-018-C1,,,
307,EM microelectronics,CPA151,HM,SOFICS_TSMC180_GII_1V8_DTSCR,2017-02-14,,TSMC,180nm,BCD,GEN III,1.8V,SV2017_003,20170214.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_5V,SOFICS_EM_TSMC180_LV_clamps.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
308,EM microelectronics,CPA151,HM,SOFICS_TSMC180_GII_5V_SCRMOS,2017-02-14,,TSMC,180nm,BCD,GEN III,5V,SV2017_003,20170214.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_5V,SOFICS_EM_TSMC180_LV_clamps.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
309,EM microelectronics,CPA151,HM,SOFICS_TSMC180_GII_1V8_DTSCR,2017-02-22,,TSMC,180nm,BCD,GEN III,1.8V,SV2017_003,20170222.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
310,EM microelectronics,CPA151,HM,SOFICS_TSMC180_GII_24V_ZT_HHISCR_RCS_2kV,2017-02-22,,TSMC,180nm,BCD,GEN III,24V,SV2017_003,20170222.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
311,EM microelectronics,CPA151,HM,SOFICS_TSMC180_GII_24V_ZT_HHISCR_RCS_6kV,2017-02-22,,TSMC,180nm,BCD,GEN III,24V,SV2017_003,20170222.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
312,EM microelectronics,CPA151,HM,SOFICS_TSMC180_GII_24V_ZT_HHISCR_RCS_6kV,2017-02-24,,TSMC,180nm,BCD,GEN III,24V,SV2017_003,20170224.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_240217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
313,EM microelectronics,CPA151,HM,pdio_esd_ga_nbl_20_v2_3t_9f_w80_2kV_lowCAP,2017-03-23,,TSMC,180nm,BCD,GEN III,,SV2017_003,20170323.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6
314,EM microelectronics,CPA151,HM,pdio_esd_ga_nbl_20_v2_3t_18f_W120_6kV_lowCAP,2017-03-23,,TSMC,180nm,BCD,GEN III,,SV2017_003,20170323.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6
315,EM microelectronics,CPA151,HM,pdio_esd_ga_nbl_20_v2_3t_12f_w60_2kV_lowCAP,2017-03-24,,TSMC,180nm,BCD,GEN III,,SV2017_003,20170324.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_240217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6
316,EM microelectronics,CPA151,HM,pdio_esd_ga_nbl_20_v2_3t_9f_w80_2kV_nolowCAP,2017-03-29,,TSMC,180nm,BCD,GEN III,,SV2017_003,20170329.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6
317,EM microelectronics,CPA151,HM,pdio_esd_ga_nbl_20_v2_3t_18f_W120_6kV_nolowCAP,2017-03-29,,TSMC,180nm,BCD,GEN III,,SV2017_003,20170329.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6
318,EM microelectronics,CPA151,HM,pdio_esd_ga_nbl_20_v2_3t_9f_w80_2kV_lowCAP,2017-03-29,,TSMC,180nm,BCD,GEN III,,SV2017_003,20170329.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_240217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6
319,EM microelectronics,CPA151,HM,pdio_esd_ga_nbl_24_v2_3t_9f_w80_2kV,2017-03-30,,TSMC,180nm,BCD,GEN III,,SV2017_003,20170330.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6
320,EM microelectronics,CPA151,HM,pdio_esd_ga_nbl_24_v2_3t_12f_w60_2kV,2017-03-30,,TSMC,180nm,BCD,GEN III,,SV2017_003,20170330.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6
321,EM microelectronics,CPA151,HM,pdio_esd_ga_nbl_24_v2_3t_17f_w120_6kV,2017-03-30,,TSMC,180nm,BCD,GEN III,,SV2017_003,20170330.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_240217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6
322,Intel,CPA150,IB,SF_GF90_LOWCAP_ESD_200VHBM_10fF,2017-02-23,,GF,90nm,,,,SV2017_004,20170223.0,deepakx.pancholi@intel.com,SOFICS_GF_9HPBICMOS_ESD,Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB23.gds,,,,,,,,
323,Intel,CPA150,IB,SF_GF90_LOWCAP_4F_ESD_500VHBM_50fF,2017-02-23,,GF,90nm,,,,SV2017_004,20170223.0,deepakx.pancholi@intel.com,SOFICS_GF_9HPBICMOS_ESD,Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB23.gds,,,,,,,,
324,Intel,CPA150,IB,SF_GF90_DUALDIODE_8F_ESD_2kVHBM,2017-02-23,,GF,90nm,,,,SV2017_004,20170223.0,deepakx.pancholi@intel.com,SOFICS_GF_9HPBICMOS_ESD,Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB23.gds,,,,,,,,
325,Intel,CPA150,IB,SF_GF90_FULL_LOCAL_DTSCR_ESD_2kVHBM,2017-02-23,,GF,90nm,,,,SV2017_004,20170223.0,deepakx.pancholi@intel.com,SOFICS_GF_9HPBICMOS_ESD,Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB23.gds,,,,,,,,
326,Intel,CPA150,IB,SF_GF90_LOCAL_RCSCR_3V3_2KVHBM,2017-02-23,,GF,90nm,,,,SV2017_004,20170223.0,deepakx.pancholi@intel.com,SOFICS_GF_9HPBICMOS_ESD,Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB23.gds,,,,,,,,
327,Intel,CPA150,IB,SF_GF90_PC_RCSCR_3V3_2KVHBM,2017-02-23,,GF,90nm,,,,SV2017_004,20170223.0,deepakx.pancholi@intel.com,SOFICS_GF_9HPBICMOS_ESD,Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB23.gds,,,,,,,,
328,Intel,CPA150,IB,SF_GF90_B2BDIODES_ESD_2kVHBM,2017-02-23,,GF,90nm,,,,SV2017_004,20170223.0,deepakx.pancholi@intel.com,SOFICS_GF_9HPBICMOS_ESD,Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB23.gds,,,,,,,,
329,Nordic,CPA46,IB,SFX_12_MRX_RF_IN_protection_DIODES,2017-03-07,,TSMC,55nm,CMOS,Flash,1.2V,"v0.1 
(should be SV2017_005)",0.0,"Hergot, Christian <Christian.Hergot@nordicsemi.no>",SOFICS_TSMC_55Flash_ESD_1V2end,SFX_12_MRX_RF_IN_protection.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
330,Nordic,CPA46,IB,SFX_12_MRX_RF_IN_protection_DTSCR,2017-03-07,,TSMC,55nm,CMOS,Flash,1.2V,"v0.1
(should be SV2017_005)",0.0,"Hergot, Christian <Christian.Hergot@nordicsemi.no>",SOFICS_TSMC_55Flash_ESD_1V2end,SFX_12_MRX_RF_IN_protection.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
331,Hiji (HHT),CPA154,JVDB,Sofics_TSMC180_GII_HV_Dual_diode,2017-03-16,,TSMC,180nm,BCD,GEN III,,SV2017_006,20170316.0,Yusuke Fukuda[HHT] <yusuke.fukuda@hht.co.jp>,SOFICS_TSMC_N180BCD2_ESD_HV,Sofics_TEG.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a, T-018-CV-SP-018-C1,1.6b, T-018-CV-SP-018,1.6
332,Hiji (HHT),CPA154,JVDB,Sofics_TSMC180_GII_HV_Dual_diode_SUB,2017-03-16,,TSMC,180nm,BCD,GEN III,,SV2017_006,20170316.0,Yusuke Fukuda[HHT] <yusuke.fukuda@hht.co.jp>,SOFICS_TSMC_N180BCD2_ESD_HV,Sofics_TEG.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a, T-018-CV-SP-018-C1,1.6b, T-018-CV-SP-018,1.6
333,Hiji (HHT),CPA154,JVDB,Sofics_TSMC180_GII_T45_H20_2kV,2017-03-16,,TSMC,180nm,BCD,GEN III,,SV2017_006,20170316.0,Yusuke Fukuda[HHT] <yusuke.fukuda@hht.co.jp>,SOFICS_TSMC_N180BCD2_ESD_45V,Sofics_TEG.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a, T-018-CV-SP-018-C1,1.6b, T-018-CV-SP-018,1.6
334,Hiji (HHT),CPA154,JVDB,Sofics_TSMC180_GII_T55_H20_2kV,2017-03-16,,TSMC,180nm,BCD,GEN III,,SV2017_006,20170316.0,Yusuke Fukuda[HHT] <yusuke.fukuda@hht.co.jp>,SOFICS_TSMC_N180BCD2_ESD_55V,Sofics_TEG.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a, T-018-CV-SP-018-C1,1.6b, T-018-CV-SP-018,1.6
335,ADI,CPA63,KD,BSCR36_IEC_ESD_SOFICS_RCS6_26f_SCR_6f,2017-03-28,,TSMC,180nm,BCD,GEN I,,SV2017_007,20170328.0,,SOFICS_TSMC_180nm_ESD_60V,BSCR36_IEC_ESD_SOFICS_updatesMAR17.gds,n/a,n/a,n/a,n/a,n/a,n/a,n/a,n/a
336,ADI,CPA63,KD,BSCR36_IEC_ESD_SOFICS_RCS6_26f,2017-03-28,,TSMC,180nm,BCD,GEN I,,SV2017_007,20170328.0,"Casey, David' <David.Casey@analog.com>; 'White, Liam' <Liam.White@analog.com>; 'Finnan, Mark' <Mark.Finnan@analog.com>; 'Parthasarathy, Srivatsan' <Srivatsan.Parthasarathy@analog.com>; 'Zhou, Paul' <Paul.Zhou@analog.com>; 'Zhao, James' <James.Zhao@analog.com>; 'Clarke, Dave' <Dave.Clarke@analog.com>; 'Greaney, Sean' <Sean.Greaney@analog.com>; 'Hajjar, Jean-Jacques' <Jean-Jacques.Hajjar@analog.com>; 'Benjamin Van Camp' <bvancamp@sofics.com>; 'Moane, Brian' <Brian.Moane@analog.com>",SOFICS_TSMC_180nm_ESD_60V,BSCR36_IEC_ESD_SOFICS_updatesMAR17.gds,n/a,n/a,n/a,n/a,n/a,n/a,n/a,n/a
337,Graphcore,CPA157,OM,Sofics_PC_RCBDSCR_W10_H,2017-06-21,,TSMC,16nm,FinFETs,,,SV2017_008,20170621.0,Phil Horsfield <Phil.Horsfield@graphcore.ai>,SOFICS_TSMC_N16FFP_ESD_0V8,TSMC_16FFP_Graphcore_cells_20170621.gds,T-N16-CL-DR-002,1.3,T-N16-CL-DR-002-C1,1.3a,T-N16-CL-LS-004-C1,1.0_1e,T-N16-CL-SP-010,1d0_2p2
338,HHGrace,CPA131,WV,PLVDDH_ESD_1,2017-06-20,,HHGrace,110nm,CMOS,ULL,,SV2017_009,20170620.0,Bin Lv (HHGrace DE) <Bin.Lv@hhgrace.com>,SOFICS_HHGrace_110nm_ESD_5V,Sofics_cells_HHGrace_110nm_20_06_2017.gds,DM-FS11Q7P6-TLR-1477-0061,0.61,HG_FS11Q7P6_DRC_Cal,1.5,HG_F011Q7E6_LVS_Cal,1.3,,
339,HHGrace,CPA131,WV,PLVSSH_ESD_1,2017-06-20,,HHGrace,110nm,CMOS,ULL,,SV2017_009,20170620.0,Bin Lv (HHGrace DE) <Bin.Lv@hhgrace.com>,SOFICS_HHGrace_110nm_ESD_5V,Sofics_cells_HHGrace_110nm_20_06_2017.gds,DM-FS11Q7P6-TLR-1477-0061,0.61,HG_FS11Q7P6_DRC_Cal,1.5,HG_F011Q7E6_LVS_Cal,1.3,,
340,HHGrace,CPA131,WV,PLVDDH_ESD_2,2017-06-20,,HHGrace,110nm,CMOS,ULL,,SV2017_009,20170620.0,Bin Lv (HHGrace DE) <Bin.Lv@hhgrace.com>,SOFICS_HHGrace_110nm_ESD_5V,Sofics_cells_HHGrace_110nm_20_06_2017.gds,DM-FS11Q7P6-TLR-1477-0061,0.61,HG_FS11Q7P6_DRC_Cal,1.5,HG_F011Q7E6_LVS_Cal,1.3,,
341,HHGrace,CPA131,WV,PLVSSH_ESD_2,2017-06-20,,HHGrace,110nm,CMOS,ULL,,SV2017_009,20170620.0,Bin Lv (HHGrace DE) <Bin.Lv@hhgrace.com>,SOFICS_HHGrace_110nm_ESD_5V,Sofics_cells_HHGrace_110nm_20_06_2017.gds,DM-FS11Q7P6-TLR-1477-0061,0.61,HG_FS11Q7P6_DRC_Cal,1.5,HG_F011Q7E6_LVS_Cal,1.3,,
342,HHGrace,CPA131,WV,PLVDD_ESD,2017-06-20,,HHGrace,110nm,CMOS,ULL,,SV2017_009,20170620.0,Bin Lv (HHGrace DE) <Bin.Lv@hhgrace.com>,SOFICS_HHGrace_110nm_ESD_1V5,Sofics_cells_HHGrace_110nm_20_06_2017.gds,DM-FS11Q7P6-TLR-1477-0061,0.61,HG_FS11Q7P6_DRC_Cal,1.5,HG_F011Q7E6_LVS_Cal,1.3,,
343,HHGrace,CPA131,WV,PLBMUX_HVTIO_ESD,2017-06-20,,HHGrace,110nm,CMOS,ULL,,SV2017_009,20170620.0,Bin Lv (HHGrace DE) <Bin.Lv@hhgrace.com>,SOFICS_HHGrace_110nm_ESD_5V,Sofics_cells_HHGrace_110nm_20_06_2017.gds,DM-FS11Q7P6-TLR-1477-0061,0.61,HG_FS11Q7P6_DRC_Cal,1.5,HG_F011Q7E6_LVS_Cal,1.3,,
344,IDT,CPA161,JVDB,Sofics_TSMC180_GII_T45_H40_2CR_min_area_Gen3_DPWonly,2017-08-18,,TSMC,180nm,BCD,GEN III,,SV2017_011,20170818.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn
345,IDT,CPA161,JVDB,Sofics_TSMC180_GII_T45_H40_2CR_min_area_Gen3_HVNWSHN,2017-08-18,,TSMC,180nm,BCD,GEN III,,SV2017_011,20170818.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn
346,IDT,CPA161,JVDB,Sofics_TSMC180_GII_T45_H40_2CR_min_area_Gen3_HVNW,2017-08-18,,TSMC,180nm,BCD,GEN III,,SV2017_011,20170818.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn
347,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_SHNHVNW_T45_H20,2017-08-18,,TSMC,180nm,BCD,GEN III,,SV2017_011,20170818.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn
348,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_SHNHVNW_T55_H40,2017-08-18,,TSMC,180nm,BCD,GEN III,,SV2017_011,20170818.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn
349,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_SHNHVNW_T65_H40,2017-08-18,,TSMC,180nm,BCD,GEN III,,SV2017_011,20170818.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn
350,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_SHNNDD_HV18_RCS_4CR_1k_8kV,2017-08-18,,TSMC,180nm,BCD,GEN III,,SV2017_011,20170818.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn
351,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_NDD_HV18_RCS_4CR_1k_8kV,2017-08-18,,TSMC,180nm,BCD,GEN III,,SV2017_011,20170818.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn
352,Rockley Photonics,CPA162,JVDB,Sofics_016_LV_LC_ESDON_UP_ISO_100V,2017-11-22,,TSMC,16nm,FinFET,FFC,,SV2017_012,20171122.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_LV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3
353,Rockley Photonics,CPA162,JVDB,Sofics_016_1V8_2V5_3V3_LC_DD_ISO_2kV,2017-11-22,,TSMC,16nm,FinFET,,,SV2017_012,20171122.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_HV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3
354,GUC,CPA116,JVDB,Sofics_016_1V8_LC_ESDON_2HD_ISO_1kV,2018-02-14,S:\3 - Technical\1 - Projects\GlobalUnichip\16nmFinFET\D2 - TDK 20180208,TSMC,16nm,finFET,,1.8V,SV2018_001,20180214.0,Tony Chen <tony.chen@guc-asic.com>,SOFICS_TSMC_N16FFC_ESD_1V8_SV2008_001,TSMC_16FFC_GUC_cells_20180214.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3
355,DecaWave,CPA163,BS,SFX_TSMC40ULP_ESD_ANT,2018-03-06,,TSMC,40nm,CMOS,,,SV2018_002,20180306.0,Paul Grogan <paul.grogan@decawave.com>,SOFICS_TSMC_CLN40ULP_ESD_RF_SV2018_002,Sofics_TSMC40ULP_Decawave_v1.0.gds,T-N40-CL-DR-023,1.3,T-N45-CL-DR-001-C1,2.4b,T-N40-CL-LS-001-C1,v2.0_1j,T-N40-CL-SP-034,1.1_1
356,DecaWave,CPA163,BS,SFX_TSMC40ULP_ESD_ANT,2018-03-13,,TSMC,40nm,CMOS,,,SV2018_002,20180313.0,Paul Grogan <paul.grogan@decawave.com>,SOFICS_TSMC_CLN40ULP_ESD_RF_SV2018_002,Sofics_TSMC40ULP_Decawave_v1.1.gds,T-N40-CL-DR-023,1.3,T-N45-CL-DR-001-C1,2.4b,T-N40-CL-LS-001-C1,v2.0_1j,T-N40-CL-SP-034,1.1_1
357,DecaWave,CPA163,BS,SFX_TSMC40ULP_ESD_ANT,2018-03-16,,TSMC,40nm,CMOS,,,SV2018_002,20180316.0,Paul Grogan <paul.grogan@decawave.com>,SOFICS_TSMC_CLN40ULP_ESD_RF_SV2018_002,Sofics_TSMC40ULP_Decawave_v1.1.gds,T-N40-CL-DR-023,1.3,T-N45-CL-DR-001-C1,2.4b,T-N40-CL-LS-001-C1,v2.0_1j,T-N40-CL-SP-034,1.1_1
358,DecaWave,CPA163,BS,SFX_TSMC40ULP_ESD_ANT,2018-03-16,,TSMC,40nm,CMOS,,,SV2018_002,20180322.0,Paul Grogan <paul.grogan@decawave.com>,SOFICS_TSMC_CLN40ULP_ESD_RF_SV2018_002,Sofics_TSMC40ULP_Decawave_v1.1.gds,T-N40-CL-DR-023,1.3,T-N45-CL-DR-001-C1,2.4b,T-N40-CL-LS-001-C1,v2.0_1j,T-N40-CL-SP-034,1.1_1
359,Wisekey,CPA156,WV,3.3V USB;,2018-03-15,S:\3 - Technical\1 - Projects\Wisekey\TSA1 - Atmel 130nm 150nm\D - Deliveries\20180315_3V3_and_5V_cells_with_variations,Atmel,130nm,CMOS,,3.3V,,,,,,,,,,,,,
360,Wisekey,CPA156,WV,5V,2018-03-15,S:\3 - Technical\1 - Projects\Wisekey\TSA1 - Atmel 130nm 150nm\D - Deliveries\20180315_3V3_and_5V_cells_with_variations,Atmel,130nm,CMOS,,5C,,,,,,,,,,,,,
361,Intel,CPA150,IB,SF_GF90_VPP_PROTECTION_ESD_2kVHBM,2018-03-22,,GF,90nm,,,,,,,,,,,,,,,,
362,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_SHN_HV18_RCS_4CR_1k_8kV_withBP,2018-04-18,,TSMC,180nm,BCD,GEN III,,SV2018_003,20180418.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_18_SV2018_003,Sofics_TSMC180_GenIII_cells_20180418.gds,T-018-CV-DR-032,1.2_2,T-018-CV-DR-032-C1,1.2_2a,,,,
363,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_T45_H40_2CR_DPW_GBx2_withBP,2018-04-18,,TSMC,180nm,BCD,GEN III,,SV2018_003,20180418.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_40_SV2018_003,Sofics_TSMC180_GenIII_cells_20180418.gds,T-018-CV-DR-032,1.2_2,T-018-CV-DR-032-C1,1.2_2a,,,,
364,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_T45_H40_2CR_DPW_noPsub_withBP,2018-04-18,,TSMC,180nm,BCD,GEN III,,SV2018_003,20180418.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_40_SV2018_003,Sofics_TSMC180_GenIII_cells_20180418.gds,T-018-CV-DR-032,1.2_2,T-018-CV-DR-032-C1,1.2_2a,,,,
365,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_T45_H40_2CR_HVNW_noPsub_withBP,2018-04-18,,TSMC,180nm,BCD,GEN III,,SV2018_003,20180418.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_40_SV2018_003,Sofics_TSMC180_GenIII_cells_20180418.gds,T-018-CV-DR-032,1.2_2,T-018-CV-DR-032-C1,1.2_2a,,,,
366,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_T45_H40_2CR_HVNW_withBP,2018-04-18,,TSMC,180nm,BCD,GEN III,,SV2018_003,20180418.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_40_SV2018_003,Sofics_TSMC180_GenIII_cells_20180418.gds,T-018-CV-DR-032,1.2_2,T-018-CV-DR-032-C1,1.2_2a,,,,
367,Creative Chips,CPA125,HM,SFX_Bi_H150,2018-05-23,,TSMC,180nm,BCD,,,SV2018_004,20180523.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,SFX_Bi_H150.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
368,CERN,CPA167,SVW,SF_1V2_POWER_CLAMP_CORE_SUPPLY_SMALL,2018-05-25,S:\3 - Technical\1 - Projects\CERN\CPA167 - Consulting TSMC 65nm\1 - Deliverables,TSMC,65nm,CMOS,,1.2V,SV2018_005,20180525.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N65LP_ESD_1V2,,T-N65-CL-DR-001,2.0,T-N65-CL-DR-001-C1,2.0b,T-N65-CL-LS-001-C1,1.5a,T-N65-CM-SP-007,1.7
369,Tektronix,CPA168,IB,Sofics_028_1V8_LowCap_200V,2018-08-20,,TSMC,28nm,CMOS,,1.8V,SV2018_006,20180820.0,Mikael.Sahrling@tektronix.com,SOFICS_TSMC_CLN28HP_ESD_1V8_SV2018_006,SOFICS_TSMC28_ESD_TEKTRONIX_20180820.gds,T-N28-CL-DR-002,1.4,T-N28-CL-DR-002-C1,1.4a,T-N28-CL-LS-002-C1,1.0_31,T-N28-CL-SP-079,1.0_2p8
370,Phoelex,CPA169,OG,Sofics_28n_1V_LowCap_200V,2018-09-04,,TSMC,28nm,CMOS,,1V,SV2018_007,20180904.0,amir@phoelex.com,SOFICS_TSMC_CLN28HP_ESD_1V_SV2018_007,SOFICS_TSMC28_ESD_PHOELEX_20180904.gds,T-N28-CL-DR-002,1.4,T-N28-CL-DR-002-C1,1.4a,T-N28-CL-LS-002-C1,1.0_31,T-N28-CL-SP-079,1.0_2p8
371,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_SHN_HV18_RCS_4CR_1k_8kV_withBP,2018-09-07,,TSMC,180nm,BCD,GEN III,,SV2018_008,20180907.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_18_SV2018_008,Sofics_TSMC180_GenIII_cells_20180907.gds,T-018-CV-DR-032,1.3_1,T-018-CV-DR-032-C1,1.3_1a,T-018-CV-SP-027-C1,1.3a,,
372,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_T45_H40_2CR_DPW_GBx2_withBP,2018-09-07,,TSMC,180nm,BCD,GEN III,,SV2018_008,20180907.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_18_SV2018_008,Sofics_TSMC180_GenIII_cells_20180907.gds,T-018-CV-DR-032,1.3_1,T-018-CV-DR-032-C1,1.3_1a,T-018-CV-SP-027-C1,1.3a,,
373,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_T45_H40_2CR_DPW_noPsub_withBP,2018-09-07,,TSMC,180nm,BCD,GEN III,,SV2018_008,20180907.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_18_SV2018_008,Sofics_TSMC180_GenIII_cells_20180907.gds,T-018-CV-DR-032,1.3_1,T-018-CV-DR-032-C1,1.3_1a,T-018-CV-SP-027-C1,1.3a,,
374,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_T45_H40_2CR_HVNW_noPsub_withBP,2018-09-07,,TSMC,180nm,BCD,GEN III,,SV2018_008,20180907.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_18_SV2018_008,Sofics_TSMC180_GenIII_cells_20180907.gds,T-018-CV-DR-032,1.3_1,T-018-CV-DR-032-C1,1.3_1a,T-018-CV-SP-027-C1,1.3a,,
375,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_T45_H40_2CR_HVNW_withBP,2018-09-07,,TSMC,180nm,BCD,GEN III,,SV2018_008,20180907.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_18_SV2018_008,Sofics_TSMC180_GenIII_cells_20180907.gds,T-018-CV-DR-032,1.3_1,T-018-CV-DR-032-C1,1.3_1a,T-018-CV-SP-027-C1,1.3a,,
376,Nordic,CPA46,IB,SFX_Lowcap_ANT_12_DTSCR_LC_4kV_55,2018-09-24,,TSMC,55nm,CMOS,Flash,1.2V,SV2018_009,20181005.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_55Flash_ESD_12_SV2018_009,Sofics_TSMC_55Flash_ESD_12LOWCAPLC_20181005.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
377,HCL,CPA172,WV,SF_1V8_LC_ESDON_HD,2018-10-30,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,1.8V,SV2018_010,20181030.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,SF_to_HCL_2018_10_30.gds,T-018-CV-DR-007,1.1,T-018-CV-DR-007-C1,1.1a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
378,HCL,CPA172,WV,SF_1V8_PC_RCBDSCR_13,2018-10-30,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,1.8V,SV2018_010,20181030.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,SF_to_HCL_2018_10_30.gds,T-018-CV-DR-007,1.1,T-018-CV-DR-007-C1,1.1a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
379,HCL,CPA172,WV,SF_18V_LC,2018-10-30,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,18V,SV2018_010,20181030.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_18V_SV2018_010,SF_to_HCL_2018_10_30.gds,T-018-CV-DR-007,1.1,T-018-CV-DR-007-C1,1.1a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
380,HCL,CPA172,WV,SF_18V_PC,2018-10-30,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,18V,SV2018_010,20181030.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_18V_SV2018_010,SF_to_HCL_2018_10_30.gds,T-018-CV-DR-007,1.1,T-018-CV-DR-007-C1,1.1a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
381,HCL,CPA172,WV,SF_18V_LC,2018-11-05,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,18V,SV2018_010,20181105.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,SF_to_HCL_2018_11_05.gds,T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
382,HCL,CPA172,WV,SF_18V_PC,2018-11-05,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,18V,SV2018_010,20181105.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,SF_to_HCL_2018_11_05.gds,T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
383,HCL,CPA172,WV,SF_18V_LC_v3,2019-07-29,,TSMC,180nm,BCD,,18V,SV2018_010,20190729.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,SF_to_HCL_2019_07_29.gds,T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
384,Intel,CPA150,IB,Local RCSCR,2018-12-01,,GF,90nm,,,,,,,,,,,,,,,,
385,Intel,CPA150,IB,Low Cap ESDON,2018-12-01,,GF,90nm,,,,,,,,,,,,,,,,
386,AMS,CPA174,HM,Sofics_1Vneg_ESDprot_buscell,2019-01-09,,TSMC,,,,,SV2019_001,20190109.0,,SOFICS_TSMC_CLN40ULP_ESD_1V_SV2019_001,Sofics_1Vneg_ESDprot_buscell.gds,T-N40-CL-DR-023,1.3,T-N45-CL-DR-001-C1,2.4b,T-N40-CL-LS-001-C1,v2.0_1j,T-N40-CL-SP-034,1.1_1
387,CCET,CPA176,WF,LC_1OUT_8kV_W200,2023-06-04,,TSMC,250nm,BCD,GEN III,,SV2019_002,20190607.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,Cell_Delivery_30_01_2019,T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5
388,CCET,CPA176,WF,LC_OUT_4kV_W100,2023-08-23,,TSMC,250nm,BCD,GEN III,,SV2019_002,20190607.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,IO_RING_XS_Sofics.gds,T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5
389,Luxtera,CPA179,JVDB,Sofics_075_090_V_RCBDSCR_HV_ISO,2019-03-12,,TSMC,7nm,FinFET,,0.75V/0.9V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N7FF_ESD_LV,Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
390,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_1KV_HVT,2019-03-12,,TSMC,7nm,FinFET,,0.9V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N7FF_ESD_LV,Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
391,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_1KV,2019-03-12,,TSMC,7nm,FinFET,,0.9V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N7FF_ESD_LV,Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
392,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_15FF,2019-03-12,,TSMC,7nm,FinFET,,0.9V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N7FF_ESD_LV,Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
393,Luxtera,CPA179,JVDB,Sofics_180_V_RCMBDSCR_ISO,2019-09-19,,TSMC,7nm,FinFET,,1.8V,SV2019_003,20190919.0,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N7FF_ESD_1V8_SV2019_003,Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
394,Luxtera,CPA179,JVDB,Sofics_VSS_B2B_Diode,2019-03-12,,TSMC,7nm,FinFET,,0V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N7FF_ESD_LV,Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
395,Semtech,CPA175,WV,SF_33_LC_Dual_diode,2019-02-19,,TSMC,40nm,CMOS,,3.3V,SV2019_004,20190219.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190219.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2
396,Semtech,CPA175,WV,SF_33_PC_DTSCR,2019-02-19,,TSMC,40nm,CMOS,,3.3V,SV2019_004,20190219.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190219.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2
397,Semtech,CPA175,WV,SF_33_LC_Dual_diode,2019-02-27,,TSMC,40nm,CMOS,,3.3V,SV2019_004,20190227.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190227.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2
398,Semtech,CPA175,WV,SF_33_PC_DTSCR,2019-02-27,,TSMC,40nm,CMOS,,3.3V,SV2019_004,20190227.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190227.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2
399,Semtech,CPA175,WV,SF_33_LC_RCSCR,2019-02-27,,TSMC,40nm,CMOS,,3.3V,SV2019_004,20190227.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190227.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2
400,Semtech,CPA175,WV,SF_10_PC_RCBDSCR,2019-02-27,,TSMC,40nm,CMOS,,1V,SV2019_004,20190227.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_1V0_SV2019_004,SF_to_Semtech_20190227.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2
401,Semtech,CPA175,WV,SF_antipar_diodes,2019-02-27,,TSMC,40nm,CMOS,,0V,SV2019_004,20190227.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_1V0_SV2019_004,SF_to_Semtech_20190227.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2
402,Semtech,CPA175,WV,SF_33_sec_DD,2019-03-06,,TSMC,40nm,CMOS,,3.3V,SV2019_004,20190306.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190306.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2
403,Semtech,CPA175,WV,SF_33_sec_DTSCR,2019-03-06,,TSMC,40nm,CMOS,,3.3V,SV2019_004,20190306.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190306.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2
404,Semtech,CPA175,WV,SF_33_LC_DTSCR_RF,2019-03-06,,TSMC,40nm,CMOS,,3.3V,SV2019_004,20190306.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190306.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2
405,Semtech,CPA175,WV,SF_33_LC_Dual_dioe_RF_1kV,2019-03-06,,TSMC,40nm,CMOS,,3.3V,SV2019_004,20190306.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190306.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2
406,Semtech,CPA175,WV,SF_33_LC_RCSCR_RF,2019-03-12,,TSMC,40nm,CMOS,,3.3V,SV2019_004,20190312.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190312.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2
407,Sofics,,,Katamarom,2019-03-22,,TSMC,,,,,SV2019_005,20190321.0,Feng-Mei Yang ,SOFICS_TSMC_N7FF_ESD_TEG,TMKW72_C11.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
408,Avera,CPA183,BS,SFX_LC_CDM_DD,2019-07-12,,TSMC,7nm,FinFET,,1.2V,SV2019_006,20190614.0,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V2_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
409,Avera,CPA183,BS,XSR_DD_10x10,2019-07-12,,TSMC,7nm,FinFET,,1.2V,SV2019_006,20190614.0,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V2_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
410,Avera,CPA183,BS,XSR_DD_NPGR,2019-07-12,,TSMC,7nm,FinFET,,1.2V,SV2019_006,20190619.0,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V2_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
411,Avera,CPA183,BS,SFX_090_V_RCMBDSCR_HV_M1_9,2019-07-12,,TSMC,7nm,FinFET,,0.9V,SV2019_006,20190619.0,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_0V9_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
412,Avera,CPA183,BS,SFX_120_V_RCBDSCR_M1_9,2019-07-12,,TSMC,7nm,FinFET,,1.2V,SV2019_006,20190619.0,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V2_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
413,Avera,CPA183,BS,SFX_180_V_RCBDSCR_M1_9,2019-07-12,,TSMC,7nm,FinFET,,1.8V,SV2019_006,20190619.0,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V8_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
414,Avera,CPA183,BS,SFX_Analog_IO_M1_9,2019-07-12,,TSMC,7nm,FinFET,,,SV2019_006,20190619.0,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V2_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
415,Avera,CPA183,BS,SFX_GND_anti_parallel_diode_M1_9,2019-07-12,,TSMC,7nm,FinFET,,0V,SV2019_006,20190619.0,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_0V0_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
416,Allegro Micro Systems,CPA185,SVW,SFX_12_Powerclamp_4kV,2019-07-05,,TSMC,55,CMOS,LP,1.2V,SV2019_007,20190705.0,"Allegrini, Gianluca <gallegrini@ALLEGROMICRO.com>",SOFICS_TSMC_CEN55LP_ESD_1V2_SV2019_007,SFX_12_Powerclamp_4kV.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1,1.2a,T-N55-CL-LS-001-C1,1.2n,T-N55-CE-SP-001,1.1000000000000001
417,Allegro Micro Systems,CPA185,SVW,SFX_12_Powerclamp_4kV_55,2019-07-12,,TSMC,55,CMOS,LP,1.2V,SV2019_008,20190712.0,"Allegrini, Gianluca <gallegrini@ALLEGROMICRO.com>",SOFICS_TSMC_CEN55LP_ESD_1V2_3V3_SV2019_008,Allegro_clamps_55nm.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1,1.2a,T-N55-CL-LS-001-C1,1.2n,T-N55-CE-SP-001,1.1000000000000001
418,Allegro Micro Systems,CPA185,SVW,SFX_33_Powerclamp_4kV_55,2019-07-12,,TSMC,55,CMOS,LP,3.3V,SV2019_008,20190712.0,"Allegrini, Gianluca <gallegrini@ALLEGROMICRO.com>",SOFICS_TSMC_CEN55LP_ESD_1V2_3V3_SV2019_008,Allegro_clamps_55nm.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1,1.2a,T-N55-CL-LS-001-C1,1.2n,T-N55-CE-SP-001,1.1000000000000001
419,Allegro Micro Systems,CPA185,SVW,SFX_33_Dualdiode_PC_4kV_55,2019-07-12,,TSMC,55,CMOS,LP,3.3V,SV2019_008,20190712.0,"Allegrini, Gianluca <gallegrini@ALLEGROMICRO.com>",SOFICS_TSMC_CEN55LP_ESD_1V2_3V3_SV2019_008,Allegro_clamps_55nm.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1,1.2a,T-N55-CL-LS-001-C1,1.2n,T-N55-CE-SP-001,1.1000000000000001
420,Allegro Micro Systems,CPA185,SVW,SFX_50_Localclamp_DD_4kV_55,2019-07-18,,TSMC,55,CMOS,LP,5V,SV2019_008,20190718.0,"Allegrini, Gianluca <gallegrini@ALLEGROMICRO.com>",SOFICS_TSMC_CEN55LP_ESD_1V2_3V3_SV2019_008,Allegro_clamps_55nm.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1,1.2a,T-N55-CL-LS-001-C1,1.2n,T-N55-CE-SP-001,1.1000000000000001
421,Allegro Micro Systems,CPA185,SVW,SFX_50_Powerclamp_4kV_55,2019-07-18,,TSMC,55,CMOS,LP,5V,SV2019_008,20190718.0,"Allegrini, Gianluca <gallegrini@ALLEGROMICRO.com>",SOFICS_TSMC_CEN55LP_ESD_1V2_3V3_SV2019_008,Allegro_clamps_55nm.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1,1.2a,T-N55-CL-LS-001-C1,1.2n,T-N55-CE-SP-001,1.1000000000000001
422,GUC,CPA116,JVDB,Sofics_080_V_LC_ESDON_FULL,2019-07-23,,TSMC,16nm,finFET,,0.8V,SV2019_009,20190723.0,Tony Chen <tony.chen@guc-asic.com>,SOFICS_TSMC_N12FFC_ESD_0V8_SV2019_009,Sofics_TSMC_N12FFC_GUC_cell_20190723.gds,T-N12-CL-DR-001,1.2,T-N12-CL-DR-001-C1,1.2a,T-N12-CL-LS-001-C1,1.0b,T-N12-CL-SP-001,1.0_2p3
423,Sofics,RPA152,,Marsupilami,2019-08-01,,TSMC,,,,,SV2019_010,20190801.0,Feng-Mei Yang ,SOFICS_TSMC_N5FF_ESD_TEG,TMKW98_C50.gds,T-N05-CL-DR-001,1.0_1,T-N05-CL-DR-001-C1,1.0_1a,T-N05-CL-LS-001-C1,1.0b,T-N05-CL-SP-001,1.0_2p2
424,Nordic,CPA199,IB,SF_20V_RCS_TSMC180BCDGENIII,2019-10-09,,TSMC,180nm ,BCD,GEN III,20V,SV2019_011,20191009.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_20_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1
425,Nordic,CPA199,IB,SF_5V_DUALDIODE_PROTECTION_TSMC180BCDGENIII,2019-10-09,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191009.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1
426,Nordic,CPA199,IB,SF_5V_GND_PROTECTION_TSMC180BCDGENIII,2019-10-09,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191009.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1
427,Nordic,CPA199,IB,SF_5V_PC_RCMOS_TSMC180BCDGENIII,2019-10-09,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191009.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1
428,Nordic,CPA199,IB,SF_7V5_SMOS_TSMC180BCDGENIII,2019-10-09,,TSMC,180nm ,BCD,GEN III,7.5V,SV2019_011,20191009.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_7V5_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1
429,Nordic,CPA199,IB,SF_20V_RCS_TSMC180BCDGENIII,2019-10-29,,TSMC,180nm ,BCD,GEN III,20V,SV2019_011,20191029.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_20_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1
430,Nordic,CPA199,IB,SF_5V_DUALDIODE_PROTECTION_TSMC180BCDGENIII,2019-10-29,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191029.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1
431,Nordic,CPA199,IB,SF_5V_GND_PROTECTION_TSMC180BCDGENIII,2019-10-29,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191029.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1
432,Nordic,CPA199,IB,SF_5V_PC_RCMOS_TSMC180BCDGENIII,2019-10-29,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191029.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1
433,Nordic,CPA199,IB,SF_7V5_SMOS_TSMC180BCDGENIII,2019-10-29,,TSMC,180nm ,BCD,GEN III,7.5V,SV2019_011,20191029.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_7V5_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1
434,Nordic,CPA199,IB,SF_20V_RCS_TSMC180BCDGENIII,2019-11-22,,TSMC,180nm ,BCD,GEN III,20V,SV2019_011,20191122.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_20_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1
435,Nordic,CPA199,IB,SF_5V_DUALDIODE_PROTECTION_TSMC180BCDGENIII,2019-11-22,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191122.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1
436,Nordic,CPA199,IB,SF_5V_GND_PROTECTION_TSMC180BCDGENIII,2019-11-22,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191122.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1
437,Nordic,CPA199,IB,SF_5V_PC_RCMOS_TSMC180BCDGENIII,2019-11-22,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191122.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1
438,Nordic,CPA199,IB,SF_7V5_SMOS_TSMC180BCDGENIII,2019-11-22,,TSMC,180nm ,BCD,GEN III,7.5V,SV2019_011,20191122.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_7V5_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1
439,Nordic,CPA199,IB,SF_5V_PC_RCMOS_ISO_TSMC180BCDGENIII,2019-11-22,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191122.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1
440,Nordic,CPA199,IB,SF_5V_GGNMOS_SECONDARY_PROTECTION_TSMC180BCDGENIII,2019-11-22,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191122.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1
441,Micron,CPA189,WF,Sofics_016_0V8_PC_RCBDSCR,2020-01-16,,TSMC,16nm,FinFET,,0.8V,SV2020_001,20200116.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_0V8_SV2020_001,Sofics_016_0V8_PC_RCBDSCR,T-N16-CL-DR-032,1.5,T-N16-CL-DR-032-C1,1.5a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2
442,Micron,CPA189,WF,Sofics_016_1V8_PC_RCSCR_ISO,2020-01-16,,TSMC,16nm,FinFET,,1.8V,SV2020_001,20200116.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_1V8_SV2020_001,Sofics_016_1V8_PC_RCSCR_ISO,T-N16-CL-DR-032,1.5,T-N16-CL-DR-032-C1,1.5a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2
443,Micron,CPA189,WF,Sofics_016_3V3_PC_DTSCR_4HD_3TD,2020-01-16,,TSMC,16nm,FinFET,,3.3V,SV2020_001,20200116.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_3V3_SV2020_001,Sofics_016_3V3_PC_DTSCR_4HD_3TD,T-N16-CL-DR-032,1.5,T-N16-CL-DR-032-C1,1.5a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2
444,Micron,CPA189,WF,Sofics_016_LV_LC_ESDON,2020-01-16,,TSMC,16nm,FinFET,,0.8V,SV2020_001,20200116.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_0V8_SV2020_001,Sofics_016_LV_LC_ESDON,T-N16-CL-DR-032,1.5,T-N16-CL-DR-032-C1,1.5a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2
445,Micron,CPA189,WF,Sofics_016_1V8_3V3_DD_ISO,,,TSMC,16nm,FinFET,,1.8V/3.3V,SV2020_001,20200116.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_0V8_SV2020_001,Sofics_016_1V8_3V3_DD_ISO,T-N16-CL-DR-032,1.5,T-N16-CL-DR-032-C1,1.5a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2
446,Sofics,,BS,Edda,2020-01-27,,TSMC,22nm,CMOS,ULL,,SV2020_002,20200324.0,Feng-Mei Yang ,SOFICS_TSMC_CLN22ULL_ESD_18VTEG_SV2020_002,,,,,,,,,
447,Adesto,CPA186,BS,SFX_28HPCP_TX_33_60,2020-01-27,,TSMC,28nm,CMOS,HPCP,3.3V,SV2020_003,20200127.0,Michael Thompson <Michael.Thompson@adestotech.com>,SOFICS_TSMC_CLN28HPCP_ESD_33V_SV2020_003 ,SFX_28HPCP_TX_33_60_v20200127.gds,T-N28-CL-DR-002,1.9,T-N28-CL-DR-002-C1,1.1_9a,T-N28-CL-LS-002-C1,1.0_3p,,
448,Adesto,CPA186,BS,SFX_28HPCP_TX_33_60,2020-01-27,,TSMC,28nm,CMOS,,3.3V,SV2020_003,20200206.0,Michael Thompson <Michael.Thompson@adestotech.com>,SOFICS_TSMC_CLN28HPCP_ESD_33V_SV2020_003 ,SFX_28HPCP_TX_33_60_v20200127.gds,T-N28-CL-DR-002,1.9,T-N28-CL-DR-002-C1,1.1_9a,T-N28-CL-LS-002-C1,1.0_3p,,
449,Renesas (ZMDi),CPA81,JVDB,Sofics_TSMC180_GII_T45_H40_v2,2020-02-19,,TSMC,180nm,BCD,GEN III,,SV2020_004,20200219.0,Michael Laube <michael.laube.xh@renesas.com>,SOFICS_TSMC_N180BCD2_ESD_45V_SV2020_004,Sofics_TSMC180_GII_GB_solutions_ZMDI_20200219.gds,T-018-CV-DR-027,1.12,T-018-CV-DR-027-C1,1.12a,T-018-CV-SP-018-C1,1.6B,T-018-CV-SP-018,1.6
450,Mellanox,CPA193,JVDB,SF_075_ESD_on_CDM_V_ISO_150fF,2020-03-20,,TSMC,7nm,FinFET,FFC,0.75V,SV2020_007,20200320.0,Konstantin Turchin <kosta@mellanox.com>,SOFICS_TSMC_N7FF_ESD_RXTX_SV2020_007,Sofics_TSMC_7FFC_Mellanox_cells.gds,,,,,,,,
451,Mellanox,CPA193,JVDB,SF_075_ESD_on_CDM_V_ISO_120fF,2020-04-07,,TSMC,7nm,FinFET,FFC,0.75V,SV2020_007,20200407.0,Konstantin Turchin <kosta@mellanox.com>,SOFICS_TSMC_N7FF_ESD_RXTX_SV2020_007,Sofics_TSMC_7FFC_Mellanox_cells_20200407.gds,,,,,,,,
452,Mellanox,CPA193,JVDB,SF_180_ESD_on_CDM_V_ISO_150fF,2020-03-20,,TSMC,7nm,FinFET,FFC,1.8V,SV2020_007,20200320.0,Konstantin Turchin <kosta@mellanox.com>,SOFICS_TSMC_N7FF_ESD_RXTX_SV2020_007,Sofics_TSMC_7FFC_Mellanox_cells.gds,,,,,,,,
453,Mellanox,CPA193,JVDB,SF_330_DTSCR_3H4T_V_ISO,2020-03-20,,TSMC,7nm,FinFET,FFC,3.3V,SV2020_007,20200320.0,Konstantin Turchin <kosta@mellanox.com>,SOFICS_TSMC_N7FF_ESD_3V3_SV2020_007,Sofics_TSMC_7FFC_Mellanox_cells.gds,,,,,,,,
454,Sofics,,BS,Eddie,2020-01-27,,TSMC,22nm,CMOS,ULL,,SV2020_008,20200324.0,Feng-Mei Yang ,SOFICS_TSMC_CLN22ULL_ESD_25VTEG_SV2020_008,,,,,,,,,
455,Nuvia,CPA194,JVDB,Sofics_TSMC28HPCP_PC_1V8_40u,2020-04-23,,TSMC,28nm,CMOS,HPCP,1.8V,SV2020_009,20200423.0,Peng Zou <peng@nuviainc.com>,SOFICS_TSMC_N28HPCP_ESD_1V8_SV2020_009,Sofics_TSMC28HPCP_Nuvia.gds,T-N28-CL-DR-002,1.9_1,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CR-SP-021,1.0_2p2
456,Nuvia,CPA194,JVDB,Sofics_TSMC28HPCP_PC_1V8_noRC_40u,2020-04-23,,TSMC,28nm,CMOS,HPCP,1.8V,SV2020_009,20200423.0,Peng Zou <peng@nuviainc.com>,SOFICS_TSMC_N28HPCP_ESD_1V8_SV2020_009,Sofics_TSMC28HPCP_Nuvia.gds,T-N28-CL-DR-002,1.9_1,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CR-SP-021,1.0_2p2
457,Nuvia,CPA194,JVDB,Sofics_TSMC28HPCP_PC_0V9_40u,2020-04-23,,TSMC,28nm,CMOS,HPCP,0.9V,SV2020_009,20200423.0,Peng Zou <peng@nuviainc.com>,SOFICS_TSMC_N28HPCP_ESD_0V9_SV2020_009,Sofics_TSMC28HPCP_Nuvia.gds,T-N28-CL-DR-002,1.9_1,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CR-SP-021,1.0_2p2
458,Nuvia,CPA194,JVDB,Sofics_TSMC28HPCP_LC_1V8_ESDON,2020-04-23,,TSMC,28nm,CMOS,HPCP,1.8V,SV2020_009,20200423.0,Peng Zou <peng@nuviainc.com>,SOFICS_TSMC_N28HPCP_ESD_1V8_SV2020_009,Sofics_TSMC28HPCP_Nuvia.gds,T-N28-CL-DR-002,1.9_1,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CR-SP-021,1.0_2p2
459,Nuvia,CPA194,JVDB,Sofics_TSMC28HPCP_B2B_Diodes_40u,2020-04-23,,TSMC,28nm,CMOS,HPCP,,SV2020_009,20200423.0,Peng Zou <peng@nuviainc.com>,SOFICS_TSMC_N28HPCP_ESD_1V8_SV2020_009,Sofics_TSMC28HPCP_Nuvia.gds,T-N28-CL-DR-002,1.9_1,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CR-SP-021,1.0_2p2
460,Nuvia,CPA194,JVDB,Sofics_TSMC28HPCP_1V8_to_0V9_LDO_40u,2020-04-23,,TSMC,28nm,CMOS,HPCP,0.9V/1.8V,SV2020_009,20200423.0,Peng Zou <peng@nuviainc.com>,SOFICS_TSMC_N28HPCP_ESD_1V8_SV2020_009,Sofics_TSMC28HPCP_Nuvia.gds,T-N28-CL-DR-002,1.9_1,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CR-SP-021,1.0_2p2
461,Nordic,CPA46,IB,SFX_33_Powerclamp_2kV_55,2020-05-12,,TSMC,55nm,CMOS,S,3.3V,SV2020_010,20200512.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CEN55S_ESD_3V3_SV2020_010,Sofics_Nordic_TSMC55_2kVHBMcells.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1 ,1.5a,T-N55-CL-LS-001-C1,1.3a,T-N55-CE-SP-008,1.4
462,Nordic,CPA46,IB,SFX_33_RCSCR_HHV_PC_2kV_55,2020-05-12,,TSMC,55nm,CMOS,S,3.3V,SV2020_010,20200512.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CEN55S_ESD_3V3_SV2020_010,Sofics_Nordic_TSMC55_2kVHBMcells.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1 ,1.5a,T-N55-CL-LS-001-C1,1.3a,T-N55-CE-SP-008,1.4
463,Nordic,CPA46,IB,SFX_33_RCSCR_UP_12_DTSCR_DOWN_2kV,2020-05-12,,TSMC,55nm,CMOS,S,3.3V,SV2020_010,20200512.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CEN55S_ESD_3V3_SV2020_010,Sofics_Nordic_TSMC55_2kVHBMcells.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1 ,1.5a,T-N55-CL-LS-001-C1,1.3a,T-N55-CE-SP-008,1.4
464,Nordic,CPA46,IB,SFX_50_Powerclamp_2kV_55,2020-05-12,,TSMC,55nm,CMOS,S,5V,SV2020_010,20200512.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CEN55S_ESD_5V0_SV2020_010,Sofics_Nordic_TSMC55_2kVHBMcells.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1 ,1.5a,T-N55-CL-LS-001-C1,1.3a,T-N55-CE-SP-008,1.4
465,Nordic,CPA46,IB,SFX_50_33_Powerprotection_2kV_55,2020-05-12,,TSMC,55nm,CMOS,S,5V,SV2020_010,20200512.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CEN55S_ESD_5V0_SV2020_010,Sofics_Nordic_TSMC55_2kVHBMcells.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1 ,1.5a,T-N55-CL-LS-001-C1,1.3a,T-N55-CE-SP-008,1.4
466,AMS,CPA174,HM,Sofics_FL_1V2_LowCap_ESDprot,2020-05-15,,TSMC,40nm,CMOS,ULP,1.2V,SV2020_011,20200515.0,Adi Xhakoni <adi.xhakoni@ams.com>,SOFICS_TSMC_CLN40ULP_ESD_1V2_SV2020_011,Sofics_AMS_ESDcells.gds,T-N40-CL-DR-023,1.3,T-N45-CL-DR-001-C1,2.4b,T-N40-CL-LS-001-C1,v2.0_1j,T-N40-CL-SP-034,1.1_1
467,AMS,CPA174,HM,Sofics_B2B_RD_2V5_ESDdiode,2020-05-15,,TSMC,40nm,CMOS,ULP,2.5V,SV2020_011,20200515.0,Adi Xhakoni <adi.xhakoni@ams.com>,SOFICS_TSMC_CLN40ULP_ESD_1V2_SV2020_011,Sofics_AMS_ESDcells.gds,T-N40-CL-DR-023,1.3,T-N45-CL-DR-001-C1,2.4b,T-N40-CL-LS-001-C1,v2.0_1j,T-N40-CL-SP-034,1.1_1
468,Micron,CPA198,WF,Sofics_B2B_diodes,2020-05-15,,TSMC,16nm,FinFET,,0V,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_0V0_SV2020_012,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4
469,Micron,CPA198,WF,Sofics_B2B_diodes_hor,2020-05-15,,TSMC,16nm,FinFET,,0V,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_0V0_SV2020_012,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4
470,Micron,CPA198,WF,Sofics_016_0V8_PC_RCBDSCR,2020-05-15,,TSMC,16nm,FinFET,,0.8V,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,has not been tagged,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4
471,Micron,CPA198,WF,Sofics_016_0V8_PC_RCBDSCR_hor,2020-05-15,,TSMC,16nm,FinFET,,0.8V,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,has not been tagged,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4
472,Micron,CPA198,WF,Sofics_016_LV_LC_ESDON,2020-05-15,,TSMC,16nm,FinFET,,,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,has not been tagged,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4
473,Micron,CPA198,WF,Sofics_016_LV_LC_ESDON_hor,2020-05-15,,TSMC,16nm,FinFET,,,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,has not been tagged,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4
474,Micron,CPA198,WF,Sofics_016_1V8_PC_RCSCR_ISO,2020-05-15,,TSMC,16nm,FinFET,,1.8V,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_1V8_SV2020_012,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4
475,Micron,CPA198,WF,Sofics_016_1V8_PC_RCSCR_ISO_hor,2020-05-15,,TSMC,16nm,FinFET,,1.8V,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_1V8_SV2020_012,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4
476,Micron,CPA198,WF,Sofics_016_1V8_LC_2xRCSCR_ISO_hor,2020-05-15,,TSMC,16nm,FinFET,,1.8V,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_1V8_SV2020_012,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4
477,Micron,CPA198,WF,Sofics_016_3V3_PC_DTSCR_4HD_3TD,2020-05-15,,TSMC,16nm,FinFET,,3.3V,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_3V3_SV2020_012,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4
478,Micron,CPA198,WF,Sofics_016_3V3_PC_DTSCR_4HD_3TD_hor,2020-05-15,,TSMC,16nm,FinFET,,3.3V,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_3V3_SV2020_012,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4
479,Nvidia,CPA196,JVDB,SOFICS_TSMCN5_1V2_LC_ESDON,2020-05-28,,TSMC,5nm,FinFETs,,1.8V,SV2020_013,20200528.0,Ting Ku <Tku@nvidia.com>,SOFICS_TSMC_N5P_ESD_1V2_SV2020_013,tryout_2.gds,T-N05-CL-DR-014,0.9,T-N05-CL-DR-014-C1,0.9a,T-N05-CL-LS-001-C1,1.0c,T-N05-CL-SP-008,0.9_2p2
480,Sofics,,HM,Saimaa,2020-06-22,,TSMC,,,,,SV2020_014,20200621.0,Feng-Mei Yang ,SOFICS_TSMC_N130BCDPlus_ESD_TEG_SV2020_014,,T-013-CV-DR-012,1.3_2,T-013-CV-DR-012-C1,1.3_2a,T-013-CV-SP-011-C1,1.2a,T-013-CV-SP-011,1.2
481,Sofics,CPA201,BS,Sofics_180_V_LC_ESDON_HV_15FF,2020-07-09,,TSMC,6nm,FinFETS,,,SV2020_015,20200708.0,Mikael Sahrling <msahrling@ipgphotonics.com>,SOFICS_TSMC_N6_ESD_0V75_SV2020_015,Sofics_TSMC_N6_IPGphotonics_GDS_20200708.gds,T-N06-CL-DR-001,1.0_1a,T-N06-CL-DR-001-C1 ,1.0_1a,T-N06-CL-SP-001-C1,1.0a,T-N06-cl-sp-001,1.0_2p2
482,Sofics,CPA201,BS,Sofics_180_V_LC_ESDON_1HD_HV_15FF,2020-07-09,,TSMC,6nm,FinFETS,,,SV2020_015,20200708.0,Mikael Sahrling <msahrling@ipgphotonics.com>,SOFICS_TSMC_N6_ESD_1V8_SV2020_015,Sofics_TSMC_N6_IPGphotonics_GDS_20200708.gds,T-N06-CL-DR-001,1.0_1a,T-N06-CL-DR-001-C1 ,1.0_1a,T-N06-CL-SP-001-C1,1.0a,T-N06-cl-sp-001,1.0_2p2
483,Geosemi,CPA66,JVDB,SOFICS_12_B2B_VDD_DIODE_ISO,2020-07-27,,TSMC,40nm,CMOS,LP,1.2V,SV2020_016,20200727.0,Kent Goodin <kgoodin@geosemi.com>,SOFICS_TSMC_N40LP_ESD_1V2_SV2020_016,SOFICS_12_B2B_VDD_DIODE_ISO.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.1
1.0",T-N45-CL-DR-001-C1,2.1a,T-N40-CL-LS-001-C1,2.0_1a,T-N40-CL-SP-058,1.5_2
484,Murata,CPA190,BDV,hpc1_io_dig_p1v5_scan,2023-01-30,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,1.3p2a,T-013-CV-SP-011,1.2
485,Samsung,CPA202b,JVDB,Sofics_CPA202B_LN08LPP_SerDes_IO_clamp,2020-10-31,,Samsung,8nm,FinFETs,LPP,0.8V,SV2020_018,20201031.0,,SOFICS_SAMSUNG_N08LPP_ESD_0V8_SV2020_018,,,,,,,,,
486,Nordic,CPA195,OG,Sofics_Nordic_GF22SOI_Narwal,2020-11-02,,GF,22nm,,,0.8V - 5V,SV2020_018,20201102.0,,,,,,,,,,,
487,Sofics,RPA161,WF,Plura_topcell,2020-11-18,,TSMC,180nm,BCD,GEN III,1.2V - 45V,SV2020_019,20201118.0,Sebastien Morrison <Sebastien.Morrison@imec.be>,SOFICS_TSMC_N180BCDGEN3_ESD_TEG_SV2020_019,,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.3B,T-018-CV-SP-027,1.4P1
488,Samsung,CPA202a,BS,Sofics_1V2_PC_MP4,2020-12-08,,Samsung,4nm,FinFETs,LPP,1.2V,SV2020_020,20201208.0,,SOFICS_SAMSUNG_N04LPP_ESD_1V2_SV2020_020,,,,,,,,,
489,Samsung,CPA202a,BS,Sofics_1V8_PC_MP4,2020-12-13,,Samsung,4nm,FinFETs,LPP,1.8V,SV2020_020,20201213.0,,SOFICS_SAMSUNG_N04LPP_ESD_1V2_SV2020_020,,,,,,,,,
490,Samsung,CPA202a,BS,Sofics_1V2_LC_MP4,2020-12-13,,Samsung,4nm,FinFETs,LPP,1.2V,SV2020_020,20201213.0,,SOFICS_SAMSUNG_N04LPP_ESD_1V2_SV2020_020,,,,,,,,,
491,Nordic,CPA199,IB,SF_1V2_PC_DTSCR_TSMC180BCDGen3,2020-12-14,,TSMC,180nm ,BCD,GEN III,1.2V,SV2020_021,20201214.0,,SOFICS_TSMC_N180BCDGEN3_ESD_1V2_SV2020_021,,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.3B,T-018-CV-SP-027,1.4P1
492,Nordic,CPA199,IB,SF_1V2_LC_intPC_DTSCR_TSMC180BCDGen3,2020-12-14,,TSMC,180nm ,BCD,GEN III,1.2V,SV2020_021,20201214.0,,SOFICS_TSMC_N180BCDGEN3_ESD_1V2_SV2020_021,,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.3B,T-018-CV-SP-027,1.4P1
493,Nordic,CPA199,IB,SF_1V8_PC_DTSCR_TSMC180BCDGen3,2020-12-14,,TSMC,180nm ,BCD,GEN III,1.8V,SV2020_021,20201214.0,,SOFICS_TSMC_N180BCDGEN3_ESD_1V8_SV2020_021,,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.3B,T-018-CV-SP-027,1.4P1
494,Nordic,CPA199,IB,SF_1V8_LC_intPC_DTSCR_TSMC180BCDGen3,2020-12-14,,TSMC,180nm ,BCD,GEN III,1.8V,SV2020_021,20201214.0,,SOFICS_TSMC_N180BCDGEN3_ESD_1V8_SV2020_021,,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.3B,T-018-CV-SP-027,1.4P1
495,Nordic,CPA199,IB,SF_Gate_Protection_Diodes_TSMC180BCDGen3,2020-12-14,,TSMC,180nm ,BCD,GEN III,1.8V,SV2020_021,20201214.0,,SOFICS_TSMC_N180BCDGEN3_ESD_1V8_SV2020_021,,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.3B,T-018-CV-SP-027,1.4P1
496,Rockley Photonics,CPA204,WV,44_25_clamp,2021-01-07,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,20210107.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,CPA204_Rockley_Zirkel_210107.gds,T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
497,Rockley Photonics,CPA204,WV,09_LC_IO,2021-03-15,,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_022,20210315.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_022,0_Rockley_Zirkel_0V8.gds,T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
498,Rockley Photonics,CPA204,WV,08_PC_RCMBDSCR,2021-03-15,,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_022,20210315.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_0V8_SV2020_022,0_Rockley_Zirkel_0V8.gds,T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
499,Intel,CPA150,IB,SF_GF90_3V3_LOWCAP_ESD_200VHBM_10fF,2020-11-30,,GF,90nm,BiCMOS,,3.3V,SV2020_023,,Syed Islam,,,,,,,,,,
500,Intel,CPA150,IB,SF_GF90_LOCALDOWN_DTSCR_3V3_0HD_LOWCAP_200VHBM,2021-02-25,,GF,90nm,BiCMOS,,3.3V,SV2020_023,,Syed Islam,,,,,,,,,,
501,Intel,CPA150,IB,"SF_GF90_LOCALDOWN_DTSCR_3V3_3HD_LOWCAP_NO_IO_VDD_Dio
de_200VHBM",2021-03-08,,GF,90nm,BiCMOS,,3.3V,SV2020_023,,Syed Islam,,,,,,,,,,
502,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GA_no_RD,2021-04-26,,,,,,,SV2021_004,20210426.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_16V_SV2021_004,SFX_16V_Local_Clamp_GA_no_RD.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
503,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GA_RD,2021-04-26,,,,,,,SV2021_004,20210429.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
504,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GB_RD,2021-04-26,,,,,,,SV2021_004,20210429.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
505,Lumissil,CPA209,SVW,SFX_16V_GA_Reverse_Diode,2021-04-26,,,,,,,SV2021_004,20210429.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
506,Lumissil,CPA209,SVW,SFX_16V_Power_Clamp_GA_RD,2021-04-26,,,,,,,SV2021_004,20210429.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
507,Lumissil,CPA209,SVW,SFX_16V_Power_Clamp_GB_RD,2021-04-26,,,,,,,SV2021_004,20210429.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
508,Lumissil,CPA209,SVW,SFX_36V_Local_Clamp_GB_no_RD,2021-04-26,,,,,,,SV2021_004,20210429.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
509,Lumissil,CPA209,SVW,SFX_36V_Local_Clamp_GB_RD,2021-04-26,,,,,,,SV2021_004,20210429.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
510,Lumissil,CPA209,SVW,SFX_36V_GB_Reverse_Diode,2021-04-26,,,,,,,SV2021_004,20210429.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
511,Lumissil,CPA209,SVW,SFX_36V_Power_Clamp_GB_RD,2021-04-26,,,,,,,SV2021_004,20210429.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
512,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GB_no_RD,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
513,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GA_no_RD_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_16V_Local_Clamp_GA_no_RD_M3.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
514,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GA_RD_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
515,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GB_no_RD_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
516,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GB_RD_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
517,Lumissil,CPA209,SVW,SFX_16V_GA_Reverse_Diode_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
518,Lumissil,CPA209,SVW,SFX_16V_Power_Clamp_GA_RD_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
519,Lumissil,CPA209,SVW,SFX_16V_Power_Clamp_GB_RD_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
520,Lumissil,CPA209,SVW,SFX_36V_Local_Clamp_GB_no_RD_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
521,Lumissil,CPA209,SVW,SFX_36V_Local_Clamp_GB_RD_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
522,Lumissil,CPA209,SVW,SFX_36V_GB_Reverse_Diode_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
523,Lumissil,CPA209,SVW,SFX_36V_Power_Clamp_GB_RD_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
524,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GA_no_RD_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_16V_Local_Clamp_GA_no_RD_M4.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
525,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GA_RD_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
526,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GB_no_RD_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
527,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GB_RD_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
528,Lumissil,CPA209,SVW,SFX_16V_GA_Reverse_Diode_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
529,Lumissil,CPA209,SVW,SFX_16V_Power_Clamp_GA_RD_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
530,Lumissil,CPA209,SVW,SFX_16V_Power_Clamp_GB_RD_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
531,Lumissil,CPA209,SVW,SFX_36V_Local_Clamp_GB_no_RD_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
532,Lumissil,CPA209,SVW,SFX_36V_Local_Clamp_GB_RD_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
533,Lumissil,CPA209,SVW,SFX_36V_GB_Reverse_Diode_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
534,Lumissil,CPA209,SVW,SFX_36V_Power_Clamp_GB_RD_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
535,Onio,CPA211,BS,SFX_0V55_RFPIN,2021-05-31,,,,,,,SV2021_005,20210531.0,,SOFICS_TSMC_CENULP40_ESD_0V55_SV2021_005,,,,,,,,,
536,Onio,CPA211,BS,SFX_3v3_Powerclamp,2021-06-01,,,,,,,SV2021_005,20210531.0,,SOFICS_TSMC_CENULP40_ESD_3V3_SV2021_005,,,,,,,,,
537,Onio,CPA211,BS,SFX_0V55_RFPIN,2021-06-01,,,,,,,SV2021_005,20210601.0,,SOFICS_TSMC_CENULP40_ESD_0V55_SV2021_005,,,,,,,,,
538,Onio,CPA211,BS,SFX_0V55_RFPIN,2021-06-02,,,,,,,SV2021_005,20210602.0,,SOFICS_TSMC_CENULP40_ESD_0V55_SV2021_005,,,,,,,,,
539,Nordic,CPA195,IB,sfx_0v8_pc_h,2021-06-02,,,,,,,SV2021_006,20210602.0,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_0V8_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,
540,Nordic,CPA195,IB,sfx_0v8_pc_v,2021-06-02,,,,,,,SV2021_006,20210602.0,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_0V8_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,
541,Nordic,CPA195,IB,sfx_1v8_pc_h,2021-06-02,,,,,,,SV2021_006,20210602.0,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_1V8_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,
542,Nordic,CPA195,IB,sfx_1v8_pc_v,2021-06-02,,,,,,,SV2021_006,20210602.0,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_1V8_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,
543,Nordic,CPA195,IB,sfx_3v3_pc_h,2021-06-02,,,,,,,SV2021_006,20210602.0,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_3V3_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,
544,Nordic,CPA195,IB,sfx_3v3_pc_v,2021-06-02,,,,,,,SV2021_006,20210602.0,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_3V3_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,
545,Nordic,CPA195,IB,sfx_5v0_pc_h,2021-06-02,,,,,,,SV2021_006,20210602.0,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_5V0_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,
546,Nordic,CPA195,IB,sfx_5v0_pc_v,2021-06-02,,,,,,,SV2021_006,20210602.0,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_5V0_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,
547,Nordic,CPA195,IB,RCSCR_H_LDNFET5P0_30ns_RED_RON_VERT,2021-06-09,,,,,,,SV2021_006,20210609.0,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_0V8_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,
548,Nordic,CPA195,IB,RCSCR_H_2HD_DNWLL_LDNFET6P5_30ns_VERT,2021-06-09,,,,,,,SV2021_006,20210609.0,,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_0V8_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,
549,Nordic,CPA195,IB,RCSCR_DNWLL_4HD_SOIP_LDNFET6P5_30ns_VERT,2021-06-09,,,,,,,SV2021_006,20210609.0,,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_1V8_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,
550,Nordic,CPA195,IB,SMOS_JSCR_SCR_LDNFET6P5_VERT,2021-06-09,,,,,,,SV2021_006,20210609.0,,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_1V8_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,
551,Nordic,CPA195,IB,RCSCR_H_LDNFET5P0_30ns_RED_RON_HOR,2021-06-09,,,,,,,SV2021_006,20210609.0,,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_3V3_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,
552,Nordic,CPA195,IB,RCSCR_H_2HD_DNWLL_LDNFET6P5_30ns_HOR,2021-06-09,,,,,,,SV2021_006,20210609.0,,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_3V3_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,
553,Nordic,CPA195,IB,RCSCR_DNWLL_4HD_SOIP_LDNFET6P5_30ns_HOR,2021-06-09,,,,,,,SV2021_006,20210609.0,,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_5V0_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,
554,Nordic,CPA195,IB,SMOS_JSCR_SCR_LDNFET6P5_HOR,2021-06-09,,,,,,,SV2021_006,20210609.0,,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_5V0_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,
555,Onio,CPA211,BS,SFX_3v3_Powerclamp,2021-06-07,,,,,,,SV2021_005,20210607.0,,SOFICS_TSMC_CENULP40_ESD_0V55_SV2021_005,,,,,,,,,
556,Onio,CPA211,BS,SFX_0V55_RFPIN,2021-06-07,,,,,,,SV2021_005,20210607.0,,SOFICS_TSMC_CENULP40_ESD_3V3_SV2021_005,,,,,,,,,
557,Onio,CPA211,BS,SFX_3v3_Powerclamp,2021-06-09,,,,,,,SV2021_005,20210609.0,,SOFICS_TSMC_CENULP40_ESD_3V3_SV2021_005,,,,,,,,,
558,Onio,CPA211,BS,SFX_0V55_RFPIN,2021-06-07,,,,,,,SV2021_005,20210614.0,,SOFICS_TSMC_CENULP40_ESD_0V5_SV2021_005,,,,,,,,,
559,imec,CPA212,WF,SFX_12_Powerclamp_2kV_55,2021-06-28,,,,,,,SV2021_009,20210625.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_1V2_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2
560,imec,CPA212,WF,SFX_12_DTSCR_HHV_2kV,2021-06-28,,,,,,,SV2021_009,20210625.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_1V2_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2
561,imec,CPA212,WF,SFX_60_Localclamp_DD,2021-06-28,,,,,,,SV2021_009,20210625.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_6V0_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2
562,imec,CPA212,WF,SFX_VSS_B2B_iso,2021-06-28,,,,,,,SV2021_009,20210625.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_1V2_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2
563,imec,CPA212,WF,SFX_12_Powerclamp_2kV_55,2021-07-27,,,,,,,SV2021_009,20210727.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_1V2_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2
564,imec,CPA212,WF,SFX_12_DTSCR_HHV_2kV,2021-07-27,,,,,,,SV2021_009,20210727.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_1V2_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2
565,imec,CPA212,WF,SFX_33_Powerclamp_2kV_55,2021-07-27,,,,,,,SV2021_009,20210727.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2
566,imec,CPA212,WF,SFX_33_RCSCR_HHV_PC_2kV_55,2021-07-27,,,,,,,SV2021_009,20210727.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2
567,imec,CPA212,WF,SFX_33_RCSCR_HHV_PC_2kV_open_drain,2021-07-27,,,,,,,SV2021_009,20210727.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2
568,imec,CPA212,WF,SFX_60_Powerclamp_2kV_55,2021-07-27,,,,,,,SV2021_009,20210727.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_6V0_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2
569,imec,CPA212,WF,SFX_60_Localclamp_DD,2021-07-27,,,,,,,SV2021_009,20210727.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_6V0_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2
570,imec,CPA212,WF,SFX_VSS_B2B_iso,2021-07-27,,,,,,,SV2021_009,20210727.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_1V2_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2
571,imec,CPA212,WF,SFX_VSS_RD_iso,2021-07-27,,,,,,,SV2021_009,20210727.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_1V2_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2
572,Rockley Photonics,CPA204,WV,33P_DTSCR_3HD_3TD,2021-09-09,,TSMC,28nm,CMOS,HPC+,3.2V,SV2020_022,20210909.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_3V2_SV2020_022,CPA204_esd_cells_210910.zip,T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
573,Hisense,CPA221,EF,SF_LC_5V5,2021-09-30,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Hisense\Delivery\20210930\Datasheet_SF_LC_5V5_TSMC_CRN22ULP_v1.1.pdf,TSMC,22nm,CMOS,ULP,1.8V,SV2021_011,20210930.0,() <mabo2@hisense.com> ,SOFICS_TSMC_CRN22ULP_ESD_5V5_SV2021_011,<oa-lib delivery>,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.4a,T-N22-CL-LS-001-C1,1.0c,T-N22-CR-SP-001,1.0_2p3
574,Nordic,CPA199,EF,SF_SMOS_0N1P_LV_Nordic_positron,2021-12-02,,TSMC,180nm,BCD,GenIII,7.5V,SV2020_021,210211201.0,,SOFICS_TSMC_N180BCDGEN3_ESD_7V5_SV2020_021,,,,,,,,,
575,Nordic,CPA159b,OG,Sofics_SBNMOS_GL7_R14k_BG_int_PC,2023-06-30,,GF,130nm,RFSOI,,2V,SV2021_012,20230630.0,Christian.Hergot@nordicsemi.no,,oadb: cpa159b_esd_cells_vbias_230630,,,,,,,,
576,Nordic,CPA159b,OG,Sofics_SBNMOS_GL7_R14k_BG_int_PC_2kV,2023-06-30,,GF,130nm,RFSOI,,2V,SV2021_012,20230630.0,Christian.Hergot@nordicsemi.no,,oadb: cpa159b_esd_cells_vbias_230630,,,,,,,,
577,Nordic,CPA199,IB,SFX_16V_Power_Clamp_GA_RD,2021-06-14,S:\3 - Technical\1 - Projects\Nordic\5 - TSMC 18 BCD\Boson\Delivery\SF_20V_PC_RCS_NMOS_RD_TSMC180BCDGen3.pdf,TSMC,180nm,BCD,GenIII,20V,SV2021_007,20210614.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_180BCDGEN3_ESD_20V_SV2021_007,SF_Nordic_Boson_TSMC180BCDGen3_20210614_rev43.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
578,Atlazo,CPA224,WV,SF_5V_2kV,2022-02-04,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20220215 - datasheets,TSMC,22nm,CMOS,ULL,5V,SV2021_013,20220402.0,,SOFICS_TSMC_CLN22ULL_ESD_5V_SV2021_013,oadb delivery,T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4"
579,Nordic,CPA159c,OG,Sofics_JSCR_NMOS_overlap_PC_2kV,2022-03-16,\\ocean\Shareddocs\3 - Technical\1 - Projects\Nordic\4 - GF 130 SOI\6 - Falcon project\3 - Datasheet,GF,130nm,RFSOI,,3.6V,SV2021_014,20220316.0,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,
580,Nordic,CPA159c,OG,Sofics_JSCR_NMOS_overlap_PC_4kV,2022-03-16,,GF,130nm,RFSOI,,3.6V,SV2021_014,20220316.0,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,
581,Nordic,CPA159c,OG,Sofics_io_clamp_dualdiode_2kV,2022-03-16,,GF,130nm,RFSOI,,3.6V,SV2021_014,20220316.0,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,
582,Nordic,CPA159c,OG,Sofics_ana_io_clamp_2kV,2022-03-16,,GF,130nm,RFSOI,,3.6V,SV2021_014,20220316.0,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,
583,Nordic,CPA159c,OG,Sofics_p1v_n1v_bidir_io_clamp_2kV,2022-03-16,,GF,130nm,RFSOI,,1V,SV2021_014,20220316.0,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,
584,Nordic,CPA159c,OG,Sofics_p2v5_n2v5_bidir_io_clamp_2kV,2022-03-16,,GF,130nm,RFSOI,,2.5V,SV2021_014,20220316.0,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,
585,Nordic,CPA159c,OG,Sofics_b2b_diodes_2kV,2022-03-16,,GF,130nm,RFSOI,,3.6V,SV2021_014,20220316.0,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,
586,Nordic,CPA159c,OG,Sofics_SBNMOS_GL7_R14k_BG_int_PC_2kV,2022-03-16,,GF,130nm,RFSOI,,2V,SV2021_014,20220316.0,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,
587,Magics,CPA228,JVDB,SFX_12_LC_BDSCR,2022-04-26,\\10.31.13.22\SharedDocs\3 - Technical\1 - Projects\Magics\CPA228 - TSMC65LP\3 - Deliveries\20220502 - all\Datasheet_Sofics_TSMC65LP_1V2_LC_BDSCR.pdf,TSMC,65nm,CMOS,LP,1.2V,SV2022_001,20220426.0,jelle.vanrethy@magics.tech,SOFICS_TSMC_CRN65LP_ESD_1V2_SV2022_001,oalib delivery (svn project : CPA228),"T-N65-CL-DR-001
T-N55-CL-DR-006
T-N65-CM-DR-012","2.6_1
1.1
2.1",T-N65-CL-DR-001-C1,2.6_1A,T-N65-CL-LS-001-C1,1.6A,T-N65-CM-SP-007,1.7
588,Magics,CPA228,JVDB,SFX_33_LC_DTSCR,2022-04-26,\\10.31.13.22\SharedDocs\3 - Technical\1 - Projects\Magics\CPA228 - TSMC65LP\3 - Deliveries\20220502 - all\Datasheet_Sofics_TSMC65LP_3V3_LC_DTSCR.pdf,TSMC,65nm,CMOS,LP,3.3V,SV2022_001,20220426.0,jelle.vanrethy@magics.tech,SOFICS_TSMC_CRN65LP_ESD_3V3_SV2022_001,oalib delivery (svn project : CPA228),"T-N65-CL-DR-001
T-N55-CL-DR-006
T-N65-CM-DR-012","2.6_1
1.1
2.1",T-N65-CL-DR-001-C1,2.6_1A,T-N65-CL-LS-001-C1,1.6A,T-N65-CM-SP-007,1.7
589,Nordic,CPA199,EF,SF_SMOS_0N1P_LV_Nordic_positron_revised,2022-05-09,S:\3 - Technical\1 - Projects\Nordic\D - Deliveries\20220506_revised_version_of_20220225,TSMC,180nm,BCD,GenIII,7.5V,SV2020_021,20220504.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_N180BCDGEN3_ESD_7V5_SV2020_021,,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3
590,Runxin,CPA237,BS,SFX_08_LNA,2022-08-02,,TSMC,22nm,CMOS,,0.8V,SV2022_006,20220802.0,,,,,,,,,,,
591,Triad Semiconductor,CPA218,SVW,SOFICS_LIN_CLAMP_BD_2xRCS_bidir_220513,2022-05-17,,Key Foundry,180nm,BCD,,40V,SV2022_002,20220517.0,stucker@triadsemi.com,,,HP18E80-D,4,,,,,,
592,Untether AI,CPA236,WF,SFX_V_AON_SHORT,2022-07-29,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Untether\CPA236 - Untether 7nm\3_deliveries\220729_esdlib_SSD\2022-07-29-SSD - Untether 7nm.docx,TSMC,7nm,FinFET,N7FF18,0.75V,SV2022_005,20220729.0,Kevin Chung <kevin@untether.ai>,SOFICS_TSMC_CLN07_FF_ESD_0v75_SV2022_05,oalib delivery (datavault svn project: CPA236_UNTETHER_TSMC_7FF),T-N07-CL-DR-001,1.3_3,T-N07-CL-DR-001-C1,1.3_3A,T-N07-CL-LS-001-C1,1.2A,T-N07-CL-SP-001-W1,1.2_2P2A
593,Untether AI,CPA236,WF,SFX_120_V_RCBDSCR,2022-07-29,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Untether\CPA236 - Untether 7nm\3_deliveries\220729_esdlib_SSD\2022-07-29-SSD - Untether 7nm.docx,TSMC,7nm,FinFET,N7FF18,1.05V,SV2022_005,20220729.0,Kevin Chung <kevin@untether.ai>,SOFICS_TSMC_CLN07_FF_ESD_1v05_SV2022_05,oalib delivery (datavault svn project: CPA236_UNTETHER_TSMC_7FF),T-N07-CL-DR-001,1.3_3,T-N07-CL-DR-001-C1,1.3_3A,T-N07-CL-LS-001-C1,1.2A,T-N07-CL-SP-001-W1,1.2_2P2A
594,Untether AI,CPA236,WF,SFX_V_ESDON,2022-07-29,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Untether\CPA236 - Untether 7nm\3_deliveries\220729_esdlib_SSD\2022-07-29-SSD - Untether 7nm.docx,TSMC,7nm,FinFET,N7FF18,0.75V,SV2022_005,20220729.0,Kevin Chung <kevin@untether.ai>,SOFICS_TSMC_CLN07_FF_ESD_0v75_SV2022_05,oalib delivery (datavault svn project: CPA236_UNTETHER_TSMC_7FF),T-N07-CL-DR-001,1.3_3,T-N07-CL-DR-001-C1,1.3_3A,T-N07-CL-LS-001-C1,1.2A,T-N07-CL-SP-001-W1,1.2_2P2A
595,Untether AI,CPA236,WF,SFX_V_ESDON_CDM,2022-07-29,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Untether\CPA236 - Untether 7nm\3_deliveries\220729_esdlib_SSD\2022-07-29-SSD - Untether 7nm.docx,TSMC,7nm,FinFET,N7FF18,1.05V,SV2022_005,20220729.0,Kevin Chung <kevin@untether.ai>,SOFICS_TSMC_CLN07_FF_ESD_1v05_SV2022_05,oalib delivery (datavault svn project: CPA236_UNTETHER_TSMC_7FF),T-N07-CL-DR-001,1.3_3,T-N07-CL-DR-001-C1,1.3_3A,T-N07-CL-LS-001-C1,1.2A,T-N07-CL-SP-001-W1,1.2_2P2A
596,Untether AI,CPA236,WF,SFX_V_DD,2022-07-29,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Untether\CPA236 - Untether 7nm\3_deliveries\220729_esdlib_SSD\2022-07-29-SSD - Untether 7nm.docx,TSMC,7nm,FinFET,N7FF18,1.05V,SV2022_005,20220729.0,Kevin Chung <kevin@untether.ai>,SOFICS_TSMC_CLN07_FF_ESD_1v05_SV2022_05,oalib delivery (datavault svn project: CPA236_UNTETHER_TSMC_7FF),T-N07-CL-DR-001,1.3_3,T-N07-CL-DR-001-C1,1.3_3A,T-N07-CL-LS-001-C1,1.2A,T-N07-CL-SP-001-W1,1.2_2P2A
597,Transepic,CPA233,KD,SF_12V20V_ESDclamp,2022-06-16,\\ocean\shareddocs\3 - Technical\1 - Projects\Transepic\Delivery\20220616_gds_delivery\delivery\SF_12V20V_ESDclamp_datasheet-v10-20220616_130027.pdf,TowerJaz,180nm,BCD,TS18PM,20V,SV2022_003,20220615.0,,,,,,,,,,,
598,Transepic,CPA233,KD,SF_stack60V_ESDclamp,2022-06-16,\\ocean\shareddocs\3 - Technical\1 - Projects\Transepic\Delivery\20220616_gds_delivery\delivery\SF_stack60V_ESDclamp_datasheet-v9-20220616_130110.pdf,TowerJaz,180nm,BCD,TS18PM,60V,SV2022_003,20220615.0,,,,,,,,,,,
599,Celestial,CPA229,EF,120_H_ESD-on_0HD_1kv_0_rough_layout,2022-07-28,,TSMC,5nm,FinFET,CLN05_FF,1.8V,SV2022_004,20220728.0,,,,S00-V1.06.0,S00-V1.06.0,S00-V1.0.6.0,S00-V1.0.6.0, S00-V1.0.6., S00-V1.0.6.,,
600,Samsung,CPA202,BS,ZZ_075_H_IH_SG_RG_aonSCR_0HD_0TD_DNW,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,0.75V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,
601,Samsung,CPA202,BS,ZZ_075_H_IH_SG_RG_aonSCR_0HD_1TD_DNW,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,0.75V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,
602,Samsung,CPA202,BS,ZZ_075_H_IH_SG_RG_RCMBDSCR_EG_NFETESD_0HD_1TD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,0.75V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,
603,Samsung,CPA202,BS,ZZ_075_H_IH_SG_RG_RCMBDSCR_EG_NFETESD_0HD_1TD_DNW,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,0.75V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,
604,Samsung,CPA202,BS,ZZ_075_H_IH_SG_RG_RCMBDSCR_SG_NFETESD_0HD_1TD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,0.75V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,
605,Samsung,CPA202,BS,ZZ_075_V_IV_SG_RG_aonSCR_0HD_0TD_DNW,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,0.75V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,
606,Samsung,CPA202,BS,ZZ_075_V_IV_SG_RG_aonSCR_0HD_1TD_DNW,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,0.75V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,
607,Samsung,CPA202,BS,ZZ_075_V_IV_SG_RG_RCMBDSCR_EG_NFETESD_0HD_1TD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,0.75V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,
608,Samsung,CPA202,BS,ZZ_075_V_IV_SG_RG_RCMBDSCR_EG_NFETESD_0HD_1TD_DNW,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,0.75V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,
609,Samsung,CPA202,BS,ZZ_120_H_IH_DualDiode,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,
610,Samsung,CPA202,BS,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,
611,Samsung,CPA202,BS,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD_DNW2,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,
612,Samsung,CPA202,BS,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD_DNW,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,
613,Samsung,CPA202,BS,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD_MOSx2,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,
614,Samsung,CPA202,BS,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD_MOSx3,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,
615,Samsung,CPA202,BS,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,
616,Samsung,CPA202,BS,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD_DNW2,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,
617,Samsung,CPA202,BS,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD_DNW,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,
618,Samsung,CPA202,BS,ZZ_120_H_IH_ESDon_0HD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,
619,Samsung,CPA202,BS,ZZ_120_H_IH_SG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,
620,Samsung,CPA202,BS,ZZ_120_H_IH_SG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,
621,Samsung,CPA202,BS,ZZ_120_V_IH_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,
622,Samsung,CPA202,BS,ZZ_120_V_IV_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,
623,Samsung,CPA202,BS,ZZ_120_V_IV_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD_DNW,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,
624,Samsung,CPA202,BS,ZZ_120_V_IV_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD_MOSx2,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,
625,Samsung,CPA202,BS,ZZ_120_V_IV_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD_MOSx3,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,
626,Samsung,CPA202,BS,ZZ_120_V_IV_EG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,
627,Samsung,CPA202,BS,ZZ_120_V_IV_EG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD_DNW2,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,
628,Samsung,CPA202,BS,ZZ_120_V_IV_EG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD_DNW,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,
629,Samsung,CPA202,BS,ZZ_120_V_IV_SG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,
630,Samsung,CPA202,BS,ZZ_120_V_IV_SG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,
631,Samsung,CPA202,BS,ZZ_180_H_IH_ESDon_0HD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,
632,Samsung,CPA202,BS,ZZ_180_H_IH_RCMBDSCR_INT_1HD_3TD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,
633,Samsung,CPA202,BS,ZZ_180_H_IH_RCMBDSCR_INT_1HD_3TD_WMOSx2,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,
634,Samsung,CPA202,BS,ZZ_180_H_IH_RCMBDSCR_INT_1HD_3TD_WMOSx2_no_RD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,
635,Samsung,CPA202,BS,ZZ_180_H_IH_RCMBDSCR_INT_1HD_3TD_WMOSx2_NW_RD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,
636,Samsung,CPA202,BS,ZZ_180_V_IV_DualDiode,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,
637,Samsung,CPA202,BS,ZZ_180_V_IV_ESDon_0HD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,
638,Samsung,CPA202,BS,ZZ_180_V_IV_ESDon_1HD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,
639,Samsung,CPA202,BS,ZZ_180_V_IV_RCMBDSCR_INT_1HD_3TD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,
640,Samsung,CPA202,BS,ZZ_180_V_IV_RCMBDSCR_INT_1HD_3TD_WMOSx2,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,
641,Samsung,CPA202,BS,ZZ_180_V_IV_RCMBDSCR_INT_1HD_3TD_WMOSx2_DNW,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,
642,Samsung,CPA202,BS,ZZ_180_V_IV_RCMBDSCR_INT_1HD_3TD_WMOSx2_no_RD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,
643,Samsung,CPA202,BS,ZZ_180_V_IV_RCMBDSCR_INT_1HD_3TD_WMOSx2_NW_RD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,
644,Samsung,CPA202,BS,ZZ_330_H_IH_DTSCR_3HD_3TD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,
645,Samsung,CPA202,BS,ZZ_330_H_IH_DualDiode,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,
646,Samsung,CPA202,BS,ZZ_330_H_IH_DualDiode_Nwdio,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,
647,Samsung,CPA202,BS,ZZ_330_H_IH_ESDon_0HD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,
648,Samsung,CPA202,BS,ZZ_330_H_IH_ESDon_2HD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,
649,Samsung,CPA202,BS,ZZ_330_V_IV_DTSCR_3HD_3TD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,
650,Samsung,CPA202,BS,ZZ_330_V_IV_DTSCR_3HD_3TD_smallTD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,
651,Samsung,CPA202,BS,ZZ_330_V_IV_Dual_diode_Nwdio_isoPWdio,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,
652,Samsung,CPA202,BS,ZZ_330_V_IV_DualDiode,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,
653,Samsung,CPA202,BS,ZZ_330_V_IV_DualDiode_NWdio,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,
654,Samsung,CPA202,BS,ZZ_330_V_IV_DualDiode_NWdio_2PDIO,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,
655,Samsung,CPA202,BS,ZZ_330_V_IV_DualDiode_NWdio_2PDIO_4f,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,
656,Samsung,CPA202,BS,ZZ_330_V_IV_EHC_RCtrig_NP_in_C,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,
657,Samsung,CPA202,BS,ZZ_330_V_IV_EHC_RCtrig_NP_out,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,
658,Samsung,CPA202,BS,ZZ_330_V_IV_ESDon_0HD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,
659,Samsung,CPA202,BS,ZZ_330_V_IV_ESDon_2HD,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,
660,Samsung,CPA202,BS,ZZ_330_V_IV_ESDon_2HD_DNW,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,
661,Samsung,CPA202,BS,ZZ_330_V_IV_ESDon_2HD_DNW_Cdio,2022-08-12,,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,
662,Celestial,CPA229,EF,180_H_ESD_on_0HD_CDM_0_15ff_withdummy_V2,2022-09-09,,TSMC,5nm,FinFET,CLN05_FF,1.8V,SV2022_004,20220909.0,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,,,,,,,,
663,Nordic,CPA232,OG,Sofics_1v_Balun_protection_250v_CDM,2022-10-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221021.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_1V_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
664,Nordic,CPA232,OG,Sofics_1v_Balun_protection_250v_CDM_FW,2022-11-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221108.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_1V_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
665,Nordic,CPA232,OG,Sofics_1v_Balun_protection_250v_CDM_REV,2022-11-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221108.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_1V_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
666,Nordic,CPA232,OG,Sofics_ANT_protection_250v_CDM_FW,2023-05-11,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20230511.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V5_SV2022_009,oadb delivery (cpa232_esd_cells_230511),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
667,Nordic,CPA232,OG,Sofics_ANT_protection_250v_CDM_REV,2023-05-11,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20230511.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V5_SV2022_009,oadb delivery (cpa232_esd_cells_230511),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
668,Nordic,CPA232,OG,Sofics_b2b_nw_diodes_2kV,2022-10-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221021.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
669,Alcorlink,CPA231,WV,SFX_b2b_dio,2022-10-04,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221004.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
670,Sofics,RPA176,BS,TMRY_97_C35_Sofics_Nero,2023-01-11,,TSMC,3nm,FinFET,CLN03FV,0.75V/1.2V/1.5V/1.8V/2.5V/3.3V,"SV2023_000
SV2023_001 (mentioned on TEG)",20230111.0,,SOFICS_TSMC_N3E_ESD_TEG_SV2023_001,,,,,,,,,
671,Nordic,CPA159d,OG,Sofics_diode_np_2p5_2kV,2023-05-03,,GF,130nm,RFSOI,,,SV2023_002,20230503.0,Christian.Hergot@nordicsemi.no,,cpa159d_esd_cells_230503,DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,
672,Olympus,CPA242,BS,sfx_33_PC_RCSCR,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/743997468/Olympus+65nm+Power+Clamp ,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230210.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,
673,Olympus,CPA242,BS,sfx_33_DD_LC_up,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744554497/Olympus+65nm+Local+clamp+up,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230210.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,
674,Olympus,CPA242,BS,sfx_33_LC_GGSCR_down,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744488961/Olympus+65nm+Local+clamp+down,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230210.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,
675,Olympus,CPA242,BS,sfx_33_PC_RCSCR,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/743997468/Olympus+65nm+Power+Clamp ,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230306.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,
676,Olympus,CPA242,BS,sfx_33_DD_LC_up,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744554497/Olympus+65nm+Local+clamp+up,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230306.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,
677,Olympus,CPA242,BS,sfx_33_LC_GGSCR_down,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744488961/Olympus+65nm+Local+clamp+down,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230306.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,
678,Olympus,CPA242,BS,sfx_33_PC_RCSCR,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/743997468/Olympus+65nm+Power+Clamp ,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230320.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,
679,Olympus,CPA242,BS,sfx_33_DD_LC_up,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744554497/Olympus+65nm+Local+clamp+up,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230320.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,
680,Olympus,CPA242,BS,sfx_33_LC_GGSCR_down,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744488961/Olympus+65nm+Local+clamp+down,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230320.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,
681,Olympus,CPA242,BS,sfx_33_PC_RCSCR,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/743997468/Olympus+65nm+Power+Clamp ,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230413.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,
682,Olympus,CPA242,BS,sfx_33_DD_LC_up,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744554497/Olympus+65nm+Local+clamp+up,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230413.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,
683,Olympus,CPA242,BS,sfx_33_LC_GGSCR_down,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744488961/Olympus+65nm+Local+clamp+down,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230413.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,
684,Olympus,CPA242,BS,sfx_33_PC_RCSCR,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/743997468/Olympus+65nm+Power+Clamp ,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230515.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,
685,Olympus,CPA242,BS,sfx_33_DD_LC_up,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744554497/Olympus+65nm+Local+clamp+up,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230515.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,
686,Olympus,CPA242,BS,sfx_33_LC_GGSCR_down,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744488961/Olympus+65nm+Local+clamp+down,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230515.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,
687,Olympus,CPA242,BS,sfx_33_PC_RCSCR,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/743997468/Olympus+65nm+Power+Clamp ,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230605.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,
688,Olympus,CPA242,BS,sfx_33_DD_LC_up,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744554497/Olympus+65nm+Local+clamp+up,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230605.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,
689,Olympus,CPA242,BS,sfx_33_LC_GGSCR_down,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744488961/Olympus+65nm+Local+clamp+down,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230605.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,
690,Nordic,CPA235,SVW,SFX_1V8_PC_2HD_3TD,2023-05-04,,MXIC,180nm,BCD,,1.8V,SV2023_004,20230405.0,Christian.Hergot@nordicsemi.no,,oadb delivery (SFX_ESD_202302_Delivery),,,,,,,,
691,Nordic,CPA235,SVW,SFX_RCS_Low_Vh_1D,2023-05-04,,MXIC,180nm,BCD,,9V,SV2023_004,20230405.0,Christian.Hergot@nordicsemi.no,,oadb delivery (SFX_ESD_202302_Delivery),,,,,,,,
692,Nordic,CPA235,SVW,SFX_CDM_res_ndio,2023-05-22,,MXIC,180nm,BCD,,5V,SV2023_004,20230522.0,Christian.Hergot@nordicsemi.no,,oadb delivery (SFX_ESD_202302_Delivery),,,,,,,,
693,Panthronics,CPA248,SVW,SFX_5V_clamp_int_bus_P50u_2kV,2023-06-30,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Panthronics\4- Delivery,TSMC,40nm,CMOS,CRN40_ULP,5V,SV2023_007,20230630.0,,SOFICS_TSMC_TSMC40nULP_ESD_5V_SV2023_007,cpa248_esd_cells_230630.gds,T-N45-CL-DR-001,2.7_1,T-N40-CL-DR-023-C1,v1.4_2a,T-N40-CM-SP-015-C1 ,v1.5_2b,,
694,Runxin,CPA237,BS,SFX_08_LNA_ACG,2023-07-06,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230706.0, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,
695,Runxin,CPA238,BS,SFX_08_LNA_2,2023-07-07,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230706.0, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,
696,Runxin,CPA239,BS,SFX_08_LNA_3,2023-07-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230706.0, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,
697,Runxin,CPA240,BS,SFX_08_LNA_4,2023-07-09,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230706.0, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,
698,Runxin,CPA241,BS,SFX_08_LNA_CDM_1,2023-07-10,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230706.0, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,
699,Runxin,CPA242,BS,SFX_08_LNA_CDM_2,2023-07-11,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230706.0, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,
700,Runxin,CPA237,BS,SFX_08_LNA_ACG,2023-07-06,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230928.0, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,
701,Runxin,CPA238,BS,SFX_08_LNA_2,2023-07-07,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230928.0, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,
702,Runxin,CPA239,BS,SFX_08_LNA_3,2023-07-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230928.0, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,
703,Runxin,CPA240,BS,SFX_08_LNA_4,2023-07-09,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230928.0, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,
704,Runxin,CPA241,BS,SFX_08_LNA_CDM_1,2023-07-10,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230928.0, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,
705,Runxin,CPA242,BS,SFX_08_LNA_CDM_2,2023-07-11,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230928.0, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,
706,Panthronics,CPA248,SVW,SFX_5V_clamp_int_bus_P50u_2kV,2023-07-13,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Panthronics\4- Delivery,TSMC,40nm,CMOS,CRN40_ULP,5V,SV2023_007,20230713.0,,SOFICS_TSMC_TSMC40nULP_ESD_5V_SV2023_007,cpa248_esd_cells_230630.gds,T-N45-CL-DR-001,2.7_1,T-N40-CL-DR-023-C1,v1.4_2a,T-N40-CM-SP-015-C1 ,v1.5_2b,T-N40-CM-SP-013 ,1.2_2
707,Celestial,CPA247,WF,SF_0V9_PC_23x25,2023-07-14,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\230714_delivery_powerclamps,TSMC,5nm,FinFET,CLN05_FF,0.9V,SV2023_006,20230714.0,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,,,,,,,,
708,Celestial,CPA247,WF,SF_1V2_PC_22x17,2023-07-14,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\230714_delivery_powerclamps,TSMC,5nm,FinFET,CLN05_FF,1.2V,SV2023_006,20230714.0,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,,,,,,,,
709,Celestial,CPA247,WF,SF_1V8_PC_55x28,2023-07-14,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\230714_delivery_powerclamps,TSMC,5nm,FinFET,CLN05_FF,1.8V,SV2023_006,20230714.0,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,,,,,,,,
710,Analogix,CPA243,JVDB,TBD,,,TSMC,12nm,FinFET,CLN12_FFC,,SV2023_010,,,,,,,,,,,,
711,Samsung,,JVDB,Taekwondo,,,Samsung,5nm,FinFET,LN05LPE,,,,,,,,,,,,,,
712,Celestial,CPA247,WF,SF_0V9_PC_23x25,2023-07-14,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\230714_delivery_powerclamps,TSMC,5nm,FinFET,CLN05_FF,0.9V,SV2023_006,20230714.0,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,,,,,,,,
713,Celestial,CPA247,WF,SF_1V2_PC_22x17,2023-07-14,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\230714_delivery_powerclamps,TSMC,5nm,FinFET,CLN05_FF,1.2V,SV2023_006,20230714.0,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,,,,,,,,
714,Celestial,CPA247,WF,SF_1V8_PC_55x28,2023-07-14,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\230714_delivery_powerclamps,TSMC,5nm,FinFET,CLN05_FF,1.8V,SV2023_006,20230714.0,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,,,,,,,,
715,Celestial,CPA247,WF,SF_0V9_PC,2023-08-10,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\20230810 Celestial AI Delivery,TSMC,5nm,FinFET,CLN05_FF,0.9V,SV2023_006,20230810.0,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,T-N05-CL-DR-014,1.2,T-N05-CL-DR-036-C1,1.2_1a,T-N05-CL-LS-007-C1,1.2B,,
716,Celestial,CPA247,WF,SF_1V2_PC,2023-08-10,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\20230810 Celestial AI Delivery,TSMC,5nm,FinFET,CLN05_FF,1.2V,SV2023_006,20230810.0,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,T-N05-CL-DR-014,1.2,T-N05-CL-DR-036-C1,1.2_1a,T-N05-CL-LS-007-C1,1.2B,,
717,Celestial,CPA247,WF,SF_1V8_PC,2023-08-10,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\20230810 Celestial AI Delivery,TSMC,5nm,FinFET,CLN05_FF,1.8V,SV2023_006,20230810.0,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,T-N05-CL-DR-014,1.2,T-N05-CL-DR-036-C1,1.2_1a,T-N05-CL-LS-007-C1,1.2B,,
718,CERN,CPA206,HM,SF_1V8_prailclamp,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
719,Nordic,CPA224,WV,SF_5V_2kV,2023-11-22,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20221122 - delivery to Nordic\Datasheets,TSMC,22nm,CMOS,ULL,5V,SV2023_013,20231122.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CLN22ULL_ESD_5V_SV2023_013 ,"oadb delivery
gds also delivered: CPA224_Nordic_231122.gds",T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4"
720,Nordic,CPA224,WV,SF_1V8_diff_IO_clamp_8kV_IEC,2023-11-22,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20221122 - delivery to Nordic\Datasheets,TSMC,22nm,CMOS,ULL,1.8V,SV2023_013,20231122.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CLN22ULL_ESD_1V8_SV2023_013 ,"oadb delivery
gds also delivered: CPA224_Nordic_231122.gds",T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4"
721,Nordic,CPA224,WV,SF_1V8_single_IO_clamp_8kV_IEC,2023-11-22,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20221122 - delivery to Nordic\Datasheets,TSMC,22nm,CMOS,ULL,1.8V,SV2023_013,20231122.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CLN22ULL_ESD_1V8_SV2023_013 ,"oadb delivery
gds also delivered: CPA224_Nordic_231122.gds",T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4"
722,Micron,CPA249,KD,SFX_5V_EOSdetect,2023-12-12,\\domainserver\shareddocs\3 - Technical\1 - Projects\Micron\CPA249_T130BCD\Datasheets\SFX_5V_EOSdetect-2023-12-12.pdf,TSMC,130nm,CMOS,LPBCDPlus,5V,SV2023_012,20231215.0,bnarayanaswa@micron.com,SOFICS_TSMC_CV013LPBCDPLUS_ESD_5V_SV2023_012,gds delivery: SFX_Delivery_20231215.gds,T-013-CV-DR-012,1.5_1,T-013-CV-DR-012-C1,1.5_1a,T-013-CV-SP-011-C1,1.3p2a,T-013-CV-SP-011,1.3p4
723,Micron,CPA249,KD,SFX_5V_EOSclamp,2023-12-12,\\domainserver\shareddocs\3 - Technical\1 - Projects\Micron\CPA249_T130BCD\Datasheets\SFX_5V_EOSclamp-2023-12-12.pdf,TSMC,130nm,CMOS,LPBCDPlus,5V,SV2023_012,20231215.0,bnarayanaswa@micron.com,SOFICS_TSMC_CV013LPBCDPLUS_ESD_5V_SV2023_012,gds delivery: SFX_Delivery_20231215.gds,T-013-CV-DR-012,1.5_1,T-013-CV-DR-012-C1,1.5_1a,T-013-CV-SP-011-C1,1.3p2a,T-013-CV-SP-011,1.3p4
724,Micron,CPA249,KD,SFX_5V_HBM2kV_BOOT,2023-12-12,\\domainserver\shareddocs\3 - Technical\1 - Projects\Micron\CPA249_T130BCD\Datasheets\SFX_5V_HBM2kV_BOOT-2023-12-12.pdf,TSMC,130nm,CMOS,LPBCDPlus,5V,SV2023_012,20231215.0,bnarayanaswa@micron.com,SOFICS_TSMC_CV013LPBCDPLUS_ESD_5V_SV2023_012,gds delivery: SFX_Delivery_20231215.gds,T-013-CV-DR-012,1.5_1,T-013-CV-DR-012-C1,1.5_1a,T-013-CV-SP-011-C1,1.3p2a,T-013-CV-SP-011,1.3p4
725,Teledyne,CPA187,KD,1V8LC_secondary,2023-11-28,,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20231212.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20231212.gds,T-N28-CL-DR-002,2.0,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1 ,v1.0_3p,--,--
726,Teledyne,CPA187,KD,1V8PC_CDM,2023-11-28,,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20231212.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20231212.gds,T-N28-CL-DR-002,2.0,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1 ,v1.0_3p,--,--
727,Analogix,CPA250,BS,SF_T40_PC_11,2024-01-15,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240115,TSMC,40nm,CMOS,LPBCDPlus,1.1V,SV2023_014,20240115.0,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240115.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,
728,Analogix,CPA250,BS,SF_T40_LC_11,2024-01-15,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240115,TSMC,40nm,CMOS,LPBCDPlus,1.1V,SV2023_014,20240115.0,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240115.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,
729,Analogix,CPA250,BS,SF_T40_PC_11,2024-01-17,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240117,TSMC,40nm,CMOS,LPBCDPlus,1.1V,SV2023_014,20240117.0,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240117.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,
730,Analogix,CPA250,BS,SF_T40_LC_11,2024-01-17,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240117,TSMC,40nm,CMOS,LPBCDPlus,1.1V,SV2023_014,20240117.0,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240117.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,
731,Analogix,CPA250,BS,SF_T40_PC_11,2024-01-24,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240124,TSMC,40nm,CMOS,LPBCDPlus,1.1V,SV2023_014,20240124.0,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240124.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,
732,Analogix,CPA250,BS,SF_T40_LC_11,2024-01-24,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240124,TSMC,40nm,CMOS,LPBCDPlus,1.1V,SV2023_014,20240124.0,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240124.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,
733,Analogix,CPA250,BS,SF_T40_PC_11,2024-02-20,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240222,TSMC,40nm,CMOS,LPBCDPlus,1.1V,SV2023_014,20240222.0,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240124.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,
734,Analogix,CPA250,BS,SF_T40_LC_11,2024-02-20,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240222,TSMC,40nm,CMOS,LPBCDPlus,1.1V,SV2023_014,20240222.0,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240124.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,
735,Nordic,CPA235,SVW,SFX_MXIC_ESDON_RV,2024-03-04,S:\3 - Technical\1 - Projects\Nordic\9 - Macronix 018 BCD\3 - Delivered\ESDON_20240304\SFX_MXIC_ESDON_RV_datasheet_20240304.pdf,Macronix,180nm,BCD,L18B1,5.5V,SV2023_004,20240304.0,,Lepton,,,,L18B1_DRC_CALIBRE_3210A_V12,,L18B1_LVS_CALIBRE_3212A_V13,,,
736,Nordic,CPA235,SVW,SFX_MXIC_ESDON_RV,2024-03-11,S:\3 - Technical\1 - Projects\Nordic\9 - Macronix 018 BCD\3 - Delivered\ESDON_20240304\SFX_MXIC_ESDON_RV_datasheet_20240304.pdf,Macronix,180nm,BCD,L18B1,5.5V,SV2023_004,20240311.0,,Lepton,,,,L18B1_DRC_CALIBRE_3210A_V12,,L18B1_LVS_CALIBRE_3212A_V13,,,
737,SensiBel,CPA254,BS,SFX_extc_HV,2024-03-11,\\domainserver\shareddocs\3 - Technical\1 - Projects\Sensibel\4 - Datasheets,TSMC,65nm,CMOS,CMN65LP,3.6V,SV2024_003,20240311.0,Endre Bjrsvik <endre.bjorsvik@sensibel.com>,SOFICS_TSMC_CMN65LP_ESD_3V6_SV2024_003,oadb delivery,T-N65-CL-DR-001,2.6_2,T-N65-CL-DR-001-C1,2.6_2a,T-N65-CL-LS-001-C1,1.6a,,
738,Analogix,CPA252,SVW,SFX_ESD_clamp_HV_IEC,2024-04-17,S:\3 - Technical\1 - Projects\Analogix\CPA252-UMC180BCD\3 - deliveries\2024_04_16\2024-04-16-SFX_ESD_clamp_HV_IEC.pdf,UMC,180nm,BCD,,5.5V/35V,SV2024_005,20240410.0,Weizhu Huang <whuang@analogixsemi.com>,SOFICS_UMC_BCD18_ESD_28V_SV2024_005,SF_ESD_clamp_HV_IEC_tagged.gds,G-1C-BCD18-1.8V_5V-1P6M-UMC_HV_P_SUB_GENERICIII-CELL-8N-Ver.0.17_P1,0.17_P1,G-DF-BCD18-1.8V_5V-1P6M-HV_P_SUB_GENERICIII_CALIBRE-DRC-8N,0.21_P1,G-DF-BCD18-1.8V_5V-1P6M-HV_P_SUB_GENERICIII_CALIBRE-DRC-8N,0.15_P2,,
739,Nordic,CPA235,SVW,SFX_22V_CLAMP,2024-04-26,S:\3 - Technical\1 - Projects\Nordic\9 - Macronix 018 BCD\7 - Tau deliveries\SFX_ESD_22V_20240426\SFX_22V_CLAMP-2024-04-26.pdf,Macronix,180nm,BCD,,22V,SV2024_007,20240426.0,Christian.Hergot@nordicsemi.no,Tau,,L18B1_DESIGN RULE_3105A_V23,23,3210A-L18B1,12.0.10,3212A-L18B1,13.0.8,,
740,Nordic,CPA235,SVW,SFX_2ndary_prot_5V,2024-05-08,S:\3 - Technical\1 - Projects\Nordic\9 - Macronix 018 BCD\7 - Tau deliveries\SFX_ESD_secondary_protection_20240506\SFX_2ndary_prot_5V-2024-05-08.pdf,Macronix,180nm,BCD,,5V,SV2024_008,20240506.0,Christian.Hergot@nordicsemi.no,Tau,,L18B1_DESIGN RULE_3105A_V23,23,3210A-L18B1,12.0.10,3212A-L18B1,13.0.8,,
741,Mixed Signal,CPA256,WF,SF_ESD_IO_150fF,2024-05-08,,TSMC,28nm,CMOS,HPCP,1.8V,SV2024_010,20240508.0,Srikarb@mixed-signal.com,SOFICS_TSMC_CLN28HPCP_ESD_1V8_SV2024_010 ,,TN28CLDR002,2.1,T-N28-CL-DR-002-C1,2.1A,T-N28-CR-SP-029-C1,v1.8_2p3a,,
742,,,,,,,,,,,,,,, ,,,,,,,,,
743,Etopus,CPA121,OM, 10_LC_ESDONSCR_ISO_1kV_HVT_Shared_SUB,2015-07-06,,TSMC,28nm,CMOS,HPM,1.0V,"SV2015_006
v1.115",,harry.chan@etopus.com,SOFICS_TSMC_CLN28HPM_ESD_1V0,Etopus28_cells_2015_08_27.gds,,,,,,,,
744,Etopus,CPA121,OM, 10_LC_ESDONSCR_ISO_1kV_HVT_Shared_SUB,2015-08-27,,TSMC,28nm,CMOS,HPM,1.0V,"SV2015_006
v1.115",,harry.chan@etopus.com,SOFICS_TSMC_CLN28HPM_ESD_1V0,Etopus28_cells_2015_08_27.gds,,,,,,,,
745,Etopus,CPA121,OM,10_PC_BDSCR_RC_Shared_SUB,2015-07-06,,TSMC,28nm,CMOS,HPM,1.0V,"SV2015_006
v1.115",,harry.chan@etopus.com,SOFICS_TSMC_CLN28HPM_ESD_1V0,Etopus28_cells_2015_08_27.gds,,,,,,,,
746,Etopus,CPA121,OM,10_PC_BDSCR_RC_Shared_SUB,2015-08-27,,TSMC,28nm,CMOS,HPM,1.0V,"SV2015_006
v1.115",,harry.chan@etopus.com,SOFICS_TSMC_CLN28HPM_ESD_1V0,Etopus28_cells_2015_08_27.gds,,,,,,,,
747,Etopus,CPA121,OM,18_PC_BDSCR,2015-07-17,,TSMC,28nm,CMOS,HPM,1.8V,"SV2015_006
v1.1",,harry.chan@etopus.com,_SOFICS_TSMC_N28HPM_ESD_1V8,Etopus28_cells_2015_08_27.gds,,,,,,,,
748,Etopus,CPA121,OM,18_PC_BDSCR,2015-08-27,,TSMC,28nm,CMOS,HPM,1.8V,"SV2015_006
v1.1",,harry.chan@etopus.com,_SOFICS_TSMC_N28HPM_ESD_1V8,Etopus28_cells_2015_08_27.gds,,,,,,,,
749,Nordic,CPA46,IB,SFX_18_Localclamp_PPA_OD_4kV_55,2015-08-20,,TSMC,55nm,CMOS,Flash,1.8V,"SV2015_010
SV2015_011",,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_LNA,"SFX_1V8_PPA_protection.gds
SFX_1V8_PPA_protection_V1b.gds + SFX_18_Localclamp_PPA_OD_4kV_55_V2.gds","T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
750,Nordic,CPA46,IB,SFX_18_Localclamp_PPA_OD_4kV_55,2015-08-27,,TSMC,55nm,CMOS,Flash,1.8V,"SV2015_010
SV2015_011",,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_LNA,"SFX_1V8_PPA_protection.gds
SFX_1V8_PPA_protection_V1b.gds + SFX_18_Localclamp_PPA_OD_4kV_55_V2.gds","T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
751,Nordic,CPA46,IB,SFX_18_Powerclamp_4kV_55,2015-08-20,,TSMC,55nm,CMOS,Flash,1.8V,"SV2015_010
SV2015_011",,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_LNA,"SFX_1V8_PPA_protection.gds
SFX_1V8_PPA_protection_V1b.gds + SFX_18_Localclamp_PPA_OD_4kV_55_V2.gds","T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
752,Nordic,CPA46,IB,SFX_18_Powerclamp_4kV_55,2015-08-27,,TSMC,55nm,CMOS,Flash,1.8V,"SV2015_010
SV2015_011",,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_LNA,"SFX_1V8_PPA_protection.gds
SFX_1V8_PPA_protection_V1b.gds + SFX_18_Localclamp_PPA_OD_4kV_55_V2.gds","T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
753,Nordic,CPA46,IB,SFX_33_RCSCR_UP_18_RCSCR_DOWN_4kV_55,2015-08-20,,TSMC,55nm,CMOS,Flash,3.3V,"SV2015_010
SV2015_011",,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_LNA,"SFX_1V8_PPA_protection.gds
SFX_1V8_PPA_protection_V1b.gds + SFX_18_Localclamp_PPA_OD_4kV_55_V2.gds","T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
754,Nordic,CPA46,IB,SFX_33_RCSCR_UP_18_RCSCR_DOWN_4kV_55,2015-08-27,,TSMC,55nm,CMOS,Flash,3.3V,"SV2015_010
SV2015_011",,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_LNA,"SFX_1V8_PPA_protection.gds
SFX_1V8_PPA_protection_V1b.gds + SFX_18_Localclamp_PPA_OD_4kV_55_V2.gds","T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0
755,Intel,CPA143,JVDB,SE_18V_LC_ESDONSCR_DNW_FG1,2016-04-04,,TSMC,180nm,CMOS,,,SV2016_013,0.0,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_1V8,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4
756,Intel,CPA143,JVDB,SE_18V_LC_ESDONSCR_DNW_FG1,2016-04-20,,TSMC,180nm,CMOS,,,SV2016_013,20160420.0,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_1V8,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4
757,Intel,CPA143,JVDB,SE_18V_PC_DTSCR_DNW_FG1,2016-04-04,,TSMC,180nm,CMOS,,,SV2016_013,0.0,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_1V8,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4
758,Intel,CPA143,JVDB,SE_18V_PC_DTSCR_DNW_FG1,2016-04-20,,TSMC,180nm,CMOS,,,SV2016_013,20160420.0,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_1V8,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4
759,Intel,CPA143,JVDB,SE_50V_LC_DD_DNW,2016-04-04,,TSMC,180nm,CMOS,,,SV2016_013,0.0,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_5V0,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4
760,Intel,CPA143,JVDB,SE_50V_LC_DD_DNW,2016-04-20,,TSMC,180nm,CMOS,,,SV2016_013,20160420.0,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_5V0,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4
761,Intel,CPA143,JVDB,SE_50V_PC_SMOS_DNW_FG1,2016-04-04,,TSMC,180nm,CMOS,,,SV2016_013,0.0,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_5V0,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4
762,Intel,CPA143,JVDB,SE_50V_PC_SMOS_DNW_FG1,2016-04-20,,TSMC,180nm,CMOS,,,SV2016_013,20160420.0,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_5V0,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4
763,Intel,CPA143,JVDB,SE_Diode_B2B,2016-04-04,,TSMC,180nm,CMOS,,,SV2016_013,0.0,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_GND,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4
764,Intel,CPA143,JVDB,SE_Diode_B2B,2016-04-20,,TSMC,180nm,CMOS,,,SV2016_013,20160420.0,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_GND,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4
765,Analogix,CPA142,OG,Sofics_0V9_Powerclamp,2016-04-26,,TSMC,40nm,CMOS,G,0.9V,SV2016_017,20160426.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2"
766,Analogix,CPA142,OG,Sofics_0V9_Powerclamp,2016-06-30,,TSMC,40nm,CMOS,G,0.9V,SV2016_017,20160630.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2"
767,Analogix,CPA142,OG,Sofics_0V9_Local_Clamp_AUX_Without_HV_Switch  ,2016-04-26,,TSMC,40nm,CMOS,G,0.9V,SV2016_017,20160426.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2"
768,Analogix,CPA142,OG,Sofics_0V9_Local_Clamp_AUX_Without_HV_Switch  ,2016-06-30,,TSMC,40nm,CMOS,G,0.9V,SV2016_017,20160630.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2"
769,Analogix,CPA142,OG,Sofics_0V9_Local_Clamp_HSTX_RX,2016-04-26,,TSMC,40nm,CMOS,G,0.9V,SV2016_017,20160426.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2"
770,Analogix,CPA142,OG,Sofics_0V9_Local_Clamp_HSTX_RX,2016-06-30,,TSMC,40nm,CMOS,G,0.9V,SV2016_017,20160630.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2"
771,Analogix,CPA142,OG,Sofics_0V9_Local_Clamp_HSTX,2016-04-26,,TSMC,40nm,CMOS,G,0.9V,SV2016_017,20160426.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2"
772,Analogix,CPA142,OG,Sofics_0V9_Local_Clamp_HSTX,2016-06-30,,TSMC,40nm,CMOS,G,0.9V,SV2016_017,20160630.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2"
773,Analogix,CPA142,OG,Sofics_3V3_Powerclamp,2016-04-26,,TSMC,40nm,CMOS,G,3.3V,SV2016_017,20160426.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_3V3,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2"
774,Analogix,CPA142,OG,Sofics_3V3_Powerclamp,2016-06-30,,TSMC,40nm,CMOS,G,3.3V,SV2016_017,20160630.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_3V3,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2"
775,Analogix,CPA142,OG,Sofics_3V3_Local_Clamp_DCI_Driver,2016-04-26,,TSMC,40nm,CMOS,G,3.3V,SV2016_017,20160426.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_3V3,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2"
776,Analogix,CPA142,OG,Sofics_3V3_Local_Clamp_DCI_Driver,2016-06-30,,TSMC,40nm,CMOS,G,3.3V,SV2016_017,20160630.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_3V3,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2"
777,Analogix,CPA142,OG,Sofics_1V8_Powerclamp,2016-04-26,,TSMC,40nm,CMOS,G,1.8V,SV2016_017,20160426.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_1V8,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2"
778,Analogix,CPA142,OG,Sofics_1V8_Powerclamp,2016-06-30,,TSMC,40nm,CMOS,G,1.8V,SV2016_017,20160630.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_1V8,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2"
779,Analogix,CPA142,OG,Sofics_1V8_Local_Clamp,2016-04-26,,TSMC,40nm,CMOS,G,1.8V,SV2016_017,20160426.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_1V8,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2"
780,Analogix,CPA142,OG,Sofics_1V8_Local_Clamp,2016-06-30,,TSMC,40nm,CMOS,G,1.8V,SV2016_017,20160630.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_1V8,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2"
781,Analogix,CPA136,OG,SFX1_1V2_Local_Clamp_Input_High_Speed,2016-05-04,,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20160504.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
782,Analogix,CPA136,OG,SFX1_1V2_Local_Clamp_Input_High_Speed,2016-07-19,,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
783,Analogix,CPA136,OG,SFX1_1V2_Local_Clamp_Input_High_Speed,2016-10-21,,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
784,Analogix,CPA136,OG,SFX1_1V2_Local_Clamp_Input_High_Speed,2016-10-25,,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20161025.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
785,Analogix,CPA136,OG,SFX3_1V2_Local_Clamp_Output_High_Speed,2016-05-04,,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20160504.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
786,Analogix,CPA136,OG,SFX3_1V2_Local_Clamp_Output_High_Speed,2016-07-19,,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
787,Analogix,CPA136,OG,SFX3_1V2_Local_Clamp_Output_High_Speed,2016-10-21,,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
788,Analogix,CPA136,OG,SFX3_1V2_Local_Clamp_Output_High_Speed,2016-10-25,,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20161025.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
789,Analogix,CPA136,OG,SFX4_1V2_Local_Clamp_IO_Low_Speed,2016-05-04,,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20160504.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
790,Analogix,CPA136,OG,SFX4_1V2_Local_Clamp_IO_Low_Speed,2016-07-19,,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
791,Analogix,CPA136,OG,SFX4_1V2_Local_Clamp_IO_Low_Speed,2016-10-21,,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
792,Analogix,CPA136,OG,SFX4_1V2_Local_Clamp_IO_Low_Speed,2016-10-25,,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20161025.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
793,Analogix,CPA136,OG,SFX5_3V3_Local_Clamp_Digital_IO,2016-05-04,,UMC,55nm,CMOS,SP,3.3V,SV2016_018,20160504.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P2,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
794,Analogix,CPA136,OG,SFX5_3V3_Local_Clamp_Digital_IO,2016-07-19,,UMC,55nm,CMOS,SP,3.3V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P2,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
795,Analogix,CPA136,OG,SFX5_3V3_Local_Clamp_Digital_IO,2016-10-21,,UMC,55nm,CMOS,SP,3.3V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P2,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
796,Analogix,CPA136,OG,SFX5_3V3_Local_Clamp_Digital_IO,2016-10-25,,UMC,55nm,CMOS,SP,3.3V,SV2016_018,20161025.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P2,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
797,Analogix,CPA136,OG,SFX6_1V2_Powerclamp_Analog_V2,2016-05-04,,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20160504.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P3,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
798,Analogix,CPA136,OG,SFX6_1V2_Powerclamp_Analog_V2,2016-07-19,,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P3,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
799,Analogix,CPA136,OG,SFX6_1V2_Powerclamp_Analog_V2,2016-10-21,,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P3,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
800,Analogix,CPA136,OG,SFX6_1V2_Powerclamp_Analog_V2,2016-10-25,,UMC,55nm,CMOS,SP,1.2V,SV2016_018,,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P3,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
801,Analogix,CPA136,OG,SFX6_1V2_Powerclamp_Analog_V3,2016-07-19,,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P4,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
802,Analogix,CPA136,OG,SFX6_1V2_Powerclamp_Analog_V3,2016-10-21,,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P4,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
803,Analogix,CPA136,OG,SFX6_1V2_Powerclamp_Analog_V3,2016-10-25,,UMC,55nm,CMOS,SP,1.2V,SV2016_018,,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P4,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
804,Analogix,CPA136,OG,SFX7_3V3_Powerclamp_Digital_Inline_Bus,2016-05-04,,UMC,55nm,CMOS,SP,3.3V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P5,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
805,Analogix,CPA136,OG,SFX7_3V3_Powerclamp_Digital_Inline_Bus,2016-07-19,,UMC,55nm,CMOS,SP,3.3V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P5,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
806,Analogix,CPA136,OG,SFX7_3V3_Powerclamp_Digital_Inline_Bus,2016-10-21,,UMC,55nm,CMOS,SP,3.3V,SV2016_018,,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P5,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
807,Analogix,CPA136,OG,SFX7_3V3_Powerclamp_Digital_Inline_Bus,2016-10-25,,UMC,55nm,CMOS,SP,3.3V,SV2016_018,,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P5,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
808,Analogix,CPA136,OG,SFX7_3V3_Powerclamp_Digital_Staggered_Bus,2016-10-21,,UMC,55nm,CMOS,SP,3.3V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P5,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
809,Analogix,CPA136,OG,SFX7_3V3_Powerclamp_Digital_Staggered_Bus,2016-10-25,,UMC,55nm,CMOS,SP,3.3V,SV2016_018,,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P5,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
810,Analogix,CPA136,OG,SFX8a_1V8_Powerclamp_Digital_Staggered_Bus,2016-05-04,,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20160504.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P6,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
811,Analogix,CPA136,OG,SFX8a_1V8_Powerclamp_Digital_Staggered_Bus,2016-07-19,,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P6,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
812,Analogix,CPA136,OG,SFX8a_1V8_Powerclamp_Digital_Staggered_Bus,2016-10-21,,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P6,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
813,Analogix,CPA136,OG,SFX8a_1V8_Powerclamp_Digital_Staggered_Bus,2016-10-25,,UMC,55nm,CMOS,SP,1.8V,SV2016_018,,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P6,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
814,Analogix,CPA136,OG,SFX8b_1V8_Powerclamp_Analog_V2,2016-05-04,,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20160504.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P7,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
815,Analogix,CPA136,OG,SFX8b_1V8_Powerclamp_Analog_V2,2016-07-19,,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P7,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
816,Analogix,CPA136,OG,SFX8b_1V8_Powerclamp_Analog_V2,2016-10-21,,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P7,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
817,Analogix,CPA136,OG,SFX8b_1V8_Powerclamp_Analog_V2,2016-10-25,,UMC,55nm,CMOS,SP,1.8V,SV2016_018,,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P7,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
818,Analogix,CPA136,OG,SFX8b_1V8_Powerclamp_Analog_V3,2016-07-19,,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P8,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
819,Analogix,CPA136,OG,SFX8b_1V8_Powerclamp_Analog_V3,2016-10-21,,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P8,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
820,Analogix,CPA136,OG,SFX8b_1V8_Powerclamp_Analog_V3,2016-10-25,,UMC,55nm,CMOS,SP,1.8V,SV2016_018,,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P8,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
821,Analogix,CPA136,OG,SFX_1V_Secondary_Protection,2016-05-04,,UMC,55nm,CMOS,SP,1V,SV2016_018,20160504.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P9,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
822,Analogix,CPA136,OG,SFX_1V_Secondary_Protection,2016-07-19,,UMC,55nm,CMOS,SP,1V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P9,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
823,Analogix,CPA136,OG,SFX_1V_Secondary_Protection,2016-10-21,,UMC,55nm,CMOS,SP,1V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P9,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
824,Analogix,CPA136,OG,SFX_1V_Secondary_Protection,2016-10-25,,UMC,55nm,CMOS,SP,1V,SV2016_018,,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P9,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
825,Analogix,CPA136,OG,SFX_1V_1V8_Secondary_Protection,2016-05-04,,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20160504.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P10,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
826,Analogix,CPA136,OG,SFX_1V_1V8_Secondary_Protection,2016-07-19,,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P10,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
827,Analogix,CPA136,OG,SFX_1V_1V8_Secondary_Protection,2016-10-21,,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P10,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
828,Analogix,CPA136,OG,SFX_1V_1V8_Secondary_Protection,2016-10-25,,UMC,55nm,CMOS,SP,1.8V,SV2016_018,,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P10,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,
829,Creative Chips,CPA125,HM,SFX_PC_inline,2016-08-04,,TSMC,180nm,BCD,,,SV2016_021,20160804.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_03102016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
830,Creative Chips,CPA125,HM,SFX_PC_inline,2016-08-26,,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_03102016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
831,Creative Chips,CPA125,HM,SFX_PC_inline,2016-09-29,,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_03102016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
832,Creative Chips,CPA125,HM,SFX_PC_inline,2016-10-03,,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_03102016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
833,Creative Chips,CPA125,HM,SFX_PAGND,2016-08-04,,TSMC,180nm,BCD,,,SV2016_021,20160804.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_29092016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
834,Creative Chips,CPA125,HM,SFX_PAGND,2016-08-26,,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_29092016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
835,Creative Chips,CPA125,HM,SFX_GiCi,2016-08-04,,TSMC,180nm,BCD,,,SV2016_021,20160804.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
836,Creative Chips,CPA125,HM,SFX_GiCi,2016-08-26,,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
837,Creative Chips,CPA125,HM,SFX_PC_corner,2016-08-04,,TSMC,180nm,BCD,,,SV2016_021,20160804.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
838,Creative Chips,CPA125,HM,SFX_PC_corner,2016-08-26,,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
839,Creative Chips,CPA125,HM,SFX_PC_corner,2016-10-03,,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
840,Creative Chips,CPA125,HM,SFX_PC_corner,2016-09-29,,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
841,Creative Chips,CPA125,HM,SFX_Ai,2016-08-04,,TSMC,180nm,BCD,,,SV2016_021,20160804.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
842,Creative Chips,CPA125,HM,SFX_Ai,2016-08-26,,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
843,Creative Chips,CPA125,HM,SFX_Bi,2016-08-26,,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
844,Creative Chips,CPA125,HM,SFX_Bi,2016-09-29,,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
845,Creative Chips,CPA125,HM,SFX_Bi,2016-10-03,,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
846,Creative Chips,CPA125,HM,SFX_Bi,2016-12-13,,TSMC,180nm,BCD,,,SV2016_021,20161213.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
847,Creative Chips,CPA125,HM,SFX_MODE_LIN_VCC_CI,2016-08-26,,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
848,Creative Chips,CPA125,HM,SFX_MODE_LIN_VCC_CI,2016-09-29,,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
849,Creative Chips,CPA125,HM,SFX_MODE_LIN_VCC_CI,2016-12-13,,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
850,Creative Chips,CPA125,HM,SFX_MODE_LIN_VCC_CI,,,TSMC,180nm,BCD,,,SV2016_021,20161213.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
851,Creative Chips,CPA125,HM,SFX_SVDD,2016-08-26,,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
852,Creative Chips,CPA125,HM,SFX_SVDD,2013-09-29,,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
853,Creative Chips,CPA125,HM,SFX_SVDD,2016-10-03,,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
854,Creative Chips,CPA125,HM,SFX_GIPP_VCP,2016-09-29,,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
855,Creative Chips,CPA125,HM,SFX_GIPP_VCP,2016-10-03,,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
856,Creative Chips,CPA125,HM,SFX_G3C3G2C2G1C1,2016-09-29,,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
857,Creative Chips,CPA125,HM,SFX_G3C3G2C2G1C1,2016-10-03,,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
858,Creative Chips,CPA125,HM,SFX_G3C3G2C2G1C1,2016-12-13,,TSMC,180nm,BCD,,,SV2016_021,20161213.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
859,Creative Chips,CPA125,HM,SFX_A1A0C5G5C4G4,2016-09-29,,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
860,Creative Chips,CPA125,HM,SFX_A1A0C5G5C4G4,2016-10-03,,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
861,Creative Chips,CPA125,HM,SFX_A1A0C5G5C4G4,2016-12-13,,TSMC,180nm,BCD,,,SV2016_021,20161213.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
862,Creative Chips,CPA125,HM,SFX_PAD_downbond,2016-09-29,,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
863,Creative Chips,CPA125,HM,SFX_PAD_downbond,2016-10-03,,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
864,Creative Chips,CPA125,HM,SFX_AGND,2016-09-29,,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
865,Creative Chips,CPA125,HM,SFX_AGND,2016-10-03,,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
866,Creative Chips,CPA125,HM,SFX_PGND,2016-09-29,,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
867,Creative Chips,CPA125,HM,SFX_PGND,2016-10-03,,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
868,Creative Chips,CPA125,HM,SFX_VBAT_VBAT_S,2016-09-29,,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
869,Creative Chips,CPA125,HM,SFX_VBAT_VBAT_S,2016-10-03,,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4
870,StarChip,,,clamp_vcc,2016-10-26,,HHGrace,,,,,SV2016_023,20161026.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,
871,StarChip,,,clamp_vcc,2016-11-04,,HHGrace,,,,,SV2016_023,20161026.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,
872,StarChip,,,clamp_vcc,2016-11-16,,HHGrace,,,,,SV2016_023,20161116.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,
873,StarChip,,,clamp_vcc,2016-11-21,,HHGrace,,,,,SV2016_023,20161121.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,
874,StarChip,,,spt_clamp,2016-10-26,,HHGrace,,,,,SV2016_023,20161026.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,
875,StarChip,,,spt_clamp,2016-11-04,,HHGrace,,,,,SV2016_023,20161026.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,
876,StarChip,,,spt_clamp,2016-11-16,,HHGrace,,,,,SV2016_023,20161116.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,
877,StarChip,,,spt_clamp,2016-11-21,,HHGrace,,,,,SV2016_023,20161121.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,
878,StarChip,,,clamp_vdd,2016-11-04,,HHGrace,,,,,SV2016_023,20161104.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,
879,StarChip,,,clamp_vdd,2016-11-16,,HHGrace,,,,,SV2016_023,20161104.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,
880,StarChip,,,clamp_vdd,2016-11-21,,HHGrace,,,,,SV2016_023,20161121.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,
881,StarChip,,,bnd_dio,2016-11-04,,HHGrace,,,,,SV2016_023,20161104.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,
882,StarChip,,,bnd_dio,2016-11-16,,HHGrace,,,,,SV2016_023,20161116.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,
883,StarChip,,,bnd_dio,2016-11-21,,HHGrace,,,,,SV2016_023,20161121.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,
884,Analogix,CPA147,OG,Sofics_0V9_Local_Clamp_HSTX_HSRX,2016-10-28,,TSMC,28nm ,CMOS,HPC+,0.9V,SV2016_024,20161028.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6
885,Analogix,CPA147,OG,Sofics_0V9_Local_Clamp_HSTX_HSRX,2016-11-04,,TSMC,28nm ,CMOS,HPC+,0.9V,SV2016_024,20161104.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6
886,Analogix,CPA147,OG,Sofics_0V9_Local_Clamp_HSTX_HSRX,,,TSMC,28nm ,CMOS,HPC+,0.9V,SV2016_024,20161201.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6
887,Analogix,CPA147,OG,Sofics_0V9_Powerclamp_Analog,2016-10-28,,TSMC,28nm ,CMOS,HPC+,0.9V,SV2016_024,20161028.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6
888,Analogix,CPA147,OG,Sofics_0V9_Powerclamp_Analog,2016-11-04,,TSMC,28nm ,CMOS,HPC+,0.9V,SV2016_024,20161104.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6
889,Analogix,CPA147,OG,Sofics_0V9_Powerclamp_Analog,,,TSMC,28nm ,CMOS,HPC+,0.9V,SV2016_024,20161201.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6
890,Analogix,CPA147,OG,Sofics_1V8_Powerclamp_Analog,2016-10-28,,TSMC,28nm ,CMOS,HPC+,1.8V,SV2016_024,20161028.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_1V8,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6
891,Analogix,CPA147,OG,Sofics_1V8_Powerclamp_Analog,2016-11-04,,TSMC,28nm ,CMOS,HPC+,1.8V,SV2016_024,20161104.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_1V8,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6
892,Analogix,CPA147,OG,Sofics_1V8_Powerclamp_Analog,,,TSMC,28nm ,CMOS,HPC+,1.8V,SV2016_024,20161201.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_1V8,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6
893,Analogix,CPA147,OG,Sofics_0V9_Local_Clamp_AUX,2016-11-04,,TSMC,28nm ,CMOS,HPC+,0.9V,SV2016_024,20161104.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6
894,Analogix,CPA147,OG,Sofics_0V9_Local_Clamp_AUX,,,TSMC,28nm ,CMOS,HPC+,0.9V,SV2016_024,20161201.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6
895,Analogix,CPA147,OG,Sofics_1V8_Local_Clamp_VX,2016-11-04,,TSMC,28nm ,CMOS,HPC+,1.8V,SV2016_024,20161104.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_1V8,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6
896,Analogix,CPA147,OG,Sofics_1V8_Local_Clamp_VX,,,TSMC,28nm ,CMOS,HPC+,1.8V,SV2016_024,20161201.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_1V8,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6
897,Analogix,CPA147,OG,Sofics_digital_3v3_io_V,2016-11-04,,TSMC,28nm ,CMOS,HPC+,3.3V,SV2016_024,20161104.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_3V3,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6
898,Analogix,CPA147,OG,Sofics_digital_3v3_io_V,,,TSMC,28nm ,CMOS,HPC+,3.3V,SV2016_024,20161201.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_3V3,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6
899,Analogix,CPA147,OG,Sofics_digital_3v3_pc_V,2016-11-04,,TSMC,28nm ,CMOS,HPC+,3.3V,SV2016_024,20161104.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_3V3,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6
900,Analogix,CPA147,OG,Sofics_digital_3v3_pc_V,,,TSMC,28nm ,CMOS,HPC+,3.3V,SV2016_024,20161201.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_3V3,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6
901,Graphcore,CPA157,OM,Sofics_PC_RCBDSCR_W10_V,2017-05-23,,TSMC,16nm,FinFETs,,,SV2017_008,20170523.0,Phil Horsfield <Phil.Horsfield@graphcore.ai>,SOFICS_TSMC_N16FFP_ESD_0V8,"TSMC_16FFP_Graphcore_cells_20170523.gds
TSMC_16FFP_Graphcore_cells_20170621.gds",T-N16-CL-DR-002,1.3,T-N16-CL-DR-002-C1,1.3a,T-N16-CL-LS-004-C1,1.0_1e,T-N16-CL-SP-010,1d0_2p2
902,Graphcore,CPA157,OM,Sofics_PC_RCBDSCR_W10_V,2017-06-21,,TSMC,16nm,FinFETs,,,SV2017_008,20170621.0,Phil Horsfield <Phil.Horsfield@graphcore.ai>,SOFICS_TSMC_N16FFP_ESD_0V8,"TSMC_16FFP_Graphcore_cells_20170523.gds
TSMC_16FFP_Graphcore_cells_20170621.gds",T-N16-CL-DR-002,1.3,T-N16-CL-DR-002-C1,1.3a,T-N16-CL-LS-004-C1,1.0_1e,T-N16-CL-SP-010,1d0_2p2
903,Creative Chips,CPA104,VeV,TXRX_IO_ESD_new_solution,2017-06-28,,TSMC,90nm,CMOS,,,SV2017_010,20170628.0,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_3V3,"TXRX_IO_ESD_new_solution_20170628.gds
CCE4100_ESD_new_solutions.gds","T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2
904,Creative Chips,CPA104,VeV,TXRX_IO_ESD_new_solution,2017-07-07,,TSMC,90nm,CMOS,,,SV2017_010,20170724.0,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_3V3,"TXRX_IO_ESD_new_solution_20170628.gds
CCE4100_ESD_new_solutions.gds","T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2
905,Creative Chips,CPA104,VeV,TXRX_IO_ESD_new_solution,2017-07-19,,TSMC,90nm,CMOS,,,SV2017_010,,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_3V3,"TXRX_IO_ESD_new_solution_20170628.gds
CCE4100_ESD_new_solutions.gds","T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2
906,Creative Chips,CPA104,VeV,TXRX_IO_ESD_new_solution,2017-07-24,,TSMC,90nm,CMOS,,,SV2017_010,,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_3V3,"TXRX_IO_ESD_new_solution_20170628.gds
CCE4100_ESD_new_solutions.gds","T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2
907,Creative Chips,CPA104,VeV,solution_3V3_LC_2kV_HBM,2017-07-07,,TSMC,90nm,CMOS,,,SV2017_010,20170719.0,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_3V3,CCE4100_ESD_new_solutions.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2
908,Creative Chips,CPA104,VeV,solution_3V3_LC_2kV_HBM,2017-07-19,,TSMC,90nm,CMOS,,,SV2017_010,20170724.0,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_3V3,CCE4100_ESD_new_solutions.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2
909,Creative Chips,CPA104,VeV,solution_3V3_LC_2kV_HBM,2017-07-24,,TSMC,90nm,CMOS,,,SV2017_010,,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_3V3,CCE4100_ESD_new_solutions.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2
910,Creative Chips,CPA104,VeV,solution_5VIO_pads,2017-07-07,,TSMC,90nm,CMOS,,,SV2017_010,20170719.0,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_5V,CCE4100_ESD_new_solutions.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2
911,Creative Chips,CPA104,VeV,solution_5VIO_pads,2017-07-19,,TSMC,90nm,CMOS,,,SV2017_010,20170724.0,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_5V,CCE4100_ESD_new_solutions.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2
912,Creative Chips,CPA104,VeV,solution_5VIO_pads,2017-07-24,,TSMC,90nm,CMOS,,,SV2017_010,,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_5V,CCE4100_ESD_new_solutions.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2
913,Rockley Photonics,CPA162,JVDB,Sofics_016_LV_LC_ESDON_ISO_500V,2017-11-17,,TSMC,16nm,FinFET,FFC,,SV2017_012,20171117.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_LV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3
914,Rockley Photonics,CPA162,JVDB,Sofics_016_LV_LC_ESDON_ISO_500V,2017-11-22,,TSMC,16nm,FinFET,FFC,,SV2017_012,20171122.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_LV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3
915,Rockley Photonics,CPA162,JVDB,Sofics_016_LV_LC_ESDON_ISO_1kV,2017-11-17,,TSMC,16nm,FinFET,FFC,,SV2017_012,20171117.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_LV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3
916,Rockley Photonics,CPA162,JVDB,Sofics_016_LV_LC_ESDON_ISO_1kV,2017-11-22,,TSMC,16nm,FinFET,FFC,,SV2017_012,20171122.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_LV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3
917,Rockley Photonics,CPA162,JVDB,Sofics_016_LV_LC_ESDON_DN_ISO_100V,2017-11-17,,TSMC,16nm,FinFET,FFC,,SV2017_012,20171117.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_LV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3
918,Rockley Photonics,CPA162,JVDB,Sofics_016_LV_LC_ESDON_DN_ISO_100V,2017-11-22,,TSMC,16nm,FinFET,FFC,,SV2017_012,20171122.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_LV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3
919,Rockley Photonics,CPA162,JVDB,Sofics_016_1V8_PC_RCSCR_ISO,2017-11-17,,TSMC,16nm,FinFET,FFC,1.8V,SV2017_012,20171117.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_1V8,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3
920,Rockley Photonics,CPA162,JVDB,Sofics_016_1V8_PC_RCSCR_ISO,2017-11-22,,TSMC,16nm,FinFET,FFC,1.8V,SV2017_012,20171122.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_1V8,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3
921,Rockley Photonics,CPA162,JVDB,Sofics_016_2V5_PC_DTSCR_ISO,2017-11-17,,TSMC,16nm,FinFET,FFC,2.5V,SV2017_012,20171117.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_2V5,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3
922,Rockley Photonics,CPA162,JVDB,Sofics_016_2V5_PC_DTSCR_ISO,2017-11-22,,TSMC,16nm,FinFET,FFC,2.5V,SV2017_012,20171122.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_2V5,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3
923,GUC,CPA116,JVDB,Sofics_016_LV_LC_ESDON_ISO_1kV,2018-02-08,S:\3 - Technical\1 - Projects\GlobalUnichip\16nmFinFET\D2 - TDK 20180208,TSMC,16nm,finFET,,1V,SV2018_001,20180208.0,Tony Chen <tony.chen@guc-asic.com>,SOFICS_TSMC_N16FFC_ESD_LV_SV2008_001,"TSMC_16FFC_GUC_cells_20180208.gds
TSMC_16FFC_GUC_cells_20180214.gds","T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3
924,GUC,CPA116,JVDB,Sofics_016_LV_LC_ESDON_ISO_1kV,2018-02-14,S:\3 - Technical\1 - Projects\GlobalUnichip\16nmFinFET\D2 - TDK 20180208,TSMC,16nm,finFET,,1V,SV2018_001,20180214.0,Tony Chen <tony.chen@guc-asic.com>,SOFICS_TSMC_N16FFC_ESD_LV_SV2008_001,"TSMC_16FFC_GUC_cells_20180208.gds
TSMC_16FFC_GUC_cells_20180214.gds","T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3
925,Creative Chips,CPA125,HM,SFX_MODE,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
926,Creative Chips,CPA125,HM,SFX_MODE,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
927,Creative Chips,CPA125,HM,SFX_LIN_DO,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
928,Creative Chips,CPA125,HM,SFX_LIN_DO,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
929,Creative Chips,CPA125,HM,SFX_VCC,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
930,Creative Chips,CPA125,HM,SFX_VCC,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
931,Creative Chips,CPA125,HM,SFX_ST,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
932,Creative Chips,CPA125,HM,SFX_ST,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
933,Creative Chips,CPA125,HM,SFX_PC ,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
934,Creative Chips,CPA125,HM,SFX_PC ,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
935,Creative Chips,CPA125,HM,SFX_SVDD,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
936,Creative Chips,CPA125,HM,SFX_SVDD,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
937,Creative Chips,CPA125,HM,SFX_VBAT,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
938,Creative Chips,CPA125,HM,SFX_VBAT,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
939,Creative Chips,CPA125,HM,SFX_VBATS,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
940,Creative Chips,CPA125,HM,SFX_VBATS,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
941,Creative Chips,CPA125,HM,SFX_VCP ,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
942,Creative Chips,CPA125,HM,SFX_VCP ,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
943,Creative Chips,CPA125,HM,SFX_ESD_GiCi_VCP_localClamp,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
944,Creative Chips,CPA125,HM,SFX_ESD_GiCi_VCP_localClamp,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
945,Creative Chips,CPA125,HM,SFX_ESD_GiCiBi_corner,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
946,Creative Chips,CPA125,HM,SFX_ESD_GiCiBi_corner,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
947,Creative Chips,CPA125,HM,SFX_PGND,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
948,Creative Chips,CPA125,HM,SFX_PGND,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
949,Creative Chips,CPA125,HM,SFX_AGND,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
950,Creative Chips,CPA125,HM,SFX_AGND,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
951,Creative Chips,CPA125,HM,SFX_Ai,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
952,Creative Chips,CPA125,HM,SFX_Ai,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
953,Creative Chips,CPA125,HM,SFX_Ci,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
954,Creative Chips,CPA125,HM,SFX_Ci,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
955,Creative Chips,CPA125,HM,SFX_Gi,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
956,Creative Chips,CPA125,HM,SFX_Gi,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
957,Creative Chips,CPA125,HM,SFX_PC_corner,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
958,Creative Chips,CPA125,HM,SFX_PC_corner,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
959,Creative Chips,CPA125,HM,SFX_ESD_HIGH_ESD_CiBi_LocalClamp,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
960,Creative Chips,CPA125,HM,SFX_ESD_HIGH_ESD_CiBi_LocalClamp,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
961,Creative Chips,CPA125,HM,SFX_ESD_HIGH_ESD_GICi_ESD_GiCiBi_LocalClamps,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
962,Creative Chips,CPA125,HM,SFX_ESD_HIGH_ESD_GICi_ESD_GiCiBi_LocalClamps,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
963,Creative Chips,CPA125,HM,SFX_Bi,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
964,Creative Chips,CPA125,HM,SFX_Bi,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
965,Creative Chips,CPA125,HM,SFX_TBA_ESD_primary,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
966,Creative Chips,CPA125,HM,SFX_TBA_ESD_primary,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
967,Creative Chips,CPA125,HM,SFX_TBA_ESD_secondary,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,SFX_TBA_ESD_secondary.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
968,Creative Chips,CPA125,HM,SFX_TBA_ESD_secondary,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,SFX_TBA_ESD_secondary.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
969,Creative Chips,CPA125,HM,SFX_TBA_ESD_secondary,2018-05-24,,TSMC,180nm,BCD,,,SV2018_004,20180524.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,SFX_TBA_ESD_secondary.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
970,Tektronix,CPA168,IB,Sofics_028_1V_LowCap_200V,2018-07-16,,TSMC,28nm,CMOS,,1V,SV2018_006,20180716.0,Mikael.Sahrling@tektronix.com,SOFICS_TSMC_CLN28HP_ESD_1V_SV2018_006,"SOFICS_TSMC28_ESD_TEKTRONIX_20180716.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180717.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180820.gds",T-N28-CL-DR-002,1.4,T-N28-CL-DR-002-C1,1.4a,T-N28-CL-LS-002-C1,1.0_31,T-N28-CL-SP-079,1.0_2p8
971,Tektronix,CPA168,IB,Sofics_028_1V_LowCap_200V,2018-07-17,,TSMC,28nm,CMOS,,1V,SV2018_006,20180717.0,Mikael.Sahrling@tektronix.com,SOFICS_TSMC_CLN28HP_ESD_1V_SV2018_006,"SOFICS_TSMC28_ESD_TEKTRONIX_20180716.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180717.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180820.gds",T-N28-CL-DR-002,1.4,T-N28-CL-DR-002-C1,1.4a,T-N28-CL-LS-002-C1,1.0_31,T-N28-CL-SP-079,1.0_2p8
972,Tektronix,CPA168,IB,Sofics_028_1V_LowCap_200V,2018-08-20,,TSMC,28nm,CMOS,,1V,SV2018_006,20180820.0,Mikael.Sahrling@tektronix.com,SOFICS_TSMC_CLN28HP_ESD_1V_SV2018_006,"SOFICS_TSMC28_ESD_TEKTRONIX_20180716.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180717.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180820.gds",T-N28-CL-DR-002,1.4,T-N28-CL-DR-002-C1,1.4a,T-N28-CL-LS-002-C1,1.0_31,T-N28-CL-SP-079,1.0_2p8
973,Tektronix,CPA168,IB,Sofics_028_2V5_PC_DTSCR_RD_ISO,2018-07-16,,TSMC,28nm,CMOS,,2.5V,SV2018_006,20180716.0,Mikael.Sahrling@tektronix.com,SOFICS_TSMC_CLN28HP_ESD_2V5_SV2018_006,"SOFICS_TSMC28_ESD_TEKTRONIX_20180716.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180717.gds",T-N28-CL-DR-002,1.4,T-N28-CL-DR-002-C1,1.4a,T-N28-CL-LS-002-C1,1.0_31,T-N28-CL-SP-079,1.0_2p8
974,Tektronix,CPA168,IB,Sofics_028_2V5_PC_DTSCR_RD_ISO,2018-07-17,,TSMC,28nm,CMOS,,2.5V,SV2018_006,20180717.0,Mikael.Sahrling@tektronix.com,SOFICS_TSMC_CLN28HP_ESD_2V5_SV2018_006,"SOFICS_TSMC28_ESD_TEKTRONIX_20180716.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180717.gds",T-N28-CL-DR-002,1.4,T-N28-CL-DR-002-C1,1.4a,T-N28-CL-LS-002-C1,1.0_31,T-N28-CL-SP-079,1.0_2p8
975,HCL,CPA172,WV,SF_1V8_LC_ESDON_HD,2018-11-05,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,1.8V,SV2018_010,20181105.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
976,HCL,CPA172,WV,SF_1V8_LC_ESDON_HD,,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,1.8V,SV2018_010,20190403.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
977,HCL,CPA172,WV,SF_1V8_LC_ESDON_HD,2019-07-29,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,1.8V,SV2018_010,20190409.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
978,HCL,CPA172,WV,SF_1V8_LC_ESDON_HD,,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,1.8V,SV2018_010,20190729.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
979,HCL,CPA172,WV,SF_1V8_PC_RCBDSCR_13,2018-11-05,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,1.8V,SV2018_010,20181105.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
980,HCL,CPA172,WV,SF_1V8_PC_RCBDSCR_13,,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,1.8V,SV2018_010,20190403.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
981,HCL,CPA172,WV,SF_1V8_PC_RCBDSCR_13,2019-07-29,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,1.8V,SV2018_010,20190409.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
982,HCL,CPA172,WV,SF_1V8_PC_RCBDSCR_13,,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,1.8V,SV2018_010,20190729.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
983,HCL,CPA172,WV,SF_18V_LC_v2,2019-03-08,,TSMC,180nm,BCD,,18V,SV2018_010,20190308.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
984,HCL,CPA172,WV,SF_18V_LC_v2,2019-03-11,,TSMC,180nm,BCD,,18V,SV2018_010,20190311.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
985,HCL,CPA172,WV,SF_18V_LC_v2,2019-04-03,,TSMC,180nm,BCD,,18V,SV2018_010,20190403.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
986,HCL,CPA172,WV,SF_18V_LC_v2,2019-04-09,,TSMC,180nm,BCD,,18V,SV2018_010,20190409.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
987,HCL,CPA172,WV,SF_18V_PC_v2,2019-03-08,,TSMC,180nm,BCD,,18V,SV2018_010,20190308.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
988,HCL,CPA172,WV,SF_18V_PC_v2,2019-03-11,,TSMC,180nm,BCD,,18V,SV2018_010,20190311.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
989,HCL,CPA172,WV,SF_18V_PC_v2,2019-04-03,,TSMC,180nm,BCD,,18V,SV2018_010,20190403.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
990,HCL,CPA172,WV,SF_18V_PC_v2,2019-04-09,,TSMC,180nm,BCD,,18V,SV2018_010,20190409.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
991,HCL,CPA172,WV,SF_18V_PC_v2,2019-07-29,,TSMC,180nm,BCD,,18V,SV2018_010,20190729.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
992,HCL,CPA172,WV,whole bunch of TEG cells ,2019-03-11,,TSMC,180nm,BCD,,,SV2018_010,20190311.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
993,HCL,CPA172,WV,whole bunch of TEG cells ,2019-04-03,,TSMC,180nm,BCD,,,SV2018_010,20190403.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
994,HCL,CPA172,WV,whole bunch of TEG cells ,2019-04-09,,TSMC,180nm,BCD,,,SV2018_010,20190409.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
995,HCL,CPA172,WV,whole bunch of TEG cells ,2019-07-29,,TSMC,180nm,BCD,,,SV2018_010,20190729.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
996,HCL,CPA172,WV,SF_3V3_NMOS (TEG cell),2019-03-27,,TSMC,180nm,BCD,,3.3V,SV2018_010,20190327.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
997,HCL,CPA172,WV,SF_3V3_NMOS (TEG cell),2019-04-03,,TSMC,180nm,BCD,,3.3V,SV2018_010,20190403.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
998,HCL,CPA172,WV,SF_3V3_NMOS (TEG cell),2019-04-09,,TSMC,180nm,BCD,,3.3V,SV2018_010,20190409.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
999,HCL,CPA172,WV,SF_18V_PC_ref (TEG cell),2019-03-27,,TSMC,180nm,BCD,,18V,SV2018_010,20190327.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
1000,HCL,CPA172,WV,SF_18V_PC_ref (TEG cell),2019-04-03,,TSMC,180nm,BCD,,18V,SV2018_010,20190403.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
1001,HCL,CPA172,WV,SF_18V_PC_ref (TEG cell),2019-04-09,,TSMC,180nm,BCD,,18V,SV2018_010,20190409.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
1002,HCL,CPA172,WV,SF_18V_PC_body_RD (TEG cell),2019-03-27,,TSMC,180nm,BCD,,18V,SV2018_010,20190327.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
1003,HCL,CPA172,WV,SF_18V_PC_body_RD (TEG cell),2019-04-03,,TSMC,180nm,BCD,,18V,SV2018_010,20190403.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
1004,HCL,CPA172,WV,SF_18V_PC_body_RD (TEG cell),2019-04-09,,TSMC,180nm,BCD,,18V,SV2018_010,20190409.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001
1005,CCET,CPA176,WF,B2B_Diodes_W200,2019-01-30,,TSMC,250nm,BCD,GEN III,0V,SV2019_002,20190130.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5
1006,CCET,CPA176,WF,B2B_Diodes_W200,2019-06-04,,TSMC,250nm,BCD,GEN III,0V,SV2019_002,20190604.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5
1007,CCET,CPA176,WF,B2B_Diodes_W200,2019-08-23,,TSMC,250nm,BCD,GEN III,0V,SV2019_002,20190823.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5
1008,CCET,CPA176,WF,PC_5V5_8kV_W200,2019-01-30,,TSMC,250nm,BCD,GEN III,5.5V,SV2019_002,20190130.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5
1009,CCET,CPA176,WF,PC_5V5_8kV_W200,2019-06-04,,TSMC,250nm,BCD,GEN III,5.5V,SV2019_002,20190604.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5
1010,CCET,CPA176,WF,PC_5V5_8kV_W200,2019-08-23,,TSMC,250nm,BCD,GEN III,5.5V,SV2019_002,20190823.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5
1011,CCET,CPA176,WF,PC_5V5_8kV_W200_ISO,2019-01-30,,TSMC,250nm,BCD,GEN III,5.5V,SV2019_002,20190130.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5
1012,CCET,CPA176,WF,PC_5V5_8kV_W200_ISO,2019-06-04,,TSMC,250nm,BCD,GEN III,5.5V,SV2019_002,20190604.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5
1013,CCET,CPA176,WF,PC_5V5_8kV_W200_ISO,2019-08-23,,TSMC,250nm,BCD,GEN III,5.5V,SV2019_002,20190823.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5
1014,CCET,CPA176,WF,LC_OUT_8kV_W200,2019-01-30,,TSMC,250nm,BCD,GEN III,,SV2019_002,20190130.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,Cell_Delivery_30_01_2019,T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5
1015,CCET,CPA176,WF,LC_OUT_8kV_W200,2022-06-04,,TSMC,250nm,BCD,GEN III,,SV2019_002,20190607.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,Cell_Delivery_30_01_2019,T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5
1016,CCET,CPA176,WF,ESD_DD_5V_4f,2019-01-30,,TSMC,250nm,BCD,GEN III,5V,SV2019_002,20190130.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5
1017,CCET,CPA176,WF,ESD_DD_5V_4f,2019-06-04,,TSMC,250nm,BCD,GEN III,5V,SV2019_002,20190604.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5
1018,CCET,CPA176,WF,ESD_DD_5V_4f,2019-08-23,,TSMC,250nm,BCD,GEN III,5V,SV2019_002,20190823.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5
1019,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_1KV_HVT_noPSUB,2019-04-29,,TSMC,7nm,FinFET,,0.9V,SV2019_003,20190429.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1020,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_1KV_HVT_noPSUB,2019-09-19,,TSMC,7nm,FinFET,,0.9V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1021,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_1KV_noPSUB,2019-04-29,,TSMC,7nm,FinFET,,0.9V,SV2019_003,20190429.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1022,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_1KV_noPSUB,2019-09-19,,TSMC,7nm,FinFET,,0.9V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1023,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_15FF_noPSUB,2019-04-29,,TSMC,7nm,FinFET,,0.9V,SV2019_003,20190429.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1024,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_15FF_noPSUB,2019-09-19,,TSMC,7nm,FinFET,,0.9V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1025,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_10FF_noPSUB,2019-05-15,,TSMC,7nm,FinFET,,0.9V,SV2019_003,20190515.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1026,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_10FF_noPSUB,2019-09-19,,TSMC,7nm,FinFET,,0.9V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1027,Luxtera,CPA179,JVDB,Sofics_180_V_Dual_diode_2KV,2019-03-12,,TSMC,7nm,FinFET,,1.8V/3.3V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_1V8
SOFICS_TSMC_N7FF_ESD_1V8_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1028,Luxtera,CPA179,JVDB,Sofics_180_V_Dual_diode_2KV,2019-09-19,,TSMC,7nm,FinFET,,1.8V/3.3V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_1V8
SOFICS_TSMC_N7FF_ESD_1V8_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1029,Luxtera,CPA179,JVDB,Sofics_330_V_Dual_diode_2KV,2019-03-12,,TSMC,7nm,FinFET,,1.8V/3.3V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1030,Luxtera,CPA179,JVDB,Sofics_330_V_Dual_diode_2KV,2019-09-19,,TSMC,7nm,FinFET,,1.8V/3.3V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1031,Luxtera,CPA179,JVDB,Sofics_330_V_Dual_diode_1KV,2019-03-12,,TSMC,7nm,FinFET,,1.8V/3.3V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1032,Luxtera,CPA179,JVDB,Sofics_330_V_Dual_diode_1KV,2019-09-19,,TSMC,7nm,FinFET,,1.8V/3.3V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1033,Luxtera,CPA179,JVDB,Sofics_330_V_Dual_diode_15FF,2019-03-12,,TSMC,7nm,FinFET,,1.8V/3.3V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1034,Luxtera,CPA179,JVDB,Sofics_330_V_Dual_diode_15FF,2019-09-19,,TSMC,7nm,FinFET,,1.8V/3.3V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1035,Luxtera,CPA179,JVDB,Sofics_180_V_RCBDSCR_ISO,2019-03-12,,TSMC,7nm,FinFET,,1.8V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_1V8
SOFICS_TSMC_N7FF_ESD_1V8_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1036,Luxtera,CPA179,JVDB,Sofics_180_V_RCBDSCR_ISO,2019-09-19,,TSMC,7nm,FinFET,,1.8V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_1V8
SOFICS_TSMC_N7FF_ESD_1V8_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1037,Luxtera,CPA179,JVDB,Sofics_330_V_DTSCR_ISO_3HD_4TD,2019-03-12,,TSMC,7nm,FinFET,,3.3V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1038,Luxtera,CPA179,JVDB,Sofics_330_V_DTSCR_ISO_3HD_4TD,2019-09-19,,TSMC,7nm,FinFET,,3.3V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1039,Luxtera,CPA179,JVDB,Sofics_330_V_DTSCR_ISO_3HD_4TD_noPSUB,2019-05-02,,TSMC,7nm,FinFET,,3.3V,SV2019_003,20190502.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1040,Luxtera,CPA179,JVDB,Sofics_330_V_DTSCR_ISO_3HD_4TD_noPSUB,2019-09-19,,TSMC,7nm,FinFET,,3.3V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1041,Avera,CPA183,BS,SFX_LC_120_V_ESDON_1HD,2019-07-12,,TSMC,7nm,FinFET,,1.2V,SV2019_006,20190507.0,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V2_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1042,Avera,CPA183,BS,SFX_LC_120_V_ESDON_1HD,,,TSMC,7nm,FinFET,,1.2V,SV2019_006,20190617.0,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V2_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3
1043,Analogix,CPA191,OG,Sofics_0V8_Powerclamp_8kV_HBM_V1,2020-03-04,,TSMC,22nm,CMPS,ULL,0.8V,SV2020_005,20200304.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2
1044,Analogix,CPA191,OG,Sofics_0V8_Powerclamp_8kV_HBM_V1,2020-03-05,,TSMC,22nm,CMPS,ULL,0.8V,SV2020_005,20200305.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2
1045,Analogix,CPA191,OG,Sofics_0V8_Powerclamp_8kV_HBM_V2,2020-03-04,,TSMC,22nm,CMPS,ULL,0.8V,SV2020_005,20200304.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2
1046,Analogix,CPA191,OG,Sofics_0V8_Powerclamp_8kV_HBM_V2,2020-03-05,,TSMC,22nm,CMPS,ULL,0.8V,SV2020_005,20200305.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2
1047,Analogix,CPA191,OG,Sofics_0V8_diff_IO_clamp_tx_lowcap_8kV_HBM,2020-03-04,,TSMC,22nm,CMPS,ULL,0.8V,SV2020_005,20200304.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2
1048,Analogix,CPA191,OG,Sofics_0V8_diff_IO_clamp_tx_lowcap_8kV_HBM,2020-03-05,,TSMC,22nm,CMPS,ULL,0.8V,SV2020_005,20200305.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2
1049,Analogix,CPA191,OG,Sofics_0V8_diff_IO_clamp_aux_8kV_IEC,2020-03-04,,TSMC,22nm,CMPS,ULL,0.8V,SV2020_005,20200304.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2
1050,Analogix,CPA191,OG,Sofics_0V8_diff_IO_clamp_aux_8kV_IEC,2020-03-05,,TSMC,22nm,CMPS,ULL,0.8V,SV2020_005,20200305.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2
1051,Analogix,CPA191,OG,Sofics_1V8_Powerclamp_8kV_HBM,2020-03-04,,TSMC,22nm,CMPS,ULL,1.8V,SV2020_005,20200304.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_1V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2
1052,Analogix,CPA191,OG,Sofics_1V8_Powerclamp_8kV_HBM,2020-03-05,,TSMC,22nm,CMPS,ULL,1.8V,SV2020_005,20200305.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_1V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2
1053,Analogix,CPA191,OG,Sofics_3V3_Powerclamp_8kV_HBM,2020-03-04,,TSMC,22nm,CMPS,ULL,3.3V,SV2020_005,20200304.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_3V3_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2
1054,Analogix,CPA191,OG,Sofics_3V3_Powerclamp_8kV_HBM,2020-03-05,,TSMC,22nm,CMPS,ULL,3.3V,SV2020_005,20200305.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_3V3_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2
1055,Analogix,CPA191,OG,Sofics_3V3_Powerclamp_8kV_IEC,2020-03-04,,TSMC,22nm,CMPS,ULL,3.3V,SV2020_005,20200304.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_3V3_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2
1056,Analogix,CPA191,OG,Sofics_3V3_Powerclamp_8kV_IEC,2020-03-05,,TSMC,22nm,CMPS,ULL,3.3V,SV2020_005,20200305.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_3V3_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2
1057,Analogix,CPA191,OG,Sofics_3V3_IO_clamp_8kV_IEC,2020-03-04,,TSMC,22nm,CMPS,ULL,3.3V,SV2020_005,20200304.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_3V3_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2
1058,Analogix,CPA191,OG,Sofics_3V3_IO_clamp_8kV_IEC,2020-03-05,,TSMC,22nm,CMPS,ULL,3.3V,SV2020_005,20200305.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_3V3_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2
1059,Teledyne E2V,CPA187,KD,0V9PC,2020-03-10,,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1060,Teledyne E2V,CPA187,KD,0V9PC,,,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1061,Teledyne E2V,CPA187,KD,0V9IDC,2020-03-10,,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1062,Teledyne E2V,CPA187,KD,0V9IDC,,,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1063,Teledyne E2V,CPA187,KD,0V9_LIDC1,2020-03-10,,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1064,Teledyne E2V,CPA187,KD,0V9_LIDC1,,,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1065,Teledyne E2V,CPA187,KD,0V9LC_paired,2020-03-10,,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1066,Teledyne E2V,CPA187,KD,0V9LC_paired,,,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1067,Teledyne E2V,CPA187,KD,0V9LC_HV,2020-03-10,,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1068,Teledyne E2V,CPA187,KD,0V9LC_HV,,,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1069,Teledyne E2V,CPA187,KD,0V9LC_lccs,2020-03-10,,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1070,Teledyne E2V,CPA187,KD,0V9LC_lccs,,,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1071,Teledyne E2V,CPA187,KD,1V2PC,2020-03-10,,TSMC,28nm,CMOS,HPC+,1.2V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1072,Teledyne E2V,CPA187,KD,1V2PC,,,TSMC,28nm,CMOS,HPC+,1.2V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1073,Teledyne E2V,CPA187,KD,1V2IDC,2020-03-10,,TSMC,28nm,CMOS,HPC+,1.2V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1074,Teledyne E2V,CPA187,KD,1V2IDC,,,TSMC,28nm,CMOS,HPC+,1.2V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1075,Teledyne E2V,CPA187,KD,1V2LC_single,2020-03-10,,TSMC,28nm,CMOS,HPC+,1.2V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1076,Teledyne E2V,CPA187,KD,1V2LC_single,,,TSMC,28nm,CMOS,HPC+,1.2V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1077,Teledyne E2V,CPA187,KD,1V2LC_lccs,2020-03-10,,TSMC,28nm,CMOS,HPC+,1.2V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1078,Teledyne E2V,CPA187,KD,1V2LC_lccs,,,TSMC,28nm,CMOS,HPC+,1.2V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1079,Teledyne E2V,CPA187,KD,1V8PC,2020-03-10,,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1080,Teledyne E2V,CPA187,KD,1V8PC,,,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1081,Teledyne E2V,CPA187,KD,1V8IDC,2020-03-10,,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1082,Teledyne E2V,CPA187,KD,1V8IDC,,,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1083,Teledyne E2V,CPA187,KD,1V8LC_paired,2020-03-10,,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1084,Teledyne E2V,CPA187,KD,1V8LC_paired,,,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1085,Teledyne E2V,CPA187,KD,1V8LC_single,2020-03-10,,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1086,Teledyne E2V,CPA187,KD,1V8LC_single,,,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1087,Teledyne E2V,CPA187,KD,1V8LC_down,2020-03-10,,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1088,Teledyne E2V,CPA187,KD,1V8LC_down,,,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1089,Teledyne E2V,CPA187,KD,DD,2020-03-10,,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1090,Teledyne E2V,CPA187,KD,DD,,,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8
1091,Nvidia,CPA196,JVDB,SOFICS_TSMCN5_1V8_LC_DTSCR,2020-05-20,,TSMC,5nm,FinFETs,,1.8V,SV2020_013,20200520.0,Ting Ku <Tku@nvidia.com>,SOFICS_TSMC_N5P_ESD_1V8_SV2020_013,tryout_2_deel1.gds,"T-N05-CL-DR-014
T-N05-CL-DR-017","0.9
0.9_1","T-N05-CL-DR-014-C1
T-N05-CL-DR-014-J1","0.9a
0.9_1a","T-N05-CL-LS-001-C1
T-N05-CL-LS-008-J1","1.0c
0.9a",T-N05-CL-SP-008,0.9_2p2
1092,Nvidia,CPA196,JVDB,SOFICS_TSMCN5_1V8_LC_DTSCR,2020-05-25,,TSMC,5nm,FinFETs,,1.8V,SV2020_013,20200525.0,Ting Ku <Tku@nvidia.com>,SOFICS_TSMC_N5P_ESD_1V8_SV2020_013,tryout_2_deel1.gds,"T-N05-CL-DR-014
T-N05-CL-DR-017","0.9
0.9_1","T-N05-CL-DR-014-C1
T-N05-CL-DR-014-J1","0.9a
0.9_1a","T-N05-CL-LS-001-C1
T-N05-CL-LS-008-J1","1.0c
0.9a",T-N05-CL-SP-008,0.9_2p2
1093,Nvidia,CPA196,JVDB,SOFICS_TSMCN5_1V8_LC_DTSCR_ISO,2020-05-20,,TSMC,5nm,FinFETs,,1.8V,SV2020_013,20200520.0,Ting Ku <Tku@nvidia.com>,SOFICS_TSMC_N5P_ESD_1V8_SV2020_013,tryout_2_deel1.gds,T-N05-CL-DR-014,0.9,T-N05-CL-DR-014-C1,0.9a,T-N05-CL-LS-001-C1,1.0c,T-N05-CL-SP-008,0.9_2p2
1094,Nvidia,CPA196,JVDB,SOFICS_TSMCN5_1V8_LC_DTSCR_ISO,2020-05-25,,TSMC,5nm,FinFETs,,1.8V,SV2020_013,20200525.0,Ting Ku <Tku@nvidia.com>,SOFICS_TSMC_N5P_ESD_1V8_SV2020_013,tryout_2_deel1.gds,T-N05-CL-DR-014,0.9,T-N05-CL-DR-014-C1,0.9a,T-N05-CL-LS-001-C1,1.0c,T-N05-CL-SP-008,0.9_2p2
1095,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_bottom,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1096,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_bottom,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1097,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_bottom,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1098,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_bottom,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1099,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_dig_bottom,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1100,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_dig_bottom,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1101,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_dig_bottom,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1102,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_dig_bottom,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1103,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_dig_left,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1104,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_dig_left,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1105,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_dig_left,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1106,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_dig_left,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1107,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_left,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1108,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_left,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1109,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_left,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1110,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_left,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1111,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_right,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1112,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_right,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1113,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_right,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1114,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_right,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1115,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_top,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1116,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_top,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1117,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_top,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1118,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_top,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1119,Murata,CPA190,BDV,hpc1_esd_36V_PC_0k5V,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1120,Murata,CPA190,BDV,hpc1_esd_36V_PC_0k5V,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1121,Murata,CPA190,BDV,hpc1_esd_36V_PC_0k5V,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1122,Murata,CPA190,BDV,hpc1_esd_36V_PC_0k5V,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1123,Murata,CPA190,BDV,hpc1_esd_36V_PC_0k5V_left,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_018,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1124,Murata,CPA190,BDV,hpc1_esd_36V_PC_0k5V_left,2022-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_018,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1125,Murata,CPA190,BDV,hpc1_io_ana_cmf,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_019,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1126,Murata,CPA190,BDV,hpc1_io_ana_cmf,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_019,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1127,Murata,CPA190,BDV,hpc1_io_ana_cmf,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_019,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1128,Murata,CPA190,BDV,hpc1_io_ana_cmf,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_019,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1129,Murata,CPA190,BDV,hpc1_io_ana_cp_cap,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_020,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1130,Murata,CPA190,BDV,hpc1_io_ana_cp_cap,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_020,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1131,Murata,CPA190,BDV,hpc1_io_ana_cp_cap,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_020,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1132,Murata,CPA190,BDV,hpc1_io_ana_cp_cap,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_020,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1133,Murata,CPA190,BDV,hpc1_io_ana_drv,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_021,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1134,Murata,CPA190,BDV,hpc1_io_ana_drv,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_021,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1135,Murata,CPA190,BDV,hpc1_io_ana_drv,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_021,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1136,Murata,CPA190,BDV,hpc1_io_ana_drv,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_021,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1137,Murata,CPA190,BDV,hpc1_io_ana_em_acc_shield_a,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1138,Murata,CPA190,BDV,hpc1_io_ana_em_acc_shield_a,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1139,Murata,CPA190,BDV,hpc1_io_ana_em_acc_shield_a,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1140,Murata,CPA190,BDV,hpc1_io_ana_em_acc_shield_a,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1141,Murata,CPA190,BDV,hpc1_io_ana_ffb_bottom,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1142,Murata,CPA190,BDV,hpc1_io_ana_ffb_bottom,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1143,Murata,CPA190,BDV,hpc1_io_ana_ffb_bottom,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1144,Murata,CPA190,BDV,hpc1_io_ana_ffb_bottom,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1145,Murata,CPA190,BDV,hpc1_io_ana_ffb_right,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1146,Murata,CPA190,BDV,hpc1_io_ana_ffb_right,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1147,Murata,CPA190,BDV,hpc1_io_ana_ffb_right,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1148,Murata,CPA190,BDV,hpc1_io_ana_ffb_right,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1149,Murata,CPA190,BDV,hpc1_io_ana_ffb_top,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1150,Murata,CPA190,BDV,hpc1_io_ana_ffb_top,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1151,Murata,CPA190,BDV,hpc1_io_ana_ffb_top,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1152,Murata,CPA190,BDV,hpc1_io_ana_ffb_top,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1153,Murata,CPA190,BDV,hpc1_io_ana_gnd,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1154,Murata,CPA190,BDV,hpc1_io_ana_gnd,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1155,Murata,CPA190,BDV,hpc1_io_ana_gnd,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1156,Murata,CPA190,BDV,hpc1_io_ana_gnd,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1157,Murata,CPA190,BDV,hpc1_io_ana_ldo_sense,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1158,Murata,CPA190,BDV,hpc1_io_ana_ldo_sense,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1159,Murata,CPA190,BDV,hpc1_io_ana_ldo_sense,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1160,Murata,CPA190,BDV,hpc1_io_ana_ldo_sense,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1161,Murata,CPA190,BDV,hpc1_io_ana_mm_bottom,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,1.2a,T-013-CV-SP-011,1.2
1162,Murata,CPA190,BDV,hpc1_io_ana_mm_bottom,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,1.2a,T-013-CV-SP-011,1.2
1163,Murata,CPA190,BDV,hpc1_io_ana_mm_bottom,,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,1.2a,T-013-CV-SP-011,1.2
1164,Murata,CPA190,BDV,hpc1_io_ana_mm_right,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1165,Murata,CPA190,BDV,hpc1_io_ana_mm_right,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1166,Murata,CPA190,BDV,hpc1_io_ana_mm_right,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1167,Murata,CPA190,BDV,hpc1_io_ana_mm_right,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1168,Murata,CPA190,BDV,hpc1_io_ana_mm_top,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1169,Murata,CPA190,BDV,hpc1_io_ana_mm_top,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1170,Murata,CPA190,BDV,hpc1_io_ana_mm_top,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1171,Murata,CPA190,BDV,hpc1_io_ana_mm_top,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1172,Murata,CPA190,BDV,hpc1_io_ana_p2v5,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1173,Murata,CPA190,BDV,hpc1_io_ana_p2v5,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1174,Murata,CPA190,BDV,hpc1_io_ana_p2v5,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1175,Murata,CPA190,BDV,hpc1_io_ana_p2v5,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1176,Murata,CPA190,BDV,hpc1_io_ana_p3v3a,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1177,Murata,CPA190,BDV,hpc1_io_ana_p3v3a,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1178,Murata,CPA190,BDV,hpc1_io_ana_p3v3a,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1179,Murata,CPA190,BDV,hpc1_io_ana_p3v3a,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1180,Murata,CPA190,BDV,hpc1_io_ana_ps_ss,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1181,Murata,CPA190,BDV,hpc1_io_ana_ps_ss,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1182,Murata,CPA190,BDV,hpc1_io_ana_ps_ss_bottom,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2
1183,Murata,CPA190,BDV,hpc1_io_ana_ps_ss_bottom,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2
1184,Murata,CPA190,BDV,hpc1_io_ana_ps_ss_bottom,,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2
1185,Murata,CPA190,BDV,hpc1_io_ana_ps_ss_right,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2
1186,Murata,CPA190,BDV,hpc1_io_ana_ps_ss_right,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2
1187,Murata,CPA190,BDV,hpc1_io_ana_ps_ss_right,,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2
1188,Murata,CPA190,BDV,hpc1_io_ana_ps_ss_top,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2
1189,Murata,CPA190,BDV,hpc1_io_ana_ps_ss_top,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2
1190,Murata,CPA190,BDV,hpc1_io_ana_ps_ss_top,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2
1191,Murata,CPA190,BDV,hpc1_io_ana_qc_bottom,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1192,Murata,CPA190,BDV,hpc1_io_ana_qc_bottom,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1193,Murata,CPA190,BDV,hpc1_io_ana_qc_bottom,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1194,Murata,CPA190,BDV,hpc1_io_ana_qc_bottom,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1195,Murata,CPA190,BDV,hpc1_io_ana_qc_right,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1196,Murata,CPA190,BDV,hpc1_io_ana_qc_right,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1197,Murata,CPA190,BDV,hpc1_io_ana_qc_right,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1198,Murata,CPA190,BDV,hpc1_io_ana_qc_right,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1199,Murata,CPA190,BDV,hpc1_io_ana_qc_top,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1200,Murata,CPA190,BDV,hpc1_io_ana_qc_top,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1201,Murata,CPA190,BDV,hpc1_io_ana_qc_top,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1202,Murata,CPA190,BDV,hpc1_io_ana_qc_top,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1203,Murata,CPA190,BDV,hpc1_io_ana_shield_gyro_right,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1204,Murata,CPA190,BDV,hpc1_io_ana_shield_gyro_right,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1205,Murata,CPA190,BDV,hpc1_io_ana_shield_gyro_top,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1206,Murata,CPA190,BDV,hpc1_io_ana_shield_gyro_top,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1207,Murata,CPA190,BDV,hpc1_io_ana_st_acc_aonscr,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1208,Murata,CPA190,BDV,hpc1_io_ana_st_acc_aonscr,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1209,Murata,CPA190,BDV,hpc1_io_ana_st_acc,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1210,Murata,CPA190,BDV,hpc1_io_ana_st_acc,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1211,Murata,CPA190,BDV,hpc1_io_ana_st_acc,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1212,Murata,CPA190,BDV,hpc1_io_ana_st_acc,,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1213,Murata,CPA190,BDV,hpc1_io_ana_st_acc_probe,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1214,Murata,CPA190,BDV,hpc1_io_ana_st_acc_probe,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1215,Murata,CPA190,BDV,hpc1_io_ana_st_acc_probe,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1216,Murata,CPA190,BDV,hpc1_io_ana_st_acc_probe,,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1217,Murata,CPA190,BDV,hpc1_io_ana_st_acc_scale6,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1218,Murata,CPA190,BDV,hpc1_io_ana_st_acc_scale6,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1219,Murata,CPA190,BDV,hpc1_io_ana_st_acc_scale6,2022-03-14,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1220,Murata,CPA190,BDV,hpc1_io_ana_st_acc_scale6,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1221,Murata,CPA190,BDV,hpc1_io_ana_ti_extresn,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1222,Murata,CPA190,BDV,hpc1_io_ana_ti_extresn,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1223,Murata,CPA190,BDV,hpc1_io_ana_ti_extresn,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1224,Murata,CPA190,BDV,hpc1_io_ana_ti_extresn,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1225,Murata,CPA190,BDV,hpc1_io_ana_tio,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1226,Murata,CPA190,BDV,hpc1_io_ana_tio,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1227,Murata,CPA190,BDV,hpc1_io_ana_tio,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1228,Murata,CPA190,BDV,hpc1_io_ana_tio,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1229,Murata,CPA190,BDV,hpc1_io_ana_vpp,2020-09-07,,TSMC,130nm,BCD,LP,8V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_8V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1230,Murata,CPA190,BDV,hpc1_io_ana_vpp,2020-09-25,,TSMC,130nm,BCD,LP,8V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_8V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1231,Murata,CPA190,BDV,hpc1_io_ana_vpp,2020-10-07,,TSMC,130nm,BCD,LP,8V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_8V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1232,Murata,CPA190,BDV,hpc1_io_ana_vpp,2022-02-11,,TSMC,130nm,BCD,LP,8V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_8V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1233,Murata,CPA190,BDV,hpc1_io_ana_vpp,2023-01-30,,TSMC,130nm,BCD,LP,8V,SV2020_017,,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_8V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1234,Murata,CPA190,BDV,hpc1_io_ana_vsub,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1235,Murata,CPA190,BDV,hpc1_io_ana_vsub,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1236,Murata,CPA190,BDV,hpc1_io_ana_vsub,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1237,Murata,CPA190,BDV,hpc1_io_ana_vsub,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1238,Murata,CPA190,BDV,hpc1_io_dig_gnd,2020-09-07,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1239,Murata,CPA190,BDV,hpc1_io_dig_gnd,2020-10-07,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1240,Murata,CPA190,BDV,hpc1_io_dig_gnd,2022-02-11,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1241,Murata,CPA190,BDV,hpc1_io_dig_gnd,2023-01-30,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1242,Murata,CPA190,BDV,hpc1_io_dig_gnd_noPTB,2020-09-07,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1243,Murata,CPA190,BDV,hpc1_io_dig_gnd_noPTB,2020-10-07,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1244,Murata,CPA190,BDV,hpc1_io_dig_gnd_noPTB,2022-02-11,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1245,Murata,CPA190,BDV,hpc1_io_dig_gnd_noPTB,2023-01-30,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1246,Murata,CPA190,BDV,hpc1_io_dig_iopd,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1247,Murata,CPA190,BDV,hpc1_io_dig_iopd,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1248,Murata,CPA190,BDV,hpc1_io_dig_iopd,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1249,Murata,CPA190,BDV,hpc1_io_dig_iopd,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1250,Murata,CPA190,BDV,hpc1_io_dig_iopd,2023-04-12,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230412.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1251,Murata,CPA190,BDV,hpc1_io_dig_ipd,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1252,Murata,CPA190,BDV,hpc1_io_dig_ipd,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1253,Murata,CPA190,BDV,hpc1_io_dig_ipd,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1254,Murata,CPA190,BDV,hpc1_io_dig_ipd,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1255,Murata,CPA190,BDV,hpc1_io_dig_ipd_no_bondpad,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1256,Murata,CPA190,BDV,hpc1_io_dig_ipd_no_bondpad,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1257,Murata,CPA190,BDV,hpc1_io_dig_ipu,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1258,Murata,CPA190,BDV,hpc1_io_dig_ipu,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1259,Murata,CPA190,BDV,hpc1_io_dig_ipu,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1260,Murata,CPA190,BDV,hpc1_io_dig_ipu,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1261,Murata,CPA190,BDV,hpc1_io_dig_ipu_extresn,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1262,Murata,CPA190,BDV,hpc1_io_dig_ipu_extresn,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1263,Murata,CPA190,BDV,hpc1_io_dig_ipu_extresn,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1264,Murata,CPA190,BDV,hpc1_io_dig_ipu_extresn,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1265,Murata,CPA190,BDV,hpc1_io_dig_ldo_sense,2020-09-07,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1266,Murata,CPA190,BDV,hpc1_io_dig_ldo_sense,2020-10-07,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1267,Murata,CPA190,BDV,hpc1_io_dig_ldo_sense,2022-02-11,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1268,Murata,CPA190,BDV,hpc1_io_dig_ldo_sense,2023-01-30,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1269,Murata,CPA190,BDV,hpc1_io_dig_o,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1270,Murata,CPA190,BDV,hpc1_io_dig_o,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1271,Murata,CPA190,BDV,hpc1_io_dig_o,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1272,Murata,CPA190,BDV,hpc1_io_dig_o,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1273,Murata,CPA190,BDV,hpc1_io_dig_o,2023-04-12,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230412.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1274,Murata,CPA190,BDV,hpc1_io_dig_p1v5,2020-09-07,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1275,Murata,CPA190,BDV,hpc1_io_dig_p1v5,2020-10-07,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1276,Murata,CPA190,BDV,hpc1_io_dig_p1v5,2022-02-11,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1277,Murata,CPA190,BDV,hpc1_io_dig_p1v5,2023-01-30,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1278,Murata,CPA190,BDV,hpc1_io_dig_p3v3,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1279,Murata,CPA190,BDV,hpc1_io_dig_p3v3,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1280,Murata,CPA190,BDV,hpc1_io_dig_p3v3,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1281,Murata,CPA190,BDV,hpc1_io_dig_p3v3,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1282,Murata,CPA190,BDV,hpc1_io_dig_vio,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1283,Murata,CPA190,BDV,hpc1_io_dig_vio,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1284,Murata,CPA190,BDV,hpc1_io_dig_vio,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1285,Murata,CPA190,BDV,hpc1_io_dig_vio,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1286,Murata,CPA190,BDV,hpc1_esd_2V_PC_VDD2VDD_2kV,2020-09-25,,TSMC,130nm,BCD,LP,2V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1287,Murata,CPA190,BDV,hpc1_esd_2V_PC_VDD2VDD_2kV,2020-10-07,,TSMC,130nm,BCD,LP,2V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1288,Murata,CPA190,BDV,hpc1_esd_2V_PC_VDD2VDD_2kV,2022-02-11,,TSMC,130nm,BCD,LP,2V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1289,Murata,CPA190,BDV,hpc1_esd_2V_PC_VDD2VDD_2kV,2022-01-30,,TSMC,130nm,BCD,LP,2V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1290,Murata,CPA190,BDV,hpc1_io_ana_cmf_nobusfeed,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,1.3_2,T-013-CV-DR-012-C1,1.3_2a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1291,Murata,CPA190,BDV,hpc1_io_ana_cmf_nobusfeed,,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,1.3_2,T-013-CV-DR-012-C1,1.3_2a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1292,Murata,CPA190,BDV,hpc1_river_io_ring_for_floorplanning,2021-11-08,,TSMC,130nm,BCD,LP,36V,SV2020_017,20211108.0,Teemu Salo <teemu.salo@murata.com>, SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,1.4_2,T-013-CV-DR-012-C1,1.4_2a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1293,Murata,CPA190,BDV,hpc1_river_io_ring_for_floorplanning,,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>, SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,1.4_2,T-013-CV-DR-012-C1,1.4_2a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2
1294,Rockley Photonics,CPA204,WV,44_PC_SMOS,2020-12-24,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20201224.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_PC_SMOS.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
OA database lib CPA204_esd_cells_210823
OA database lib CPA204_esd_cells_210903
OA database lib CPA204_esd_cells_210913 -> cell not tagged!",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
1295,Rockley Photonics,CPA204,WV,44_PC_SMOS,2021-01-06,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20210106.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_PC_SMOS.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
OA database lib CPA204_esd_cells_210823
OA database lib CPA204_esd_cells_210903
OA database lib CPA204_esd_cells_210913 -> cell not tagged!",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
1296,Rockley Photonics,CPA204,WV,44_PC_SMOS,2021-01-07,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20210107.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_PC_SMOS.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
OA database lib CPA204_esd_cells_210823
OA database lib CPA204_esd_cells_210903
OA database lib CPA204_esd_cells_210913 -> cell not tagged!",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
1297,Rockley Photonics,CPA204,WV,44_PC_SMOS,2021-08-26,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20210823.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_PC_SMOS.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
OA database lib CPA204_esd_cells_210823
OA database lib CPA204_esd_cells_210903
OA database lib CPA204_esd_cells_210913 -> cell not tagged!",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
1298,Rockley Photonics,CPA204,WV,44_PC_SMOS,,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20210903.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_PC_SMOS.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
OA database lib CPA204_esd_cells_210823
OA database lib CPA204_esd_cells_210903
OA database lib CPA204_esd_cells_210913 -> cell not tagged!",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
1299,Rockley Photonics,CPA204,WV,44_LC_laser_A,2020-12-24,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20201224.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_LC_laser_A.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
1300,Rockley Photonics,CPA204,WV,44_LC_laser_A,2021-01-06,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20210106.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_LC_laser_A.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
1301,Rockley Photonics,CPA204,WV,44_LC_laser_A,2021-01-07,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20210107.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_LC_laser_A.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
1302,Rockley Photonics,CPA204,WV,44_LC_laser_C,2020-12-24,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20201224.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_LC_laser_C.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
1303,Rockley Photonics,CPA204,WV,44_LC_laser_C,2021-01-06,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20210106.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_LC_laser_C.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
1304,Rockley Photonics,CPA204,WV,44_LC_laser_C,2021-01-07,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20210107.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_LC_laser_C.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
1305,Rockley Photonics,CPA204,WV,25_LC_IO,2020-12-24,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,20201224.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"25_LC_IO.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
1306,Rockley Photonics,CPA204,WV,25_LC_IO,2021-01-06,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,20210106.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"25_LC_IO.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
1307,Rockley Photonics,CPA204,WV,25_LC_IO,2021-01-07,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,20210107.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"25_LC_IO.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
1308,Rockley Photonics,CPA204,WV,44_32_diode,2021-01-06,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,20210106.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
1309,Rockley Photonics,CPA204,WV,44_32_diode,2021-01-07,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,20210107.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
1310,Rockley Photonics,CPA204,WV,25_PC,2021-01-06,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,20210106.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
CPA204_esd_cells_211008.zip",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
1311,Rockley Photonics,CPA204,WV,25_PC,2021-01-07,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,20210107.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
CPA204_esd_cells_211008.zip",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
1312,Rockley Photonics,CPA204,WV,25_PC,2021-10-08,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
CPA204_esd_cells_211008.zip",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
1313,Sequans ,CPA203,HM,Sofics_esd_2V5_PC_H,2021-01-08,,TSMC,12nm,CMOS,FFC,2.5V,SV2021_001,20210108.0,'Gadi Laufer' <glaufer@sequans.com>,SOFICS_TSMC_N12FFC_ESD_2V5_SV2020_001,,T-N12-CL-DR-003,1.4,T-N12-CL-DR-001-C1,1.4a,T-N12-CL-LS-001-C1,1.0D,T-N12-CL-SP-001,1.0_2p4
1314,Sequans ,CPA203,HM,Sofics_esd_2V5_PC_H,2021-04-01,,TSMC,12nm,CMOS,FFC,2.5V,SV2021_001,20210401.0,'Gadi Laufer' <glaufer@sequans.com>,SOFICS_TSMC_N12FFC_ESD_2V5_SV2020_001,,T-N12-CL-DR-003,1.4,T-N12-CL-DR-001-C1,1.4a,T-N12-CL-LS-001-C1,1.0D,T-N12-CL-SP-001,1.0_2p4
1315,TDK,CPA200,EF,Mondriaan_floorplan,2021-02-26,,Micronas,450nm,CMOS,1_c05s10_m2,3.3V,SV2021_002,20210226.0,Vecchi Maria-Cristina <Maria-Cristina.Vecchi@micronas.com>,SOFICS_MICRONAS_CMOS045_ESD_3V3_SV2021_002,Mondriaan_floorplan.gds,DS000045,20,c05s10-local.m3.drc.rs,1.38,c05s10-local.m3.lvsex.lvs4lpe.rs,1.38,,1.4
1316,TDK,CPA200,EF,Mondriaan_floorplan,2021-03-02,,Micronas,450nm,CMOS,1_c05s10_m2,3.3V,SV2021_002,20210302.0,Vecchi Maria-Cristina <Maria-Cristina.Vecchi@micronas.com>,SOFICS_MICRONAS_CMOS045_ESD_3V3_SV2021_002,Mondriaan_floorplan.gds,DS000045,20,c05s10-local.m3.drc.rs,1.38,c05s10-local.m3.lvsex.lvs4lpe.rs,1.38,,1.4
1317,Semtech,CPA175,WV,Sofics_TSMC28HPCP_PC_0V9_40u,2021-03-10,,TSMC,28nm,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1318,Semtech,CPA175,WV,Sofics_TSMC28HPCP_PC_0V9_40u,2021-10-07,,TSMC,28nm,,,,SV2021_003,,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1319,Semtech,CPA175,WV,10_LC_1V8_ESDONSCR_ISO_500V,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1320,Semtech,CPA175,WV,10_LC_1V8_ESDONSCR_ISO_500V,2021-10-07,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1321,Semtech,CPA175,WV,10_LC_1V8_ESDONSCR_ISO_1kV,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1322,Semtech,CPA175,WV,10_LC_1V8_ESDONSCR_ISO_1kV,2021-10-07,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1323,Semtech,CPA175,WV,18_25_33_LC_1V8_DD_ISO_200V,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1324,Semtech,CPA175,WV,18_25_33_LC_1V8_DD_ISO_200V,2021-10-07,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1325,Semtech,CPA175,WV,18_25_33_LC_1V8_DD_ISO_2kV,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1326,Semtech,CPA175,WV,18_25_33_LC_1V8_DD_ISO_2kV,2021-10-07,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1327,Semtech,CPA175,WV,1V2LC_single,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1328,Semtech,CPA175,WV,1V2LC_single,2021-10-07,,,,,,,SV2021_003,20211006.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1329,Semtech,CPA175,WV,0V9LC_lccs,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1330,Semtech,CPA175,WV,0V9LC_lccs,2021-10-07,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1331,Semtech,CPA175,WV,30__PC_Clamp_RD,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1332,Semtech,CPA175,WV,30__PC_Clamp_RD,2021-10-07,,,,,,,SV2021_003,,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1333,Semtech,CPA175,WV,Sofics_TSMC28HPCP_LC_1V8_ESDON,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1334,Semtech,CPA175,WV,Sofics_TSMC28HPCP_LC_1V8_ESDON,2021-10-07,,,,,,,SV2021_003,,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1335,Semtech,CPA175,WV,SF_33_LC_2V5_ESDONSCR_ISO_2kV_30u,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1336,Semtech,CPA175,WV,SF_33_LC_2V5_ESDONSCR_ISO_2kV_30u,2021-10-07,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1337,Semtech,CPA175,WV,SFX_28HPCP_TX_33_60,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1338,Semtech,CPA175,WV,SFX_28HPCP_TX_33_60,2021-10-07,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1339,Semtech,CPA175,WV,10_LC_1V8_ESDONSCR_ISO_100V,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1340,Semtech,CPA175,WV,10_LC_1V8_ESDONSCR_ISO_100V,2021-10-07,,,,,,,SV2021_003,20211006.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1341,Semtech,CPA175,WV,44_PC_SMOS,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1342,Semtech,CPA175,WV,44_PC_SMOS,2021-10-07,,,,,,,SV2021_003,20211006.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1343,Semtech,CPA175,WV,44_LC_laser_A,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1344,Semtech,CPA175,WV,44_LC_laser_A,2021-10-07,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1345,Semtech,CPA175,WV,44_LC_laser_C,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1346,Semtech,CPA175,WV,44_LC_laser_C,2021-10-07,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,
1347,CERN,CPA206,HM,SF_0V9_POWER_CLAMP_CORE_GROUND,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_0V9_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-002,2,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,v1.0_3p,T-N28-CL-SP-092,V1.8_3
1348,CERN,CPA206,HM,SF_0V9_POWER_CLAMP_CORE_GROUND,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_0V9_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-002,2,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,v1.0_3p,T-N28-CL-SP-092,V1.8_3
1349,CERN,CPA206,HM,SF_0V9_POWER_CLAMP_CORE_GROUND,2023-09-08,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_0V9_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-002,2,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,v1.0_3p,T-N28-CL-SP-092,V1.8_3
1350,CERN,CPA206,HM,SF_0V9_POWER_CLAMP_CORE_SUPPLY,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_0V9_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-003,3,T-N28-CL-DR-002-C2,2.0b,T-N28-CL-LS-002-C2,v1.0_3p,T-N28-CL-SP-093,V1.8_4
1351,CERN,CPA206,HM,SF_0V9_POWER_CLAMP_CORE_SUPPLY,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_0V9_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-003,3,T-N28-CL-DR-002-C2,2.0b,T-N28-CL-LS-002-C2,v1.0_3p,T-N28-CL-SP-093,V1.8_4
1352,CERN,CPA206,HM,SF_0V9_POWER_CLAMP_CORE_SUPPLY,2023-09-08,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_0V9_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-003,3,T-N28-CL-DR-002-C2,2.0b,T-N28-CL-LS-002-C2,v1.0_3p,T-N28-CL-SP-093,V1.8_4
1353,CERN,CPA206,HM,SF_1V2_FULL_LOCAL_prelim,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-004,4,T-N28-CL-DR-002-C3,2.0b,T-N28-CL-LS-002-C3,v1.0_3p,T-N28-CL-SP-094,V1.8_5
1354,CERN,CPA206,HM,SF_1V2_FULL_LOCAL_prelim,2023-09-08,,,,,,,SV2021_008,20230809.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-004,4,T-N28-CL-DR-002-C3,2.0b,T-N28-CL-LS-002-C3,v1.0_3p,T-N28-CL-SP-094,V1.8_5
1355,CERN,CPA206,HM,SF_1V2_FULL_LOCAL_CDM_prelim,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-005,5,T-N28-CL-DR-002-C4,2.0b,T-N28-CL-LS-002-C4,v1.0_3p,T-N28-CL-SP-095,V1.8_6
1356,CERN,CPA206,HM,SF_1V2_FULL_LOCAL_CDM_prelim,2023-09-08,,,,,,,SV2021_008,20230809.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-005,5,T-N28-CL-DR-002-C4,2.0b,T-N28-CL-LS-002-C4,v1.0_3p,T-N28-CL-SP-095,V1.8_6
1357,CERN,CPA206,HM,SF_1V2_OVT_prelim,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-006,6,T-N28-CL-DR-002-C5,2.0b,T-N28-CL-LS-002-C5,v1.0_3p,T-N28-CL-SP-096,V1.8_7
1358,CERN,CPA206,HM,SF_1V2_OVT_prelim,2023-09-08,,,,,,,SV2021_008,20230809.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-006,6,T-N28-CL-DR-002-C5,2.0b,T-N28-CL-LS-002-C5,v1.0_3p,T-N28-CL-SP-096,V1.8_7
1359,CERN,CPA206,HM,SF_1V2_POWER_CLAMP_IO_GROUND_prelim,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-007,7,T-N28-CL-DR-002-C6,2.0b,T-N28-CL-LS-002-C6,v1.0_3p,T-N28-CL-SP-097,V1.8_8
1360,CERN,CPA206,HM,SF_1V2_POWER_CLAMP_IO_GROUND_prelim,2023-09-08,,,,,,,SV2021_008,20230809.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-007,7,T-N28-CL-DR-002-C6,2.0b,T-N28-CL-LS-002-C6,v1.0_3p,T-N28-CL-SP-097,V1.8_8
1361,CERN,CPA206,HM,SF_1V2_POWER_CLAMP_IO_SUPPLY_prelim,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-008,8,T-N28-CL-DR-002-C7,2.0b,T-N28-CL-LS-002-C7,v1.0_3p,T-N28-CL-SP-098,V1.8_9
1362,CERN,CPA206,HM,SF_1V2_POWER_CLAMP_IO_SUPPLY_prelim,2023-09-08,,,,,,,SV2021_008,20230809.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-008,8,T-N28-CL-DR-002-C7,2.0b,T-N28-CL-LS-002-C7,v1.0_3p,T-N28-CL-SP-098,V1.8_9
1363,CERN,CPA206,HM,SF_1V8_FULL_LOCAL,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-009,9,T-N28-CL-DR-002-C8,2.0b,T-N28-CL-LS-002-C8,v1.0_3p,T-N28-CL-SP-099,V1.8_10
1364,CERN,CPA206,HM,SF_1V8_FULL_LOCAL,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-009,9,T-N28-CL-DR-002-C8,2.0b,T-N28-CL-LS-002-C8,v1.0_3p,T-N28-CL-SP-099,V1.8_10
1365,CERN,CPA206,HM,SF_1V8_FULL_LOCAL,2023-09-08,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-009,9,T-N28-CL-DR-002-C8,2.0b,T-N28-CL-LS-002-C8,v1.0_3p,T-N28-CL-SP-099,V1.8_10
1366,CERN,CPA206,HM,SF_1V8_FULL_LOCAL_CDM,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-010,10,T-N28-CL-DR-002-C9,2.0b,T-N28-CL-LS-002-C9,v1.0_3p,T-N28-CL-SP-100,V1.8_11
1367,CERN,CPA206,HM,SF_1V8_FULL_LOCAL_CDM,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-010,10,T-N28-CL-DR-002-C9,2.0b,T-N28-CL-LS-002-C9,v1.0_3p,T-N28-CL-SP-100,V1.8_11
1368,CERN,CPA206,HM,SF_1V8_FULL_LOCAL_CDM,2023-09-08,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-010,10,T-N28-CL-DR-002-C9,2.0b,T-N28-CL-LS-002-C9,v1.0_3p,T-N28-CL-SP-100,V1.8_11
1369,CERN,CPA206,HM,SF_1V8_OVT,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-011,11,T-N28-CL-DR-002-C10,2.0b,T-N28-CL-LS-002-C10,v1.0_3p,T-N28-CL-SP-101,V1.8_12
1370,CERN,CPA206,HM,SF_1V8_OVT,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-011,11,T-N28-CL-DR-002-C10,2.0b,T-N28-CL-LS-002-C10,v1.0_3p,T-N28-CL-SP-101,V1.8_12
1371,CERN,CPA206,HM,SF_1V8_OVT,2023-09-08,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-011,11,T-N28-CL-DR-002-C10,2.0b,T-N28-CL-LS-002-C10,v1.0_3p,T-N28-CL-SP-101,V1.8_12
1372,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-012,12,T-N28-CL-DR-002-C11,2.0b,T-N28-CL-LS-002-C11,v1.0_3p,T-N28-CL-SP-102,V1.8_13
1373,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-012,12,T-N28-CL-DR-002-C11,2.0b,T-N28-CL-LS-002-C11,v1.0_3p,T-N28-CL-SP-102,V1.8_13
1374,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND,2023-09-08,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-012,12,T-N28-CL-DR-002-C11,2.0b,T-N28-CL-LS-002-C11,v1.0_3p,T-N28-CL-SP-102,V1.8_13
1375,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_SUPPLY,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-013,13,T-N28-CL-DR-002-C12,2.0b,T-N28-CL-LS-002-C12,v1.0_3p,T-N28-CL-SP-103,V1.8_14
1376,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_SUPPLY,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-013,13,T-N28-CL-DR-002-C12,2.0b,T-N28-CL-LS-002-C12,v1.0_3p,T-N28-CL-SP-103,V1.8_14
1377,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_SUPPLY,2023-09-08,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-013,13,T-N28-CL-DR-002-C12,2.0b,T-N28-CL-LS-002-C12,v1.0_3p,T-N28-CL-SP-103,V1.8_14
1378,CERN,CPA206,HM,SF_SPACER_W05,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-014,14,T-N28-CL-DR-002-C13,2.0b,T-N28-CL-LS-002-C13,v1.0_3p,T-N28-CL-SP-104,V1.8_15
1379,CERN,CPA206,HM,SF_SPACER_W05,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-014,14,T-N28-CL-DR-002-C13,2.0b,T-N28-CL-LS-002-C13,v1.0_3p,T-N28-CL-SP-104,V1.8_15
1380,CERN,CPA206,HM,SF_SPACER_W05,2023-09-08,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-014,14,T-N28-CL-DR-002-C13,2.0b,T-N28-CL-LS-002-C13,v1.0_3p,T-N28-CL-SP-104,V1.8_15
1381,CERN,CPA206,HM,SF_POWERCUT,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-015,15,T-N28-CL-DR-002-C14,2.0b,T-N28-CL-LS-002-C14,v1.0_3p,T-N28-CL-SP-105,V1.8_16
1382,CERN,CPA206,HM,SF_POWERCUT,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-015,15,T-N28-CL-DR-002-C14,2.0b,T-N28-CL-LS-002-C14,v1.0_3p,T-N28-CL-SP-105,V1.8_16
1383,CERN,CPA206,HM,SF_POWERCUT,2023-09-08,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-015,15,T-N28-CL-DR-002-C14,2.0b,T-N28-CL-LS-002-C14,v1.0_3p,T-N28-CL-SP-105,V1.8_16
1384,CERN,CPA206,HM,SF_0V9_1V2_POWER_CLAMP_CORE_GROUND,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-016,16,T-N28-CL-DR-002-C15,2.0b,T-N28-CL-LS-002-C15,v1.0_3p,T-N28-CL-SP-106,V1.8_17
1385,CERN,CPA206,HM,SF_0V9_1V2_POWER_CLAMP_CORE_GROUND,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-016,16,T-N28-CL-DR-002-C15,2.0b,T-N28-CL-LS-002-C15,v1.0_3p,T-N28-CL-SP-106,V1.8_17
1386,CERN,CPA206,HM,SF_0V9_1V2_POWER_CLAMP_CORE_SUPPLY,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-017,17,T-N28-CL-DR-002-C16,2.0b,T-N28-CL-LS-002-C16,v1.0_3p,T-N28-CL-SP-107,V1.8_18
1387,CERN,CPA206,HM,SF_0V9_1V2_POWER_CLAMP_CORE_SUPPLY,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-017,17,T-N28-CL-DR-002-C16,2.0b,T-N28-CL-LS-002-C16,v1.0_3p,T-N28-CL-SP-107,V1.8_18
1388,CERN,CPA206,HM,SF_0V9_1V2_AVDD_NORAIL,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-018,18,T-N28-CL-DR-002-C17,2.0b,T-N28-CL-LS-002-C17,v1.0_3p,T-N28-CL-SP-108,V1.8_19
1389,CERN,CPA206,HM,SF_0V9_1V2_AVDD_NORAIL,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-018,18,T-N28-CL-DR-002-C17,2.0b,T-N28-CL-LS-002-C17,v1.0_3p,T-N28-CL-SP-108,V1.8_19
1390,CERN,CPA206,HM,SF_0V9_1V2_FULL_LOCAL,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-019,19,T-N28-CL-DR-002-C18,2.0b,T-N28-CL-LS-002-C18,v1.0_3p,T-N28-CL-SP-109,V1.8_20
1391,CERN,CPA206,HM,SF_0V9_1V2_FULL_LOCAL,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-019,19,T-N28-CL-DR-002-C18,2.0b,T-N28-CL-LS-002-C18,v1.0_3p,T-N28-CL-SP-109,V1.8_20
1392,CERN,CPA206,HM,SF_0V9_1V2_FULL_LOCAL_CDM,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1393,CERN,CPA206,HM,SF_0V9_1V2_FULL_LOCAL_CDM,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1394,CERN,CPA206,HM,SF_0V9_1V2_OVT,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-021,21,T-N28-CL-DR-002-C20,2.0b,T-N28-CL-LS-002-C20,v1.0_3p,T-N28-CL-SP-111,V1.8_22
1395,CERN,CPA206,HM,SF_0V9_1V2_OVT,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-021,21,T-N28-CL-DR-002-C20,2.0b,T-N28-CL-LS-002-C20,v1.0_3p,T-N28-CL-SP-111,V1.8_22
1396,CERN,CPA206,HM,SF_0V9_1V2_PCLAMP_NORAIL,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-022,22,T-N28-CL-DR-002-C21,2.0b,T-N28-CL-LS-002-C21,v1.0_3p,T-N28-CL-SP-112,V1.8_23
1397,CERN,CPA206,HM,SF_0V9_1V2_PCLAMP_NORAIL,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-022,22,T-N28-CL-DR-002-C21,2.0b,T-N28-CL-LS-002-C21,v1.0_3p,T-N28-CL-SP-112,V1.8_23
1398,CERN,CPA206,HM,SF_0V9_1V2_POWER_CLAMP_IO_GROUND,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-023,23,T-N28-CL-DR-002-C22,2.0b,T-N28-CL-LS-002-C22,v1.0_3p,T-N28-CL-SP-113,V1.8_24
1399,CERN,CPA206,HM,SF_0V9_1V2_POWER_CLAMP_IO_GROUND,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-023,23,T-N28-CL-DR-002-C22,2.0b,T-N28-CL-LS-002-C22,v1.0_3p,T-N28-CL-SP-113,V1.8_24
1400,CERN,CPA206,HM,SF_0V9_1V2_POWER_CLAMP_IO_SUPPLY,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-024,24,T-N28-CL-DR-002-C23,2.0b,T-N28-CL-LS-002-C23,v1.0_3p,T-N28-CL-SP-114,V1.8_25
1401,CERN,CPA206,HM,SF_0V9_1V2_POWER_CLAMP_IO_SUPPLY,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-024,24,T-N28-CL-DR-002-C23,2.0b,T-N28-CL-LS-002-C23,v1.0_3p,T-N28-CL-SP-114,V1.8_25
1402,CERN,CPA206,HM,SF_1V8_AVDD_NORAIL,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-025,25,T-N28-CL-DR-002-C24,2.0b,T-N28-CL-LS-002-C24,v1.0_3p,T-N28-CL-SP-115,V1.8_26
1403,CERN,CPA206,HM,SF_1V8_AVDD_NORAIL,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-025,25,T-N28-CL-DR-002-C24,2.0b,T-N28-CL-LS-002-C24,v1.0_3p,T-N28-CL-SP-115,V1.8_26
1404,CERN,CPA206,HM,SF_1V8_PCLAMP_NORAIL,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-026,26,T-N28-CL-DR-002-C25,2.0b,T-N28-CL-LS-002-C25,v1.0_3p,T-N28-CL-SP-116,V1.8_27
1405,CERN,CPA206,HM,SF_1V8_PCLAMP_NORAIL,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-026,26,T-N28-CL-DR-002-C25,2.0b,T-N28-CL-LS-002-C25,v1.0_3p,T-N28-CL-SP-116,V1.8_27
1406,CERN,CPA206,HM,SF_AVSS_NORAIL,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-027,27,T-N28-CL-DR-002-C26,2.0b,T-N28-CL-LS-002-C26,v1.0_3p,T-N28-CL-SP-117,V1.8_28
1407,CERN,CPA206,HM,SF_AVSS_NORAIL,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-027,27,T-N28-CL-DR-002-C26,2.0b,T-N28-CL-LS-002-C26,v1.0_3p,T-N28-CL-SP-117,V1.8_28
1408,imec,CPA212,WF,SFX_33_Powerclamp_2kV_55,2021-06-28,,,,,,,SV2021_009,20210625.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2
1409,imec,CPA212,WF,SFX_33_Powerclamp_2kV_55,2021-11-08,,,,,,,SV2021_009,20211108.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2
1410,imec,CPA212,WF,SFX_33_RCSCR_HHV_PC_2kV_55,2021-06-28,,,,,,,SV2021_009,20210625.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2
1411,imec,CPA212,WF,SFX_33_RCSCR_HHV_PC_2kV_55,2021-11-08,,,,,,,SV2021_009,20211108.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2
1412,imec,CPA212,WF,SFX_33_RCSCR_HHV_PC_2kV_open_drain,2021-06-28,,,,,,,SV2021_009,20210625.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2
1413,imec,CPA212,WF,SFX_33_RCSCR_HHV_PC_2kV_open_drain,2021-11-08,,,,,,,SV2021_009,20211108.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2
1414,imec,CPA212,WF,SFX_60_Powerclamp_2kV_55,2021-06-28,,,,,,,SV2021_009,20210625.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_6V0_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2
1415,imec,CPA212,WF,SFX_60_Powerclamp_2kV_55,2021-11-08,,,,,,,SV2021_009,20211108.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_6V0_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2
1416,Rockley Photonics,CPA204,WV,25_PC_3HD,2021-09-09,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,20210909.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"
CPA204_esd_cells_211008.zip",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
1417,Rockley Photonics,CPA204,WV,25_PC_3HD,2021-10-08,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,20211008.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"
CPA204_esd_cells_211008.zip",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7
1418,Aviva Links,CPA220,HM,SF_4kV_IEC_preliminary_cell,2021-09-09,,,,,,,SV2021_010,20210909.0,Hiok-Tiaq Ng <tiaq@avivalinks.com>,,,,,,,,,,
1419,Aviva Links,CPA220,HM,SF_4kV_IEC_preliminary_cell,2021-09-24,,,,,,,SV2021_010,20210924.0,Hiok-Tiaq Ng <tiaq@avivalinks.com>,,,,,,,,,,
1420,Aviva Links,CPA220,HM,SF_LC_ESDON_DN_IEC4kV,2021-10-29,,,,,,,SV2021_010,211019.0,Hiok-Tiaq Ng <tiaq@avivalinks.com>,,,,,,,,,,
1421,Aviva Links,CPA220,HM,SF_LC_ESDON_DN_IEC4kV,2021-09-24,,,,,,,SV2021_010,20210924.0,Hiok-Tiaq Ng <tiaq@avivalinks.com>,,,,,,,,,,
1422,Nordic,CPA159b,OG,Sofics_JSCR_NMOS_overlap_PC_2kV,2021-11-25,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211125.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,
1423,Nordic,CPA159b,OG,Sofics_JSCR_NMOS_overlap_PC_2kV,2021-12-22,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211222.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,
1424,Nordic,CPA159b,OG,Sofics_JSCR_NMOS_overlap_PC_2kV,2022-02-01,,GF,130nm,RFSOI,,3.6V,SV2021_012,,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,
1425,Nordic,CPA159b,OG,Sofics_JSCR_NMOS_overlap_PC_4kV,2021-11-25,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211125.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,
1426,Nordic,CPA159b,OG,Sofics_JSCR_NMOS_overlap_PC_4kV,2021-12-22,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211222.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,
1427,Nordic,CPA159b,OG,Sofics_JSCR_NMOS_overlap_PC_4kV,2022-02-01,,GF,130nm,RFSOI,,3.6V,SV2021_012,,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,
1428,Nordic,CPA159b,OG,Sofics_io_clamp_dualdiode_2kV,2021-11-25,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211125.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,
1429,Nordic,CPA159b,OG,Sofics_io_clamp_dualdiode_2kV,2021-12-22,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211222.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,
1430,Nordic,CPA159b,OG,Sofics_io_clamp_dualdiode_2kV,2022-02-01,,GF,130nm,RFSOI,,3.6V,SV2021_012,,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,
1431,Nordic,CPA159b,OG,Sofics_ana_io_clamp_2kV,2021-11-25,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211125.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,
1432,Nordic,CPA159b,OG,Sofics_ana_io_clamp_2kV,2021-12-22,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211222.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,
1433,Nordic,CPA159b,OG,Sofics_ana_io_clamp_2kV,2022-02-01,,GF,130nm,RFSOI,,3.6V,SV2021_012,,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,
1434,Nordic,CPA159b,OG,Sofics_p2v6_n1v_assym_bidir_io_clamp_2kV,2021-11-25,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211125.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,
1435,Nordic,CPA159b,OG,Sofics_p2v6_n1v_assym_bidir_io_clamp_2kV,2021-12-22,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211222.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,
1436,Nordic,CPA159b,OG,Sofics_p2v6_n1v_assym_bidir_io_clamp_2kV,2022-02-01,,GF,130nm,RFSOI,,3.6V,SV2021_012,,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,
1437,Nordic,CPA159b,OG,Sofics_b2b_diodes_2kV,2021-12-22,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211222.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,
1438,Nordic,CPA159b,OG,Sofics_b2b_diodes_2kV,2022-02-01,,GF,130nm,RFSOI,,3.6V,SV2021_012,,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,
1439,Atlazo,CPA224,WV,SF_1V8_diff_IO_clamp_8kV_IEC,2022-02-04,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20220215 - datasheets,TSMC,22nm,CMOS,ULL,1.8V,SV2021_013,20220402.0,,SOFICS_TSMC_CLN22ULL_ESD_1V8_SV2021_013,oadb delivery,T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4"
1440,Atlazo,CPA224,WV,SF_1V8_diff_IO_clamp_8kV_IEC,2022-02-07,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20220215 - datasheets,TSMC,22nm,CMOS,ULL,1.8V,SV2021_013,20220207.0,,SOFICS_TSMC_CLN22ULL_ESD_1V8_SV2021_013,oadb delivery,T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4"
1441,Atlazo,CPA224,WV,SF_1V8_single_IO_clamp_8kV_IEC,2022-02-04,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20220215 - datasheets,TSMC,22nm,CMOS,ULL,1.8V,SV2021_013,20220402.0,,SOFICS_TSMC_CLN22ULL_ESD_1V8_SV2021_013,oadb delivery,T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4"
1442,Atlazo,CPA224,WV,SF_1V8_single_IO_clamp_8kV_IEC,2022-02-07,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20220215 - datasheets,TSMC,22nm,CMOS,ULL,1.8V,SV2021_013,20220207.0,,SOFICS_TSMC_CLN22ULL_ESD_1V8_SV2021_013,oadb delivery,T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4"
1443,CERN,RPA166,OG,gpio_1v2_top,2022-08-19,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20220819.0,KosKostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1
1444,CERN,RPA166,OG,gpio_1v2_top,2022-11-21,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20221121.0,KosKostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1
1445,CERN,RPA166,OG,gpio_1v2_top,2023-11-07,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20231107.0,KosKostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1
1446,CERN,RPA166,OG,bias_gen_1v2_ldo,2022-08-19,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20220819.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1
1447,CERN,RPA166,OG,bias_gen_1v2_ldo,2022-11-21,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20221121.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1
1448,CERN,RPA166,OG,bias_gen_1v2_ldo,2023-11-07,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20231107.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1
1449,CERN,RPA166,OG,gpio_1v2_top_h,2022-08-19,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20220819.0,KosKostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1
1450,CERN,RPA166,OG,gpio_1v2_top_h,2022-11-21,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20221121.0,KosKostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1
1451,CERN,RPA166,OG,gpio_1v2_top_h,2023-11-07,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20231107.0,KosKostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1
1452,CERN,RPA166,OG,bias_gen_1v2_ldo_h,2022-08-19,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20220819.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1
1453,CERN,RPA166,OG,bias_gen_1v2_ldo_h,2022-11-21,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20221121.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1
1454,CERN,RPA166,OG,bias_gen_1v2_ldo_h,2023-11-07,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20231107.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1
1455,Nordic,CPA232,OG,Sofics_0v9_Powerclamp_2kV,2022-09-08,\\ocean\Shareddocs\3 - Technical\1 - Projects\Nordic\8 - TSMC 22\8 - Datasheets,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20220908.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1456,Nordic,CPA232,OG,Sofics_0v9_Powerclamp_2kV,2022-10-05,\\ocean\Shareddocs\3 - Technical\1 - Projects\Nordic\8 - TSMC 22\8 - Datasheets,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221005.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1457,Nordic,CPA232,OG,Sofics_0v9_Powerclamp_2kV,2022-10-21,\\ocean\Shareddocs\3 - Technical\1 - Projects\Nordic\8 - TSMC 22\8 - Datasheets,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221021.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1458,Nordic,CPA232,OG,Sofics_0v9_Powerclamp_2kV,2022-11-08,\\ocean\Shareddocs\3 - Technical\1 - Projects\Nordic\8 - TSMC 22\8 - Datasheets,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221108.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1459,Nordic,CPA232,OG,Sofics_0v9_Powerclamp_2kV,2023-05-11,\\ocean\Shareddocs\3 - Technical\1 - Projects\Nordic\8 - TSMC 22\8 - Datasheets,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20230511.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1460,Nordic,CPA232,OG,Sofics_0v9_IO_clamp_2kV,2022-09-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20220908.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1461,Nordic,CPA232,OG,Sofics_0v9_IO_clamp_2kV,2022-10-05,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221005.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1462,Nordic,CPA232,OG,Sofics_0v9_IO_clamp_2kV,2022-10-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221021.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1463,Nordic,CPA232,OG,Sofics_0v9_IO_clamp_2kV,2022-11-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221108.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1464,Nordic,CPA232,OG,Sofics_0v9_IO_clamp_2kV,2023-05-11,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20230511.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1465,Nordic,CPA232,OG,Sofics_3v3_Powerclamp_2kV,2022-09-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20220908.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1466,Nordic,CPA232,OG,Sofics_3v3_Powerclamp_2kV,2022-10-05,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221005.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1467,Nordic,CPA232,OG,Sofics_3v3_Powerclamp_2kV,2022-10-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221021.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1468,Nordic,CPA232,OG,Sofics_3v3_Powerclamp_2kV,2022-11-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221108.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1469,Nordic,CPA232,OG,Sofics_3v3_Powerclamp_2kV,2023-05-11,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20230511.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1470,Nordic,CPA232,OG,Sofics_3v3_IO_clamp_2kV,2022-09-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20220908.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1471,Nordic,CPA232,OG,Sofics_3v3_IO_clamp_2kV,2022-10-05,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221005.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1472,Nordic,CPA232,OG,Sofics_3v3_IO_clamp_2kV,2022-10-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221021.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1473,Nordic,CPA232,OG,Sofics_3v3_IO_clamp_2kV,2022-11-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221108.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1474,Nordic,CPA232,OG,Sofics_3v3_IO_clamp_2kV,2023-05-11,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20230511.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1475,Nordic,CPA232,OG,Sofics_3v3_clamp_up_0v9_clamp_down_2kV,2022-09-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20220908.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1476,Nordic,CPA232,OG,Sofics_3v3_clamp_up_0v9_clamp_down_2kV,2022-10-05,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221005.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1477,Nordic,CPA232,OG,Sofics_3v3_clamp_up_0v9_clamp_down_2kV,2022-10-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221021.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1478,Nordic,CPA232,OG,Sofics_3v3_clamp_up_0v9_clamp_down_2kV,2022-11-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221108.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1479,Nordic,CPA232,OG,Sofics_3v3_clamp_up_0v9_clamp_down_2kV,2023-05-11,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20230511.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1480,Nordic,CPA232,OG,Sofics_b2b_diodes_2kV,2022-09-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20220908.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1481,Nordic,CPA232,OG,Sofics_b2b_diodes_2kV,2022-10-05,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221005.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1482,Nordic,CPA232,OG,Sofics_b2b_diodes_2kV,2022-10-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221021.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1483,Nordic,CPA232,OG,Sofics_b2b_diodes_2kV,2022-11-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221108.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1484,Nordic,CPA232,OG,Sofics_b2b_diodes_2kV,2023-05-11,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20230511.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2
1485,Alcorlink,CPA231,WV,PDB1AC,2022-10-04,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221004.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1486,Alcorlink,CPA231,WV,PDB1AC,2022-10-18,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221018.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1487,Alcorlink,CPA231,WV,PDB1AC,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1488,Alcorlink,CPA231,WV,PDB1AC,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1489,Alcorlink,CPA231,WV,PDB1A,2022-10-04,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221004.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1490,Alcorlink,CPA231,WV,PDB1A,2022-10-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221018.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1491,Alcorlink,CPA231,WV,PDB1A,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1492,Alcorlink,CPA231,WV,PDB1A,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1493,Alcorlink,CPA231,WV,PVDD3AC,2022-10-04,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221004.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1494,Alcorlink,CPA231,WV,PVDD3AC,2022-10-18,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221018.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1495,Alcorlink,CPA231,WV,PVDD3AC,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1496,Alcorlink,CPA231,WV,PVDD3AC,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1497,Alcorlink,CPA231,WV,PVSS3AC,2022-10-18,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221018.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1498,Alcorlink,CPA231,WV,PVSS3AC,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1499,Alcorlink,CPA231,WV,PVSS3AC,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1500,Alcorlink,CPA231,WV,PVDD3AC,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1501,Alcorlink,CPA231,WV,PVDD3AC,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1502,Alcorlink,CPA231,WV,PVSS3AC,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1503,Alcorlink,CPA231,WV,PVSS3AC,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1504,Alcorlink,CPA231,WV,PVDD3A,2022-10-04,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221004.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1505,Alcorlink,CPA231,WV,PVDD3A,2022-10-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221018.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1506,Alcorlink,CPA231,WV,PVDD3A,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1507,Alcorlink,CPA231,WV,PVDD3A,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1508,Alcorlink,CPA231,WV,PVSS3A,2022-10-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221018.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1509,Alcorlink,CPA231,WV,PVSS3A,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1510,Alcorlink,CPA231,WV,PVSS3A,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1511,Alcorlink,CPA231,WV,sfx_corner_M56,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1512,Alcorlink,CPA231,WV,sfx_corner_M56,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1513,Alcorlink,CPA231,WV,PRCUTA,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1514,Alcorlink,CPA231,WV,PRCUTA,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1515,Alcorlink,CPA231,WV,PENDCAPA,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1516,Alcorlink,CPA231,WV,PENDCAPA,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1517,Alcorlink,CPA231,WV,sfx_filler_M56_w0u5,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1518,Alcorlink,CPA231,WV,sfx_filler_M56_w0u5,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1519,Alcorlink,CPA231,WV,sfx_filler_M56_w5u,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1520,Alcorlink,CPA231,WV,sfx_filler_M56_w5u,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1521,Alcorlink,CPA231,WV,sfx_filler_M56_w10u,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1522,Alcorlink,CPA231,WV,sfx_filler_M56_w10u,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1523,Alcorlink,CPA231,WV,sfx_filler_M56_w20u,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1524,Alcorlink,CPA231,WV,sfx_filler_M56_w20u,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2
1525,Nordic,CPA159d,OG,Sofics_p8v_n8v_bidir_io_clamp_2kV,2023-01-30,,GF,130nm,RFSOI,,,SV2023_002,20230111.0,Christian.Hergot@nordicsemi.no,,"
cpa159d_esd_cells_230130
cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,
1526,Nordic,CPA159d,OG,Sofics_p8v_n8v_bidir_io_clamp_2kV,2023-04-13,,GF,130nm,RFSOI,,,SV2023_002,20230503.0,Christian.Hergot@nordicsemi.no,,"
cpa159d_esd_cells_230130
cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,
1527,Nordic,CPA159d,OG,Sofics_p8v_n8v_bidir_io_clamp_2kV,2023-05-03,,GF,130nm,RFSOI,,,SV2023_002,,Christian.Hergot@nordicsemi.no,,"
cpa159d_esd_cells_230130
cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,
1528,Nordic,CPA159d,OG,Sofics_p11v_n5v_assym_bidir_io_clamp_2kV,2023-01-30,,GF,130nm,RFSOI,,,SV2023_002,20230130.0,Christian.Hergot@nordicsemi.no,,"
cpa159d_esd_cells_230130
cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,
1529,Nordic,CPA159d,OG,Sofics_p11v_n5v_assym_bidir_io_clamp_2kV,2023-04-13,,GF,130nm,RFSOI,,,SV2023_002,20230413.0,Christian.Hergot@nordicsemi.no,,"
cpa159d_esd_cells_230130
cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,
1530,Nordic,CPA159d,OG,Sofics_p11v_n5v_assym_bidir_io_clamp_2kV,2023-05-03,,GF,130nm,RFSOI,,,SV2023_002,20230503.0,Christian.Hergot@nordicsemi.no,,"
cpa159d_esd_cells_230130
cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,
1531,Nordic,CPA159d,OG,Sofics_p8v_n0v_io_clamp_2kV,2023-04-13,,GF,130nm,RFSOI,,,SV2023_002,20230130.0,Christian.Hergot@nordicsemi.no,,"cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,
1532,Nordic,CPA159d,OG,Sofics_p8v_n0v_io_clamp_2kV,2023-05-03,,GF,130nm,RFSOI,,,SV2023_002,20230413.0,Christian.Hergot@nordicsemi.no,,"cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,
1533,Nordic,CPA159d,OG,Sofics_p8v_n0v_io_clamp_2kV,,,GF,130nm,RFSOI,,,SV2023_002,20230503.0,Christian.Hergot@nordicsemi.no,,"cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,
1534,Nordic,CPA159d,OG,Sofics_SBNMOS_GL7_R14k_BG_int_PC_2kV,2023-04-13,,GF,130nm,RFSOI,,,SV2023_002,20230130.0,Christian.Hergot@nordicsemi.no,,"cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,
1535,Nordic,CPA159d,OG,Sofics_SBNMOS_GL7_R14k_BG_int_PC_2kV,2023-05-03,,GF,130nm,RFSOI,,,SV2023_002,20230413.0,Christian.Hergot@nordicsemi.no,,"cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,
1536,Nordic,CPA159d,OG,Sofics_SBNMOS_GL7_R14k_BG_int_PC_2kV,,,GF,130nm,RFSOI,,,SV2023_002,20230503.0,Christian.Hergot@nordicsemi.no,,"cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,
1537,Oticon,CPA239,KD,pt22ull_anio_8kV_core,2023-03-01,https://soficswiki.atlassian.net/wiki/spaces/OT2/pages/671023112/Datasheets,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230301.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5"
1538,Oticon,CPA239,KD,pt22ull_anio_8kV_core,2023-04-21,https://soficswiki.atlassian.net/wiki/spaces/OT2/pages/671023112/Datasheets,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230421.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5"
1539,Oticon,CPA239,KD,pt22ull_digio_8kV_1v98_core,2023-03-01,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230301.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V8_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5"
1540,Oticon,CPA239,KD,pt22ull_digio_8kV_1v98_core,2023-04-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230421.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V8_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5"
1541,Oticon,CPA239,KD,pt22ull_digio_8kV_dual_1v32_core,2023-03-01,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230301.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V2_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5"
1542,Oticon,CPA239,KD,pt22ull_digio_8kV_dual_1v32_core,2023-04-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230421.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V2_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5"
1543,Oticon,CPA239,KD,pt22ull_hvsc_cap1a_core,2023-03-01,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230301.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_4V6_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5"
1544,Oticon,CPA239,KD,pt22ull_hvsc_cap1a_core,2023-04-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230421.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_4V6_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5"
1545,Oticon,CPA239,KD,pt22ull_hvsc_cap1b_core,2023-03-01,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230301.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_4V6_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5"
1546,Oticon,CPA239,KD,pt22ull_hvsc_cap1b_core,2023-04-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230421.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_4V6_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5"
1547,Oticon,CPA239,KD,pt22ull_hvsc_vbat_int_core,2023-03-01,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230301.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_4V6_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5"
1548,Oticon,CPA239,KD,pt22ull_hvsc_vbat_int_core,2023-04-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230421.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_4V6_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5"
1549,Oticon,CPA239,KD,pt22ull_clmp_1v50_core,2023-03-01,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230421.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V5_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5"
1550,Oticon,CPA239,KD,pt22ull_clmp_1v50_core,2023-04-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V5_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5"
1551,Oticon,CPA239,KD,SFX_2V4clamp_withoutGR,2023-03-01,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230421.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_2V4_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5"
1552,Oticon,CPA239,KD,SFX_2V4clamp_withoutGR,2023-04-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_2V4_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5"
1553,Mixed Signal,CPA240,WF,SF_ESD_IO_100fF,2023-05-05,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Mixed_signal\CPA240_TSMC_28HPCP\D_Deliveries\230512_delivery\datasheet SF_ESD_IO_100fF.pdf,TSMC,28nm,CMOS,CLN28_HPCM_Plus_MMWave,1.2V,SV2023_005,20230505.0,Tommy Yu <tommy@mixed-signal.com>,SOFICS_TSMC_TSMC_CLN28_HPCM_Plus_MMWave_ESD_1V2_SV2023_005 ,oadb delivery,T-N28-CL-DR-002,2.1,T-N28-CL-DR-002-C1,2.1A,T-N28-CR-SP-029-C1,v1.8_2p3a,,
1554,Mixed Signal,CPA240,WF,SF_ESD_IO_100fF,2023-05-12,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Mixed_signal\CPA240_TSMC_28HPCP\D_Deliveries\230512_delivery\datasheet SF_ESD_IO_100fF.pdf,TSMC,28nm,CMOS,CLN28_HPCM_Plus_MMWave,1.2V,SV2023_005,20230511.0,Tommy Yu <tommy@mixed-signal.com>,SOFICS_TSMC_TSMC_CLN28_HPCM_Plus_MMWave_ESD_1V2_SV2023_005 ,oadb delivery,T-N28-CL-DR-002,2.1,T-N28-CL-DR-002-C1,2.1A,T-N28-CR-SP-029-C1,v1.8_2p3a,,
1555,TDK,CPA246,HM,sf_esd_t40_h20_4kvhbm,2023-07-18,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20230718.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
1556,TDK,CPA246,HM,sf_esd_t40_h20_4kvhbm,2023-11-21,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20231121.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
1557,TDK,CPA246,HM,sf_esd_t40_h20_4kvhbm,2024-03-20,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240320.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
1558,TDK,CPA246,HM,sf_esd_t40_h20_4kvhbm,2024-03-21,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240321.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
1559,TDK,CPA246,HM,sf_esd_t40_h20_4kvhbm,2024-05-13,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240513.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
1560,TDK,CPA246,HM,sf_esd_t40_h20_4kvhbm_3t,2023-07-18,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20230718.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
1561,TDK,CPA246,HM,sf_esd_t40_h20_4kvhbm_3t,2023-11-21,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20231121.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
1562,TDK,CPA246,HM,sf_esd_t40_h20_4kvhbm_3t,2024-03-20,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240320.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
1563,TDK,CPA246,HM,sf_esd_t40_h20_4kvhbm_3t,2024-03-21,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240321.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
1564,TDK,CPA246,HM,sf_esd_t40_h20_4kvhbm_3t,2024-05-13,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240513.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
1565,TDK,CPA246,HM,sf_esd_lcdown_t30m18_h02m02_8kviec_lcup_tm20_hm02_4kvhbm,2023-07-18,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20230718.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
1566,TDK,CPA246,HM,sf_esd_lcdown_t30m18_h02m02_8kviec_lcup_tm20_hm02_4kvhbm,2023-11-21,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20231121.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
1567,TDK,CPA246,HM,sf_esd_lcdown_t30m18_h02m02_8kviec_lcup_tm20_hm02_4kvhbm,2024-03-20,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240320.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
1568,TDK,CPA246,HM,sf_esd_lcdown_t30m18_h02m02_8kviec_lcup_tm20_hm02_4kvhbm,2024-03-21,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240321.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
1569,TDK,CPA246,HM,sf_esd_lcdown_t30m18_h02m02_8kviec_lcup_tm20_hm02_4kvhbm,2024-05-13,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240513.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
1570,TDK,CPA246,HM,sf_esd_t30m0p3_h02m0p3_4kvhbm,2023-07-18,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20230718.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
1571,TDK,CPA246,HM,sf_esd_t30m0p3_h02m0p3_4kvhbm,2023-11-21,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20231121.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
1572,TDK,CPA246,HM,sf_esd_t30m0p3_h02m0p3_4kvhbm,2024-03-20,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240320.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
1573,TDK,CPA246,HM,sf_esd_t30m0p3_h02m0p3_4kvhbm,2024-03-21,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240321.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
1574,TDK,CPA246,HM,sf_esd_t30m0p3_h02m0p3_4kvhbm,2024-05-13,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240513.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6
1575,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_PP05_float,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230811.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1576,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_PP05_float,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1577,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_PP05_float,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1578,CERN,CPA206,HM,SF_1V8_FULL_LOCAL_PP05_float,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230811.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1579,CERN,CPA206,HM,SF_1V8_FULL_LOCAL_PP05_float,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1580,CERN,CPA206,HM,SF_1V8_FULL_LOCAL_PP05_float,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1581,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_PP05_float_LACu36_noOD2,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230811.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1582,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_PP05_float_LACu36_noOD2,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1583,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_PP05_float_LACu36_noOD2,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1584,CERN,CPA206,HM,SF_1V8_SCR_PP05_G1,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230811.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1585,CERN,CPA206,HM,SF_1V8_SCR_PP05_G1,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1586,CERN,CPA206,HM,SF_1V8_SCR_PP05_G1,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1587,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230811.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1588,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1589,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1590,CERN,CPA206,HM,SF_1V8_FULL_LOCAL,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230811.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1591,CERN,CPA206,HM,SF_1V8_FULL_LOCAL,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1592,CERN,CPA206,HM,SF_1V8_FULL_LOCAL,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1593,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_LACu445,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230811.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1594,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_LACu445,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1595,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_LACu445,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1596,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_noDPO,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230811.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1597,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_noDPO,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1598,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_noDPO,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1599,CERN,CPA206,HM,SF_1V8_SCR_PP16_G1,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1600,CERN,CPA206,HM,SF_1V8_SCR_PP16_G1,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1601,CERN,CPA206,HM,SF_1V8_SCR_PP16_G1,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1602,CERN,CPA206,HM,SF_1V8_railclamp_2stack,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1603,CERN,CPA206,HM,SF_1V8_railclamp_2stack,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1604,CERN,CPA206,HM,SF_1V8_railclamp_2stack,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1605,CERN,CPA206,HM,SF_1V8_railclamp_2stack_noSTI,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1606,CERN,CPA206,HM,SF_1V8_railclamp_2stack_noSTI,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21
1607,Teledyne,CPA187,KD,1V8LC_single_DD,2023-11-28,,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20231124.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20231124.gds,T-N28-CL-DR-002,2.0,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1 ,v1.0_3p,--,--
1608,Teledyne,CPA187,KD,1V8LC_single_DD,,,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20231212.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20231124.gds,T-N28-CL-DR-002,2.0,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1 ,v1.0_3p,--,--
1609,Teledyne,CPA187,KD,1V8LC_paired_1diodown,2023-11-28,,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20231124.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20231124.gds,T-N28-CL-DR-002,2.0,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1 ,v1.0_3p,--,--
1610,Teledyne,CPA187,KD,1V8LC_paired_1diodown,,,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20231212.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20231124.gds,T-N28-CL-DR-002,2.0,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1 ,v1.0_3p,--,--
1611,Brillnics,CPA251,JVDB,SFX_LC_1V1,2024-02-27,"\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240227 - initial 2 cells\SFX_LC_1V1.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240318 - initial 2 cells wide\SFX_LC_1V1.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_1V1.pdf",TSMC,40nm,CMOS,ULP,1.1V,SV2024_001,20240227.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V1_SV2024_001,"SOFICS_cells_20240227.gds
SOFICS_cells_20240318.gds
SOFICS_cells_20240319.gds
SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1612,Brillnics,CPA251,JVDB,SFX_LC_1V1,2024-03-18,"\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240227 - initial 2 cells\SFX_LC_1V1.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240318 - initial 2 cells wide\SFX_LC_1V1.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_1V1.pdf",TSMC,40nm,CMOS,ULP,1.1V,SV2024_001,20240318.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V1_SV2024_001,"SOFICS_cells_20240227.gds
SOFICS_cells_20240318.gds
SOFICS_cells_20240319.gds
SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1613,Brillnics,CPA251,JVDB,SFX_LC_1V1,2024-04-04,"\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240227 - initial 2 cells\SFX_LC_1V1.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240318 - initial 2 cells wide\SFX_LC_1V1.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_1V1.pdf",TSMC,40nm,CMOS,ULP,1.1V,SV2024_001,20240404.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V1_SV2024_001,"SOFICS_cells_20240227.gds
SOFICS_cells_20240318.gds
SOFICS_cells_20240319.gds
SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1614,Brillnics,CPA251,JVDB,SFX_LC_1V8,2024-02-27,"\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240227 - initial 2 cells\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240318 - initial 2 cells wide\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240319 - metal routing modification\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_1V8.pdf",TSMC,40nm,CMOS,ULP,1.8V,SV2024_001,20240227.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V8_SV2024_001,"SOFICS_cells_20240411.gds
SOFICS_cells_20240318.gds
SOFICS_cells_20240319.gds
SOFICS_cells_20240404.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1615,Brillnics,CPA251,JVDB,SFX_LC_1V8,2024-03-18,"\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240227 - initial 2 cells\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240318 - initial 2 cells wide\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240319 - metal routing modification\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_1V8.pdf",TSMC,40nm,CMOS,ULP,1.8V,SV2024_001,20240318.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V8_SV2024_001,"SOFICS_cells_20240411.gds
SOFICS_cells_20240318.gds
SOFICS_cells_20240319.gds
SOFICS_cells_20240404.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1616,Brillnics,CPA251,JVDB,SFX_LC_1V8,2024-03-19,"\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240227 - initial 2 cells\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240318 - initial 2 cells wide\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240319 - metal routing modification\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_1V8.pdf",TSMC,40nm,CMOS,ULP,1.8V,SV2024_001,20240319.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V8_SV2024_001,"SOFICS_cells_20240411.gds
SOFICS_cells_20240318.gds
SOFICS_cells_20240319.gds
SOFICS_cells_20240404.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1617,Brillnics,CPA251,JVDB,SFX_LC_1V8,2024-04-04,"\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240227 - initial 2 cells\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240318 - initial 2 cells wide\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240319 - metal routing modification\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_1V8.pdf",TSMC,40nm,CMOS,ULP,1.8V,SV2024_001,20240404.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V8_SV2024_001,"SOFICS_cells_20240411.gds
SOFICS_cells_20240318.gds
SOFICS_cells_20240319.gds
SOFICS_cells_20240404.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1618,Brillnics,CPA251,JVDB,SFX_LC_3V3,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3.pdf,TSMC,40nm,CMOS,ULP,3.3V,SV2024_001,20240404.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1619,Brillnics,CPA251,JVDB,SFX_LC_3V3,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3.pdf,TSMC,40nm,CMOS,ULP,3.3V,SV2024_001,,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1620,Brillnics,CPA251,JVDB,SFX_LC_3V3_OVT,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3_OVT.pdf,TSMC,40nm,CMOS,ULP,3.3V,SV2024_001,20240404.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1621,Brillnics,CPA251,JVDB,SFX_LC_3V3_OVT,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3_OVT.pdf,TSMC,40nm,CMOS,ULP,3.3V,SV2024_001,,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1622,Brillnics,CPA251,JVDB,SFX_LC_3V3_DD,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3_DD.pdf,TSMC,40nm,CMOS,ULP,3.3V,SV2024_001,20240404.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1623,Brillnics,CPA251,JVDB,SFX_LC_3V3_DD,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3_DD.pdf,TSMC,40nm,CMOS,ULP,3.3V,SV2024_001,,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1624,Brillnics,CPA251,JVDB,SFX_LC_3V3_OVT_NEG,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3_OVT_NEG.pdf,TSMC,40nm,CMOS,ULP,-1.65V,SV2024_001,20240404.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_MINUS1V65_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1625,Brillnics,CPA251,JVDB,SFX_LC_3V3_OVT_NEG,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3_OVT_NEG.pdf,TSMC,40nm,CMOS,ULP,-1.65V,SV2024_001,,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_MINUS1V65_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1626,Brillnics,CPA251,JVDB,SFX_PC_1V1,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_1V1.pdf,TSMC,40nm,CMOS,ULP,1.1V,SV2024_001,20240404.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V1_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1627,Brillnics,CPA251,JVDB,SFX_PC_1V1,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_1V1.pdf,TSMC,40nm,CMOS,ULP,1.1V,SV2024_001,,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V1_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1628,Brillnics,CPA251,JVDB,SFX_PC_1V8,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_1V8.pdf,TSMC,40nm,CMOS,ULP,1.8V,SV2024_001,20240404.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V8_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1629,Brillnics,CPA251,JVDB,SFX_PC_1V8,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_1V8.pdf,TSMC,40nm,CMOS,ULP,1.8V,SV2024_001,,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V8_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1630,Brillnics,CPA251,JVDB,SFX_PC_3V3,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_3V3.pdf,TSMC,40nm,CMOS,ULP,3.3V,SV2024_001,20240404.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1631,Brillnics,CPA251,JVDB,SFX_PC_3V3,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_3V3.pdf,TSMC,40nm,CMOS,ULP,3.3V,SV2024_001,20240411.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1632,Brillnics,CPA251,JVDB,SFX_PC_3V3,2024-04-11,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_3V3.pdf,TSMC,40nm,CMOS,ULP,3.3V,SV2024_001,,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1633,Brillnics,CPA251,JVDB,SFX_PC_NEG1V65,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_NEG1V65.pdf,TSMC,40nm,CMOS,ULP,-1.65V,SV2024_001,20240404.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_MINUS1V65_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
1634,Brillnics,CPA251,JVDB,SFX_PC_NEG1V65,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_NEG1V65.pdf,TSMC,40nm,CMOS,ULP,-1.65V,SV2024_001,,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_MINUS1V65_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1
