# MIPS32 Processor (5-Stage Pipelined) in Verilog

This repository contains the Verilog implementation of a **MIPS32 processor** designed using a classic **5-stage pipelined architecture**.

## Features

- 5-Stage pipeline: IF, ID, EX, MEM, WB
- Support for:
  - Arithmetic and Logical operations
  - Branching and Jump instructions
  - Load/Store memory operations
  - NOP, HALT, and control signals
- Hazard detection and forwarding
- Register file and memory models
- Extensive testbench and waveform validation
