<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<title>MEN - Z100 FPGA update tool - _DEV_HDL struct Reference</title>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<meta name="Language" content="en, english">
<meta name="Copyright" content="All material copyright MEN Mikro Elektronik GmbH">
<link href="men_stylesheet.css" rel="stylesheet" type="text/css">
</head>
<body>

<div class="left_to_right" style="padding-top: 6px; background-color: #F0F0F0; height: 110px; border-bottom: 2px solid #D1D1D2;">
	<!-- Titel -->
	<img src="menlogo.gif" alt="MEN" style="float: left; height: 103px; width: 155px; margin: 0px;"></a>
	<h1 style="margin: 0px; padding-top: 35px; padding-bottom: 0px;">Z100 FPGA update tool &nbsp; </h1>
	<h3>_DEV_HDL struct Reference</h3>
</div>

<div class="left_to_right">
<!-- Hauptteil -->
	<div class="main">
<!-- Generated by Doxygen 1.3 -->
<center>
<a class="qindex" href="index.html">Main Page</a> &nbsp; <a class="qindex" href="annotated.html">Data Structures</a> &nbsp; <a class="qindex" href="files.html">File List</a> &nbsp; <a class="qindex" href="functions.html">Data Fields</a> &nbsp; <a class="qindex" href="globals.html">Globals</a> &nbsp; <a class="qindex" href="pages.html">Related Pages</a> &nbsp; </center>
<hr><h1>_DEV_HDL Struct Reference</h1>Structure for holding all device info. 
<a href="#_details">More...</a>
<p>
<table border=0 cellpadding=0 cellspacing=0>
<tr><td></td></tr>
<tr><td colspan=2><br><h2>Data Fields</h2></td></tr>
<tr><td nowrap align=right valign=top><a class="el" href="struct__PCI__DEVS.html">_PCI_DEVS</a>&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m0">pciDev</a></td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">struct with PCI device info</em> <a href="#m0"></a><em></em><br><br></td></tr>
<tr><td nowrap align=right valign=top>CHAMELEONV2_INFO&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m1">chamInfo</a></td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">chameleon table read from device</em> <a href="#m1"></a><em></em><br><br></td></tr>
<tr><td nowrap align=right valign=top>CHAMELEONV2_UNIT&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m2">chamUnit</a></td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">chameleon table read from device</em> <a href="#m2"></a><em></em><br><br></td></tr>
<tr><td nowrap align=right valign=top><a class="el" href="struct__FLASH__DEVS.html">_FLASH_DEVS</a>&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m3">flashDev</a></td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">struct with flash info</em> <a href="#m3"></a><em></em><br><br></td></tr>
<tr><td nowrap align=right valign=top>int32&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m4">busType</a></td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">OSS_BUSTYPE_NONE/VME/PCI/ISA.</em> <a href="#m4"></a><em></em><br><br></td></tr>
<tr><td nowrap align=right valign=top>int32&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m5">mapType</a></td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">OSS_ADDRSPACE_MEM/IO.</em> <a href="#m5"></a><em></em><br><br></td></tr>
<tr><td nowrap align=right valign=top>void *&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m6">physAddr</a></td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">physical address</em> <a href="#m6"></a><em></em><br><br></td></tr>
<tr><td nowrap align=right valign=top>u_int8 *&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m7">mappedAddr</a></td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">physical address mapped to user space</em> <a href="#m7"></a><em></em><br><br></td></tr>
<tr><td nowrap align=right valign=top>u_int32&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m8">mappedSize</a></td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">size of space mapped to user space</em> <a href="#m8"></a><em></em><br><br></td></tr>
<tr><td nowrap align=right valign=top><a class="el" href="struct__SMB__LOC__HDL.html">_SMB_LOC_HDL</a>&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m9">smbLocHdl</a></td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">evtl</em> <a href="#m9"></a><em></em><br><br></td></tr>
<tr><td nowrap align=right valign=top>u_int8&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m10">flash_acc_size</a></td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">size of flash access data: 0: 8 bit data, 1: 16 bit data</em> <a href="#m10"></a><em></em><br><br></td></tr>
<tr><td nowrap align=right valign=top><a class="el" href="struct__FLASH__ENTRY.html">_FLASH_ENTRY</a>&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m11">flash_entry</a></td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">struct with flash type specific function pointers</em> <a href="#m11"></a><em></em><br><br></td></tr>
<tr><td nowrap align=right valign=top>u_int8(*&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m12">Mread_D8</a> )(void *ma, u_int32 offs)</td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">Read 8Bit.</em> <a href="#m12"></a><em></em><br><br></td></tr>
<tr><td nowrap align=right valign=top>u_int16(*&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m13">Mread_D16</a> )(void *ma, u_int32 offs)</td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">Read 16Bit.</em> <a href="#m13"></a><em></em><br><br></td></tr>
<tr><td nowrap align=right valign=top>u_int32(*&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m14">Mread_D32</a> )(void *ma, u_int32 offs)</td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">Read 32Bit.</em> <a href="#m14"></a><em></em><br><br></td></tr>
<tr><td nowrap align=right valign=top>void(*&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m15">Mwrite_D8</a> )(void *ma, u_int32 offs, u_int8 val)</td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">Write 8Bit.</em> <a href="#m15"></a><em></em><br><br></td></tr>
<tr><td nowrap align=right valign=top>void(*&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m16">Mwrite_D16</a> )(void *ma, u_int32 offs, u_int16 val)</td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">Write 16Bit.</em> <a href="#m16"></a><em></em><br><br></td></tr>
<tr><td nowrap align=right valign=top>void(*&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m17">Mwrite_D32</a> )(void *ma, u_int32 offs, u_int32 val)</td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">Write 32Bit.</em> <a href="#m17"></a><em></em><br><br></td></tr>
<tr><td nowrap align=right valign=top>u_int32(*&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m18">Read</a> )(struct _DEV_HDL *h, u_int32 offs)</td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">Read Value from Flash.</em> <a href="#m18"></a><em></em><br><br></td></tr>
<tr><td nowrap align=right valign=top>void(*&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m19">Write</a> )(struct _DEV_HDL *h, u_int32 offs, u_int32 val)</td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">Writes Value to Flash.</em> <a href="#m19"></a><em></em><br><br></td></tr>
<tr><td nowrap align=right valign=top>u_int8&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m20">dbgLevel</a></td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">debug level</em> <a href="#m20"></a><em></em><br><br></td></tr>
<tr><td nowrap align=right valign=top>u_int8&nbsp;</td><td valign=bottom><a class="el" href="struct__DEV__HDL.html#m21">interfacespi</a></td></tr>
<tr><td>&nbsp;</td><td><em class="mdesc">Serial flash interface.</em> <a href="#m21"></a><em></em><br><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Structure for holding all device info.
<p>
<hr><h2>Field Documentation</h2>
<a name="m4" doxytag="_DEV_HDL::busType"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> int32 _DEV_HDL::busType
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
OSS_BUSTYPE_NONE/VME/PCI/ISA.
<p>
    </td>
  </tr>
</table>
<a name="m1" doxytag="_DEV_HDL::chamInfo"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> CHAMELEONV2_INFO _DEV_HDL::chamInfo
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
chameleon table read from device
<p>
    </td>
  </tr>
</table>
<a name="m2" doxytag="_DEV_HDL::chamUnit"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> CHAMELEONV2_UNIT _DEV_HDL::chamUnit
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
chameleon table read from device
<p>
    </td>
  </tr>
</table>
<a name="m20" doxytag="_DEV_HDL::dbgLevel"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> u_int8 _DEV_HDL::dbgLevel
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
debug level
<p>
    </td>
  </tr>
</table>
<a name="m10" doxytag="_DEV_HDL::flash_acc_size"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> u_int8 _DEV_HDL::flash_acc_size
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
size of flash access data: 0: 8 bit data, 1: 16 bit data
<p>
    </td>
  </tr>
</table>
<a name="m11" doxytag="_DEV_HDL::flash_entry"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> struct <a class="el" href="struct__FLASH__ENTRY.html">_FLASH_ENTRY</a> _DEV_HDL::flash_entry
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
struct with flash type specific function pointers
<p>
    </td>
  </tr>
</table>
<a name="m3" doxytag="_DEV_HDL::flashDev"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> struct <a class="el" href="struct__FLASH__DEVS.html">_FLASH_DEVS</a> _DEV_HDL::flashDev
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
struct with flash info
<p>
    </td>
  </tr>
</table>
<a name="m21" doxytag="_DEV_HDL::interfacespi"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> u_int8 _DEV_HDL::interfacespi
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Serial flash interface.
<p>
    </td>
  </tr>
</table>
<a name="m7" doxytag="_DEV_HDL::mappedAddr"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> u_int8* _DEV_HDL::mappedAddr
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
physical address mapped to user space
<p>
    </td>
  </tr>
</table>
<a name="m8" doxytag="_DEV_HDL::mappedSize"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> u_int32 _DEV_HDL::mappedSize
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
size of space mapped to user space
<p>
    </td>
  </tr>
</table>
<a name="m5" doxytag="_DEV_HDL::mapType"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> int32 _DEV_HDL::mapType
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
OSS_ADDRSPACE_MEM/IO.
<p>
    </td>
  </tr>
</table>
<a name="m13" doxytag="_DEV_HDL::Mread_D16"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> u_int16(* _DEV_HDL::Mread_D16)( void *ma, u_int32 offs)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read 16Bit.
<p>
    </td>
  </tr>
</table>
<a name="m14" doxytag="_DEV_HDL::Mread_D32"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> u_int32(* _DEV_HDL::Mread_D32)( void *ma, u_int32 offs)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read 32Bit.
<p>
    </td>
  </tr>
</table>
<a name="m12" doxytag="_DEV_HDL::Mread_D8"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> u_int8(* _DEV_HDL::Mread_D8)( void *ma, u_int32 offs)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read 8Bit.
<p>
    </td>
  </tr>
</table>
<a name="m16" doxytag="_DEV_HDL::Mwrite_D16"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> void(* _DEV_HDL::Mwrite_D16)( void *ma, u_int32 offs, u_int16 val)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write 16Bit.
<p>
    </td>
  </tr>
</table>
<a name="m17" doxytag="_DEV_HDL::Mwrite_D32"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> void(* _DEV_HDL::Mwrite_D32)( void *ma, u_int32 offs, u_int32 val)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write 32Bit.
<p>
    </td>
  </tr>
</table>
<a name="m15" doxytag="_DEV_HDL::Mwrite_D8"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> void(* _DEV_HDL::Mwrite_D8)( void *ma, u_int32 offs, u_int8 val)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write 8Bit.
<p>
    </td>
  </tr>
</table>
<a name="m0" doxytag="_DEV_HDL::pciDev"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> struct <a class="el" href="struct__PCI__DEVS.html">_PCI_DEVS</a> _DEV_HDL::pciDev
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
struct with PCI device info
<p>
    </td>
  </tr>
</table>
<a name="m6" doxytag="_DEV_HDL::physAddr"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> void* _DEV_HDL::physAddr
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
physical address
<p>
    </td>
  </tr>
</table>
<a name="m18" doxytag="_DEV_HDL::Read"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> u_int32(* _DEV_HDL::Read)( struct _DEV_HDL *h, u_int32 offs)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read Value from Flash.
<p>
    </td>
  </tr>
</table>
<a name="m9" doxytag="_DEV_HDL::smbLocHdl"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> struct <a class="el" href="struct__SMB__LOC__HDL.html">_SMB_LOC_HDL</a> _DEV_HDL::smbLocHdl
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
evtl
<p>
info to access SMBus     </td>
  </tr>
</table>
<a name="m19" doxytag="_DEV_HDL::Write"></a><p>
<table width="100%" cellpadding="2" cellspacing="0" border="0">
  <tr>
    <td class="md">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> void(* _DEV_HDL::Write)( struct _DEV_HDL *h, u_int32 offs, u_int32 val)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Writes Value to Flash.
<p>
    </td>
  </tr>
</table>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="fpga__load_8h-source.html">fpga_load.h</a></ul>

	</div>
</div>

<div class="footer">
<!-- Footer -->
	<p class="footer">
	Generated for Z100 FPGA update tool using <a href="http://www.doxygen.org">doxygen</a>.<br>
	Copyright &copy; 2010 <a href="http://www.men.de">MEN Mikro Elektronik GmbH</a>. All Rights Reserved.
	</p>
</div>

</body>
</html>

