{
  "sha": "aeab2b26dbea33221db4debaf31c97277cfaea5e",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6YWVhYjJiMjZkYmVhMzMyMjFkYjRkZWJhZjMxYzk3Mjc3Y2ZhZWE1ZQ==",
  "commit": {
    "author": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2020-01-30T10:36:33Z"
    },
    "committer": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2020-01-30T10:36:33Z"
    },
    "message": "x86-64: honor vendor specifics for near RET\n\nWhile vendors agree about default operand size (64 bits) and hence\nunavilability of a 32-bit form, AMD honors a 16-bit operand size\noverride (0x66) while Intel doesn't.",
    "tree": {
      "sha": "ea035fa04bc87aab42f5381626f3a213273fc992",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/ea035fa04bc87aab42f5381626f3a213273fc992"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/aeab2b26dbea33221db4debaf31c97277cfaea5e",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/aeab2b26dbea33221db4debaf31c97277cfaea5e",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/aeab2b26dbea33221db4debaf31c97277cfaea5e",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/aeab2b26dbea33221db4debaf31c97277cfaea5e/comments",
  "author": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "873494c89fb44747c7514687da25fc163c791b84",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/873494c89fb44747c7514687da25fc163c791b84",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/873494c89fb44747c7514687da25fc163c791b84"
    }
  ],
  "stats": {
    "total": 145,
    "additions": 117,
    "deletions": 28
  },
  "files": [
    {
      "sha": "d2a31b5551a330400e7bc6e6bb207d9adffc4120",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 10,
      "deletions": 0,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/aeab2b26dbea33221db4debaf31c97277cfaea5e/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/aeab2b26dbea33221db4debaf31c97277cfaea5e/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=aeab2b26dbea33221db4debaf31c97277cfaea5e",
      "patch": "@@ -1,3 +1,13 @@\n+2020-01-30  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* testsuite/gas/i386/x86-64-branch-2.s,\n+\ttestsuite/gas/i386/x86-64-branch-4.s,\n+\ttestsuite/gas/i386/x86-64-branch.s: Add RETW cases.\n+\t* testsuite/gas/i386/ilp32/x86-64-branch.d,\n+\ttestsuite/gas/i386/x86-64-branch-2.d,\n+\ttestsuite/gas/i386/x86-64-branch-4.l,\n+\ttestsuite/gas/i386/x86-64-branch.d: Adjust expectations.\n+\n 2020-01-30  Jan Beulich  <jbeulich@suse.com>\n \n \t* config/tc-i386.c (process_suffix): ."
    },
    {
      "sha": "5bfa2a464cb41f984cd2d1755b9ce75d10cc71a5",
      "filename": "gas/testsuite/gas/i386/ilp32/x86-64-branch.d",
      "status": "modified",
      "additions": 6,
      "deletions": 2,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/aeab2b26dbea33221db4debaf31c97277cfaea5e/gas/testsuite/gas/i386/ilp32/x86-64-branch.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/aeab2b26dbea33221db4debaf31c97277cfaea5e/gas/testsuite/gas/i386/ilp32/x86-64-branch.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ilp32/x86-64-branch.d?ref=aeab2b26dbea33221db4debaf31c97277cfaea5e",
      "patch": "@@ -23,6 +23,8 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t66 e8 00 00 00 00    \tdata16 callq 0x2a\t26: R_X86_64_PLT32\tfoo-0x4\n [ \t]*[a-f0-9]+:\t66 e9 00 00 00 00    \tdata16 jmpq 0x30\t2c: R_X86_64_PLT32\tfoo-0x4\n [ \t]*[a-f0-9]+:\t66 0f 82 00 00 00 00 \tdata16 jb 0x37\t33: R_X86_64_PLT32\tfoo-0x4\n+[ \t]*[a-f0-9]+:\t66 c3                \tdata16 retq *\n+[ \t]*[a-f0-9]+:\t66 c2 08 00          \tdata16 retq \\$0x8\n [ \t]*[a-f0-9]+:\tff d0                \tcallq  \\*%rax\n [ \t]*[a-f0-9]+:\tff d0                \tcallq  \\*%rax\n [ \t]*[a-f0-9]+:\t66 ff d0             \tdata16 callq \\*%rax\n@@ -33,6 +35,8 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t66 ff e0             \tdata16 jmpq \\*%rax\n [ \t]*[a-f0-9]+:\t66 ff e0             \tdata16 jmpq \\*%rax\n [ \t]*[a-f0-9]+:\t66 ff 20             \tdata16 jmpq \\*\\(%rax\\)\n-[ \t]*[a-f0-9]+:\te8 00 00 00 00       \tcallq  0x56\t52: R_X86_64_PC32\t\\*ABS\\*\\+0x10003c\n-[ \t]*[a-f0-9]+:\te9 00 00 00 00       \tjmpq   0x5b\t57: R_X86_64_PC32\t\\*ABS\\*\\+0x10003c\n+[ \t]*[a-f0-9]+:\te8 00 00 00 00       \tcallq  0x[0-9a-f]*\t[0-9a-f]*: R_X86_64_PC32\t\\*ABS\\*\\+0x10003c\n+[ \t]*[a-f0-9]+:\te9 00 00 00 00       \tjmpq   0x[0-9a-f]*\t[0-9a-f]*: R_X86_64_PC32\t\\*ABS\\*\\+0x10003c\n+[ \t]*[a-f0-9]+:\t66 c3                \tdata16 retq *\n+[ \t]*[a-f0-9]+:\t66 c2 08 00          \tdata16 retq \\$0x8\n #pass"
    },
    {
      "sha": "be9aae412d4edfa8d0d46db7273a386561bdb77f",
      "filename": "gas/testsuite/gas/i386/x86-64-branch-2.d",
      "status": "modified",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/aeab2b26dbea33221db4debaf31c97277cfaea5e/gas/testsuite/gas/i386/x86-64-branch-2.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/aeab2b26dbea33221db4debaf31c97277cfaea5e/gas/testsuite/gas/i386/x86-64-branch-2.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-branch-2.d?ref=aeab2b26dbea33221db4debaf31c97277cfaea5e",
      "patch": "@@ -14,4 +14,6 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t89 c3                \tmov    %eax,%ebx\n [ \t]*[a-f0-9]+:\t66 e8 00 00          \tcallw  11 <bar\\+0x6>\tf: R_X86_64_PC16\tfoo-0x2\n [ \t]*[a-f0-9]+:\t66 48 e8 00 00 00 00 \tdata16 callq 18 <bar\\+0xd>\t14: R_X86_64_PLT32\tfoo-0x4\n+[ \t]*[a-f0-9]+:\t66 c3                \tretw *\n+[ \t]*[a-f0-9]+:\t66 c2 08 00          \tretw   \\$0x8\n #pass"
    },
    {
      "sha": "a383a8f137166bc6177f2da34f7f9593439b89a4",
      "filename": "gas/testsuite/gas/i386/x86-64-branch-2.s",
      "status": "modified",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/aeab2b26dbea33221db4debaf31c97277cfaea5e/gas/testsuite/gas/i386/x86-64-branch-2.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/aeab2b26dbea33221db4debaf31c97277cfaea5e/gas/testsuite/gas/i386/x86-64-branch-2.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-branch-2.s?ref=aeab2b26dbea33221db4debaf31c97277cfaea5e",
      "patch": "@@ -7,3 +7,6 @@ bar:\n \n \tdata16 call foo\n \tdata16 rex.w call foo\n+\n+\tretw\n+\tretw $8"
    },
    {
      "sha": "54e32308c2e69991c59967e58628eb74826e237f",
      "filename": "gas/testsuite/gas/i386/x86-64-branch-4.l",
      "status": "modified",
      "additions": 26,
      "deletions": 18,
      "changes": 44,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/aeab2b26dbea33221db4debaf31c97277cfaea5e/gas/testsuite/gas/i386/x86-64-branch-4.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/aeab2b26dbea33221db4debaf31c97277cfaea5e/gas/testsuite/gas/i386/x86-64-branch-4.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-branch-4.l?ref=aeab2b26dbea33221db4debaf31c97277cfaea5e",
      "patch": "@@ -4,14 +4,18 @@\n .*:4: Error: operand type mismatch for `jmp'\n .*:5: Error: invalid instruction suffix for `jmp'\n .*:6: Error: invalid instruction suffix for `jmp'\n-.*:9: Error: operand type mismatch for `call'\n-.*:10: Error: invalid instruction suffix for `call'\n-.*:11: Error: invalid instruction suffix for `call'\n-.*:12: Error: operand size mismatch for `call'\n-.*:13: Error: operand type mismatch for `jmp'\n-.*:14: Error: invalid instruction suffix for `jmp'\n-.*:15: Error: invalid instruction suffix for `jmp'\n-.*:16: Error: operand size mismatch for `jmp'\n+.*:7: Error: invalid instruction suffix for `ret'\n+.*:8: Error: invalid instruction suffix for `ret'\n+.*:11: Error: operand type mismatch for `call'\n+.*:12: Error: invalid instruction suffix for `call'\n+.*:13: Error: invalid instruction suffix for `call'\n+.*:14: Error: operand size mismatch for `call'\n+.*:15: Error: operand type mismatch for `jmp'\n+.*:16: Error: invalid instruction suffix for `jmp'\n+.*:17: Error: invalid instruction suffix for `jmp'\n+.*:18: Error: operand size mismatch for `jmp'\n+.*:19: Error: invalid instruction suffix for `ret'\n+.*:20: Error: invalid instruction suffix for `ret'\n GAS LISTING .*\n #...\n [ \t]*1[ \t]+\\.text\n@@ -20,14 +24,18 @@ GAS LISTING .*\n [ \t]*4[ \t]+jmp\t\\*%ax\n [ \t]*5[ \t]+jmpw\t\\*%ax\n [ \t]*6[ \t]+jmpw\t\\*\\(%rax\\)\n-[ \t]*7[ \t]+\n-[ \t]*8[ \t]+\\.intel_syntax noprefix\n-[ \t]*9[ \t]+call\tax\n-[ \t]*10[ \t]+callw\tax\n-[ \t]*11[ \t]+callw\t\\[rax\\]\n-[ \t]*12[ \t]+call\tWORD PTR \\[rax\\]\n-[ \t]*13[ \t]+jmp\tax\n-[ \t]*14[ \t]+jmpw\tax\n-[ \t]*15[ \t]+jmpw\t\\[rax\\]\n-[ \t]*16[ \t]+jmp\tWORD PTR \\[rax\\]\n+[ \t]*7[ \t]+retw\n+[ \t]*8[ \t]+retw\t\\$8\n+[ \t]*9[ \t]+\n+[ \t]*10[ \t]+\\.intel_syntax noprefix\n+[ \t]*11[ \t]+call\tax\n+[ \t]*12[ \t]+callw\tax\n+[ \t]*13[ \t]+callw\t\\[rax\\]\n+[ \t]*14[ \t]+call\tWORD PTR \\[rax\\]\n+[ \t]*15[ \t]+jmp\tax\n+[ \t]*16[ \t]+jmpw\tax\n+[ \t]*17[ \t]+jmpw\t\\[rax\\]\n+[ \t]*18[ \t]+jmp\tWORD PTR \\[rax\\]\n+[ \t]*19[ \t]+retw\n+[ \t]*20[ \t]+retw\t8\n #pass"
    },
    {
      "sha": "ab8c56bb444f939f8cf9654740f74e52fd1ce54d",
      "filename": "gas/testsuite/gas/i386/x86-64-branch-4.s",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/aeab2b26dbea33221db4debaf31c97277cfaea5e/gas/testsuite/gas/i386/x86-64-branch-4.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/aeab2b26dbea33221db4debaf31c97277cfaea5e/gas/testsuite/gas/i386/x86-64-branch-4.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-branch-4.s?ref=aeab2b26dbea33221db4debaf31c97277cfaea5e",
      "patch": "@@ -4,6 +4,8 @@\n \tjmp\t*%ax\n \tjmpw\t*%ax\n \tjmpw\t*(%rax)\n+\tretw\n+\tretw\t$8\n \n \t.intel_syntax noprefix\n \tcall\tax\n@@ -14,3 +16,5 @@\n \tjmpw\tax\n \tjmpw\t[rax]\n \tjmp\tWORD PTR [rax]\n+\tretw\n+\tretw\t8"
    },
    {
      "sha": "8b9881418641419b7d8c79e1011ae62c6d00b594",
      "filename": "gas/testsuite/gas/i386/x86-64-branch.d",
      "status": "modified",
      "additions": 6,
      "deletions": 2,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/aeab2b26dbea33221db4debaf31c97277cfaea5e/gas/testsuite/gas/i386/x86-64-branch.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/aeab2b26dbea33221db4debaf31c97277cfaea5e/gas/testsuite/gas/i386/x86-64-branch.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-branch.d?ref=aeab2b26dbea33221db4debaf31c97277cfaea5e",
      "patch": "@@ -22,6 +22,8 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t66 e8 00 00 00 00    \tdata16 callq (0x2a|2a <.text\\+0x2a>)\n [ \t]*[a-f0-9]+:\t66 e9 00 00 00 00    \tdata16 jmpq (0x30|30 <.text\\+0x30>)\n [ \t]*[a-f0-9]+:\t66 0f 82 00 00 00 00 \tdata16 jb (0x37|37 <.text\\+0x37>)\n+[ \t]*[a-f0-9]+:\t66 c3                \tdata16 retq *\n+[ \t]*[a-f0-9]+:\t66 c2 08 00          \tdata16 retq \\$0x8\n [ \t]*[a-f0-9]+:\tff d0                \tcallq  \\*%rax\n [ \t]*[a-f0-9]+:\tff d0                \tcallq  \\*%rax\n [ \t]*[a-f0-9]+:\t66 ff d0             \tdata16 callq \\*%rax\n@@ -32,6 +34,8 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t66 ff e0             \tdata16 jmpq \\*%rax\n [ \t]*[a-f0-9]+:\t66 ff e0             \tdata16 jmpq \\*%rax\n [ \t]*[a-f0-9]+:\t66 ff 20             \tdata16 jmpq \\*\\(%rax\\)\n-[ \t]*[a-f0-9]+:\te8 (00|92) 00 (00|10) 00       \tcallq  (0x56|1000e8 <.text\\+0x1000e8>)\n-[ \t]*[a-f0-9]+:\te9 (00|97) 00 (00|10) 00       \tjmpq   (0x5b|1000f2 <.text\\+0x1000f2>)\n+[ \t]*[a-f0-9]+:\te8 .. 00 (00|10) 00       \tcallq  (0x[0-9a-f]*|100[0-9a-f]* <.text\\+0x100[0-9a-f]*>)\n+[ \t]*[a-f0-9]+:\te9 .. 00 (00|10) 00       \tjmpq   (0x[0-9a-f]*|100[0-9a-f]* <.text\\+0x100[0-9a-f]*>)\n+[ \t]*[a-f0-9]+:\t66 c3                \tdata16 retq *\n+[ \t]*[a-f0-9]+:\t66 c2 08 00          \tdata16 retq \\$0x8\n #pass"
    },
    {
      "sha": "eb40dd4d4cd1a3c07e96cb93a550177ff6302392",
      "filename": "gas/testsuite/gas/i386/x86-64-branch.s",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/aeab2b26dbea33221db4debaf31c97277cfaea5e/gas/testsuite/gas/i386/x86-64-branch.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/aeab2b26dbea33221db4debaf31c97277cfaea5e/gas/testsuite/gas/i386/x86-64-branch.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-branch.s?ref=aeab2b26dbea33221db4debaf31c97277cfaea5e",
      "patch": "@@ -19,6 +19,9 @@\n \t.byte 0x66\n \tjb\tfoo\n \n+\tretw\n+\tretw\t$8\n+\n \t.intel_syntax noprefix\n \tcall\trax\n \tcallq\trax\n@@ -32,3 +35,5 @@\n \tjmpw\t[rax]\n \tcall\t0x100040\n \tjmp\t0x100040\n+\tretw\n+\tretw\t8"
    },
    {
      "sha": "19c277267812f55ea415d7956530d06f1733fdf7",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 9,
      "deletions": 0,
      "changes": 9,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/aeab2b26dbea33221db4debaf31c97277cfaea5e/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/aeab2b26dbea33221db4debaf31c97277cfaea5e/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=aeab2b26dbea33221db4debaf31c97277cfaea5e",
      "patch": "@@ -1,3 +1,12 @@\n+2020-01-30  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* i386-dis.c (X86_64_C2, X86_64_C3): New enumerators.\n+\t(dis386): Use them to replace C2/C3 table entries.\n+\t(x86_64_table): Add X86_64_C2 and X86_64_C3 entries.\n+\t* i386-opc.tbl (ret): Split Cpu64 entries into AMD64 and Intel64\n+\tones. Use Size64 instead of DefaultSize on Intel64 ones.\n+\t* i386-tbl.h: Re-generate.\n+\n 2020-01-30  Jan Beulich  <jbeulich@suse.com>\n \n \t* i386-opc.tbl (call): Drop DefaultSize from Intel64 JumpDword"
    },
    {
      "sha": "d3746b0b3139fd4fcf1b46090380a93eb4a90a68",
      "filename": "opcodes/i386-dis.c",
      "status": "modified",
      "additions": 16,
      "deletions": 2,
      "changes": 18,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/aeab2b26dbea33221db4debaf31c97277cfaea5e/opcodes/i386-dis.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/aeab2b26dbea33221db4debaf31c97277cfaea5e/opcodes/i386-dis.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-dis.c?ref=aeab2b26dbea33221db4debaf31c97277cfaea5e",
      "patch": "@@ -1764,6 +1764,8 @@ enum\n   X86_64_6F,\n   X86_64_82,\n   X86_64_9A,\n+  X86_64_C2,\n+  X86_64_C3,\n   X86_64_C4,\n   X86_64_C5,\n   X86_64_CE,\n@@ -2586,8 +2588,8 @@ static const struct dis386 dis386[] = {\n   /* c0 */\n   { REG_TABLE (REG_C0) },\n   { REG_TABLE (REG_C1) },\n-  { \"retT\",\t\t{ Iw, BND }, 0 },\n-  { \"retT\",\t\t{ BND }, 0 },\n+  { X86_64_TABLE (X86_64_C2) },\n+  { X86_64_TABLE (X86_64_C3) },\n   { X86_64_TABLE (X86_64_C4) },\n   { X86_64_TABLE (X86_64_C5) },\n   { REG_TABLE (REG_C6) },\n@@ -6901,6 +6903,18 @@ static const struct dis386 x86_64_table[][2] = {\n     { \"Jcall{T|}\", { Ap }, 0 },\n   },\n \n+  /* X86_64_C2 */\n+  {\n+    { \"retP\",\t\t{ Iw, BND }, 0 },\n+    { \"ret@\",\t\t{ Iw, BND }, 0 },\n+  },\n+\n+  /* X86_64_C3 */\n+  {\n+    { \"retP\",\t\t{ BND }, 0 },\n+    { \"ret@\",\t\t{ BND }, 0 },\n+  },\n+\n   /* X86_64_C4 */\n   {\n     { MOD_TABLE (MOD_C4_32BIT) },"
    },
    {
      "sha": "1dff2dd289c481276623e72635e44abb7c32e074",
      "filename": "opcodes/i386-opc.tbl",
      "status": "modified",
      "additions": 4,
      "deletions": 2,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/aeab2b26dbea33221db4debaf31c97277cfaea5e/opcodes/i386-opc.tbl",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/aeab2b26dbea33221db4debaf31c97277cfaea5e/opcodes/i386-opc.tbl",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-opc.tbl?ref=aeab2b26dbea33221db4debaf31c97277cfaea5e",
      "patch": "@@ -400,8 +400,10 @@ ljmp, 1, 0xff, 0x5, 1, 0, Modrm|JumpAbsolute|No_bSuf|No_sSuf|No_qSuf|No_ldSuf, {\n \n ret, 0, 0xc3, None, 1, CpuNo64, DefaultSize|No_bSuf|No_sSuf|No_qSuf|No_ldSuf|RepPrefixOk|BNDPrefixOk, { 0 }\n ret, 1, 0xc2, None, 1, CpuNo64, DefaultSize|No_bSuf|No_sSuf|No_qSuf|No_ldSuf|RepPrefixOk|BNDPrefixOk, { Imm16 }\n-ret, 0, 0xc3, None, 1, Cpu64, DefaultSize|No_bSuf|No_lSuf|No_sSuf|No_ldSuf|NoRex64|RepPrefixOk|BNDPrefixOk, { 0 }\n-ret, 1, 0xc2, None, 1, Cpu64, DefaultSize|No_bSuf|No_lSuf|No_sSuf|No_ldSuf|NoRex64|RepPrefixOk|BNDPrefixOk, { Imm16 }\n+ret, 0, 0xc3, None, 1, Cpu64, AMD64|DefaultSize|No_bSuf|No_lSuf|No_sSuf|No_ldSuf|NoRex64|RepPrefixOk|BNDPrefixOk, { 0 }\n+ret, 1, 0xc2, None, 1, Cpu64, AMD64|DefaultSize|No_bSuf|No_lSuf|No_sSuf|No_ldSuf|NoRex64|RepPrefixOk|BNDPrefixOk, { Imm16 }\n+ret, 0, 0xc3, None, 1, Cpu64, Intel64|Size64|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_ldSuf|NoRex64|RepPrefixOk|BNDPrefixOk, { 0 }\n+ret, 1, 0xc2, None, 1, Cpu64, Intel64|Size64|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_ldSuf|NoRex64|RepPrefixOk|BNDPrefixOk, { Imm16 }\n lret, 0, 0xcb, None, 1, 0, DefaultSize|No_bSuf|No_sSuf|No_ldSuf, { 0 }\n lret, 1, 0xca, None, 1, 0, DefaultSize|No_bSuf|No_sSuf|No_ldSuf, { Imm16 }\n // Intel Syntax."
    },
    {
      "sha": "b393407b803ac85d84cded91f435c96bbee8d5a5",
      "filename": "opcodes/i386-tbl.h",
      "status": "modified",
      "additions": 26,
      "deletions": 2,
      "changes": 28,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/aeab2b26dbea33221db4debaf31c97277cfaea5e/opcodes/i386-tbl.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/aeab2b26dbea33221db4debaf31c97277cfaea5e/opcodes/i386-tbl.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-tbl.h?ref=aeab2b26dbea33221db4debaf31c97277cfaea5e",
      "patch": "@@ -2965,7 +2965,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 } },\n     { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1, 0,\n       0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0 },\n     { { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 0, 0, 0, 0, 0 } } } },\n   { \"ret\", 0xc2, None, 1, 1,\n@@ -2977,7 +2977,31 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 } },\n     { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1, 0,\n       0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0 },\n+    { { { 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+\t  0, 0, 0, 0, 0, 0 } } } },\n+  { \"ret\", 0xc3, None, 1, 0,\n+    { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 } },\n+    { 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 0,\n+      0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 },\n+    { { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+\t  0, 0, 0, 0, 0, 0 } } } },\n+  { \"ret\", 0xc2, None, 1, 1,\n+    { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 } },\n+    { 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 0,\n+      0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 },\n     { { { 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 0, 0, 0, 0, 0 } } } },\n   { \"lret\", 0xcb, None, 1, 0,"
    }
  ]
}