<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ADC32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ALU.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="HexTo8SEG.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MC14495_ZJU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="MC14495_ZJU.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX2T1_64.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX2T1_8.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX8T1_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="P2S.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SSeg7_Dev.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="SSeg7_Dev.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SSeg_map.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ScanSync.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Seg7_Dev.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Seg7_Dev.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Seg_map.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SignalExt_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TankBattle_CPU.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TankBattle_CPU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TankBattle_CPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TankBattle_CPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TankBattle_CPU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TankBattle_CPU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TankBattle_CPU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TankBattle_CPU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TankBattle_CPU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TankBattle_CPU_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TankBattle_CPU_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TankBattle_CPU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TankBattle_CPU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="nor32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="or32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="or_bit_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="srl32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="xor32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1560514016" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1560514016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560514016" xil_pn:in_ck="-8243820488370992082" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1560514016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BYTE2WORD.v"/>
      <outfile xil_pn:name="Counter_3_IO.v"/>
      <outfile xil_pn:name="HexTo8SEG.v"/>
      <outfile xil_pn:name="LED_P2S_IO.v"/>
      <outfile xil_pn:name="MEMBANK.v"/>
      <outfile xil_pn:name="MIO_BUS.v"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="MUX2T1_64.v"/>
      <outfile xil_pn:name="MUX2T1_8.v"/>
      <outfile xil_pn:name="MUX4T1_32.v"/>
      <outfile xil_pn:name="MUX4T1_5.v"/>
      <outfile xil_pn:name="MUX8T1_32.v"/>
      <outfile xil_pn:name="MUX8T1_8.v"/>
      <outfile xil_pn:name="M_datapath.v"/>
      <outfile xil_pn:name="Multi_8CH32.v"/>
      <outfile xil_pn:name="Multi_CPU.v"/>
      <outfile xil_pn:name="P2S_IO.v"/>
      <outfile xil_pn:name="PIO.v"/>
      <outfile xil_pn:name="PS2IO.v"/>
      <outfile xil_pn:name="REG32.v"/>
      <outfile xil_pn:name="Regs.v"/>
      <outfile xil_pn:name="SAnti_jitter_IO.v"/>
      <outfile xil_pn:name="SEnter_2_32_IO.v"/>
      <outfile xil_pn:name="SPIO.v"/>
      <outfile xil_pn:name="SSeg_map.v"/>
      <outfile xil_pn:name="Scansync.v"/>
      <outfile xil_pn:name="Seg_map.v"/>
      <outfile xil_pn:name="SignalExt_32.v"/>
      <outfile xil_pn:name="TankBattle_CPU.v"/>
      <outfile xil_pn:name="Test.v"/>
      <outfile xil_pn:name="UARTER.v"/>
      <outfile xil_pn:name="VGAIO.v"/>
      <outfile xil_pn:name="addc_32.v"/>
      <outfile xil_pn:name="and32.v"/>
      <outfile xil_pn:name="clk_div.v"/>
      <outfile xil_pn:name="mulit_ctrl.v"/>
      <outfile xil_pn:name="nor32.v"/>
      <outfile xil_pn:name="or32.v"/>
      <outfile xil_pn:name="or_bit_32 .v"/>
      <outfile xil_pn:name="srl32.v"/>
      <outfile xil_pn:name="xor32.v"/>
    </transform>
    <transform xil_pn:end_ts="1560514016" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="913006707827752215" xil_pn:start_ts="1560514016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560514018" xil_pn:in_ck="-5151672946550148036" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1958382092482752011" xil_pn:start_ts="1560514016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vf"/>
      <outfile xil_pn:name="MC14495_ZJU.vf"/>
      <outfile xil_pn:name="SSeg7_Dev.vf"/>
      <outfile xil_pn:name="Seg7_Dev.vf"/>
    </transform>
    <transform xil_pn:end_ts="1560686976" xil_pn:in_ck="-104411881137480076" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4836674583096263600" xil_pn:start_ts="1560686975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Map_RAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Map_RAM.v"/>
      <outfile xil_pn:name="ipcore_dir/RAM_U.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_U.v"/>
      <outfile xil_pn:name="ipcore_dir/Source_RAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Source_RAM.v"/>
      <outfile xil_pn:name="ipcore_dir/VRAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/VRAM_B.v"/>
    </transform>
    <transform xil_pn:end_ts="1560686976" xil_pn:in_ck="8518844258290736262" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1560686976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vf"/>
      <outfile xil_pn:name="BYTE2WORD.v"/>
      <outfile xil_pn:name="Counter_3_IO.v"/>
      <outfile xil_pn:name="HexTo8SEG.v"/>
      <outfile xil_pn:name="LED_P2S_IO.v"/>
      <outfile xil_pn:name="MC14495_ZJU.vf"/>
      <outfile xil_pn:name="MEMBANK.v"/>
      <outfile xil_pn:name="MIO_BUS.v"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="MUX2T1_64.v"/>
      <outfile xil_pn:name="MUX2T1_8.v"/>
      <outfile xil_pn:name="MUX4T1_32.v"/>
      <outfile xil_pn:name="MUX4T1_5.v"/>
      <outfile xil_pn:name="MUX8T1_32.v"/>
      <outfile xil_pn:name="MUX8T1_8.v"/>
      <outfile xil_pn:name="M_datapath.v"/>
      <outfile xil_pn:name="Multi_8CH32.v"/>
      <outfile xil_pn:name="Multi_CPU.v"/>
      <outfile xil_pn:name="P2S_IO.v"/>
      <outfile xil_pn:name="PIO.v"/>
      <outfile xil_pn:name="PS2IO.v"/>
      <outfile xil_pn:name="REG32.v"/>
      <outfile xil_pn:name="Regs.v"/>
      <outfile xil_pn:name="SAnti_jitter_IO.v"/>
      <outfile xil_pn:name="SEnter_2_32_IO.v"/>
      <outfile xil_pn:name="SPIO.v"/>
      <outfile xil_pn:name="SSeg7_Dev.vf"/>
      <outfile xil_pn:name="SSeg_map.v"/>
      <outfile xil_pn:name="Scansync.v"/>
      <outfile xil_pn:name="Seg7_Dev.vf"/>
      <outfile xil_pn:name="Seg_map.v"/>
      <outfile xil_pn:name="SignalExt_32.v"/>
      <outfile xil_pn:name="TankBattle_CPU.v"/>
      <outfile xil_pn:name="Test.v"/>
      <outfile xil_pn:name="UARTER.v"/>
      <outfile xil_pn:name="VGAIO.v"/>
      <outfile xil_pn:name="addc_32.v"/>
      <outfile xil_pn:name="and32.v"/>
      <outfile xil_pn:name="clk_div.v"/>
      <outfile xil_pn:name="ipcore_dir/Map_RAM.v"/>
      <outfile xil_pn:name="ipcore_dir/RAM_U.v"/>
      <outfile xil_pn:name="ipcore_dir/Source_RAM.v"/>
      <outfile xil_pn:name="ipcore_dir/VRAM_B.v"/>
      <outfile xil_pn:name="mulit_ctrl.v"/>
      <outfile xil_pn:name="nor32.v"/>
      <outfile xil_pn:name="or32.v"/>
      <outfile xil_pn:name="or_bit_32 .v"/>
      <outfile xil_pn:name="srl32.v"/>
      <outfile xil_pn:name="xor32.v"/>
    </transform>
    <transform xil_pn:end_ts="1560686984" xil_pn:in_ck="8518844258290736262" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2237313821028643064" xil_pn:start_ts="1560686976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_beh.prj"/>
      <outfile xil_pn:name="Test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1560692816" xil_pn:in_ck="-2576212295781016369" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1132998935097483893" xil_pn:start_ts="1560692816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1560507207" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1560507207">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560512497" xil_pn:in_ck="-5151672946550148036" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7595138224241450852" xil_pn:start_ts="1560512495">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vf"/>
      <outfile xil_pn:name="MC14495_ZJU.vf"/>
      <outfile xil_pn:name="SSeg7_Dev.vf"/>
      <outfile xil_pn:name="Seg7_Dev.vf"/>
    </transform>
    <transform xil_pn:end_ts="1560507209" xil_pn:in_ck="-104411881137480076" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4836674583096263600" xil_pn:start_ts="1560507208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/Map_RAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Map_RAM.v"/>
      <outfile xil_pn:name="ipcore_dir/RAM_U.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_U.v"/>
      <outfile xil_pn:name="ipcore_dir/Source_RAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Source_RAM.v"/>
      <outfile xil_pn:name="ipcore_dir/VRAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/VRAM_B.v"/>
    </transform>
    <transform xil_pn:end_ts="1560507209" xil_pn:in_ck="9058938819445835376" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1560507209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560507209" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1756510219414325928" xil_pn:start_ts="1560507209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560507209" xil_pn:in_ck="9058938819445835376" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238380615420" xil_pn:start_ts="1560507209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1560507209" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7352114495985207078" xil_pn:start_ts="1560507209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1560512613" xil_pn:in_ck="3938830431352998946" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="4468786909765894296" xil_pn:start_ts="1560512571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="TankBattle_CPU.lso"/>
      <outfile xil_pn:name="TankBattle_CPU.ngc"/>
      <outfile xil_pn:name="TankBattle_CPU.ngr"/>
      <outfile xil_pn:name="TankBattle_CPU.prj"/>
      <outfile xil_pn:name="TankBattle_CPU.stx"/>
      <outfile xil_pn:name="TankBattle_CPU.syr"/>
      <outfile xil_pn:name="TankBattle_CPU.xst"/>
      <outfile xil_pn:name="TankBattle_CPU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1560512505" xil_pn:in_ck="4472706054" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4552340762786521261" xil_pn:start_ts="1560512505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1560512633" xil_pn:in_ck="6577347029383531091" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5876073096669953900" xil_pn:start_ts="1560512613">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="TankBattle_CPU.bld"/>
      <outfile xil_pn:name="TankBattle_CPU_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
