library verilog;
use verilog.vl_types.all;
entity bus_arbiter is
    port(
        clk             : in     vl_logic;
        reset           : in     vl_logic;
        m0_req_n        : in     vl_logic;
        m0_grant_n      : out    vl_logic;
        m1_req_n        : in     vl_logic;
        m1_grant_n      : out    vl_logic;
        m2_req_n        : in     vl_logic;
        m2_grant_n      : out    vl_logic;
        m3_req_n        : in     vl_logic;
        m3_grant_n      : out    vl_logic
    );
end bus_arbiter;
