; Copyright 2015 Castle Technology Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;

        [       :LNOT: :DEF: __HAL_IRQIDS543X_HDR__
        GBLL    __HAL_IRQIDS543X_HDR__

; OMAP543X IRQ number definitions
; taken from OMAP543x TRM (table 17-2)
;
; Note that we remap the interrupts so that RISC OS sees inerrupts 0-31 as the
; core 0 private interrupts, 32-63 as the core 1 private interrupts, and 64-223
; as the shared interrupts.
;
; Cortex-A15 CPUn private interrupt IDs
; SGI (Software Generated Interrupts):  0 - 15
; PPI (Private Peripheral Interrupts): 16 - 31
OMAP54XX_IRQ_LOCALTIMER         *       29
OMAP54XX_IRQ_LOCALWDT           *       30

; start of public interrupt number
OMAP54XX_IRQ_FIRST_ID           *       64

; SPI (Shared Peripheral Interrupts)
OMAP54XX_IRQ_MPU_CLUSTER_INTERR         *       (OMAP54XX_IRQ_FIRST_ID +   0)   ; Illegal writes to interrupt controller memory map region
OMAP54XX_IRQ_CS_CTI_MPU_C0              *       (OMAP54XX_IRQ_FIRST_ID +   1)   ; Cross Trigger Interface 0 (CTI0) interrupt
OMAP54XX_IRQ_CS_CTI_MPU_C1              *       (OMAP54XX_IRQ_FIRST_ID +   2)   ; Cross Trigger Interface 1 (CTI1) interrupt
OMAP54XX_IRQ_MPU_CLUSTER_AXIERR         *       (OMAP54XX_IRQ_FIRST_ID +   3)   ; Error Indication for AXI write transactions
OMAP54XX_IRQ_ELM                        *       (OMAP54XX_IRQ_FIRST_ID +   4)   ; Error location process completion
OMAP54XX_IRQ_WD_TIMER_MPU_C0_WARN       *       (OMAP54XX_IRQ_FIRST_ID +   5)   ; WD_TIMER_MPU_C0 warning interrupt
OMAP54XX_IRQ_WD_TIMER_MPU_C1_WARN       *       (OMAP54XX_IRQ_FIRST_ID +   6)   ; WD_TIMER_MPU_C1 warning interrupt
OMAP54XX_IRQ_EXT_SYS_1                  *       (OMAP54XX_IRQ_FIRST_ID +   7)   ; External interrupt (active low)
; 8  reserved
OMAP54XX_IRQ_L3_MAIN_DBG_ERR            *       (OMAP54XX_IRQ_FIRST_ID +   9)   ; Reports debug errors on L3
OMAP54XX_IRQ_L3_MAIN_APP_ERR            *       (OMAP54XX_IRQ_FIRST_ID +  10)   ; Reports application error on L3
OMAP54XX_IRQ_PRM_MPU                    *       (OMAP54XX_IRQ_FIRST_ID +  11)   ; PRCM interrupt
OMAP54XX_IRQ_DMA_SYSTEM_0               *       (OMAP54XX_IRQ_FIRST_ID +  12)   ; System DMA interrupt request 0
OMAP54XX_IRQ_DMA_SYSTEM_1               *       (OMAP54XX_IRQ_FIRST_ID +  13)   ; System DMA interrupt request 1
OMAP54XX_IRQ_DMA_SYSTEM_2               *       (OMAP54XX_IRQ_FIRST_ID +  14)   ; System DMA interrupt request 2
OMAP54XX_IRQ_DMA_SYSTEM_3               *       (OMAP54XX_IRQ_FIRST_ID +  15)   ; System DMA interrupt request 3
OMAP54XX_IRQ_L3_MAIN_STAT_ALARM         *       (OMAP54XX_IRQ_FIRST_ID +  16)   ; L3 NoC statistic collector alarm
OMAP54XX_IRQ_MCBSP1                     *       (OMAP54XX_IRQ_FIRST_ID +  17)   ; MCBSP1 interrupt
OMAP54XX_IRQ_SMARTREFLEX_MPU            *       (OMAP54XX_IRQ_FIRST_ID +  18)   ; SmartReflex MPU interrupt
OMAP54XX_IRQ_SMARTREFLEX_CORE           *       (OMAP54XX_IRQ_FIRST_ID +  19)   ; SmartReflex Core interrupt
OMAP54XX_IRQ_GPMC                       *       (OMAP54XX_IRQ_FIRST_ID +  20)   ; GPMC interrupt
OMAP54XX_IRQ_GPU                        *       (OMAP54XX_IRQ_FIRST_ID +  21)   ; 3D graphics module interrupt
OMAP54XX_IRQ_MCBSP2                     *       (OMAP54XX_IRQ_FIRST_ID +  22)   ; MCBSP2 interrupt
OMAP54XX_IRQ_MCBSP3                     *       (OMAP54XX_IRQ_FIRST_ID +  23)   ; MCBSP3 interrupt
OMAP54XX_IRQ_ISS_5                      *       (OMAP54XX_IRQ_FIRST_ID +  24)   ; Imaging subsystem interrupt 5
OMAP54XX_IRQ_DSS_DISPC                  *       (OMAP54XX_IRQ_FIRST_ID +  25)   ; Display controller interrupt
OMAP54XX_IRQ_MAILBOX_USER0              *       (OMAP54XX_IRQ_FIRST_ID +  26)   ; Mailbox user 0 interrupt
; 27  reserved
OMAP54XX_IRQ_DSP_MMU                    *       (OMAP54XX_IRQ_FIRST_ID +  28)   ; DSP MMU interrupt
OMAP54XX_IRQ_GPIO1_1                    *       (OMAP54XX_IRQ_FIRST_ID +  29)   ; GPIO module 1 interrupt 1
OMAP54XX_IRQ_GPIO2_1                    *       (OMAP54XX_IRQ_FIRST_ID +  30)   ; GPIO module 2 interrupt 1
OMAP54XX_IRQ_GPIO3_1                    *       (OMAP54XX_IRQ_FIRST_ID +  31)   ; GPIO module 3 interrupt 1
OMAP54XX_IRQ_GPIO4_1                    *       (OMAP54XX_IRQ_FIRST_ID +  32)   ; GPIO module 4 interrupt 1
OMAP54XX_IRQ_GPIO5_1                    *       (OMAP54XX_IRQ_FIRST_ID +  33)   ; GPIO module 5 interrupt 1
OMAP54XX_IRQ_GPIO6_1                    *       (OMAP54XX_IRQ_FIRST_ID +  34)   ; GPIO module 6 interrupt 1
OMAP54XX_IRQ_GPIO7_1                    *       (OMAP54XX_IRQ_FIRST_ID +  35)   ; GPIO module 7 interrupt 1
OMAP54XX_IRQ_WD_TIMER3                  *       (OMAP54XX_IRQ_FIRST_ID +  36)   ; WDTIMER3 overflow
OMAP54XX_IRQ_TIMER1                     *       (OMAP54XX_IRQ_FIRST_ID +  37)   ; General purpose timer module 1 interrupt
OMAP54XX_IRQ_TIMER2                     *       (OMAP54XX_IRQ_FIRST_ID +  38)   ; General purpose timer module 2 interrupt
OMAP54XX_IRQ_TIMER3                     *       (OMAP54XX_IRQ_FIRST_ID +  39)   ; General purpose timer module 3 interrupt
OMAP54XX_IRQ_TIMER4                     *       (OMAP54XX_IRQ_FIRST_ID +  40)   ; General purpose timer module 4 interrupt
OMAP54XX_IRQ_TIMER5                     *       (OMAP54XX_IRQ_FIRST_ID +  41)   ; General purpose timer module 5 interrupt
OMAP54XX_IRQ_TIMER6                     *       (OMAP54XX_IRQ_FIRST_ID +  42)   ; General purpose timer module 6 interrupt
OMAP54XX_IRQ_TIMER7                     *       (OMAP54XX_IRQ_FIRST_ID +  43)   ; General purpose timer module 7 interrupt
OMAP54XX_IRQ_TIMER8                     *       (OMAP54XX_IRQ_FIRST_ID +  44)   ; General purpose timer module 8 interrupt
OMAP54XX_IRQ_TIMER9                     *       (OMAP54XX_IRQ_FIRST_ID +  45)   ; General purpose timer module 9 interrupt
OMAP54XX_IRQ_TIMER10                    *       (OMAP54XX_IRQ_FIRST_ID +  46)   ; General purpose timer module 10 interrupt
OMAP54XX_IRQ_TIMER11                    *       (OMAP54XX_IRQ_FIRST_ID +  47)   ; General purpose timer module 11 interrupt
OMAP54XX_IRQ_MCSPI4                     *       (OMAP54XX_IRQ_FIRST_ID +  48)   ; MCSPI4 interrupt
; 49 - 52  reserved
OMAP54XX_IRQ_DSI1_A                     *       (OMAP54XX_IRQ_FIRST_ID +  53)   ; Display DSI1_A interrupt
OMAP54XX_IRQ_SATA                       *       (OMAP54XX_IRQ_FIRST_ID +  54)   ; SATA interrupt
OMAP54XX_IRQ_DSI1_C                     *       (OMAP54XX_IRQ_FIRST_ID +  55)   ; Display DSI1_C interrupt
OMAP54XX_IRQ_I2C1                       *       (OMAP54XX_IRQ_FIRST_ID +  56)   ; I2C1 interrupt
OMAP54XX_IRQ_I2C2                       *       (OMAP54XX_IRQ_FIRST_ID +  57)   ; I2C2 interrupt
OMAP54XX_IRQ_HDQ1W                      *       (OMAP54XX_IRQ_FIRST_ID +  58)   ; HDQ1W interrupt
OMAP54XX_IRQ_MMC5                       *       (OMAP54XX_IRQ_FIRST_ID +  59)   ; MMC5 interrupt
OMAP54XX_IRQ_I2C5                       *       (OMAP54XX_IRQ_FIRST_ID +  60)   ; I2C5 interrupt
OMAP54XX_IRQ_I2C3                       *       (OMAP54XX_IRQ_FIRST_ID +  61)   ; I2C3 interrupt
OMAP54XX_IRQ_I2C4                       *       (OMAP54XX_IRQ_FIRST_ID +  62)   ; I2C4 interrupt
; 63 - 64  reserved
OMAP54XX_IRQ_MCSPI1                     *       (OMAP54XX_IRQ_FIRST_ID +  65)   ; MCSPI1 interrupt
OMAP54XX_IRQ_MCSPI2                     *       (OMAP54XX_IRQ_FIRST_ID +  66)   ; MCSPI2 interrupt
OMAP54XX_IRQ_HSI_MPU_P1                 *       (OMAP54XX_IRQ_FIRST_ID +  67)   ; HSI Port 1 interrupt
OMAP54XX_IRQ_HSI_MPU_P2                 *       (OMAP54XX_IRQ_FIRST_ID +  68)   ; HSI Port 2 interrupt
OMAP54XX_IRQ_FDIF_3                     *       (OMAP54XX_IRQ_FIRST_ID +  69)   ; Face detect interrupt 3
OMAP54XX_IRQ_UART4                      *       (OMAP54XX_IRQ_FIRST_ID +  70)   ; UART module 4 interrupt
OMAP54XX_IRQ_HSI_MPU_DMA                *       (OMAP54XX_IRQ_FIRST_ID +  71)   ; HSI DMA engine
OMAP54XX_IRQ_UART1                      *       (OMAP54XX_IRQ_FIRST_ID +  72)   ; UART module 1 interrupt
OMAP54XX_IRQ_UART2                      *       (OMAP54XX_IRQ_FIRST_ID +  73)   ; UART module 2 interrupt
OMAP54XX_IRQ_UART3                      *       (OMAP54XX_IRQ_FIRST_ID +  74)   ; UART module 3 interrupt
OMAP54XX_IRQ_PBIAS                      *       (OMAP54XX_IRQ_FIRST_ID +  75)   ; SDCARD PBIAS interrupt
OMAP54XX_IRQ_USB_HOST_HS_OHCI           *       (OMAP54XX_IRQ_FIRST_ID +  76)   ; USB_HOST_HS OHCI controller interrupt
OMAP54XX_IRQ_USB_HOST_HS_EHCI           *       (OMAP54XX_IRQ_FIRST_ID +  77)   ; USB_HOST_HS EHCI controller interrupt
OMAP54XX_IRQ_USB_TLL_HS                 *       (OMAP54XX_IRQ_FIRST_ID +  78)   ; USB_TLL_HS interrupt
; 79  reserved
OMAP54XX_IRQ_WD_TIMER2                  *       (OMAP54XX_IRQ_FIRST_ID +  80)   ; WDTIMER2 interrupt
; 81 - 82  reserved
OMAP54XX_IRQ_MMC1                       *       (OMAP54XX_IRQ_FIRST_ID +  83)   ; MMC1 interrupt
; 84 - 85  reserved
OMAP54XX_IRQ_MMC2                       *       (OMAP54XX_IRQ_FIRST_ID +  86)   ; MMC2 interrupt
; 87 - 89  reserved
OMAP54XX_IRQ_DEBUGSS_CT_UART            *       (OMAP54XX_IRQ_FIRST_ID +  90)   ; CT_UART interrupt (RX ready or TX empty)
OMAP54XX_IRQ_MCSPI3                     *       (OMAP54XX_IRQ_FIRST_ID +  91)   ; MCSPI3 interrupt
OMAP54XX_IRQ_USB_OTG_SS_CORE            *       (OMAP54XX_IRQ_FIRST_ID +  92)   ; USB_OTG_SS CORE interrupt
OMAP54XX_IRQ_USB_OTG_SS_WRP             *       (OMAP54XX_IRQ_FIRST_ID +  93)   ; USB_OTG_SS Wrapper interrupt
OMAP54XX_IRQ_MMC3                       *       (OMAP54XX_IRQ_FIRST_ID +  94)   ; MMC/SDIO module 3 interrupt
; 95  reserved
OMAP54XX_IRQ_MMC4                       *       (OMAP54XX_IRQ_FIRST_ID +  96)   ; MMC/SDIO module 4 interrupt
; 97 - 98  reserved
OMAP54XX_IRQ_AESS_MPU                   *       (OMAP54XX_IRQ_FIRST_ID +  99)   ; Audio engine subsystem interrupt (in ABE)
OMAP54XX_IRQ_IPU_MMU                    *       (OMAP54XX_IRQ_FIRST_ID + 100)   ; IPU MMU interrupt
OMAP54XX_IRQ_HDMI                       *       (OMAP54XX_IRQ_FIRST_ID + 101)   ; Display HDMI interrupt
OMAP54XX_IRQ_SMARTREFLEX_MM             *       (OMAP54XX_IRQ_FIRST_ID + 102)   ; SmartReflex IVA interrupt
OMAP54XX_IRQ_IVA_SYNC_1                 *       (OMAP54XX_IRQ_FIRST_ID + 103)   ; Sync interrupt from ICONT2 (vDMA)
OMAP54XX_IRQ_IVA_SYNC_0                 *       (OMAP54XX_IRQ_FIRST_ID + 104)   ; Sync interrupt from ICONT1
OMAP54XX_IRQ_UART5                      *       (OMAP54XX_IRQ_FIRST_ID + 105)   ; UART module 5 interrupt
OMAP54XX_IRQ_UART6                      *       (OMAP54XX_IRQ_FIRST_ID + 106)   ; UART module 6 interrupt
OMAP54XX_IRQ_IVA_MAILBOX_0              *       (OMAP54XX_IRQ_FIRST_ID + 107)   ; IVA-HD subsystem (Mailbox interrupt 0)
; 108  reserved
OMAP54XX_IRQ_MCASP_AXEVT                *       (OMAP54XX_IRQ_FIRST_ID + 109)   ; McASP transmit interrupt (Audio BE)
OMAP54XX_IRQ_EMIF1                      *       (OMAP54XX_IRQ_FIRST_ID + 110)   ; EMIF1 interrupt
OMAP54XX_IRQ_EMIF2                      *       (OMAP54XX_IRQ_FIRST_ID + 111)   ; EMIF2 interrupt
OMAP54XX_IRQ_MCPDM                      *       (OMAP54XX_IRQ_FIRST_ID + 112)   ; McPDM interrupt (Audio BE)
OMAP54XX_IRQ_DMM                        *       (OMAP54XX_IRQ_FIRST_ID + 113)   ; DMM interrupt
OMAP54XX_IRQ_DMIC                       *       (OMAP54XX_IRQ_FIRST_ID + 114)   ; DMIC interrupt (Audio BE)
; 115 - 118  reserved
OMAP54XX_IRQ_EXT_SYS_2                  *       (OMAP54XX_IRQ_FIRST_ID + 119)   ; External interrupt 2 (active low)
OMAP54XX_IRQ_KBD                        *       (OMAP54XX_IRQ_FIRST_ID + 120)   ; Keyboard controller interrupt
OMAP54XX_IRQ_GPIO8_1                    *       (OMAP54XX_IRQ_FIRST_ID + 121)   ; GPIO module 8 interrupt 1
; 122 - 124  reserved
OMAP54XX_IRQ_BB2D                       *       (OMAP54XX_IRQ_FIRST_ID + 125)   ; BB2D interrupt
OMAP54XX_IRQ_CTRL_CORE_THERMAL_ALERT    *       (OMAP54XX_IRQ_FIRST_ID + 126)   ; General CORE Control Module thermal sensor alert interrupt
; 127 - 130  reserved
OMAP54XX_IRQ_MPU_CLUSTER_PMU_C0         *       (OMAP54XX_IRQ_FIRST_ID + 131)   ; PMU interrupt from MPU core 0
OMAP54XX_IRQ_MPU_CLUSTER_PMU_C1         *       (OMAP54XX_IRQ_FIRST_ID + 132)   ; PMU interrupt from MPU core 1
; 133 - 138  reserved
OMAP54XX_IRQ_WD_TIMER_MPU_C0            *       (OMAP54XX_IRQ_FIRST_ID + 139)   ; WD_TIMER_MPU_C0 interrupt
OMAP54XX_IRQ_WD_TIMER_MPU_C1            *       (OMAP54XX_IRQ_FIRST_ID + 140)   ; WD_TIMER_MPU_C1 interrupt
; 141 - 159  reserved

        ] ; __HAL_IRQIDS543X_HDR__

        END
